Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun May  8 14:26:28 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (13098)
8. checking generated_clocks (0)
9. checking loops (41)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13098)
----------------------------------
 There are 13098 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (41)
----------------------
 There are 41 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.421       -1.421                      1                29920        0.022        0.000                      0                29904        3.000        0.000                       0                 13106  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         16.638        0.000                      0                18551        0.176        0.000                      0                18551       18.822        0.000                       0                  9332  
  o_clk_5mhz_clk_wiz_0          33.635        0.000                      0                10777        0.054        0.000                      0                10777       28.211        0.000                       0                  3770  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       16.644        0.000                      0                18551        0.176        0.000                      0                18551       18.822        0.000                       0                  9332  
  o_clk_5mhz_clk_wiz_0_1        33.644        0.000                      0                10777        0.063        0.000                      0                10777       28.211        0.000                       0                  3770  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.792        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         16.638        0.000                      0                18551        0.038        0.000                      0                18551  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.792        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.421       -1.421                      1                    9        0.188        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.421       -1.421                      1                    9        0.188        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          33.635        0.000                      0                10777        0.022        0.000                      0                10777  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       16.638        0.000                      0                18551        0.038        0.000                      0                18551  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.792        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.792        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.412       -1.412                      1                    9        0.197        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        33.635        0.000                      0                10777        0.022        0.000                      0                10777  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.412       -1.412                      1                    9        0.197        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         35.351        0.000                      0                   71        0.750        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         35.351        0.000                      0                   71        0.612        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       35.351        0.000                      0                   71        0.612        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       35.356        0.000                      0                   71        0.750        0.000                      0                   71  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          81.952        0.000                      0                  504        1.529        0.000                      0                  504  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          81.952        0.000                      0                  504        1.347        0.000                      0                  504  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        81.952        0.000                      0                  504        1.347        0.000                      0                  504  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        81.961        0.000                      0                  504        1.529        0.000                      0                  504  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.638ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[228][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.785ns  (logic 2.454ns (10.770%)  route 20.331ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.331    21.906    debuggerTop/video_output/D[8]
    SLICE_X15Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[228][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[228][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X15Y153        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[228][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                 16.638    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.418ns  (logic 2.702ns (12.053%)  route 19.716ns (87.947%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.514    21.539    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][23]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.138    38.418    
    SLICE_X64Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.213    debuggerTop/video_output/r_linebuffer0_reg[58][23]
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                         -21.539    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.418ns  (logic 2.702ns (12.053%)  route 19.716ns (87.947%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.514    21.539    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][4]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.138    38.418    
    SLICE_X64Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.213    debuggerTop/video_output/r_linebuffer0_reg[58][4]
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                         -21.539    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[232][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.785ns  (logic 2.454ns (10.770%)  route 20.331ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.331    21.906    debuggerTop/video_output/D[8]
    SLICE_X14Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[232][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[232][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X14Y153        FDCE (Setup_fdce_C_D)       -0.031    38.580    debuggerTop/video_output/r_linebuffer2_reg[232][20]
  -------------------------------------------------------------------
                         required time                         38.580    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.797ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[231][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.626ns  (logic 2.454ns (10.846%)  route 20.172ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.172    21.747    debuggerTop/video_output/D[8]
    SLICE_X13Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[231][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[231][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X13Y154        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[231][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.747    
  -------------------------------------------------------------------
                         slack                                 16.797    

Slack (MET) :             16.798ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[229][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.632ns  (logic 2.454ns (10.843%)  route 20.178ns (89.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.178    21.753    debuggerTop/video_output/D[8]
    SLICE_X18Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[229][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X18Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[229][20]/C
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.138    38.608    
    SLICE_X18Y154        FDCE (Setup_fdce_C_D)       -0.058    38.550    debuggerTop/video_output/r_linebuffer2_reg[229][20]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -21.753    
  -------------------------------------------------------------------
                         slack                                 16.798    

Slack (MET) :             16.838ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[235][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.591ns  (logic 2.454ns (10.863%)  route 20.137ns (89.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.264 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.137    21.711    debuggerTop/video_output/D[8]
    SLICE_X17Y157        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[235][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.681    38.264    debuggerTop/video_output/o_clk_25mhz
    SLICE_X17Y157        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[235][20]/C
                         clock pessimism              0.480    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X17Y157        FDCE (Setup_fdce_C_D)       -0.058    38.549    debuggerTop/video_output/r_linebuffer2_reg[235][20]
  -------------------------------------------------------------------
                         required time                         38.549    
                         arrival time                         -21.711    
  -------------------------------------------------------------------
                         slack                                 16.838    

Slack (MET) :             16.855ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.237ns  (logic 2.702ns (12.151%)  route 19.535ns (87.849%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.333    21.358    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X67Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][6]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.138    38.418    
    SLICE_X67Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.213    debuggerTop/video_output/r_linebuffer0_reg[58][6]
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                         -21.358    
  -------------------------------------------------------------------
                         slack                                 16.855    

Slack (MET) :             16.904ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[237][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.520ns  (logic 2.454ns (10.897%)  route 20.066ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.066    21.640    debuggerTop/video_output/D[8]
    SLICE_X15Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[237][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[237][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X15Y154        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[237][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.640    
  -------------------------------------------------------------------
                         slack                                 16.904    

Slack (MET) :             16.954ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[238][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.469ns  (logic 2.454ns (10.922%)  route 20.015ns (89.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.015    21.590    debuggerTop/video_output/D[8]
    SLICE_X15Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[238][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[238][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X15Y155        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[238][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                 16.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=8, routed)           0.133    -0.339    debuggerTop/vga_generator/r_y_reg[10]_0[4]
    SLICE_X58Y130        LUT3 (Prop_lut3_I0_O)        0.048    -0.291 r  debuggerTop/vga_generator/r_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debuggerTop/vga_generator/r_y[6]_i_1_n_2
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X58Y130        FDCE (Hold_fdce_C_D)         0.133    -0.466    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.381%)  route 0.094ns (30.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  debuggerTop/vga_generator/r_y_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.354    debuggerTop/vga_generator/r_y_reg[10]_0[5]
    SLICE_X59Y130        LUT5 (Prop_lut5_I3_O)        0.049    -0.305 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X59Y130        FDCE (Hold_fdce_C_D)         0.107    -0.492    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.976%)  route 0.094ns (31.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  debuggerTop/vga_generator/r_y_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.354    debuggerTop/vga_generator/r_y_reg[10]_0[5]
    SLICE_X59Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.309 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X59Y130        FDCE (Hold_fdce_C_D)         0.092    -0.507    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.134    -0.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X54Y77         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y77         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.255    -0.597    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.059    -0.538    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.235%)  route 0.151ns (51.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.554    -0.610    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y77         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDSE (Prop_fdse_C_Q)         0.141    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.151    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.070    -0.529    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.086%)  route 0.164ns (46.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.164    -0.308    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X58Y129        LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  debuggerTop/vga_generator/r_y[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    debuggerTop/vga_generator/r_y[10]_i_2_n_2
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X58Y129        FDCE (Hold_fdce_C_D)         0.120    -0.480    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.131%)  route 0.174ns (47.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.174    -0.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X54Y76         LUT5 (Prop_lut5_I3_O)        0.048    -0.250 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.131    -0.468    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.424%)  route 0.126ns (49.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.126    -0.358    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X53Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.818    -0.855    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.255    -0.600    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.022    -0.578    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X65Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=186, routed)         0.144    -0.317    debuggerTop/vga_generator/Q[1]
    SLICE_X64Y143        LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  debuggerTop/vga_generator/r_x[1]_rep__4_i_1/O
                         net (fo=1, routed)           0.000    -0.272    debuggerTop/vga_generator/r_x[1]_rep__4_i_1_n_2
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.250    -0.589    
    SLICE_X64Y143        FDCE (Hold_fdce_C_D)         0.091    -0.498    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.806%)  route 0.101ns (29.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.101    -0.363    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X54Y76         LUT6 (Prop_lut6_I0_O)        0.098    -0.265 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.242    -0.612    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.121    -0.491    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y30     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X36Y139    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X30Y138    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X34Y124    debuggerTop/video_output/r_linebuffer1_reg[19][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X34Y124    debuggerTop/video_output/r_linebuffer1_reg[19][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X40Y124    debuggerTop/video_output/r_linebuffer1_reg[19][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X37Y125    debuggerTop/video_output/r_linebuffer1_reg[20][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X37Y125    debuggerTop/video_output/r_linebuffer1_reg[20][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X37Y125    debuggerTop/video_output/r_linebuffer1_reg[20][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X37Y125    debuggerTop/video_output/r_linebuffer1_reg[20][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y124    debuggerTop/video_output/r_linebuffer2_reg[192][22]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X36Y139    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X30Y138    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X36Y139    debuggerTop/video_output/r_linebuffer0_reg[224][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.966ns  (logic 9.730ns (16.786%)  route 48.236ns (83.214%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.205   149.786    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -149.787    
  -------------------------------------------------------------------
                         slack                                 33.635    

Slack (MET) :             33.970ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.628ns  (logic 9.730ns (16.884%)  route 47.898ns (83.116%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 183.680 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.867   149.448    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.552   183.680    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.167    
                         clock uncertainty           -0.183   183.984    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.418    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.418    
                         arrival time                        -149.449    
  -------------------------------------------------------------------
                         slack                                 33.970    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.742ns  (logic 9.926ns (17.190%)  route 47.816ns (82.810%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 183.862 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.767   149.563    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.734   183.862    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.358    
                         clock uncertainty           -0.183   184.175    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.609    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.609    
                         arrival time                        -149.563    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.085ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.703ns  (logic 9.926ns (17.202%)  route 47.777ns (82.798%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 183.861 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.728   149.523    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y1          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.733   183.861    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.357    
                         clock uncertainty           -0.183   184.174    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.608    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.608    
                         arrival time                        -149.524    
  -------------------------------------------------------------------
                         slack                                 34.085    

Slack (MET) :             34.089ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.512ns  (logic 9.606ns (16.703%)  route 47.906ns (83.297%))
  Logic Levels:           63  (LUT2=3 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.785   145.771    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124   145.895 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          3.437   149.332    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -149.332    
  -------------------------------------------------------------------
                         slack                                 34.089    

Slack (MET) :             34.091ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.578ns  (logic 9.926ns (17.239%)  route 47.652ns (82.761%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 183.751 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.603   149.398    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.623   183.751    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.238    
                         clock uncertainty           -0.183   184.055    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -149.399    
  -------------------------------------------------------------------
                         slack                                 34.091    

Slack (MET) :             34.132ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.471ns  (logic 9.730ns (16.930%)  route 47.741ns (83.070%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.710   149.291    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -149.292    
  -------------------------------------------------------------------
                         slack                                 34.132    

Slack (MET) :             34.212ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.679ns  (logic 9.926ns (17.209%)  route 47.753ns (82.791%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.703   149.499    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.764   183.892    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.460    
                         clock uncertainty           -0.183   184.277    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.711    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.711    
                         arrival time                        -149.499    
  -------------------------------------------------------------------
                         slack                                 34.212    

Slack (MET) :             34.217ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.679ns  (logic 9.926ns (17.209%)  route 47.753ns (82.791%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.703   149.499    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.769   183.897    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.465    
                         clock uncertainty           -0.183   184.282    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.716    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.716    
                         arrival time                        -149.499    
  -------------------------------------------------------------------
                         slack                                 34.217    

Slack (MET) :             34.239ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.435ns  (logic 9.926ns (17.282%)  route 47.508ns (82.718%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.459   149.255    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.628   183.756    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.243    
                         clock uncertainty           -0.183   184.060    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.494    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.494    
                         arrival time                        -149.255    
  -------------------------------------------------------------------
                         slack                                 34.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.116ns (6.618%)  route 1.637ns (93.382%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.774    -0.390    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X54Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.345 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.164    -0.181    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.136 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.200     0.064    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X54Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.892    -0.781    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X54Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.557    -0.225    
                         clock uncertainty            0.183    -0.042    
    SLICE_X54Y28         FDCE (Hold_fdce_C_D)         0.052     0.010    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.772ns  (logic 0.071ns (4.008%)  route 1.701ns (95.992%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.795    92.205    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y35         LUT6 (Prop_lut6_I2_O)        0.045    92.250 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.407    92.657    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X59Y34         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.901    91.802    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y34         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.359    
                         clock uncertainty            0.183    92.542    
    SLICE_X59Y34         FDCE (Hold_fdce_C_CE)       -0.032    92.510    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.510    
                         arrival time                          92.657    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.772ns  (logic 0.071ns (4.008%)  route 1.701ns (95.992%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.795    92.205    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y35         LUT6 (Prop_lut6_I2_O)        0.045    92.250 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.407    92.657    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X59Y34         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.901    91.802    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y34         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.359    
                         clock uncertainty            0.183    92.542    
    SLICE_X59Y34         FDCE (Hold_fdce_C_CE)       -0.032    92.510    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.510    
                         arrival time                          92.657    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/mcu_ram/r_nes_write_address_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.864ns  (logic 0.116ns (6.223%)  route 1.748ns (93.777%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 91.799 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.798    92.208    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X54Y28         LUT2 (Prop_lut2_I0_O)        0.045    92.253 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_12/O
                         net (fo=14, routed)          0.227    92.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_12_n_2
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.045    92.525 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_36__0/O
                         net (fo=3, routed)           0.225    92.750    debuggerTop/mcu_ram/D[4]
    SLICE_X50Y33         FDCE                                         r  debuggerTop/mcu_ram/r_nes_write_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.898    91.799    debuggerTop/mcu_ram/o_clk_5mhz
    SLICE_X50Y33         FDCE                                         r  debuggerTop/mcu_ram/r_nes_write_address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.356    
                         clock uncertainty            0.183    92.539    
    SLICE_X50Y33         FDCE (Hold_fdce_C_D)         0.063    92.602    debuggerTop/mcu_ram/r_nes_write_address_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.602    
                         arrival time                          92.750    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.907ns  (logic 0.116ns (6.083%)  route 1.791ns (93.917%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 91.798 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.866    92.276    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X54Y29         LUT5 (Prop_lut5_I1_O)        0.045    92.321 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.426    92.747    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.045    92.792 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_1/O
                         net (fo=6, routed)           0.000    92.792    debuggerTop/nes/cpu2A03/cpu6502/s/D[1]
    SLICE_X61Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.897    91.798    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X61Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.355    
                         clock uncertainty            0.183    92.538    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.098    92.636    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.636    
                         arrival time                          92.792    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.177ns (9.368%)  route 1.713ns (90.632%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.846    -0.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.044    -0.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=2, routed)           0.158    -0.116    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.107    -0.009 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.210     0.201    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]_0
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.557    -0.223    
                         clock uncertainty            0.183    -0.040    
    SLICE_X56Y29         FDCE (Hold_fdce_C_D)         0.059     0.019    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.955ns  (logic 0.161ns (8.237%)  route 1.794ns (91.763%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.749    92.159    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y31         LUT6 (Prop_lut6_I4_O)        0.045    92.204 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_5/O
                         net (fo=1, routed)           0.234    92.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_5_n_2
    SLICE_X68Y31         LUT6 (Prop_lut6_I1_O)        0.045    92.483 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2/O
                         net (fo=2, routed)           0.312    92.795    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2_n_2
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.045    92.840 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.840    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_2
    SLICE_X63Y32         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.901    91.802    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X63Y32         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.359    
                         clock uncertainty            0.183    92.542    
    SLICE_X63Y32         FDCE (Hold_fdce_C_D)         0.098    92.640    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.640    
                         arrival time                          92.840    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.581%)  route 0.155ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.632    -0.532    debuggerTop/debugger/o_clk_5mhz
    SLICE_X59Y44         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  debuggerTop/debugger/r_value_data_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.235    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[7]
    SLICE_X59Y43         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.907    -0.766    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y43         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/C
                         clock pessimism              0.251    -0.516    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.075    -0.441    debuggerTop/values/r_profiler_sample_index_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.161ns (8.413%)  route 1.753ns (91.587%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT5=2)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.774    -0.390    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X54Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.345 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.188    -0.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X54Y32         LUT5 (Prop_lut5_I0_O)        0.045    -0.112 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=2, routed)           0.125     0.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2_n_2
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.058 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.167     0.225    debuggerTop/nes/cpu2A03/cpu6502/abh/D[3]
    SLICE_X52Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X52Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.222    
                         clock uncertainty            0.183    -0.039    
    SLICE_X52Y31         FDCE (Hold_fdce_C_D)         0.057     0.018    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.206ns (10.424%)  route 1.770ns (89.576%))
  Logic Levels:           5  (BUFG=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.774    -0.390    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X54Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.345 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.164    -0.181    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.136 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.212     0.075    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.120 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_3/O
                         net (fo=2, routed)           0.122     0.242    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_3_n_2
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.287 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_1/O
                         net (fo=1, routed)           0.000     0.287    debuggerTop/nes/cpu2A03/cpu6502/alu/D[3]
    SLICE_X58Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X58Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/C
                         clock pessimism              0.557    -0.223    
                         clock uncertainty            0.183    -0.040    
    SLICE_X58Y27         FDCE (Hold_fdce_C_D)         0.120     0.080    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y13     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y23     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y14     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y13     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y5      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y1      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y1      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y15     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y4      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X26Y14     debuggerTop/nes/ppu/r_oam_reg[101][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X26Y14     debuggerTop/nes/ppu/r_oam_reg[101][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X23Y16     debuggerTop/nes/ppu/r_oam_reg[101][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X26Y14     debuggerTop/nes/ppu/r_oam_reg[101][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X23Y16     debuggerTop/nes/ppu/r_oam_reg[101][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X23Y16     debuggerTop/nes/ppu/r_oam_reg[101][5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X26Y15     debuggerTop/nes/ppu/r_oam_reg[102][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X24Y15     debuggerTop/nes/ppu/r_oam_reg[102][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X24Y15     debuggerTop/nes/ppu/r_oam_reg[102][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X24Y15     debuggerTop/nes/ppu/r_oam_reg[102][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X12Y39     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[5][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X48Y74     debuggerTop/r_debug_counter_x_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.644ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[228][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.785ns  (logic 2.454ns (10.770%)  route 20.331ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.331    21.906    debuggerTop/video_output/D[8]
    SLICE_X15Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[228][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[228][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.132    38.617    
    SLICE_X15Y153        FDCE (Setup_fdce_C_D)       -0.067    38.550    debuggerTop/video_output/r_linebuffer2_reg[228][20]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                 16.644    

Slack (MET) :             16.679ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.418ns  (logic 2.702ns (12.053%)  route 19.716ns (87.947%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.514    21.539    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][23]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.132    38.423    
    SLICE_X64Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.218    debuggerTop/video_output/r_linebuffer0_reg[58][23]
  -------------------------------------------------------------------
                         required time                         38.218    
                         arrival time                         -21.539    
  -------------------------------------------------------------------
                         slack                                 16.679    

Slack (MET) :             16.679ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.418ns  (logic 2.702ns (12.053%)  route 19.716ns (87.947%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.514    21.539    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][4]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.132    38.423    
    SLICE_X64Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.218    debuggerTop/video_output/r_linebuffer0_reg[58][4]
  -------------------------------------------------------------------
                         required time                         38.218    
                         arrival time                         -21.539    
  -------------------------------------------------------------------
                         slack                                 16.679    

Slack (MET) :             16.680ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[232][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.785ns  (logic 2.454ns (10.770%)  route 20.331ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.331    21.906    debuggerTop/video_output/D[8]
    SLICE_X14Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[232][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[232][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.132    38.617    
    SLICE_X14Y153        FDCE (Setup_fdce_C_D)       -0.031    38.586    debuggerTop/video_output/r_linebuffer2_reg[232][20]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                 16.680    

Slack (MET) :             16.802ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[231][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.626ns  (logic 2.454ns (10.846%)  route 20.172ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.172    21.747    debuggerTop/video_output/D[8]
    SLICE_X13Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[231][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[231][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.132    38.617    
    SLICE_X13Y154        FDCE (Setup_fdce_C_D)       -0.067    38.550    debuggerTop/video_output/r_linebuffer2_reg[231][20]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -21.747    
  -------------------------------------------------------------------
                         slack                                 16.802    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[229][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.632ns  (logic 2.454ns (10.843%)  route 20.178ns (89.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.178    21.753    debuggerTop/video_output/D[8]
    SLICE_X18Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[229][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X18Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[229][20]/C
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.132    38.614    
    SLICE_X18Y154        FDCE (Setup_fdce_C_D)       -0.058    38.556    debuggerTop/video_output/r_linebuffer2_reg[229][20]
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                         -21.753    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.843ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[235][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.591ns  (logic 2.454ns (10.863%)  route 20.137ns (89.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.264 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.137    21.711    debuggerTop/video_output/D[8]
    SLICE_X17Y157        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[235][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.681    38.264    debuggerTop/video_output/o_clk_25mhz
    SLICE_X17Y157        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[235][20]/C
                         clock pessimism              0.480    38.745    
                         clock uncertainty           -0.132    38.613    
    SLICE_X17Y157        FDCE (Setup_fdce_C_D)       -0.058    38.555    debuggerTop/video_output/r_linebuffer2_reg[235][20]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                         -21.711    
  -------------------------------------------------------------------
                         slack                                 16.843    

Slack (MET) :             16.861ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.237ns  (logic 2.702ns (12.151%)  route 19.535ns (87.849%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.333    21.358    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X67Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][6]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.132    38.423    
    SLICE_X67Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.218    debuggerTop/video_output/r_linebuffer0_reg[58][6]
  -------------------------------------------------------------------
                         required time                         38.218    
                         arrival time                         -21.358    
  -------------------------------------------------------------------
                         slack                                 16.861    

Slack (MET) :             16.909ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[237][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.520ns  (logic 2.454ns (10.897%)  route 20.066ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.066    21.640    debuggerTop/video_output/D[8]
    SLICE_X15Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[237][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[237][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.132    38.617    
    SLICE_X15Y154        FDCE (Setup_fdce_C_D)       -0.067    38.550    debuggerTop/video_output/r_linebuffer2_reg[237][20]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -21.640    
  -------------------------------------------------------------------
                         slack                                 16.909    

Slack (MET) :             16.960ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[238][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.469ns  (logic 2.454ns (10.922%)  route 20.015ns (89.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.015    21.590    debuggerTop/video_output/D[8]
    SLICE_X15Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[238][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[238][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.132    38.617    
    SLICE_X15Y155        FDCE (Setup_fdce_C_D)       -0.067    38.550    debuggerTop/video_output/r_linebuffer2_reg[238][20]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                 16.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=8, routed)           0.133    -0.339    debuggerTop/vga_generator/r_y_reg[10]_0[4]
    SLICE_X58Y130        LUT3 (Prop_lut3_I0_O)        0.048    -0.291 r  debuggerTop/vga_generator/r_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debuggerTop/vga_generator/r_y[6]_i_1_n_2
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X58Y130        FDCE (Hold_fdce_C_D)         0.133    -0.466    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.381%)  route 0.094ns (30.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  debuggerTop/vga_generator/r_y_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.354    debuggerTop/vga_generator/r_y_reg[10]_0[5]
    SLICE_X59Y130        LUT5 (Prop_lut5_I3_O)        0.049    -0.305 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X59Y130        FDCE (Hold_fdce_C_D)         0.107    -0.492    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.976%)  route 0.094ns (31.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  debuggerTop/vga_generator/r_y_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.354    debuggerTop/vga_generator/r_y_reg[10]_0[5]
    SLICE_X59Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.309 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X59Y130        FDCE (Hold_fdce_C_D)         0.092    -0.507    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.134    -0.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X54Y77         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y77         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.255    -0.597    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.059    -0.538    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.235%)  route 0.151ns (51.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.554    -0.610    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y77         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDSE (Prop_fdse_C_Q)         0.141    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.151    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.070    -0.529    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.086%)  route 0.164ns (46.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.164    -0.308    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X58Y129        LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  debuggerTop/vga_generator/r_y[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    debuggerTop/vga_generator/r_y[10]_i_2_n_2
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X58Y129        FDCE (Hold_fdce_C_D)         0.120    -0.480    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.131%)  route 0.174ns (47.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.174    -0.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X54Y76         LUT5 (Prop_lut5_I3_O)        0.048    -0.250 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.131    -0.468    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.424%)  route 0.126ns (49.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.126    -0.358    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X53Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.818    -0.855    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.255    -0.600    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.022    -0.578    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X65Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=186, routed)         0.144    -0.317    debuggerTop/vga_generator/Q[1]
    SLICE_X64Y143        LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  debuggerTop/vga_generator/r_x[1]_rep__4_i_1/O
                         net (fo=1, routed)           0.000    -0.272    debuggerTop/vga_generator/r_x[1]_rep__4_i_1_n_2
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.250    -0.589    
    SLICE_X64Y143        FDCE (Hold_fdce_C_D)         0.091    -0.498    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.806%)  route 0.101ns (29.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.101    -0.363    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X54Y76         LUT6 (Prop_lut6_I0_O)        0.098    -0.265 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.242    -0.612    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.121    -0.491    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y30     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X36Y139    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X30Y138    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X34Y124    debuggerTop/video_output/r_linebuffer1_reg[19][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X34Y124    debuggerTop/video_output/r_linebuffer1_reg[19][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X40Y124    debuggerTop/video_output/r_linebuffer1_reg[19][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X37Y125    debuggerTop/video_output/r_linebuffer1_reg[20][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X37Y125    debuggerTop/video_output/r_linebuffer1_reg[20][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X37Y125    debuggerTop/video_output/r_linebuffer1_reg[20][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X37Y125    debuggerTop/video_output/r_linebuffer1_reg[20][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y124    debuggerTop/video_output/r_linebuffer2_reg[192][22]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y80     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X36Y139    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X30Y138    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X32Y142    debuggerTop/video_output/r_linebuffer0_reg[224][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X36Y139    debuggerTop/video_output/r_linebuffer0_reg[224][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.644ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.966ns  (logic 9.730ns (16.786%)  route 48.236ns (83.214%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.205   149.786    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.174   183.996    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.430    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.430    
                         arrival time                        -149.787    
  -------------------------------------------------------------------
                         slack                                 33.644    

Slack (MET) :             33.979ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.628ns  (logic 9.730ns (16.884%)  route 47.898ns (83.116%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 183.680 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.867   149.448    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.552   183.680    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.167    
                         clock uncertainty           -0.174   183.993    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.427    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.427    
                         arrival time                        -149.449    
  -------------------------------------------------------------------
                         slack                                 33.979    

Slack (MET) :             34.055ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.742ns  (logic 9.926ns (17.190%)  route 47.816ns (82.810%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 183.862 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.767   149.563    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.734   183.862    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.358    
                         clock uncertainty           -0.174   184.184    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.618    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.618    
                         arrival time                        -149.563    
  -------------------------------------------------------------------
                         slack                                 34.055    

Slack (MET) :             34.094ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.703ns  (logic 9.926ns (17.202%)  route 47.777ns (82.798%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 183.861 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.728   149.523    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y1          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.733   183.861    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.357    
                         clock uncertainty           -0.174   184.183    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.617    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.617    
                         arrival time                        -149.524    
  -------------------------------------------------------------------
                         slack                                 34.094    

Slack (MET) :             34.098ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.512ns  (logic 9.606ns (16.703%)  route 47.906ns (83.297%))
  Logic Levels:           63  (LUT2=3 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.785   145.771    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124   145.895 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          3.437   149.332    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.174   183.996    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.430    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.430    
                         arrival time                        -149.332    
  -------------------------------------------------------------------
                         slack                                 34.098    

Slack (MET) :             34.100ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.578ns  (logic 9.926ns (17.239%)  route 47.652ns (82.761%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 183.751 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.603   149.398    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.623   183.751    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.238    
                         clock uncertainty           -0.174   184.064    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.498    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.498    
                         arrival time                        -149.399    
  -------------------------------------------------------------------
                         slack                                 34.100    

Slack (MET) :             34.141ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.471ns  (logic 9.730ns (16.930%)  route 47.741ns (83.070%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.710   149.291    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.174   183.998    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.432    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -149.292    
  -------------------------------------------------------------------
                         slack                                 34.141    

Slack (MET) :             34.221ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.679ns  (logic 9.926ns (17.209%)  route 47.753ns (82.791%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.703   149.499    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.764   183.892    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.460    
                         clock uncertainty           -0.174   184.286    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.720    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.720    
                         arrival time                        -149.499    
  -------------------------------------------------------------------
                         slack                                 34.221    

Slack (MET) :             34.226ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.679ns  (logic 9.926ns (17.209%)  route 47.753ns (82.791%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.703   149.499    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.769   183.897    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.465    
                         clock uncertainty           -0.174   184.291    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.725    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.725    
                         arrival time                        -149.499    
  -------------------------------------------------------------------
                         slack                                 34.226    

Slack (MET) :             34.248ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.435ns  (logic 9.926ns (17.282%)  route 47.508ns (82.718%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.459   149.255    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.628   183.756    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.243    
                         clock uncertainty           -0.174   184.069    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.503    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.503    
                         arrival time                        -149.255    
  -------------------------------------------------------------------
                         slack                                 34.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.116ns (6.618%)  route 1.637ns (93.382%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.774    -0.390    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X54Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.345 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.164    -0.181    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.136 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.200     0.064    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X54Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.892    -0.781    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X54Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.557    -0.225    
                         clock uncertainty            0.174    -0.051    
    SLICE_X54Y28         FDCE (Hold_fdce_C_D)         0.052     0.001    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.772ns  (logic 0.071ns (4.008%)  route 1.701ns (95.992%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.795    92.205    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y35         LUT6 (Prop_lut6_I2_O)        0.045    92.250 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.407    92.657    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X59Y34         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.901    91.802    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y34         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.359    
                         clock uncertainty            0.174    92.533    
    SLICE_X59Y34         FDCE (Hold_fdce_C_CE)       -0.032    92.501    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.501    
                         arrival time                          92.657    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.772ns  (logic 0.071ns (4.008%)  route 1.701ns (95.992%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.795    92.205    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y35         LUT6 (Prop_lut6_I2_O)        0.045    92.250 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.407    92.657    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X59Y34         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.901    91.802    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y34         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.359    
                         clock uncertainty            0.174    92.533    
    SLICE_X59Y34         FDCE (Hold_fdce_C_CE)       -0.032    92.501    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.501    
                         arrival time                          92.657    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/mcu_ram/r_nes_write_address_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.864ns  (logic 0.116ns (6.223%)  route 1.748ns (93.777%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 91.799 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.798    92.208    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X54Y28         LUT2 (Prop_lut2_I0_O)        0.045    92.253 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_12/O
                         net (fo=14, routed)          0.227    92.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_12_n_2
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.045    92.525 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_36__0/O
                         net (fo=3, routed)           0.225    92.750    debuggerTop/mcu_ram/D[4]
    SLICE_X50Y33         FDCE                                         r  debuggerTop/mcu_ram/r_nes_write_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.898    91.799    debuggerTop/mcu_ram/o_clk_5mhz
    SLICE_X50Y33         FDCE                                         r  debuggerTop/mcu_ram/r_nes_write_address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.356    
                         clock uncertainty            0.174    92.530    
    SLICE_X50Y33         FDCE (Hold_fdce_C_D)         0.063    92.593    debuggerTop/mcu_ram/r_nes_write_address_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.593    
                         arrival time                          92.750    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.907ns  (logic 0.116ns (6.083%)  route 1.791ns (93.917%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 91.798 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.866    92.276    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X54Y29         LUT5 (Prop_lut5_I1_O)        0.045    92.321 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.426    92.747    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.045    92.792 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_1/O
                         net (fo=6, routed)           0.000    92.792    debuggerTop/nes/cpu2A03/cpu6502/s/D[1]
    SLICE_X61Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.897    91.798    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X61Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.355    
                         clock uncertainty            0.174    92.529    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.098    92.627    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.627    
                         arrival time                          92.792    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.177ns (9.368%)  route 1.713ns (90.632%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.846    -0.318    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.044    -0.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=2, routed)           0.158    -0.116    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.107    -0.009 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.210     0.201    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]_0
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.557    -0.223    
                         clock uncertainty            0.174    -0.049    
    SLICE_X56Y29         FDCE (Hold_fdce_C_D)         0.059     0.010    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.581%)  route 0.155ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.632    -0.532    debuggerTop/debugger/o_clk_5mhz
    SLICE_X59Y44         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  debuggerTop/debugger/r_value_data_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.235    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[7]
    SLICE_X59Y43         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.907    -0.766    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y43         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/C
                         clock pessimism              0.251    -0.516    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.075    -0.441    debuggerTop/values/r_profiler_sample_index_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.955ns  (logic 0.161ns (8.237%)  route 1.794ns (91.763%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.749    92.159    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y31         LUT6 (Prop_lut6_I4_O)        0.045    92.204 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_5/O
                         net (fo=1, routed)           0.234    92.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_5_n_2
    SLICE_X68Y31         LUT6 (Prop_lut6_I1_O)        0.045    92.483 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2/O
                         net (fo=2, routed)           0.312    92.795    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2_n_2
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.045    92.840 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.840    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_2
    SLICE_X63Y32         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.901    91.802    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X63Y32         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.359    
                         clock uncertainty            0.174    92.533    
    SLICE_X63Y32         FDCE (Hold_fdce_C_D)         0.098    92.631    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.631    
                         arrival time                          92.840    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[2]
    SLICE_X43Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.822    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.255    -0.596    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.070    -0.526    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y78         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=2, routed)           0.153    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg_n_0_[0]
    SLICE_X43Y78         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y78         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.255    -0.592    
    SLICE_X43Y78         FDRE (Hold_fdre_C_D)         0.070    -0.522    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y13     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y23     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y14     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y13     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y5      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y1      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y1      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y15     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y4      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X26Y14     debuggerTop/nes/ppu/r_oam_reg[101][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X26Y14     debuggerTop/nes/ppu/r_oam_reg[101][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X23Y16     debuggerTop/nes/ppu/r_oam_reg[101][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X26Y14     debuggerTop/nes/ppu/r_oam_reg[101][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X23Y16     debuggerTop/nes/ppu/r_oam_reg[101][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X23Y16     debuggerTop/nes/ppu/r_oam_reg[101][5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y78     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X26Y15     debuggerTop/nes/ppu/r_oam_reg[102][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X24Y15     debuggerTop/nes/ppu/r_oam_reg[102][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X24Y15     debuggerTop/nes/ppu/r_oam_reg[102][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X24Y15     debuggerTop/nes/ppu/r_oam_reg[102][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X12Y39     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[5][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X48Y74     debuggerTop/r_debug_counter_x_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.792ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.792ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.093ns  (logic 0.419ns (38.340%)  route 0.674ns (61.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.674     1.093    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X52Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.264   184.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.885    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                183.792    

Slack (MET) :             183.854ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.027ns  (logic 0.419ns (40.794%)  route 0.608ns (59.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.608     1.027    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                183.854    

Slack (MET) :             183.942ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.939ns  (logic 0.419ns (44.636%)  route 0.520ns (55.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.520     0.939    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                183.942    

Slack (MET) :             183.987ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.654%)  route 0.613ns (57.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.613     1.069    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                183.987    

Slack (MET) :             183.990ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.894ns  (logic 0.419ns (46.853%)  route 0.475ns (53.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.475     0.894    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.265   184.884    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.884    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                183.990    

Slack (MET) :             184.070ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.323%)  route 0.528ns (53.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.528     0.984    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                184.070    

Slack (MET) :             184.121ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.784%)  route 0.479ns (51.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                184.121    

Slack (MET) :             184.133ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.498%)  route 0.465ns (50.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.465     0.921    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X52Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                184.133    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.638ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[228][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.785ns  (logic 2.454ns (10.770%)  route 20.331ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.331    21.906    debuggerTop/video_output/D[8]
    SLICE_X15Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[228][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[228][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X15Y153        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[228][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                 16.638    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.418ns  (logic 2.702ns (12.053%)  route 19.716ns (87.947%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.514    21.539    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][23]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.138    38.418    
    SLICE_X64Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.213    debuggerTop/video_output/r_linebuffer0_reg[58][23]
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                         -21.539    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.418ns  (logic 2.702ns (12.053%)  route 19.716ns (87.947%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.514    21.539    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][4]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.138    38.418    
    SLICE_X64Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.213    debuggerTop/video_output/r_linebuffer0_reg[58][4]
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                         -21.539    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[232][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.785ns  (logic 2.454ns (10.770%)  route 20.331ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.331    21.906    debuggerTop/video_output/D[8]
    SLICE_X14Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[232][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[232][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X14Y153        FDCE (Setup_fdce_C_D)       -0.031    38.580    debuggerTop/video_output/r_linebuffer2_reg[232][20]
  -------------------------------------------------------------------
                         required time                         38.580    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.797ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[231][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.626ns  (logic 2.454ns (10.846%)  route 20.172ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.172    21.747    debuggerTop/video_output/D[8]
    SLICE_X13Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[231][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[231][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X13Y154        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[231][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.747    
  -------------------------------------------------------------------
                         slack                                 16.797    

Slack (MET) :             16.798ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[229][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.632ns  (logic 2.454ns (10.843%)  route 20.178ns (89.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.178    21.753    debuggerTop/video_output/D[8]
    SLICE_X18Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[229][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X18Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[229][20]/C
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.138    38.608    
    SLICE_X18Y154        FDCE (Setup_fdce_C_D)       -0.058    38.550    debuggerTop/video_output/r_linebuffer2_reg[229][20]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -21.753    
  -------------------------------------------------------------------
                         slack                                 16.798    

Slack (MET) :             16.838ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[235][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.591ns  (logic 2.454ns (10.863%)  route 20.137ns (89.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.264 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.137    21.711    debuggerTop/video_output/D[8]
    SLICE_X17Y157        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[235][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.681    38.264    debuggerTop/video_output/o_clk_25mhz
    SLICE_X17Y157        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[235][20]/C
                         clock pessimism              0.480    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X17Y157        FDCE (Setup_fdce_C_D)       -0.058    38.549    debuggerTop/video_output/r_linebuffer2_reg[235][20]
  -------------------------------------------------------------------
                         required time                         38.549    
                         arrival time                         -21.711    
  -------------------------------------------------------------------
                         slack                                 16.838    

Slack (MET) :             16.855ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.237ns  (logic 2.702ns (12.151%)  route 19.535ns (87.849%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.333    21.358    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X67Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][6]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.138    38.418    
    SLICE_X67Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.213    debuggerTop/video_output/r_linebuffer0_reg[58][6]
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                         -21.358    
  -------------------------------------------------------------------
                         slack                                 16.855    

Slack (MET) :             16.904ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[237][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.520ns  (logic 2.454ns (10.897%)  route 20.066ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.066    21.640    debuggerTop/video_output/D[8]
    SLICE_X15Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[237][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[237][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X15Y154        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[237][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.640    
  -------------------------------------------------------------------
                         slack                                 16.904    

Slack (MET) :             16.954ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[238][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.469ns  (logic 2.454ns (10.922%)  route 20.015ns (89.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.015    21.590    debuggerTop/video_output/D[8]
    SLICE_X15Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[238][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[238][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X15Y155        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[238][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                 16.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=8, routed)           0.133    -0.339    debuggerTop/vga_generator/r_y_reg[10]_0[4]
    SLICE_X58Y130        LUT3 (Prop_lut3_I0_O)        0.048    -0.291 r  debuggerTop/vga_generator/r_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debuggerTop/vga_generator/r_y[6]_i_1_n_2
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X58Y130        FDCE (Hold_fdce_C_D)         0.133    -0.328    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.381%)  route 0.094ns (30.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  debuggerTop/vga_generator/r_y_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.354    debuggerTop/vga_generator/r_y_reg[10]_0[5]
    SLICE_X59Y130        LUT5 (Prop_lut5_I3_O)        0.049    -0.305 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X59Y130        FDCE (Hold_fdce_C_D)         0.107    -0.354    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.976%)  route 0.094ns (31.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  debuggerTop/vga_generator/r_y_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.354    debuggerTop/vga_generator/r_y_reg[10]_0[5]
    SLICE_X59Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.309 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X59Y130        FDCE (Hold_fdce_C_D)         0.092    -0.369    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.134    -0.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X54Y77         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y77         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.138    -0.460    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.059    -0.401    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.235%)  route 0.151ns (51.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.554    -0.610    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y77         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDSE (Prop_fdse_C_Q)         0.141    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.151    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.138    -0.462    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.070    -0.392    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.086%)  route 0.164ns (46.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.164    -0.308    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X58Y129        LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  debuggerTop/vga_generator/r_y[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    debuggerTop/vga_generator/r_y[10]_i_2_n_2
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.253    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X58Y129        FDCE (Hold_fdce_C_D)         0.120    -0.342    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.131%)  route 0.174ns (47.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.174    -0.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X54Y76         LUT5 (Prop_lut5_I3_O)        0.048    -0.250 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.138    -0.462    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.131    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.424%)  route 0.126ns (49.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.126    -0.358    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X53Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.818    -0.855    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.255    -0.600    
                         clock uncertainty            0.138    -0.463    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.022    -0.441    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X65Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=186, routed)         0.144    -0.317    debuggerTop/vga_generator/Q[1]
    SLICE_X64Y143        LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  debuggerTop/vga_generator/r_x[1]_rep__4_i_1/O
                         net (fo=1, routed)           0.000    -0.272    debuggerTop/vga_generator/r_x[1]_rep__4_i_1_n_2
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.138    -0.451    
    SLICE_X64Y143        FDCE (Hold_fdce_C_D)         0.091    -0.360    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.806%)  route 0.101ns (29.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.101    -0.363    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X54Y76         LUT6 (Prop_lut6_I0_O)        0.098    -0.265 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.242    -0.612    
                         clock uncertainty            0.138    -0.475    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.121    -0.354    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.792ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.792ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.093ns  (logic 0.419ns (38.340%)  route 0.674ns (61.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.674     1.093    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X52Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.264   184.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.885    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                183.792    

Slack (MET) :             183.854ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.027ns  (logic 0.419ns (40.794%)  route 0.608ns (59.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.608     1.027    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                183.854    

Slack (MET) :             183.942ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.939ns  (logic 0.419ns (44.636%)  route 0.520ns (55.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.520     0.939    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                183.942    

Slack (MET) :             183.987ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.654%)  route 0.613ns (57.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.613     1.069    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                183.987    

Slack (MET) :             183.990ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.894ns  (logic 0.419ns (46.853%)  route 0.475ns (53.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.475     0.894    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.265   184.884    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.884    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                183.990    

Slack (MET) :             184.070ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.323%)  route 0.528ns (53.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.528     0.984    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                184.070    

Slack (MET) :             184.121ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.784%)  route 0.479ns (51.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                184.121    

Slack (MET) :             184.133ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.498%)  route 0.465ns (50.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.465     0.921    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X52Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                184.133    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.421ns,  Total Violation       -1.421ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.859ns  (logic 0.456ns (24.532%)  route 1.403ns (75.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 553.930 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 553.542 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.626   553.542    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X61Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456   553.998 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.403   555.401    debuggerTop/video_output_sync/r_data_0
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.505   553.930    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.326    
                         clock uncertainty           -0.303   554.023    
    SLICE_X59Y87         FDCE (Setup_fdce_C_D)       -0.043   553.980    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.980    
                         arrival time                        -555.401    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (MET) :             38.295ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.092ns  (logic 0.419ns (38.356%)  route 0.673ns (61.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.673     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.217    39.387    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.387    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 38.295    

Slack (MET) :             38.358ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.761%)  route 0.609ns (59.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.609     1.028    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 38.358    

Slack (MET) :             38.378ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.589     1.008    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X50Y72         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 38.378    

Slack (MET) :             38.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.076%)  route 0.532ns (55.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.532     0.951    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.222    39.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                 38.431    

Slack (MET) :             38.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.997%)  route 0.605ns (57.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.605     1.061    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X50Y72         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 38.496    

Slack (MET) :             38.509ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.529%)  route 0.592ns (56.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.592     1.048    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 38.509    

Slack (MET) :             38.570ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.568%)  route 0.483ns (51.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.483     0.939    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 38.570    

Slack (MET) :             38.665ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.921%)  route 0.440ns (49.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.440     0.896    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 38.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.936%)  route 0.744ns (84.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.563    -0.601    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X61Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.744     0.284    debuggerTop/video_output_sync/r_data_0
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.833    -0.840    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.303     0.019    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.076     0.095    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.421ns,  Total Violation       -1.421ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.859ns  (logic 0.456ns (24.532%)  route 1.403ns (75.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 553.930 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 553.542 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.626   553.542    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X61Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456   553.998 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.403   555.401    debuggerTop/video_output_sync/r_data_0
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.505   553.930    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.326    
                         clock uncertainty           -0.303   554.023    
    SLICE_X59Y87         FDCE (Setup_fdce_C_D)       -0.043   553.980    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.980    
                         arrival time                        -555.401    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (MET) :             38.295ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.092ns  (logic 0.419ns (38.356%)  route 0.673ns (61.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.673     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.217    39.387    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.387    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 38.295    

Slack (MET) :             38.358ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.761%)  route 0.609ns (59.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.609     1.028    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 38.358    

Slack (MET) :             38.378ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.589     1.008    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X50Y72         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 38.378    

Slack (MET) :             38.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.076%)  route 0.532ns (55.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.532     0.951    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.222    39.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                 38.431    

Slack (MET) :             38.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.997%)  route 0.605ns (57.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.605     1.061    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X50Y72         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 38.496    

Slack (MET) :             38.509ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.529%)  route 0.592ns (56.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.592     1.048    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 38.509    

Slack (MET) :             38.570ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.568%)  route 0.483ns (51.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.483     0.939    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 38.570    

Slack (MET) :             38.665ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.921%)  route 0.440ns (49.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.440     0.896    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 38.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.936%)  route 0.744ns (84.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.563    -0.601    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X61Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.744     0.284    debuggerTop/video_output_sync/r_data_0
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.833    -0.840    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.303     0.019    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.076     0.095    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.966ns  (logic 9.730ns (16.786%)  route 48.236ns (83.214%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.205   149.786    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -149.787    
  -------------------------------------------------------------------
                         slack                                 33.635    

Slack (MET) :             33.970ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.628ns  (logic 9.730ns (16.884%)  route 47.898ns (83.116%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 183.680 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.867   149.448    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.552   183.680    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.167    
                         clock uncertainty           -0.183   183.984    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.418    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.418    
                         arrival time                        -149.449    
  -------------------------------------------------------------------
                         slack                                 33.970    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.742ns  (logic 9.926ns (17.190%)  route 47.816ns (82.810%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 183.862 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.767   149.563    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.734   183.862    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.358    
                         clock uncertainty           -0.183   184.175    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.609    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.609    
                         arrival time                        -149.563    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.085ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.703ns  (logic 9.926ns (17.202%)  route 47.777ns (82.798%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 183.861 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.728   149.523    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y1          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.733   183.861    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.357    
                         clock uncertainty           -0.183   184.174    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.608    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.608    
                         arrival time                        -149.524    
  -------------------------------------------------------------------
                         slack                                 34.085    

Slack (MET) :             34.089ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.512ns  (logic 9.606ns (16.703%)  route 47.906ns (83.297%))
  Logic Levels:           63  (LUT2=3 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.785   145.771    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124   145.895 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          3.437   149.332    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -149.332    
  -------------------------------------------------------------------
                         slack                                 34.089    

Slack (MET) :             34.091ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.578ns  (logic 9.926ns (17.239%)  route 47.652ns (82.761%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 183.751 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.603   149.398    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.623   183.751    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.238    
                         clock uncertainty           -0.183   184.055    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -149.399    
  -------------------------------------------------------------------
                         slack                                 34.091    

Slack (MET) :             34.132ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.471ns  (logic 9.730ns (16.930%)  route 47.741ns (83.070%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.710   149.291    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -149.292    
  -------------------------------------------------------------------
                         slack                                 34.132    

Slack (MET) :             34.212ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.679ns  (logic 9.926ns (17.209%)  route 47.753ns (82.791%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.703   149.499    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.764   183.892    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.460    
                         clock uncertainty           -0.183   184.277    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.711    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.711    
                         arrival time                        -149.499    
  -------------------------------------------------------------------
                         slack                                 34.212    

Slack (MET) :             34.217ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.679ns  (logic 9.926ns (17.209%)  route 47.753ns (82.791%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.703   149.499    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.769   183.897    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.465    
                         clock uncertainty           -0.183   184.282    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.716    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.716    
                         arrival time                        -149.499    
  -------------------------------------------------------------------
                         slack                                 34.217    

Slack (MET) :             34.239ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        57.435ns  (logic 9.926ns (17.282%)  route 47.508ns (82.718%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.459   149.255    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.628   183.756    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.243    
                         clock uncertainty           -0.183   184.060    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.494    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.494    
                         arrival time                        -149.255    
  -------------------------------------------------------------------
                         slack                                 34.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.581%)  route 0.155ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.632    -0.532    debuggerTop/debugger/o_clk_5mhz
    SLICE_X59Y44         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  debuggerTop/debugger/r_value_data_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.235    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[7]
    SLICE_X59Y43         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.907    -0.766    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y43         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/C
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.183    -0.333    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.075    -0.258    debuggerTop/values/r_profiler_sample_index_reg[7]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[2]
    SLICE_X43Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.822    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.255    -0.596    
                         clock uncertainty            0.183    -0.413    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.070    -0.343    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y78         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=2, routed)           0.153    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg_n_0_[0]
    SLICE_X43Y78         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y78         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.183    -0.409    
    SLICE_X43Y78         FDRE (Hold_fdre_C_D)         0.070    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[1]
    SLICE_X43Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.822    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.255    -0.596    
                         clock uncertainty            0.183    -0.413    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.066    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.327ns  (logic 0.191ns (58.378%)  route 0.136ns (41.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 91.817 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 92.052 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.641    92.052    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/o_clk_5mhz
    SLICE_X15Y44         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.146    92.198 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[2]/Q
                         net (fo=1, routed)           0.136    92.334    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data__0[2]
    SLICE_X15Y43         LUT5 (Prop_lut5_I4_O)        0.045    92.379 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data[3]_i_1__9/O
                         net (fo=1, routed)           0.000    92.379    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data[3]_i_1__9_n_2
    SLICE_X15Y43         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.916    91.817    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/o_clk_5mhz
    SLICE_X15Y43         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.068    
                         clock uncertainty            0.183    92.250    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.098    92.348    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.348    
                         arrival time                          92.379    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_tile_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_video_address_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.887%)  route 0.139ns (42.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.526ns = ( 92.049 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.638    92.049    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X22Y39         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDCE (Prop_fdce_C_Q)         0.146    92.195 r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[5]/Q
                         net (fo=1, routed)           0.139    92.334    debuggerTop/nes/ppu/background/r_video_background_tile_reg_n_2_[5]
    SLICE_X23Y39         LUT4 (Prop_lut4_I0_O)        0.045    92.379 r  debuggerTop/nes/ppu/background/r_video_address[9]_i_1/O
                         net (fo=1, routed)           0.000    92.379    debuggerTop/nes/ppu/background/r_video_address[9]
    SLICE_X23Y39         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.914    91.815    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X23Y39         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.247    92.062    
                         clock uncertainty            0.183    92.244    
    SLICE_X23Y39         FDCE (Hold_fdce_C_D)         0.099    92.343    debuggerTop/nes/ppu/background/r_video_address_reg[9]
  -------------------------------------------------------------------
                         required time                        -92.343    
                         arrival time                          92.379    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_video_address_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.340ns  (logic 0.146ns (42.927%)  route 0.194ns (57.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 92.045 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.634    92.045    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X18Y32         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDRE (Prop_fdre_C_Q)         0.146    92.191 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[5]/Q
                         net (fo=1, routed)           0.194    92.385    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg_n_2_[5]
    SLICE_X24Y35         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_video_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.910    91.811    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X24Y35         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_video_address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.083    
                         clock uncertainty            0.183    92.265    
    SLICE_X24Y35         FDCE (Hold_fdce_C_D)         0.083    92.348    debuggerTop/nes/ppu/sprites/r_video_address_reg[9]
  -------------------------------------------------------------------
                         required time                        -92.348    
                         arrival time                          92.385    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.554    -0.610    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.364    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I0_O)        0.099    -0.265 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.822    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.241    -0.610    
                         clock uncertainty            0.183    -0.427    
    SLICE_X46Y76         FDRE (Hold_fdre_C_D)         0.121    -0.306    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.915%)  route 0.183ns (49.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.629    -0.535    debuggerTop/debugger/o_clk_5mhz
    SLICE_X53Y40         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  debuggerTop/debugger/r_tx_byte_reg[4]/Q
                         net (fo=1, routed)           0.183    -0.210    debuggerTop/debugger/r_tx_byte_reg_n_2_[4]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.049    -0.161 r  debuggerTop/debugger/r_tx_byte[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    debuggerTop/spi/r_tx_byte_reg[7]_1[4]
    SLICE_X54Y40         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.903    -0.770    debuggerTop/spi/o_clk_5mhz
    SLICE_X54Y40         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[4]/C
                         clock pessimism              0.252    -0.519    
                         clock uncertainty            0.183    -0.336    
    SLICE_X54Y40         FDCE (Hold_fdce_C_D)         0.131    -0.205    debuggerTop/spi/r_tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_high_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.343ns  (logic 0.232ns (67.680%)  route 0.111ns (32.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 91.817 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 92.051 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.640    92.051    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X23Y45         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_high_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.133    92.184 r  debuggerTop/nes/ppu/background/r_video_background_pattern_high_reg[4]/Q
                         net (fo=1, routed)           0.111    92.294    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/Q[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.099    92.393 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data[4]_i_1__2/O
                         net (fo=1, routed)           0.000    92.393    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/p_1_in[4]
    SLICE_X23Y46         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.916    91.817    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X23Y46         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.067    
                         clock uncertainty            0.183    92.249    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.098    92.347    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.347    
                         arrival time                          92.393    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.638ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[228][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.785ns  (logic 2.454ns (10.770%)  route 20.331ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.331    21.906    debuggerTop/video_output/D[8]
    SLICE_X15Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[228][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[228][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X15Y153        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[228][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                 16.638    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.418ns  (logic 2.702ns (12.053%)  route 19.716ns (87.947%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.514    21.539    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][23]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.138    38.418    
    SLICE_X64Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.213    debuggerTop/video_output/r_linebuffer0_reg[58][23]
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                         -21.539    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.418ns  (logic 2.702ns (12.053%)  route 19.716ns (87.947%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.514    21.539    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][4]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.138    38.418    
    SLICE_X64Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.213    debuggerTop/video_output/r_linebuffer0_reg[58][4]
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                         -21.539    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.674ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[232][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.785ns  (logic 2.454ns (10.770%)  route 20.331ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.331    21.906    debuggerTop/video_output/D[8]
    SLICE_X14Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[232][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y153        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[232][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X14Y153        FDCE (Setup_fdce_C_D)       -0.031    38.580    debuggerTop/video_output/r_linebuffer2_reg[232][20]
  -------------------------------------------------------------------
                         required time                         38.580    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                 16.674    

Slack (MET) :             16.797ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[231][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.626ns  (logic 2.454ns (10.846%)  route 20.172ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.172    21.747    debuggerTop/video_output/D[8]
    SLICE_X13Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[231][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[231][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X13Y154        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[231][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.747    
  -------------------------------------------------------------------
                         slack                                 16.797    

Slack (MET) :             16.798ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[229][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.632ns  (logic 2.454ns (10.843%)  route 20.178ns (89.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.178    21.753    debuggerTop/video_output/D[8]
    SLICE_X18Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[229][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X18Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[229][20]/C
                         clock pessimism              0.480    38.746    
                         clock uncertainty           -0.138    38.608    
    SLICE_X18Y154        FDCE (Setup_fdce_C_D)       -0.058    38.550    debuggerTop/video_output/r_linebuffer2_reg[229][20]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -21.753    
  -------------------------------------------------------------------
                         slack                                 16.798    

Slack (MET) :             16.838ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[235][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.591ns  (logic 2.454ns (10.863%)  route 20.137ns (89.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.264 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.137    21.711    debuggerTop/video_output/D[8]
    SLICE_X17Y157        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[235][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.681    38.264    debuggerTop/video_output/o_clk_25mhz
    SLICE_X17Y157        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[235][20]/C
                         clock pessimism              0.480    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X17Y157        FDCE (Setup_fdce_C_D)       -0.058    38.549    debuggerTop/video_output/r_linebuffer2_reg[235][20]
  -------------------------------------------------------------------
                         required time                         38.549    
                         arrival time                         -21.711    
  -------------------------------------------------------------------
                         slack                                 16.838    

Slack (MET) :             16.855ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[58][6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.237ns  (logic 2.702ns (12.151%)  route 19.535ns (87.849%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 38.075 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=430, routed)        14.780    16.355    debuggerTop/video_fifo/w_fifo_pixel_x[1]
    SLICE_X43Y151        LUT4 (Prop_lut4_I3_O)        0.124    16.479 f  debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2/O
                         net (fo=10, routed)          3.422    19.901    debuggerTop/video_fifo/r_linebuffer1[186][23]_i_2_n_2
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.124    20.025 r  debuggerTop/video_fifo/r_linebuffer0[58][23]_i_1/O
                         net (fo=12, routed)          1.333    21.358    debuggerTop/video_output/r_linebuffer0_reg[58][4]_0[0]
    SLICE_X67Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.492    38.075    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y112        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[58][6]/C
                         clock pessimism              0.480    38.556    
                         clock uncertainty           -0.138    38.418    
    SLICE_X67Y112        FDCE (Setup_fdce_C_CE)      -0.205    38.213    debuggerTop/video_output/r_linebuffer0_reg[58][6]
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                         -21.358    
  -------------------------------------------------------------------
                         slack                                 16.855    

Slack (MET) :             16.904ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[237][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.520ns  (logic 2.454ns (10.897%)  route 20.066ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.066    21.640    debuggerTop/video_output/D[8]
    SLICE_X15Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[237][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[237][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X15Y154        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[237][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.640    
  -------------------------------------------------------------------
                         slack                                 16.904    

Slack (MET) :             16.954ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[238][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.469ns  (logic 2.454ns (10.922%)  route 20.015ns (89.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.268 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.661    -0.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y30         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.575 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        20.015    21.590    debuggerTop/video_output/D[8]
    SLICE_X15Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[238][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.685    38.268    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[238][20]/C
                         clock pessimism              0.480    38.749    
                         clock uncertainty           -0.138    38.611    
    SLICE_X15Y155        FDCE (Setup_fdce_C_D)       -0.067    38.544    debuggerTop/video_output/r_linebuffer2_reg[238][20]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                 16.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=8, routed)           0.133    -0.339    debuggerTop/vga_generator/r_y_reg[10]_0[4]
    SLICE_X58Y130        LUT3 (Prop_lut3_I0_O)        0.048    -0.291 r  debuggerTop/vga_generator/r_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debuggerTop/vga_generator/r_y[6]_i_1_n_2
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X58Y130        FDCE (Hold_fdce_C_D)         0.133    -0.328    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.381%)  route 0.094ns (30.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  debuggerTop/vga_generator/r_y_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.354    debuggerTop/vga_generator/r_y_reg[10]_0[5]
    SLICE_X59Y130        LUT5 (Prop_lut5_I3_O)        0.049    -0.305 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X59Y130        FDCE (Hold_fdce_C_D)         0.107    -0.354    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.976%)  route 0.094ns (31.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  debuggerTop/vga_generator/r_y_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.354    debuggerTop/vga_generator/r_y_reg[10]_0[5]
    SLICE_X59Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.309 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X59Y130        FDCE (Hold_fdce_C_D)         0.092    -0.369    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.134    -0.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X54Y77         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y77         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.138    -0.460    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.059    -0.401    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.235%)  route 0.151ns (51.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.554    -0.610    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y77         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDSE (Prop_fdse_C_Q)         0.141    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.151    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.138    -0.462    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.070    -0.392    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.086%)  route 0.164ns (46.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.164    -0.308    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X58Y129        LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  debuggerTop/vga_generator/r_y[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    debuggerTop/vga_generator/r_y[10]_i_2_n_2
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.253    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X58Y129        FDCE (Hold_fdce_C_D)         0.120    -0.342    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.131%)  route 0.174ns (47.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.174    -0.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X54Y76         LUT5 (Prop_lut5_I3_O)        0.048    -0.250 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.138    -0.462    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.131    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.424%)  route 0.126ns (49.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.126    -0.358    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X53Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.818    -0.855    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.255    -0.600    
                         clock uncertainty            0.138    -0.463    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.022    -0.441    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.562    -0.602    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X65Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=186, routed)         0.144    -0.317    debuggerTop/vga_generator/Q[1]
    SLICE_X64Y143        LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  debuggerTop/vga_generator/r_x[1]_rep__4_i_1/O
                         net (fo=1, routed)           0.000    -0.272    debuggerTop/vga_generator/r_x[1]_rep__4_i_1_n_2
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.138    -0.451    
    SLICE_X64Y143        FDCE (Hold_fdce_C_D)         0.091    -0.360    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.806%)  route 0.101ns (29.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.101    -0.363    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X54Y76         LUT6 (Prop_lut6_I0_O)        0.098    -0.265 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.242    -0.612    
                         clock uncertainty            0.138    -0.475    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.121    -0.354    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.792ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.792ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.093ns  (logic 0.419ns (38.340%)  route 0.674ns (61.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.674     1.093    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X52Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.264   184.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.885    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                183.792    

Slack (MET) :             183.854ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.027ns  (logic 0.419ns (40.794%)  route 0.608ns (59.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.608     1.027    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                183.854    

Slack (MET) :             183.942ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.939ns  (logic 0.419ns (44.636%)  route 0.520ns (55.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.520     0.939    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                183.942    

Slack (MET) :             183.987ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.654%)  route 0.613ns (57.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.613     1.069    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                183.987    

Slack (MET) :             183.990ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.894ns  (logic 0.419ns (46.853%)  route 0.475ns (53.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.475     0.894    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.265   184.884    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.884    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                183.990    

Slack (MET) :             184.070ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.323%)  route 0.528ns (53.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.528     0.984    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                184.070    

Slack (MET) :             184.121ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.784%)  route 0.479ns (51.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                184.121    

Slack (MET) :             184.133ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.498%)  route 0.465ns (50.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.465     0.921    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X52Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                184.133    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.792ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.792ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.093ns  (logic 0.419ns (38.340%)  route 0.674ns (61.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.674     1.093    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X52Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.264   184.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.885    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                183.792    

Slack (MET) :             183.854ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.027ns  (logic 0.419ns (40.794%)  route 0.608ns (59.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.608     1.027    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                183.854    

Slack (MET) :             183.942ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.939ns  (logic 0.419ns (44.636%)  route 0.520ns (55.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.520     0.939    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                183.942    

Slack (MET) :             183.987ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.654%)  route 0.613ns (57.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.613     1.069    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                183.987    

Slack (MET) :             183.990ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.894ns  (logic 0.419ns (46.853%)  route 0.475ns (53.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.475     0.894    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.265   184.884    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.884    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                183.990    

Slack (MET) :             184.070ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.323%)  route 0.528ns (53.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.528     0.984    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                184.070    

Slack (MET) :             184.121ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.784%)  route 0.479ns (51.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X52Y73         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                184.121    

Slack (MET) :             184.133ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.498%)  route 0.465ns (50.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.465     0.921    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X52Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                184.133    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.412ns,  Total Violation       -1.412ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.412ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.859ns  (logic 0.456ns (24.532%)  route 1.403ns (75.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 553.930 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 553.542 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.626   553.542    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X61Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456   553.998 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.403   555.401    debuggerTop/video_output_sync/r_data_0
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.505   553.930    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.326    
                         clock uncertainty           -0.294   554.032    
    SLICE_X59Y87         FDCE (Setup_fdce_C_D)       -0.043   553.989    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.989    
                         arrival time                        -555.401    
  -------------------------------------------------------------------
                         slack                                 -1.412    

Slack (MET) :             38.295ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.092ns  (logic 0.419ns (38.356%)  route 0.673ns (61.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.673     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.217    39.387    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.387    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 38.295    

Slack (MET) :             38.358ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.761%)  route 0.609ns (59.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.609     1.028    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 38.358    

Slack (MET) :             38.378ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.589     1.008    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X50Y72         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 38.378    

Slack (MET) :             38.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.076%)  route 0.532ns (55.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.532     0.951    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.222    39.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                 38.431    

Slack (MET) :             38.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.997%)  route 0.605ns (57.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.605     1.061    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X50Y72         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 38.496    

Slack (MET) :             38.509ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.529%)  route 0.592ns (56.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.592     1.048    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 38.509    

Slack (MET) :             38.570ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.568%)  route 0.483ns (51.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.483     0.939    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 38.570    

Slack (MET) :             38.665ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.921%)  route 0.440ns (49.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.440     0.896    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 38.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.936%)  route 0.744ns (84.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.563    -0.601    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X61Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.744     0.284    debuggerTop/video_output_sync/r_data_0
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.833    -0.840    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.294     0.010    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.076     0.086    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.966ns  (logic 9.730ns (16.786%)  route 48.236ns (83.214%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          3.205   149.786    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -149.787    
  -------------------------------------------------------------------
                         slack                                 33.635    

Slack (MET) :             33.970ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.628ns  (logic 9.730ns (16.884%)  route 47.898ns (83.116%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 183.680 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.867   149.448    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.552   183.680    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.167    
                         clock uncertainty           -0.183   183.984    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.418    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.418    
                         arrival time                        -149.449    
  -------------------------------------------------------------------
                         slack                                 33.970    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.742ns  (logic 9.926ns (17.190%)  route 47.816ns (82.810%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 183.862 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.767   149.563    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.734   183.862    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.358    
                         clock uncertainty           -0.183   184.175    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.609    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.609    
                         arrival time                        -149.563    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.085ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.703ns  (logic 9.926ns (17.202%)  route 47.777ns (82.798%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 183.861 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.728   149.523    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y1          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.733   183.861    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.357    
                         clock uncertainty           -0.183   184.174    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.608    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.608    
                         arrival time                        -149.524    
  -------------------------------------------------------------------
                         slack                                 34.085    

Slack (MET) :             34.089ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.512ns  (logic 9.606ns (16.703%)  route 47.906ns (83.297%))
  Logic Levels:           63  (LUT2=3 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.785   145.771    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124   145.895 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          3.437   149.332    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.555   183.683    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.421    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -149.332    
  -------------------------------------------------------------------
                         slack                                 34.089    

Slack (MET) :             34.091ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.578ns  (logic 9.926ns (17.239%)  route 47.652ns (82.761%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 183.751 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.603   149.398    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.623   183.751    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.238    
                         clock uncertainty           -0.183   184.055    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -149.399    
  -------------------------------------------------------------------
                         slack                                 34.091    

Slack (MET) :             34.132ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.471ns  (logic 9.730ns (16.930%)  route 47.741ns (83.070%))
  Logic Levels:           64  (LUT2=3 LUT3=7 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.791   144.587    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   144.711 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           1.019   145.730    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X53Y31         LUT3 (Prop_lut3_I0_O)        0.124   145.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.322   146.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.124   146.300 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.158   146.458    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124   146.582 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.710   149.291    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -149.292    
  -------------------------------------------------------------------
                         slack                                 34.132    

Slack (MET) :             34.212ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.679ns  (logic 9.926ns (17.209%)  route 47.753ns (82.791%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.703   149.499    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.764   183.892    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.460    
                         clock uncertainty           -0.183   184.277    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.711    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.711    
                         arrival time                        -149.499    
  -------------------------------------------------------------------
                         slack                                 34.212    

Slack (MET) :             34.217ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.679ns  (logic 9.926ns (17.209%)  route 47.753ns (82.791%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.703   149.499    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.769   183.897    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.465    
                         clock uncertainty           -0.183   184.282    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.716    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.716    
                         arrival time                        -149.499    
  -------------------------------------------------------------------
                         slack                                 34.217    

Slack (MET) :             34.239ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        57.435ns  (logic 9.926ns (17.282%)  route 47.508ns (82.718%))
  Logic Levels:           64  (LUT2=4 LUT3=6 LUT4=5 LUT5=14 LUT6=35)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.754ns = ( 91.821 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.786    91.821    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X59Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.459    92.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.880    95.160    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X74Y32         LUT4 (Prop_lut4_I0_O)        0.152    95.312 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_7__2/O
                         net (fo=16, routed)          1.444    96.755    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_6
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.348    97.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.721    97.824    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X69Y29         LUT6 (Prop_lut6_I2_O)        0.124    97.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.415    99.363    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    99.487 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.580   100.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124   100.190 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.507   100.697    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   100.821 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.517   101.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.462 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           0.778   102.240    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   102.364 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.596   102.960    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.124   103.084 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.580   103.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X58Y30         LUT3 (Prop_lut3_I2_O)        0.124   103.788 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.513   104.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124   104.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.475   104.900    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.584   105.609    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.124   105.733 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.450   106.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_ce_reg_1[6]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124   106.307 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.268   107.575    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124   107.699 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.823   108.522    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.150   108.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.584   109.256    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.328   109.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.486   110.069    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124   110.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.608   110.802    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.150   110.952 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.357   111.309    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.328   111.637 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         0.834   112.471    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124   112.595 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.577   113.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124   113.295 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.459   113.754    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.124   113.878 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.641   114.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124   114.643 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.613   115.255    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   115.379 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.322   115.701    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   115.825 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.732   116.557    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.124   116.681 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.787   117.469    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.124   117.593 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.310   117.903    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124   118.027 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.653   118.680    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124   118.804 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.869   119.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.120   119.793 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.644   120.437    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_8
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.327   120.764 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.631   121.395    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.124   121.519 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.848   122.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.118   122.484 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.646   123.131    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.326   123.457 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.683   124.140    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124   124.264 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           0.628   124.892    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   125.016 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.513   125.529    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124   125.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.455   126.108    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   126.232 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.553   126.784    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.124   126.908 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.652   127.561    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   127.685 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.361   129.045    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124   129.169 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.912   130.081    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124   130.205 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.754   130.959    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X47Y27         LUT5 (Prop_lut5_I4_O)        0.124   131.083 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.378   131.460    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.124   131.584 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.874   132.459    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124   132.583 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5/O
                         net (fo=2, routed)           0.573   133.156    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_5_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124   133.280 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.457   133.737    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.124   133.861 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.626   134.487    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.124   134.611 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          1.163   135.773    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124   135.897 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.445   136.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124   136.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.961   137.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124   137.551 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.667   138.218    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124   138.342 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.283   138.626    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   138.750 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.996   139.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.148   139.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.772   140.666    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.328   140.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.855   141.849    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124   141.973 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   142.406    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.530 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.314   142.845    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124   142.969 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.704   143.672    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.124   143.796 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.447   144.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124   144.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.495   144.863    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124   144.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.948   145.935    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.116   146.051 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.417   146.468    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.328   146.796 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.459   149.255    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.628   183.756    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.243    
                         clock uncertainty           -0.183   184.060    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.494    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.494    
                         arrival time                        -149.255    
  -------------------------------------------------------------------
                         slack                                 34.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.581%)  route 0.155ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.632    -0.532    debuggerTop/debugger/o_clk_5mhz
    SLICE_X59Y44         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  debuggerTop/debugger/r_value_data_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.235    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[7]
    SLICE_X59Y43         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.907    -0.766    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y43         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/C
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.183    -0.333    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.075    -0.258    debuggerTop/values/r_profiler_sample_index_reg[7]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[2]
    SLICE_X43Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.822    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.255    -0.596    
                         clock uncertainty            0.183    -0.413    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.070    -0.343    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y78         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=2, routed)           0.153    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg_n_0_[0]
    SLICE_X43Y78         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y78         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.183    -0.409    
    SLICE_X43Y78         FDRE (Hold_fdre_C_D)         0.070    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.555    -0.609    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.318    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[1]
    SLICE_X43Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.822    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y75         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.255    -0.596    
                         clock uncertainty            0.183    -0.413    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.066    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.327ns  (logic 0.191ns (58.378%)  route 0.136ns (41.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 91.817 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 92.052 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.641    92.052    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/o_clk_5mhz
    SLICE_X15Y44         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.146    92.198 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[2]/Q
                         net (fo=1, routed)           0.136    92.334    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data__0[2]
    SLICE_X15Y43         LUT5 (Prop_lut5_I4_O)        0.045    92.379 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data[3]_i_1__9/O
                         net (fo=1, routed)           0.000    92.379    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data[3]_i_1__9_n_2
    SLICE_X15Y43         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.916    91.817    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/o_clk_5mhz
    SLICE_X15Y43         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.068    
                         clock uncertainty            0.183    92.250    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.098    92.348    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.348    
                         arrival time                          92.379    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_tile_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_video_address_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.887%)  route 0.139ns (42.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.526ns = ( 92.049 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.638    92.049    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X22Y39         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDCE (Prop_fdce_C_Q)         0.146    92.195 r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[5]/Q
                         net (fo=1, routed)           0.139    92.334    debuggerTop/nes/ppu/background/r_video_background_tile_reg_n_2_[5]
    SLICE_X23Y39         LUT4 (Prop_lut4_I0_O)        0.045    92.379 r  debuggerTop/nes/ppu/background/r_video_address[9]_i_1/O
                         net (fo=1, routed)           0.000    92.379    debuggerTop/nes/ppu/background/r_video_address[9]
    SLICE_X23Y39         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.914    91.815    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X23Y39         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.247    92.062    
                         clock uncertainty            0.183    92.244    
    SLICE_X23Y39         FDCE (Hold_fdce_C_D)         0.099    92.343    debuggerTop/nes/ppu/background/r_video_address_reg[9]
  -------------------------------------------------------------------
                         required time                        -92.343    
                         arrival time                          92.379    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_video_address_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.340ns  (logic 0.146ns (42.927%)  route 0.194ns (57.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 92.045 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.634    92.045    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X18Y32         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDRE (Prop_fdre_C_Q)         0.146    92.191 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[5]/Q
                         net (fo=1, routed)           0.194    92.385    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg_n_2_[5]
    SLICE_X24Y35         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_video_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.910    91.811    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X24Y35         FDCE                                         r  debuggerTop/nes/ppu/sprites/r_video_address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.083    
                         clock uncertainty            0.183    92.265    
    SLICE_X24Y35         FDCE (Hold_fdce_C_D)         0.083    92.348    debuggerTop/nes/ppu/sprites/r_video_address_reg[9]
  -------------------------------------------------------------------
                         required time                        -92.348    
                         arrival time                          92.385    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.554    -0.610    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.364    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I0_O)        0.099    -0.265 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.822    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.241    -0.610    
                         clock uncertainty            0.183    -0.427    
    SLICE_X46Y76         FDRE (Hold_fdre_C_D)         0.121    -0.306    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.915%)  route 0.183ns (49.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.629    -0.535    debuggerTop/debugger/o_clk_5mhz
    SLICE_X53Y40         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  debuggerTop/debugger/r_tx_byte_reg[4]/Q
                         net (fo=1, routed)           0.183    -0.210    debuggerTop/debugger/r_tx_byte_reg_n_2_[4]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.049    -0.161 r  debuggerTop/debugger/r_tx_byte[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    debuggerTop/spi/r_tx_byte_reg[7]_1[4]
    SLICE_X54Y40         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.903    -0.770    debuggerTop/spi/o_clk_5mhz
    SLICE_X54Y40         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[4]/C
                         clock pessimism              0.252    -0.519    
                         clock uncertainty            0.183    -0.336    
    SLICE_X54Y40         FDCE (Hold_fdce_C_D)         0.131    -0.205    debuggerTop/spi/r_tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_high_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.343ns  (logic 0.232ns (67.680%)  route 0.111ns (32.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 91.817 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 92.051 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.640    92.051    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X23Y45         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_high_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.133    92.184 r  debuggerTop/nes/ppu/background/r_video_background_pattern_high_reg[4]/Q
                         net (fo=1, routed)           0.111    92.294    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/Q[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.099    92.393 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data[4]_i_1__2/O
                         net (fo=1, routed)           0.000    92.393    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/p_1_in[4]
    SLICE_X23Y46         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.916    91.817    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X23Y46         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.067    
                         clock uncertainty            0.183    92.249    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.098    92.347    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.347    
                         arrival time                          92.393    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.412ns,  Total Violation       -1.412ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.412ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.859ns  (logic 0.456ns (24.532%)  route 1.403ns (75.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 553.930 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 553.542 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.626   553.542    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X61Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456   553.998 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.403   555.401    debuggerTop/video_output_sync/r_data_0
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.505   553.930    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.326    
                         clock uncertainty           -0.294   554.032    
    SLICE_X59Y87         FDCE (Setup_fdce_C_D)       -0.043   553.989    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.989    
                         arrival time                        -555.401    
  -------------------------------------------------------------------
                         slack                                 -1.412    

Slack (MET) :             38.295ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.092ns  (logic 0.419ns (38.356%)  route 0.673ns (61.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.673     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.217    39.387    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.387    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 38.295    

Slack (MET) :             38.358ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.761%)  route 0.609ns (59.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.609     1.028    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 38.358    

Slack (MET) :             38.378ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.589     1.008    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X50Y72         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 38.378    

Slack (MET) :             38.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.076%)  route 0.532ns (55.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.532     0.951    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.222    39.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                 38.431    

Slack (MET) :             38.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.997%)  route 0.605ns (57.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.605     1.061    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X50Y72         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 38.496    

Slack (MET) :             38.509ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.529%)  route 0.592ns (56.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.592     1.048    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y76         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y76         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 38.509    

Slack (MET) :             38.570ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.568%)  route 0.483ns (51.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.483     0.939    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 38.570    

Slack (MET) :             38.665ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.921%)  route 0.440ns (49.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.440     0.896    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X50Y74         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 38.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.936%)  route 0.744ns (84.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.563    -0.601    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X61Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.744     0.284    debuggerTop/video_output_sync/r_data_0
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.833    -0.840    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X59Y87         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.294     0.010    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.076     0.086    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.351ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.351    

Slack (MET) :             35.351ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.351    

Slack (MET) :             35.351ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.351    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.642ns (18.081%)  route 2.909ns (81.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.088     2.607    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.494ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.642ns (18.103%)  route 2.904ns (81.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.083     2.602    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X65Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X65Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X65Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 35.494    

Slack (MET) :             35.626ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.626    

Slack (MET) :             35.626ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.626    

Slack (MET) :             35.626ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.626    

Slack (MET) :             35.630ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.642ns (18.872%)  route 2.760ns (81.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.939     2.458    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X53Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                 35.630    

Slack (MET) :             35.630ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.642ns (18.872%)  route 2.760ns (81.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.939     2.458    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X53Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                 35.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.671    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.671    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.671    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.671    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.205%)  route 0.507ns (70.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.251     0.100    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y126        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.814    -0.859    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y126        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__14/C
                         clock pessimism              0.255    -0.604    
    SLICE_X56Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    debuggerTop/vga_generator/r_x_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.205%)  route 0.507ns (70.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.251     0.100    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y126        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.814    -0.859    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y126        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.255    -0.604    
    SLICE_X56Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.774    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.351ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.351    

Slack (MET) :             35.351ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.351    

Slack (MET) :             35.351ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.351    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.642ns (18.081%)  route 2.909ns (81.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.088     2.607    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.494ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.642ns (18.103%)  route 2.904ns (81.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.083     2.602    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X65Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X65Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X65Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 35.494    

Slack (MET) :             35.626ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.626    

Slack (MET) :             35.626ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.626    

Slack (MET) :             35.626ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.626    

Slack (MET) :             35.630ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.642ns (18.872%)  route 2.760ns (81.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.939     2.458    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X53Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                 35.630    

Slack (MET) :             35.630ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.642ns (18.872%)  route 2.760ns (81.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.939     2.458    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X53Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                 35.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.138    -0.441    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.138    -0.441    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.138    -0.441    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.138    -0.441    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.205%)  route 0.507ns (70.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.251     0.100    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y126        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.814    -0.859    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y126        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__14/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.138    -0.466    
    SLICE_X56Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    debuggerTop/vga_generator/r_x_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.205%)  route 0.507ns (70.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.251     0.100    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y126        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.814    -0.859    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y126        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.138    -0.466    
    SLICE_X56Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.138    -0.440    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.138    -0.440    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.138    -0.440    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.138    -0.440    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.636    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.351ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.351    

Slack (MET) :             35.351ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.351    

Slack (MET) :             35.351ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.351    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.642ns (18.081%)  route 2.909ns (81.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.088     2.607    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X64Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.494ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.642ns (18.103%)  route 2.904ns (81.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.083     2.602    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X65Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X65Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.138    38.501    
    SLICE_X65Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.096    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 35.494    

Slack (MET) :             35.626ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.626    

Slack (MET) :             35.626ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.626    

Slack (MET) :             35.626ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.626    

Slack (MET) :             35.630ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.642ns (18.872%)  route 2.760ns (81.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.939     2.458    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X53Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                 35.630    

Slack (MET) :             35.630ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.642ns (18.872%)  route 2.760ns (81.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.939     2.458    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X53Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                 35.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.138    -0.441    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.138    -0.441    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.138    -0.441    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.138    -0.441    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.533    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.205%)  route 0.507ns (70.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.251     0.100    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y126        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.814    -0.859    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y126        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__14/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.138    -0.466    
    SLICE_X56Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    debuggerTop/vga_generator/r_x_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.205%)  route 0.507ns (70.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.251     0.100    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y126        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.814    -0.859    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y126        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.138    -0.466    
    SLICE_X56Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.138    -0.440    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.138    -0.440    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.138    -0.440    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.138    -0.440    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.507    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.636    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.356ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.132    38.507    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.356    

Slack (MET) :             35.356ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.132    38.507    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.356    

Slack (MET) :             35.356ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.226     2.745    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y144        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y144        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.132    38.507    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                 35.356    

Slack (MET) :             35.495ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.642ns (18.081%)  route 2.909ns (81.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.088     2.607    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X64Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X64Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.132    38.507    
    SLICE_X64Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                 35.495    

Slack (MET) :             35.499ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.642ns (18.103%)  route 2.904ns (81.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.083     2.602    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X65Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X65Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.560    38.639    
                         clock uncertainty           -0.132    38.507    
    SLICE_X65Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.102    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 35.499    

Slack (MET) :             35.631ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.132    38.499    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.094    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.631    

Slack (MET) :             35.631ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.132    38.499    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.094    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.631    

Slack (MET) :             35.631ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.642ns (18.848%)  route 2.764ns (81.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.943     2.462    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.132    38.499    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.094    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 35.631    

Slack (MET) :             35.636ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.642ns (18.872%)  route 2.760ns (81.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.939     2.458    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.132    38.499    
    SLICE_X53Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.094    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                 35.636    

Slack (MET) :             35.636ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.642ns (18.872%)  route 2.760ns (81.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596    -0.944    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.518    -0.426 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.395    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.519 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          1.939     2.458    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.132    38.499    
    SLICE_X53Y143        FDCE (Recov_fdce_C_CLR)     -0.405    38.094    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                 35.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.671    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.671    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.671    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.111%)  route 0.485ns (69.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.230     0.079    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X59Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X59Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.671    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.205%)  route 0.507ns (70.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.251     0.100    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y126        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.814    -0.859    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y126        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__14/C
                         clock pessimism              0.255    -0.604    
    SLICE_X56Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    debuggerTop/vga_generator/r_x_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.205%)  route 0.507ns (70.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.251     0.100    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y126        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.814    -0.859    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y126        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.255    -0.604    
    SLICE_X56Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X56Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.196    debuggerTop/video_output/w_vga_reset_n
    SLICE_X56Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.280     0.129    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y129        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.820    -0.853    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X58Y129        FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.774    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       81.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.952ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 0.580ns (5.833%)  route 9.364ns (94.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.759     9.202    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X20Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X20Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 81.952    

Slack (MET) :             81.952ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 0.580ns (5.833%)  route 9.364ns (94.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.759     9.202    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X20Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X20Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 81.952    

Slack (MET) :             82.252ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.252    

Slack (MET) :             82.252ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.252    

Slack (MET) :             82.252ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.252    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.459ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 0.580ns (6.119%)  route 8.898ns (93.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.292     8.736    debuggerTop/nes/ppu/sprites/r_data_reg[7]_0
    SLICE_X21Y37         FDPE                                         f  debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X21Y37         FDPE                                         r  debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.183    91.552    
    SLICE_X21Y37         FDPE (Recov_fdpe_C_PRE)     -0.356    91.196    debuggerTop/nes/ppu/sprites/r_video_rd_n_reg
  -------------------------------------------------------------------
                         required time                         91.196    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                 82.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.186ns (12.488%)  route 1.303ns (87.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.720     0.956    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X60Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.272    -0.507    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.031%)  route 1.360ns (87.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.777     1.012    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y26         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.892    -0.781    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.031%)  route 1.360ns (87.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.777     1.012    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y26         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.892    -0.781    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.602ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.186ns (11.903%)  route 1.377ns (88.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.793     1.029    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.272    -0.506    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.123%)  route 1.486ns (88.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.903     1.139    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X58Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.272    -0.506    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.123%)  route 1.486ns (88.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.903     1.139    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X58Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.272    -0.506    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.860ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X56Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.272    -0.508    
    SLICE_X56Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X56Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.272    -0.508    
    SLICE_X56Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X57Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X57Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.508    
    SLICE_X57Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.969ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.186ns (9.770%)  route 1.718ns (90.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.134     1.370    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X59Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X59Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/C
                         clock pessimism              0.272    -0.507    
    SLICE_X59Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.969    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       81.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.952ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 0.580ns (5.833%)  route 9.364ns (94.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.759     9.202    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X20Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X20Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 81.952    

Slack (MET) :             81.952ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 0.580ns (5.833%)  route 9.364ns (94.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.759     9.202    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X20Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X20Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 81.952    

Slack (MET) :             82.252ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.252    

Slack (MET) :             82.252ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.252    

Slack (MET) :             82.252ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.252    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.459ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 0.580ns (6.119%)  route 8.898ns (93.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.292     8.736    debuggerTop/nes/ppu/sprites/r_data_reg[7]_0
    SLICE_X21Y37         FDPE                                         f  debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X21Y37         FDPE                                         r  debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.183    91.552    
    SLICE_X21Y37         FDPE (Recov_fdpe_C_PRE)     -0.356    91.196    debuggerTop/nes/ppu/sprites/r_video_rd_n_reg
  -------------------------------------------------------------------
                         required time                         91.196    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                 82.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.186ns (12.488%)  route 1.303ns (87.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.720     0.956    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X60Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.272    -0.507    
                         clock uncertainty            0.183    -0.324    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.391    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.031%)  route 1.360ns (87.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.777     1.012    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y26         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.892    -0.781    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.272    -0.510    
                         clock uncertainty            0.183    -0.327    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.031%)  route 1.360ns (87.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.777     1.012    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y26         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.892    -0.781    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.272    -0.510    
                         clock uncertainty            0.183    -0.327    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.419ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.186ns (11.903%)  route 1.377ns (88.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.793     1.029    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.272    -0.506    
                         clock uncertainty            0.183    -0.323    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.123%)  route 1.486ns (88.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.903     1.139    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X58Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.272    -0.506    
                         clock uncertainty            0.183    -0.323    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.123%)  route 1.486ns (88.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.903     1.139    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X58Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.272    -0.506    
                         clock uncertainty            0.183    -0.323    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X56Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.272    -0.508    
                         clock uncertainty            0.183    -0.325    
    SLICE_X56Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X56Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.272    -0.508    
                         clock uncertainty            0.183    -0.325    
    SLICE_X56Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X57Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X57Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.508    
                         clock uncertainty            0.183    -0.325    
    SLICE_X57Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.786ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.186ns (9.770%)  route 1.718ns (90.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.134     1.370    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X59Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X59Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/C
                         clock pessimism              0.272    -0.507    
                         clock uncertainty            0.183    -0.324    
    SLICE_X59Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.786    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       81.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.952ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 0.580ns (5.833%)  route 9.364ns (94.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.759     9.202    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X20Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X20Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 81.952    

Slack (MET) :             81.952ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 0.580ns (5.833%)  route 9.364ns (94.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.759     9.202    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X20Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X20Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 81.952    

Slack (MET) :             82.252ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.252    

Slack (MET) :             82.252ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.252    

Slack (MET) :             82.252ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.252    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.257ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.183    91.557    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.155    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.155    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.257    

Slack (MET) :             82.459ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 0.580ns (6.119%)  route 8.898ns (93.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.292     8.736    debuggerTop/nes/ppu/sprites/r_data_reg[7]_0
    SLICE_X21Y37         FDPE                                         f  debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X21Y37         FDPE                                         r  debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.183    91.552    
    SLICE_X21Y37         FDPE (Recov_fdpe_C_PRE)     -0.356    91.196    debuggerTop/nes/ppu/sprites/r_video_rd_n_reg
  -------------------------------------------------------------------
                         required time                         91.196    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                 82.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.186ns (12.488%)  route 1.303ns (87.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.720     0.956    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X60Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.272    -0.507    
                         clock uncertainty            0.183    -0.324    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.391    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.031%)  route 1.360ns (87.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.777     1.012    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y26         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.892    -0.781    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.272    -0.510    
                         clock uncertainty            0.183    -0.327    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.031%)  route 1.360ns (87.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.777     1.012    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y26         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.892    -0.781    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.272    -0.510    
                         clock uncertainty            0.183    -0.327    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.394    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.419ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.186ns (11.903%)  route 1.377ns (88.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.793     1.029    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.272    -0.506    
                         clock uncertainty            0.183    -0.323    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.123%)  route 1.486ns (88.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.903     1.139    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X58Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.272    -0.506    
                         clock uncertainty            0.183    -0.323    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.123%)  route 1.486ns (88.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.903     1.139    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X58Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.272    -0.506    
                         clock uncertainty            0.183    -0.323    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X56Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.272    -0.508    
                         clock uncertainty            0.183    -0.325    
    SLICE_X56Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X56Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.272    -0.508    
                         clock uncertainty            0.183    -0.325    
    SLICE_X56Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X57Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X57Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.508    
                         clock uncertainty            0.183    -0.325    
    SLICE_X57Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.786ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.186ns (9.770%)  route 1.718ns (90.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.134     1.370    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X59Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X59Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/C
                         clock pessimism              0.272    -0.507    
                         clock uncertainty            0.183    -0.324    
    SLICE_X59Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.786    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       81.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.961ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 0.580ns (5.833%)  route 9.364ns (94.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.759     9.202    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X20Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X20Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.174    91.566    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.164    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.164    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 81.961    

Slack (MET) :             81.961ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 0.580ns (5.833%)  route 9.364ns (94.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.759     9.202    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X20Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X20Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.174    91.566    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.164    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.164    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 81.961    

Slack (MET) :             82.261ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.174    91.566    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.164    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.164    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.261    

Slack (MET) :             82.261ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.174    91.566    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.164    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.164    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.261    

Slack (MET) :             82.261ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.458     8.902    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[0]_1
    SLICE_X18Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X18Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.174    91.566    
    SLICE_X18Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.164    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.164    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 82.261    

Slack (MET) :             82.266ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.174    91.566    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.164    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.164    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.266    

Slack (MET) :             82.266ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.174    91.566    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.164    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.164    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.266    

Slack (MET) :             82.266ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.174    91.566    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.164    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.164    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.266    

Slack (MET) :             82.266ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.017%)  route 9.060ns (93.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 91.244 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.454     8.898    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X19Y47         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.690    91.244    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X19Y47         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.740    
                         clock uncertainty           -0.174    91.566    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.402    91.164    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.164    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 82.266    

Slack (MET) :             82.468ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 0.580ns (6.119%)  route 8.898ns (93.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.798    -0.742    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.286 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.605     1.320    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.444 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         7.292     8.736    debuggerTop/nes/ppu/sprites/r_data_reg[7]_0
    SLICE_X21Y37         FDPE                                         f  debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X21Y37         FDPE                                         r  debuggerTop/nes/ppu/sprites/r_video_rd_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.174    91.561    
    SLICE_X21Y37         FDPE (Recov_fdpe_C_PRE)     -0.356    91.205    debuggerTop/nes/ppu/sprites/r_video_rd_n_reg
  -------------------------------------------------------------------
                         required time                         91.205    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                 82.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.186ns (12.488%)  route 1.303ns (87.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.720     0.956    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X60Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X60Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.272    -0.507    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.031%)  route 1.360ns (87.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.777     1.012    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y26         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.892    -0.781    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.031%)  route 1.360ns (87.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.777     1.012    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y26         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.892    -0.781    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.602ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.186ns (11.903%)  route 1.377ns (88.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.793     1.029    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X60Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X60Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.272    -0.506    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.123%)  route 1.486ns (88.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.903     1.139    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X58Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.272    -0.506    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.123%)  route 1.486ns (88.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         0.903     1.139    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X58Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.272    -0.506    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.860ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X56Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.272    -0.508    
    SLICE_X56Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X56Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.272    -0.508    
    SLICE_X56Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.228%)  route 1.633ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.049     1.285    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X57Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X57Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.508    
    SLICE_X57Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.969ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.186ns (9.770%)  route 1.718ns (90.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.630    -0.534    debuggerTop/values/o_clk_5mhz
    SLICE_X53Y44         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.583     0.191    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.236 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.134     1.370    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X59Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3900, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X59Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/C
                         clock pessimism              0.272    -0.507    
    SLICE_X59Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.969    





