# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:

Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by : HARSHINI R

Register Number : 23002309

Code : 

![Exp2 code](https://github.com/Harshhinii/Experiment--02-Implementation-of-combinational-logic-/assets/148633023/673a7f49-536c-4963-9790-7bcd6ce34c45)

Truth Table : 

![Exp2 truthtable](https://github.com/Harshhinii/Experiment--02-Implementation-of-combinational-logic-/assets/148633023/0e3f8088-41de-45ae-bc3c-64a78e35ba59)

RTL Diagram :

![Exp2 RTL diagram](https://github.com/Harshhinii/Experiment--02-Implementation-of-combinational-logic-/assets/148633023/3f92b84e-79d0-4a2d-9ec6-9fd01cc7b41a)

Output :

![Exp2 wave](https://github.com/Harshhinii/Experiment--02-Implementation-of-combinational-logic-/assets/148633023/7336b216-cfdf-4dfa-9aec-2b5b11129fde)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
