# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab1a {C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a/fullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:14 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a" C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 23:28:14 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab1a {C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:14 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a" C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 23:28:14 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab1a {C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a/fullAdder4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:14 on Oct 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a" C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a/fullAdder4.sv 
# -- Compiling module fullAdder4
# -- Compiling module fullAdder4_testbench
# 
# Top level modules:
# 	fullAdder4
# 	fullAdder4_testbench
# End time: 23:28:14 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 23:28:36 on Oct 14,2022
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.fullAdder4
# Loading work.fullAdder
# ** Warning: (vsim-3015) C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a/DE1_SoC.sv(9): [PCDPC] - Port size (4) does not match connection size (5) for port 'sum'. The port definition is at: C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a/fullAdder4.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/FA File: C:/Users/egeen/Desktop/School/EE 271/Projects/lab1a/fullAdder4.sv
add wave -position end  sim:/DE1_SoC_testbench/SW
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Eugene  Hostname: LAPTOP-UQ92NDUG  ProcessID: 25464
#           Attempting to use alternate WLF file "./wlft93i1a4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft93i1a4
run -all
# End time: 23:28:50 on Oct 14,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 3
