// Seed: 326278810
module module_0;
endmodule
module module_1 #(
    parameter id_6 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output logic [7:0] id_9;
  output wire id_8;
  input wire id_7;
  input wire _id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9[-1 :-1'h0&-1&id_6] = 1;
  module_0 modCall_1 ();
endmodule
