// Generated by CIRCT 42e53322a
module test(	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:2:3
  input  [63:0] A,	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:2:22
                B,	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:2:35
  input         CI,	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:2:48
  output [63:0] Z,	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:2:62
  output        CO32	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:2:75
);

  wire [31:0] _GEN;	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:23:11
  wire [31:0] _GEN_0;	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:13:10
  assign _GEN_0 = A[31:0] + B[31:0] + {31'h0, CI};	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:4:15, :10:10, :11:10, :12:10, :13:10
  wire [32:0] _GEN_1 = {1'h0, A[31:0]} + {1'h0, B[31:0]} + {32'h0, CI};	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:5:14, :6:15, :10:10, :11:10, :14:10, :15:10, :16:10, :17:11
  assign _GEN = _GEN_1[32] ? A[63:32] + B[63:32] + 32'h1 : A[63:32] + B[63:32];	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:3:15, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11
  assign Z = {_GEN, 32'h0} | {32'h0, _GEN_0};	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:6:15, :7:10, :8:10, :9:10, :13:10, :23:11, :24:5
  assign CO32 = _GEN_1[32];	// /tmp/tmp.bJ4Ezz7LeN/33275_ivtest_vhdl_tests_pr2529315b.cleaned.mlir:17:11, :22:11, :24:5
endmodule

