Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/17201/Desktop/CO/P5/mips/mipstest_isim_beh.exe -prj C:/Users/17201/Desktop/CO/P5/mips/mipstest_beh.prj work.mipstest work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/WReg.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/PIPC.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/PC.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/NPC.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/MReg.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/IM.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/GRF.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/EXT.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/EReg.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/DReg.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/DM.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/CTRL.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/ALU.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/mips.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P5/mips/mipstest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159392 KB
Fuse CPU Usage: 358 ms
Compiling module PC
Compiling module IM
Compiling module NPC
Compiling module DReg
Compiling module CTRL
Compiling module GRF
Compiling module EXT
Compiling module EReg
Compiling module ALU
Compiling module MReg
Compiling module DM
Compiling module WReg
Compiling module PIPC
Compiling module mips
Compiling module mipstest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/Users/17201/Desktop/CO/P5/mips/mipstest_isim_beh.exe
Fuse Memory Usage: 167940 KB
Fuse CPU Usage: 656 ms
