$date
	Fri Mar 20 10:12:25 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module reg_file_tb $end
$var wire 16 ! reg_out_2 [15:0] $end
$var wire 16 " reg_out_1 [15:0] $end
$var reg 1 # clk $end
$var reg 5 $ reg_addr1 [4:0] $end
$var reg 5 % reg_addr2 [4:0] $end
$var reg 16 & reg_din [15:0] $end
$var reg 1 ' reg_wr $end
$scope module m $end
$var wire 1 # clk $end
$var wire 5 ( reg_addr1 [4:0] $end
$var wire 5 ) reg_addr2 [4:0] $end
$var wire 16 * reg_din [15:0] $end
$var wire 1 ' reg_wr $end
$var reg 16 + reg_out_1 [15:0] $end
$var reg 16 , reg_out_2 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010111100001010 ,
b101000011110101 +
b111100001111 *
b1000 )
b11 (
0'
b111100001111 &
b1000 %
b11 $
0#
b101000011110101 "
b1010111100001010 !
$end
#10
1#
#20
0#
#30
1#
#40
1'
0#
#50
1#
#60
0#
#70
1#
#80
0#
#90
1#
