; hydride.node.3
; (reg 7) <32 x i8>
; (reg 5) <32 x i8>
; (reg 8) <32 x i8>
; (reg 3) <32 x i8>
; (reg 1) <32 x i8>
; (reg 0) <32 x i8>
; (reg 4) <32 x i8>
; (reg 9) <32 x i8>
; (reg 2) <32 x i8>
; (reg 6) <32 x i8>


(_mm512_cvtusepi32_epi8_dsl 
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm_sub_epi8_dsl 
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 3)  512  512  256  8  0  16  0  );<32 x i16>
  (lit (bv #x00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 512)) ; <32 x i16>
  512  512  512  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_m_paddd_dsl 
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 0)  512  512  256  8  0  16  0  );<32 x i16>
  (lit (bv #x00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 512)) ; <32 x i16>
  512  512  512  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 6)  512  512  256  8  0  16  0  );<32 x i16>
  (lit (bv #x00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 512)) ; <32 x i16>
  512  512  512  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_m_paddd_dsl 
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 7)  512  512  256  8  0  16  0  );<32 x i16>
  (lit (bv #x00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 512)) ; <32 x i16>
  512  512  512  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm_sub_epi8_dsl 
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  512  512  256  8  0  16  0  );<32 x i16>
  (lit (bv #x00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 512)) ; <32 x i16>
  512  512  512  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_m_paddd_dsl 
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  512  512  256  8  0  16  0  );<32 x i16>
  (lit (bv #x00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 512)) ; <32 x i16>
  512  512  512  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  512  512  256  8  0  16  0  );<32 x i16>
  (lit (bv #x00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 512)) ; <32 x i16>
  512  512  512  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_m_paddd_dsl 
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 512)) ; <32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  512  512  256  8  0  16  0  );<32 x i16>
  (lit (bv #x00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 512)) ; <32 x i16>
  512  512  512  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  512  512  256  8  0  16  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff 512)) ; <32 x i16>
  512  512  512  16  0  0  );<32 x i16>
  512  512  256  8  0  16  0  );<32 x i8>

