\relax 
\ifx\hyper@anchor\@undefined
\global \let \oldcontentsline\contentsline
\gdef \contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global \let \oldnewlabel\newlabel
\gdef \newlabel#1#2{\newlabelxx{#1}#2}
\gdef \newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\let \contentsline\oldcontentsline
\let \newlabel\oldnewlabel}
\else
\global \let \hyper@last\relax 
\fi

\@input{environment/demo-frontpage.aux}
\@input{environment/demo-preface.aux}
\@input{environment/demo-people.aux}
\@input{demo-requirements.aux}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Documents}{7}{chapter.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\citation{CBM-stat-rep}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Introduction}{9}{chapter.2}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}DAQ for CBM}{9}{section.2.1}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.1}{\ignorespaces CBM overall data processing architecture}}{9}{figure.2.1}}
\newlabel{fig:daq-all}{{2.1}{9}{DAQ for CBM\relax }{figure.2.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Demonstrator mission}{10}{section.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.1}Demonstration of key technologies}{10}{subsection.2.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.2}Test bed for prototypes}{10}{subsection.2.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.3}Functional DAQ for detector tests}{10}{subsection.2.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.4}General purpose DAQ for medium sized experiments}{10}{subsection.2.2.4}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}Demonstrator use cases}{10}{section.2.3}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.3.0.1}Frontend test bed}{10}{subsubsection.2.3.0.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.3.0.2}Detector test bed}{11}{subsubsection.2.3.0.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.3.0.3}Switched event building}{11}{subsubsection.2.3.0.3}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.3.0.4}DAQ framework and control systems}{11}{subsubsection.2.3.0.4}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.3.0.5}MBS replacement}{11}{subsubsection.2.3.0.5}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.3.0.6}Hybrid setup}{11}{subsubsection.2.3.0.6}}
\@writefile{toc}{\contentsline {section}{\numberline {2.4}Demonstrator architecture}{11}{section.2.4}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.2}{\ignorespaces {\sl  Demonstrator}\nobreakspace  {} overall data processing architecture}}{11}{figure.2.2}}
\newlabel{fig:daq-over}{{2.2}{11}{Demonstrator architecture\relax }{figure.2.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4.1}Hardware}{12}{subsection.2.4.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.1.1}Front End Electronics board FEE}{12}{subsubsection.2.4.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.1.2}Data Combiner board DCB}{12}{subsubsection.2.4.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.1.3}Active Buffer board ABB}{12}{subsubsection.2.4.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.1.4}Timing board}{12}{subsubsection.2.4.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.1.5}Event builder}{12}{subsubsection.2.4.1.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4.2}Data formats}{12}{subsection.2.4.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.2.1}Raw data stream}{13}{subsubsection.2.4.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.2.2}Event definition data}{13}{subsubsection.2.4.2.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.2.3}Event format}{13}{subsubsection.2.4.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4.3}Software}{13}{subsection.2.4.3}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.3.1}Board level software}{13}{subsubsection.2.4.3.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.3.2}Data mover}{13}{subsubsection.2.4.3.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.4.3.3}Data processing}{13}{subsubsection.2.4.3.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4.4}Controls}{13}{subsection.2.4.4}}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Demonstrator}{15}{chapter.3}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Concept}{15}{section.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.1}{\sl  Demonstrator}\nobreakspace  {} use cases}{15}{subsection.3.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.1.1}Detector test bed}{15}{subsubsection.3.1.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.1.2}Switched event building}{15}{subsubsection.3.1.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.1.3}DAQ framework and control systems}{15}{subsubsection.3.1.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.1.4}{\sl  MBS}\nobreakspace  {} replacement}{15}{subsubsection.3.1.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.1.5}Hybrid setup}{15}{subsubsection.3.1.1.5}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.1.6}Front end test bed}{16}{subsubsection.3.1.1.6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.2}The name}{16}{subsection.3.1.2}}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}{\sl  DABC}\nobreakspace  {} architecture}{16}{section.3.2}}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}Implementation phases}{16}{section.3.3}}
\@writefile{toc}{\contentsline {section}{\numberline {3.4}Requirements}{16}{section.3.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.1}Frontend test bed}{16}{subsection.3.4.1}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.1}{\ignorespaces {\sl  DABC}\nobreakspace  {} data flow and components}}{17}{figure.3.1}}
\newlabel{fig:dtor_sw-over_4}{{3.1}{17}{\dabc ~ architecture\relax }{figure.3.1}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.2}{\ignorespaces {\sl  DABC}\nobreakspace  {} overall data processing architecture}}{17}{figure.3.2}}
\newlabel{fig:dtor-daq-over}{{3.2}{17}{Frontend test bed\relax }{figure.3.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.2}Detector test bed}{17}{subsection.3.4.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.3}Switched event building}{17}{subsection.3.4.3}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.3}{\ignorespaces Overall data streams architecture}}{18}{figure.3.3}}
\newlabel{fig:dtor-struct-over}{{3.3}{18}{Frontend test bed\relax }{figure.3.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.4}DAQ framework and control systems}{18}{subsection.3.4.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.5}{\sl  MBS}\nobreakspace  {} front-end support}{18}{subsection.3.4.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.6}Hybrid setup}{18}{subsection.3.4.6}}
\@writefile{toc}{\contentsline {section}{\numberline {3.5}Design}{19}{section.3.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.5.1}Task layout}{19}{subsection.3.5.1}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.4}{\ignorespaces {\sl  $\chi $DAQ}\nobreakspace  {} entities}}{19}{figure.3.4}}
\newlabel{fig:dtor_sw-over_3}{{3.4}{19}{Task layout\relax }{figure.3.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.5.2}{\sl  MBS}\nobreakspace  {} data input}{20}{subsection.3.5.2}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.5}{\ignorespaces {\sl  MBS}\nobreakspace  {} sub-event sender}}{20}{figure.3.5}}
\newlabel{fig:dtor_sw-over_5}{{3.5}{20}{\mbs ~ data input\relax }{figure.3.5}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.5.2.1}Copy mode}{20}{subsubsection.3.5.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.5.2.2}Zero copy mode}{20}{subsubsection.3.5.2.2}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.6}{\ignorespaces {\sl  MBS}\nobreakspace  {} sub-event sender zero copy mode}}{21}{figure.3.6}}
\newlabel{fig:dtor_sw-over_6}{{3.6}{21}{Zero copy mode\relax }{figure.3.6}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.5.2.3}Communication protocol}{21}{subsubsection.3.5.2.3}}
\@writefile{lot}{\contentsline {table}{\numberline {3.1}{\ignorespaces Buffer structure.}}{22}{table.3.1}}
\newlabel{dtor-mbs-buffer-table}{{3.1}{22}{Communication protocol\relax }{table.3.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.5.2.4}{\sl  MBS}\nobreakspace  {} control}{22}{subsubsection.3.5.2.4}}
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Hardware}{23}{chapter.4}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {4.1}Hardware Introduction}{23}{section.4.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.1}Demonstrator}{23}{subsection.4.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.1.1}Front End Electronics board FEE}{23}{subsubsection.4.1.1.1}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.1}{\ignorespaces Scetch of FPGA board (Br\" uning)}}{23}{figure.4.1}}
\newlabel{fig:dcb}{{4.1}{23}{Front End Electronics board FEE\relax }{figure.4.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.1.2}Data Combiner board DCB}{23}{subsubsection.4.1.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.1.3}Active Buffer board ABB}{23}{subsubsection.4.1.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.1.4}Timing board}{24}{subsubsection.4.1.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.1.5}Event builder}{24}{subsubsection.4.1.1.5}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.2}{\ignorespaces FEE and DCB connections}}{24}{figure.4.2}}
\newlabel{fig:fee-dcb}{{4.2}{24}{Event builder\relax }{figure.4.2}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Software}{25}{chapter.5}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Software Introduction}{25}{section.5.1}}
\@writefile{toc}{\contentsline {section}{\numberline {5.2}Data streams overview}{25}{section.5.2}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.1}{\ignorespaces Overall data streams architecture}}{25}{figure.5.1}}
\newlabel{fig:SW-over}{{5.1}{25}{Data streams overview\relax }{figure.5.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.3}Data formats}{26}{section.5.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3.1}Proposal for data format}{26}{subsection.5.3.1}}
\@writefile{lot}{\contentsline {table}{\numberline {5.1}{\ignorespaces List of data types.}}{26}{table.5.1}}
\newlabel{SW-data-format}{{5.1}{26}{Proposal for data format\relax }{table.5.1}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {6}Controls}{29}{chapter.6}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {6.1}Controls Introduction}{29}{section.6.1}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.1}{\ignorespaces SNMP based control architecure}}{29}{figure.6.1}}
\newlabel{fig:sysmes-epics-snmp}{{6.1}{29}{Controls Introduction\relax }{figure.6.1}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {7}Work packages}{31}{chapter.7}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {7.1}Hardware}{31}{section.7.1}}
\@writefile{toc}{\contentsline {section}{\numberline {7.2}Software}{31}{section.7.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.1}Framework}{31}{subsection.7.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {7.2.1.1}GUI}{31}{subsubsection.7.2.1.1}}
\@writefile{toc}{\contentsline {section}{\numberline {7.3}Controls}{31}{section.7.3}}
\@writefile{toc}{\contentsline {chapter}{\numberline {8}Simulations}{33}{chapter.8}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {8.1}Simulations}{33}{section.8.1}}
\@writefile{toc}{\contentsline {chapter}{\numberline {9}Testings}{35}{chapter.9}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {9.1}Overview}{35}{section.9.1}}
\@writefile{toc}{\contentsline {section}{\numberline {9.2}Test proposal at FZK}{35}{section.9.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.2.1}Future DAQ for FAIR}{35}{subsection.9.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.2.2}Infiniband cluster in GSI}{35}{subsection.9.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.2.3}IBGold and uDAPL tests}{35}{subsection.9.2.3}}
\@writefile{lof}{\contentsline {figure}{\numberline {9.1}{\ignorespaces CBM overall data processing architecture}}{36}{figure.9.1}}
\newlabel{fig:test-daq-all}{{9.1}{36}{Future DAQ for FAIR\relax }{figure.9.1}{}}
\@writefile{lot}{\contentsline {table}{\numberline {9.1}{\ignorespaces Receive data rates (in bytes/$\mu $s) in IBGold uDAPL all-to-all tests}}{36}{table.9.1}}
\newlabel{test-xmit-table}{{9.1}{36}{IBGold and uDAPL tests\relax }{table.9.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.2.4}OFED and verbs tests}{37}{subsection.9.2.4}}
\@writefile{lot}{\contentsline {table}{\numberline {9.2}{\ignorespaces Receive data rates (in bytes/$\mu $s) in OFED uDAPL all-to-all tests}}{37}{table.9.2}}
\newlabel{test-ofeddapl-table}{{9.2}{37}{OFED and verbs tests\relax }{table.9.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.2.5}Planned test in FZK}{37}{subsection.9.2.5}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {9.2.5.1}One switch}{37}{subsubsection.9.2.5.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {9.2.5.2}Switch fabric}{37}{subsubsection.9.2.5.2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {9.2.5.3}Big cluster}{38}{subsubsection.9.2.5.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.2.6}System requirements}{38}{subsection.9.2.6}}
\@writefile{toc}{\contentsline {section}{\numberline {9.3}Testing the UDAPL library}{39}{section.9.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.3.1}Overview}{39}{subsection.9.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.3.2}Installation on IB test cluster}{39}{subsection.9.3.2}}
\@writefile{lot}{\contentsline {table}{\numberline {9.3}{\ignorespaces List of modified configuration files}}{39}{table.9.3}}
\@writefile{lot}{\contentsline {table}{\numberline {9.4}{\ignorespaces List of IP adresses in InfiniBand network}}{39}{table.9.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.3.3}Running of standard InfiniBand transport tests}{39}{subsection.9.3.3}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {9.3.3.1}MPI tests}{40}{subsubsection.9.3.3.1}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {9.3.3.2}uDAPL tests}{41}{subsubsection.9.3.3.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.3.4}C++ wrapper for uDAPL fuctionality}{41}{subsection.9.3.4}}
\newlabel{uDAPL-cpp}{{9.3.4}{41}{C++ wrapper for uDAPL fuctionality\relax }{subsection.9.3.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.3.5}uDAPL test application}{42}{subsection.9.3.5}}
\newlabel{uDAPL-testapp}{{9.3.5}{42}{uDAPL test application\relax }{subsection.9.3.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.3.6}Time synchronisation}{42}{subsection.9.3.6}}
\citation{SystemC-home}
\newlabel{eq-CalibrTime}{{9.1}{43}{Time synchronisation\relax }{equation.9.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.3.7}Scheduled data transfer}{43}{subsection.9.3.7}}
\@writefile{lot}{\contentsline {table}{\numberline {9.5}{\ignorespaces Data rates Mb/s for message-based transfers}}{44}{table.9.5}}
\newlabel{tab:ScheduleMessageTransfer}{{9.3.7}{44}{Scheduled data transfer\relax }{table.9.5}{}}
\@writefile{lot}{\contentsline {table}{\numberline {9.6}{\ignorespaces Data rates Mb/s for RDMA-based transfers}}{44}{table.9.6}}
\newlabel{tab:ScheduleRDMATransfer}{{9.3.7}{44}{Scheduled data transfer\relax }{table.9.6}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {9.2}{\ignorespaces Data transfer rates for message-based scheduled transfer}}{45}{figure.9.2}}
\newlabel{fig:ScheduleMessageTransfer}{{9.2}{45}{Scheduled data transfer\relax }{figure.9.2}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {9.3}{\ignorespaces Data transfer rates for RDMA-based scheduled transfer}}{45}{figure.9.3}}
\newlabel{fig:ScheduleRDMATransfer}{{9.3}{45}{Scheduled data transfer\relax }{figure.9.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.3.8}``Chaotic'' data transfer}{45}{subsection.9.3.8}}
\@writefile{lot}{\contentsline {table}{\numberline {9.7}{\ignorespaces Data rates for chaotic transfers (to be changed)}}{46}{table.9.7}}
\newlabel{tab:ChaoticTransfer}{{9.3.8}{46}{``Chaotic'' data transfer\relax }{table.9.7}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {9.4}{\ignorespaces Data transfer rates for chaotic transfer compared with scheduled approach}}{46}{figure.9.4}}
\newlabel{fig:ChaoticTransfer}{{9.4}{46}{``Chaotic'' data transfer\relax }{figure.9.4}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {9.5}{\ignorespaces Dependency of data transfer rates over P2P connection over time. Buffer 1Kb}}{47}{figure.9.5}}
\newlabel{fig:ChaoticTimeDepen}{{9.5}{47}{``Chaotic'' data transfer\relax }{figure.9.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {9.3.9}Concequence of firmware update}{47}{subsection.9.3.9}}
\@writefile{lof}{\contentsline {figure}{\numberline {9.6}{\ignorespaces Dependency of data transfer rates over P2P connection over time after firmware upgrade. Buffer 1Kb}}{48}{figure.9.6}}
\newlabel{fig:ChaoticTimeDepenNew}{{9.6}{48}{Concequence of firmware update\relax }{figure.9.6}{}}
\@writefile{toc}{\contentsline {chapter}{Glossary}{49}{figure.9.6}}
\bibcite{CBM-stat-rep}{1}
\bibcite{CMS-home}{2}
\bibcite{EPICS}{3}
\bibcite{DIM}{4}
\bibcite{Armor-survey}{5}
\bibcite{Labview}{6}
\bibcite{XDAQ-wiki}{7}
\bibcite{I2O}{8}
\bibcite{XDAQ-Monitor-wiki}{9}
\bibcite{XDAQ-XML}{10}
\bibcite{CURL}{11}
\bibcite{SystemC-home}{12}
\bibcite{SOAP}{13}
\bibcite{Armor-paper}{14}
\bibcite{Wikipedia-Statemachine}{15}
\@writefile{toc}{\contentsline {chapter}{References}{51}{figure.9.6}}
\@writefile{toc}{\contentsline {chapter}{Index}{53}{Item.33}}
