{
  "module_name": "g12a.c",
  "hash_id": "a7bd746307a32abee99567034f3d2ccb86a9086f3d02b99d7287c5310623df05",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/meson/g12a.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/init.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/clk.h>\n#include <linux/module.h>\n\n#include \"clk-mpll.h\"\n#include \"clk-pll.h\"\n#include \"clk-regmap.h\"\n#include \"clk-cpu-dyndiv.h\"\n#include \"vid-pll-div.h\"\n#include \"meson-eeclk.h\"\n#include \"g12a.h\"\n\n#include <dt-bindings/clock/g12a-clkc.h>\n\nstatic DEFINE_SPINLOCK(meson_clk_lock);\n\nstatic struct clk_regmap g12a_fixed_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_FIX_PLL_CNTL0,\n\t\t\t.shift   = 28,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_FIX_PLL_CNTL0,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 8,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_FIX_PLL_CNTL0,\n\t\t\t.shift   = 10,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_FIX_PLL_CNTL1,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 17,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_FIX_PLL_CNTL0,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_FIX_PLL_CNTL0,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fixed_pll_dco\",\n\t\t.ops = &meson_clk_pll_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_fixed_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_FIX_PLL_CNTL0,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fixed_pll\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_fixed_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic const struct pll_mult_range g12a_sys_pll_mult_range = {\n\t.min = 128,\n\t.max = 250,\n};\n\nstatic struct clk_regmap g12a_sys_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL0,\n\t\t\t.shift   = 28,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL0,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 8,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL0,\n\t\t\t.shift   = 10,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL0,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL0,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.range = &g12a_sys_pll_mult_range,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_regmap g12a_sys_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_PLL_CNTL0,\n\t\t.shift = 16,\n\t\t.width = 3,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys_pll\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_sys_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12b_sys1_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_SYS1_PLL_CNTL0,\n\t\t\t.shift   = 28,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_SYS1_PLL_CNTL0,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 8,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_SYS1_PLL_CNTL0,\n\t\t\t.shift   = 10,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_SYS1_PLL_CNTL0,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_SYS1_PLL_CNTL0,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.range = &g12a_sys_pll_mult_range,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys1_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_regmap g12b_sys1_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS1_PLL_CNTL0,\n\t\t.shift = 16,\n\t\t.width = 3,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys1_pll\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_sys1_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_sys_pll_div16_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sys_pll_div16_en\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_sys_pll.hw },\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_regmap g12b_sys1_pll_div16_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL1,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sys1_pll_div16_en\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_sys1_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_fixed_factor g12a_sys_pll_div16 = {\n\t.mult = 1,\n\t.div = 16,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys_pll_div16\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_sys_pll_div16_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12b_sys1_pll_div16 = {\n\t.mult = 1,\n\t.div = 16,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys1_pll_div16\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_sys1_pll_div16_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_fclk_div2_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div2_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_fclk_div2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_FIX_PLL_CNTL1,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_fclk_div2_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_fclk_div3_div = {\n\t.mult = 1,\n\t.div = 3,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div3_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_fclk_div3 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_FIX_PLL_CNTL1,\n\t\t.bit_idx = 20,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div3\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_fclk_div3_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\n \nstatic struct clk_regmap g12a_cpu_clk_premux0 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.mask = 0x3,\n\t\t.shift = 0,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_dyn0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t{ .fw_name = \"xtal\", },\n\t\t\t{ .hw = &g12a_fclk_div2.hw },\n\t\t\t{ .hw = &g12a_fclk_div3.hw },\n\t\t},\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12a_cpu_clk_premux1 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.mask = 0x3,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_dyn1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t{ .fw_name = \"xtal\", },\n\t\t\t{ .hw = &g12a_fclk_div2.hw },\n\t\t\t{ .hw = &g12a_fclk_div3.hw },\n\t\t},\n\t\t.num_parents = 3,\n\t\t \n\t\t.flags = CLK_SET_RATE_NO_REPARENT\n\t},\n};\n\n \nstatic struct clk_regmap g12a_cpu_clk_mux0_div = {\n\t.data = &(struct meson_clk_cpu_dyndiv_data){\n\t\t.div = {\n\t\t\t.reg_off = HHI_SYS_CPU_CLK_CNTL0,\n\t\t\t.shift = 4,\n\t\t\t.width = 6,\n\t\t},\n\t\t.dyn = {\n\t\t\t.reg_off = HHI_SYS_CPU_CLK_CNTL0,\n\t\t\t.shift = 26,\n\t\t\t.width = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_dyn0_div\",\n\t\t.ops = &meson_clk_cpu_dyndiv_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_premux0.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12a_cpu_clk_postmux0 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.mask = 0x1,\n\t\t.shift = 2,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_dyn0\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_premux0.hw,\n\t\t\t&g12a_cpu_clk_mux0_div.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12a_cpu_clk_mux1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.shift = 20,\n\t\t.width = 6,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_dyn1_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_premux1.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \nstatic struct clk_regmap g12a_cpu_clk_postmux1 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.mask = 0x1,\n\t\t.shift = 18,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_dyn1\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_premux1.hw,\n\t\t\t&g12a_cpu_clk_mux1_div.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t\t \n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12a_cpu_clk_dyn = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.mask = 0x1,\n\t\t.shift = 10,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_dyn\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_postmux0.hw,\n\t\t\t&g12a_cpu_clk_postmux1.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12a_cpu_clk = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.mask = 0x1,\n\t\t.shift = 11,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_dyn.hw,\n\t\t\t&g12a_sys_pll.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12b_cpu_clk = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL0,\n\t\t.mask = 0x1,\n\t\t.shift = 11,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_dyn.hw,\n\t\t\t&g12b_sys1_pll.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12b_cpub_clk_premux0 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 0,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_dyn0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t{ .fw_name = \"xtal\", },\n\t\t\t{ .hw = &g12a_fclk_div2.hw },\n\t\t\t{ .hw = &g12a_fclk_div3.hw },\n\t\t},\n\t\t.num_parents = 3,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12b_cpub_clk_mux0_div = {\n\t.data = &(struct meson_clk_cpu_dyndiv_data){\n\t\t.div = {\n\t\t\t.reg_off = HHI_SYS_CPUB_CLK_CNTL,\n\t\t\t.shift = 4,\n\t\t\t.width = 6,\n\t\t},\n\t\t.dyn = {\n\t\t\t.reg_off = HHI_SYS_CPUB_CLK_CNTL,\n\t\t\t.shift = 26,\n\t\t\t.width = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_dyn0_div\",\n\t\t.ops = &meson_clk_cpu_dyndiv_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_premux0.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12b_cpub_clk_postmux0 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL,\n\t\t.mask = 0x1,\n\t\t.shift = 2,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_dyn0\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_premux0.hw,\n\t\t\t&g12b_cpub_clk_mux0_div.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12b_cpub_clk_premux1 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_dyn1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t{ .fw_name = \"xtal\", },\n\t\t\t{ .hw = &g12a_fclk_div2.hw },\n\t\t\t{ .hw = &g12a_fclk_div3.hw },\n\t\t},\n\t\t.num_parents = 3,\n\t\t \n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12b_cpub_clk_mux1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL,\n\t\t.shift = 20,\n\t\t.width = 6,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_dyn1_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_premux1.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \nstatic struct clk_regmap g12b_cpub_clk_postmux1 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL,\n\t\t.mask = 0x1,\n\t\t.shift = 18,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_dyn1\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_premux1.hw,\n\t\t\t&g12b_cpub_clk_mux1_div.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t \n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12b_cpub_clk_dyn = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL,\n\t\t.mask = 0x1,\n\t\t.shift = 10,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_dyn\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_postmux0.hw,\n\t\t\t&g12b_cpub_clk_postmux1.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12b_cpub_clk = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL,\n\t\t.mask = 0x1,\n\t\t.shift = 11,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_dyn.hw,\n\t\t\t&g12a_sys_pll.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap sm1_gp1_pll;\n\n \nstatic struct clk_regmap sm1_dsu_clk_premux0 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL5,\n\t\t.mask = 0x3,\n\t\t.shift = 0,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"dsu_clk_dyn0_sel\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t{ .fw_name = \"xtal\", },\n\t\t\t{ .hw = &g12a_fclk_div2.hw },\n\t\t\t{ .hw = &g12a_fclk_div3.hw },\n\t\t\t{ .hw = &sm1_gp1_pll.hw },\n\t\t},\n\t\t.num_parents = 4,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_dsu_clk_premux1 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL5,\n\t\t.mask = 0x3,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"dsu_clk_dyn1_sel\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t{ .fw_name = \"xtal\", },\n\t\t\t{ .hw = &g12a_fclk_div2.hw },\n\t\t\t{ .hw = &g12a_fclk_div3.hw },\n\t\t\t{ .hw = &sm1_gp1_pll.hw },\n\t\t},\n\t\t.num_parents = 4,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_dsu_clk_mux0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL5,\n\t\t.shift = 4,\n\t\t.width = 6,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"dsu_clk_dyn0_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_dsu_clk_premux0.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_dsu_clk_postmux0 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL5,\n\t\t.mask = 0x1,\n\t\t.shift = 2,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"dsu_clk_dyn0\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_dsu_clk_premux0.hw,\n\t\t\t&sm1_dsu_clk_mux0_div.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_dsu_clk_mux1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL5,\n\t\t.shift = 20,\n\t\t.width = 6,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"dsu_clk_dyn1_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_dsu_clk_premux1.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_dsu_clk_postmux1 = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL5,\n\t\t.mask = 0x1,\n\t\t.shift = 18,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"dsu_clk_dyn1\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_dsu_clk_premux1.hw,\n\t\t\t&sm1_dsu_clk_mux1_div.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_dsu_clk_dyn = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL5,\n\t\t.mask = 0x1,\n\t\t.shift = 10,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"dsu_clk_dyn\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_dsu_clk_postmux0.hw,\n\t\t\t&sm1_dsu_clk_postmux1.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_dsu_final_clk = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL5,\n\t\t.mask = 0x1,\n\t\t.shift = 11,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"dsu_clk_final\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_dsu_clk_dyn.hw,\n\t\t\t&g12a_sys_pll.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_cpu1_clk = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL6,\n\t\t.mask = 0x1,\n\t\t.shift = 24,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu1_clk\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk.hw,\n\t\t\t \n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_cpu2_clk = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL6,\n\t\t.mask = 0x1,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu2_clk\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk.hw,\n\t\t\t \n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_cpu3_clk = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL6,\n\t\t.mask = 0x1,\n\t\t.shift = 26,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu3_clk\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk.hw,\n\t\t\t \n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \nstatic struct clk_regmap sm1_dsu_clk = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL6,\n\t\t.mask = 0x1,\n\t\t.shift = 27,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"dsu_clk\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk.hw,\n\t\t\t&sm1_dsu_final_clk.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t},\n};\n\nstatic int g12a_cpu_clk_mux_notifier_cb(struct notifier_block *nb,\n\t\t\t\t\tunsigned long event, void *data)\n{\n\tif (event == POST_RATE_CHANGE || event == PRE_RATE_CHANGE) {\n\t\t \n\t\tudelay(100);\n\t\treturn NOTIFY_OK;\n\t}\n\n\treturn NOTIFY_DONE;\n}\n\nstatic struct notifier_block g12a_cpu_clk_mux_nb = {\n\t.notifier_call = g12a_cpu_clk_mux_notifier_cb,\n};\n\nstruct g12a_cpu_clk_postmux_nb_data {\n\tstruct notifier_block nb;\n\tstruct clk_hw *xtal;\n\tstruct clk_hw *cpu_clk_dyn;\n\tstruct clk_hw *cpu_clk_postmux0;\n\tstruct clk_hw *cpu_clk_postmux1;\n\tstruct clk_hw *cpu_clk_premux1;\n};\n\nstatic int g12a_cpu_clk_postmux_notifier_cb(struct notifier_block *nb,\n\t\t\t\t\t    unsigned long event, void *data)\n{\n\tstruct g12a_cpu_clk_postmux_nb_data *nb_data =\n\t\tcontainer_of(nb, struct g12a_cpu_clk_postmux_nb_data, nb);\n\n\tswitch (event) {\n\tcase PRE_RATE_CHANGE:\n\t\t \n\n\t\t \n\t\tclk_hw_set_parent(nb_data->cpu_clk_premux1,\n\t\t\t\t  nb_data->xtal);\n\n\t\t \n\t\tclk_hw_set_parent(nb_data->cpu_clk_postmux1,\n\t\t\t\t  nb_data->cpu_clk_premux1);\n\n\t\t \n\t\tclk_hw_set_parent(nb_data->cpu_clk_dyn,\n\t\t\t\t  nb_data->cpu_clk_postmux1);\n\n\t\t \n\n\t\tudelay(100);\n\n\t\treturn NOTIFY_OK;\n\n\tcase POST_RATE_CHANGE:\n\t\t \n\n\t\t \n\t\tclk_hw_set_parent(nb_data->cpu_clk_dyn,\n\t\t\t\t  nb_data->cpu_clk_postmux0);\n\n\t\t \n\n\t\tudelay(100);\n\n\t\treturn NOTIFY_OK;\n\n\tdefault:\n\t\treturn NOTIFY_DONE;\n\t}\n}\n\nstatic struct g12a_cpu_clk_postmux_nb_data g12a_cpu_clk_postmux0_nb_data = {\n\t.cpu_clk_dyn = &g12a_cpu_clk_dyn.hw,\n\t.cpu_clk_postmux0 = &g12a_cpu_clk_postmux0.hw,\n\t.cpu_clk_postmux1 = &g12a_cpu_clk_postmux1.hw,\n\t.cpu_clk_premux1 = &g12a_cpu_clk_premux1.hw,\n\t.nb.notifier_call = g12a_cpu_clk_postmux_notifier_cb,\n};\n\nstatic struct g12a_cpu_clk_postmux_nb_data g12b_cpub_clk_postmux0_nb_data = {\n\t.cpu_clk_dyn = &g12b_cpub_clk_dyn.hw,\n\t.cpu_clk_postmux0 = &g12b_cpub_clk_postmux0.hw,\n\t.cpu_clk_postmux1 = &g12b_cpub_clk_postmux1.hw,\n\t.cpu_clk_premux1 = &g12b_cpub_clk_premux1.hw,\n\t.nb.notifier_call = g12a_cpu_clk_postmux_notifier_cb,\n};\n\nstruct g12a_sys_pll_nb_data {\n\tstruct notifier_block nb;\n\tstruct clk_hw *sys_pll;\n\tstruct clk_hw *cpu_clk;\n\tstruct clk_hw *cpu_clk_dyn;\n};\n\nstatic int g12a_sys_pll_notifier_cb(struct notifier_block *nb,\n\t\t\t\t    unsigned long event, void *data)\n{\n\tstruct g12a_sys_pll_nb_data *nb_data =\n\t\tcontainer_of(nb, struct g12a_sys_pll_nb_data, nb);\n\n\tswitch (event) {\n\tcase PRE_RATE_CHANGE:\n\t\t \n\n\t\t \n\t\tclk_hw_set_parent(nb_data->cpu_clk,\n\t\t\t\t  nb_data->cpu_clk_dyn);\n\n\t\t \n\n\t\tudelay(100);\n\n\t\treturn NOTIFY_OK;\n\n\tcase POST_RATE_CHANGE:\n\t\t \n\n\t\t \n\t\tclk_hw_set_parent(nb_data->cpu_clk,\n\t\t\t\t  nb_data->sys_pll);\n\n\t\tudelay(100);\n\n\t\t \n\n\t\treturn NOTIFY_OK;\n\n\tdefault:\n\t\treturn NOTIFY_DONE;\n\t}\n}\n\nstatic struct g12a_sys_pll_nb_data g12a_sys_pll_nb_data = {\n\t.sys_pll = &g12a_sys_pll.hw,\n\t.cpu_clk = &g12a_cpu_clk.hw,\n\t.cpu_clk_dyn = &g12a_cpu_clk_dyn.hw,\n\t.nb.notifier_call = g12a_sys_pll_notifier_cb,\n};\n\n \nstatic struct g12a_sys_pll_nb_data g12b_cpu_clk_sys1_pll_nb_data = {\n\t.sys_pll = &g12b_sys1_pll.hw,\n\t.cpu_clk = &g12b_cpu_clk.hw,\n\t.cpu_clk_dyn = &g12a_cpu_clk_dyn.hw,\n\t.nb.notifier_call = g12a_sys_pll_notifier_cb,\n};\n\n \nstatic struct g12a_sys_pll_nb_data g12b_cpub_clk_sys_pll_nb_data = {\n\t.sys_pll = &g12a_sys_pll.hw,\n\t.cpu_clk = &g12b_cpub_clk.hw,\n\t.cpu_clk_dyn = &g12b_cpub_clk_dyn.hw,\n\t.nb.notifier_call = g12a_sys_pll_notifier_cb,\n};\n\nstatic struct clk_regmap g12a_cpu_clk_div16_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpu_clk_div16_en\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_regmap g12b_cpub_clk_div16_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL1,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpub_clk_div16_en\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_fixed_factor g12a_cpu_clk_div16 = {\n\t.mult = 1,\n\t.div = 16,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_div16\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_div16_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12b_cpub_clk_div16 = {\n\t.mult = 1,\n\t.div = 16,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_div16\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_div16_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_cpu_clk_apb_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.shift = 3,\n\t\t.width = 3,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_apb_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_cpu_clk.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_cpu_clk_apb = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpu_clk_apb\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_apb_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_regmap g12a_cpu_clk_atb_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.shift = 6,\n\t\t.width = 3,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_atb_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_cpu_clk.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_cpu_clk_atb = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 17,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpu_clk_atb\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_atb_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_regmap g12a_cpu_clk_axi_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.shift = 9,\n\t\t.width = 3,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_axi_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_cpu_clk.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_cpu_clk_axi = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 18,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpu_clk_axi\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_axi_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_regmap g12a_cpu_clk_trace_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.shift = 20,\n\t\t.width = 3,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpu_clk_trace_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t \n\t\t\t.name = \"cpu_clk\",\n\t\t\t.index = -1,\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_cpu_clk_trace = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPU_CLK_CNTL1,\n\t\t.bit_idx = 23,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpu_clk_trace\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cpu_clk_trace_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_fixed_factor g12b_cpub_clk_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12b_cpub_clk_div3 = {\n\t.mult = 1,\n\t.div = 3,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_div3\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12b_cpub_clk_div4 = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_div4\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12b_cpub_clk_div5 = {\n\t.mult = 1,\n\t.div = 5,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_div5\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12b_cpub_clk_div6 = {\n\t.mult = 1,\n\t.div = 6,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_div6\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12b_cpub_clk_div7 = {\n\t.mult = 1,\n\t.div = 7,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_div7\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12b_cpub_clk_div8 = {\n\t.mult = 1,\n\t.div = 8,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_div8\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic u32 mux_table_cpub[] = { 1, 2, 3, 4, 5, 6, 7 };\nstatic struct clk_regmap g12b_cpub_clk_apb_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL1,\n\t\t.mask = 7,\n\t\t.shift = 3,\n\t\t.table = mux_table_cpub,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_apb_sel\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_div2.hw,\n\t\t\t&g12b_cpub_clk_div3.hw,\n\t\t\t&g12b_cpub_clk_div4.hw,\n\t\t\t&g12b_cpub_clk_div5.hw,\n\t\t\t&g12b_cpub_clk_div6.hw,\n\t\t\t&g12b_cpub_clk_div7.hw,\n\t\t\t&g12b_cpub_clk_div8.hw\n\t\t},\n\t\t.num_parents = 7,\n\t},\n};\n\nstatic struct clk_regmap g12b_cpub_clk_apb = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL1,\n\t\t.bit_idx = 16,\n\t\t.flags = CLK_GATE_SET_TO_DISABLE,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpub_clk_apb\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_apb_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_regmap g12b_cpub_clk_atb_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL1,\n\t\t.mask = 7,\n\t\t.shift = 6,\n\t\t.table = mux_table_cpub,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_atb_sel\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_div2.hw,\n\t\t\t&g12b_cpub_clk_div3.hw,\n\t\t\t&g12b_cpub_clk_div4.hw,\n\t\t\t&g12b_cpub_clk_div5.hw,\n\t\t\t&g12b_cpub_clk_div6.hw,\n\t\t\t&g12b_cpub_clk_div7.hw,\n\t\t\t&g12b_cpub_clk_div8.hw\n\t\t},\n\t\t.num_parents = 7,\n\t},\n};\n\nstatic struct clk_regmap g12b_cpub_clk_atb = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL1,\n\t\t.bit_idx = 17,\n\t\t.flags = CLK_GATE_SET_TO_DISABLE,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpub_clk_atb\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_atb_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_regmap g12b_cpub_clk_axi_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL1,\n\t\t.mask = 7,\n\t\t.shift = 9,\n\t\t.table = mux_table_cpub,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_axi_sel\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_div2.hw,\n\t\t\t&g12b_cpub_clk_div3.hw,\n\t\t\t&g12b_cpub_clk_div4.hw,\n\t\t\t&g12b_cpub_clk_div5.hw,\n\t\t\t&g12b_cpub_clk_div6.hw,\n\t\t\t&g12b_cpub_clk_div7.hw,\n\t\t\t&g12b_cpub_clk_div8.hw\n\t\t},\n\t\t.num_parents = 7,\n\t},\n};\n\nstatic struct clk_regmap g12b_cpub_clk_axi = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL1,\n\t\t.bit_idx = 18,\n\t\t.flags = CLK_GATE_SET_TO_DISABLE,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpub_clk_axi\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_axi_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_regmap g12b_cpub_clk_trace_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL1,\n\t\t.mask = 7,\n\t\t.shift = 20,\n\t\t.table = mux_table_cpub,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpub_clk_trace_sel\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_div2.hw,\n\t\t\t&g12b_cpub_clk_div3.hw,\n\t\t\t&g12b_cpub_clk_div4.hw,\n\t\t\t&g12b_cpub_clk_div5.hw,\n\t\t\t&g12b_cpub_clk_div6.hw,\n\t\t\t&g12b_cpub_clk_div7.hw,\n\t\t\t&g12b_cpub_clk_div8.hw\n\t\t},\n\t\t.num_parents = 7,\n\t},\n};\n\nstatic struct clk_regmap g12b_cpub_clk_trace = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SYS_CPUB_CLK_CNTL1,\n\t\t.bit_idx = 23,\n\t\t.flags = CLK_GATE_SET_TO_DISABLE,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cpub_clk_trace\",\n\t\t.ops = &clk_regmap_gate_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12b_cpub_clk_trace_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic const struct pll_mult_range g12a_gp0_pll_mult_range = {\n\t.min = 125,\n\t.max = 255,\n};\n\n \nstatic const struct reg_sequence g12a_gp0_init_regs[] = {\n\t{ .reg = HHI_GP0_PLL_CNTL1,\t.def = 0x00000000 },\n\t{ .reg = HHI_GP0_PLL_CNTL2,\t.def = 0x00000000 },\n\t{ .reg = HHI_GP0_PLL_CNTL3,\t.def = 0x48681c00 },\n\t{ .reg = HHI_GP0_PLL_CNTL4,\t.def = 0x33771290 },\n\t{ .reg = HHI_GP0_PLL_CNTL5,\t.def = 0x39272000 },\n\t{ .reg = HHI_GP0_PLL_CNTL6,\t.def = 0x56540000 },\n};\n\nstatic struct clk_regmap g12a_gp0_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL0,\n\t\t\t.shift   = 28,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL0,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 8,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL0,\n\t\t\t.shift   = 10,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL1,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 17,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL0,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL0,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.range = &g12a_gp0_pll_mult_range,\n\t\t.init_regs = g12a_gp0_init_regs,\n\t\t.init_count = ARRAY_SIZE(g12a_gp0_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp0_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_gp0_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_GP0_PLL_CNTL0,\n\t\t.shift = 16,\n\t\t.width = 3,\n\t\t.flags = (CLK_DIVIDER_POWER_OF_TWO |\n\t\t\t  CLK_DIVIDER_ROUND_CLOSEST),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp0_pll\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_gp0_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap sm1_gp1_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_GP1_PLL_CNTL0,\n\t\t\t.shift   = 28,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_GP1_PLL_CNTL0,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 8,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_GP1_PLL_CNTL0,\n\t\t\t.shift   = 10,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_GP1_PLL_CNTL1,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 17,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_GP1_PLL_CNTL0,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_GP1_PLL_CNTL0,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_pll_dco\",\n\t\t.ops = &meson_clk_pll_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_regmap sm1_gp1_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_GP1_PLL_CNTL0,\n\t\t.shift = 16,\n\t\t.width = 3,\n\t\t.flags = (CLK_DIVIDER_POWER_OF_TWO |\n\t\t\t  CLK_DIVIDER_ROUND_CLOSEST),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_pll\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_gp1_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \nstatic const struct reg_sequence g12a_hifi_init_regs[] = {\n\t{ .reg = HHI_HIFI_PLL_CNTL1,\t.def = 0x00000000 },\n\t{ .reg = HHI_HIFI_PLL_CNTL2,\t.def = 0x00000000 },\n\t{ .reg = HHI_HIFI_PLL_CNTL3,\t.def = 0x6a285c00 },\n\t{ .reg = HHI_HIFI_PLL_CNTL4,\t.def = 0x65771290 },\n\t{ .reg = HHI_HIFI_PLL_CNTL5,\t.def = 0x39272000 },\n\t{ .reg = HHI_HIFI_PLL_CNTL6,\t.def = 0x56540000 },\n};\n\nstatic struct clk_regmap g12a_hifi_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL0,\n\t\t\t.shift   = 28,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL0,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 8,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL0,\n\t\t\t.shift   = 10,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL1,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 17,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL0,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL0,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.range = &g12a_gp0_pll_mult_range,\n\t\t.init_regs = g12a_hifi_init_regs,\n\t\t.init_count = ARRAY_SIZE(g12a_hifi_init_regs),\n\t\t.flags = CLK_MESON_PLL_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hifi_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_hifi_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HIFI_PLL_CNTL0,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = (CLK_DIVIDER_POWER_OF_TWO |\n\t\t\t  CLK_DIVIDER_ROUND_CLOSEST),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hifi_pll\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_hifi_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic const struct reg_sequence g12a_pcie_pll_init_regs[] = {\n\t{ .reg = HHI_PCIE_PLL_CNTL0,\t.def = 0x20090496 },\n\t{ .reg = HHI_PCIE_PLL_CNTL0,\t.def = 0x30090496 },\n\t{ .reg = HHI_PCIE_PLL_CNTL1,\t.def = 0x00000000 },\n\t{ .reg = HHI_PCIE_PLL_CNTL2,\t.def = 0x00001100 },\n\t{ .reg = HHI_PCIE_PLL_CNTL3,\t.def = 0x10058e00 },\n\t{ .reg = HHI_PCIE_PLL_CNTL4,\t.def = 0x000100c0 },\n\t{ .reg = HHI_PCIE_PLL_CNTL5,\t.def = 0x68000048 },\n\t{ .reg = HHI_PCIE_PLL_CNTL5,\t.def = 0x68000068, .delay_us = 20 },\n\t{ .reg = HHI_PCIE_PLL_CNTL4,\t.def = 0x008100c0, .delay_us = 10 },\n\t{ .reg = HHI_PCIE_PLL_CNTL0,\t.def = 0x34090496 },\n\t{ .reg = HHI_PCIE_PLL_CNTL0,\t.def = 0x14090496, .delay_us = 10 },\n\t{ .reg = HHI_PCIE_PLL_CNTL2,\t.def = 0x00001000 },\n};\n\n \nstatic const struct pll_params_table g12a_pcie_pll_table[] = {\n\tPLL_PARAMS(150, 1),\n\t{0, 0},\n};\n\nstatic struct clk_regmap g12a_pcie_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL0,\n\t\t\t.shift   = 28,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL0,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 8,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL0,\n\t\t\t.shift   = 10,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL1,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 12,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL0,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL0,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.table = g12a_pcie_pll_table,\n\t\t.init_regs = g12a_pcie_pll_init_regs,\n\t\t.init_count = ARRAY_SIZE(g12a_pcie_pll_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_pll_dco\",\n\t\t.ops = &meson_clk_pcie_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_pcie_pll_dco_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_pll_dco_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_pcie_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_pcie_pll_od = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_PCIE_PLL_CNTL0,\n\t\t.shift = 16,\n\t\t.width = 5,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST |\n\t\t\t CLK_DIVIDER_ONE_BASED |\n\t\t\t CLK_DIVIDER_ALLOW_ZERO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_pll_od\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_pcie_pll_dco_div2.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_pcie_pll = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_pll_pll\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_pcie_pll_od.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_hdmi_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL0,\n\t\t\t.shift   = 28,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL0,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 8,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL0,\n\t\t\t.shift   = 10,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL1,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 16,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL0,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_HDMI_PLL_CNTL0,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_dco\",\n\t\t.ops = &meson_clk_pll_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_hdmi_pll_od = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_PLL_CNTL0,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_od\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_hdmi_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_hdmi_pll_od2 = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_PLL_CNTL0,\n\t\t.shift = 18,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll_od2\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_hdmi_pll_od.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_hdmi_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_PLL_CNTL0,\n\t\t.shift = 20,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pll\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_hdmi_pll_od2.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_fclk_div4_div = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div4_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_fclk_div4 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_FIX_PLL_CNTL1,\n\t\t.bit_idx = 21,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div4\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_fclk_div4_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_fclk_div5_div = {\n\t.mult = 1,\n\t.div = 5,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div5_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_fclk_div5 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_FIX_PLL_CNTL1,\n\t\t.bit_idx = 22,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div5\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_fclk_div5_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_fclk_div7_div = {\n\t.mult = 1,\n\t.div = 7,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div7_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_fclk_div7 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_FIX_PLL_CNTL1,\n\t\t.bit_idx = 23,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div7\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_fclk_div7_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_fclk_div2p5_div = {\n\t.mult = 1,\n\t.div = 5,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div2p5_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_fixed_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_fclk_div2p5 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_FIX_PLL_CNTL1,\n\t\t.bit_idx = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div2p5\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_fclk_div2p5_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_mpll_50m_div = {\n\t.mult = 1,\n\t.div = 80,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll_50m_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_fixed_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_mpll_50m = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_FIX_PLL_CNTL3,\n\t\t.mask = 0x1,\n\t\t.shift = 5,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll_50m\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t{ .fw_name = \"xtal\", },\n\t\t\t{ .hw = &g12a_mpll_50m_div.hw },\n\t\t},\n\t\t.num_parents = 2,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_mpll_prediv = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll_prediv\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_fixed_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic const struct reg_sequence g12a_mpll0_init_regs[] = {\n\t{ .reg = HHI_MPLL_CNTL2,\t.def = 0x40000033 },\n};\n\nstatic struct clk_regmap g12a_mpll0_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL1,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL1,\n\t\t\t.shift   = 30,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL1,\n\t\t\t.shift   = 20,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.ssen = {\n\t\t\t.reg_off = HHI_MPLL_CNTL1,\n\t\t\t.shift   = 29,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t\t.init_regs = g12a_mpll0_init_regs,\n\t\t.init_count = ARRAY_SIZE(g12a_mpll0_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll0_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_mpll0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL1,\n\t\t.bit_idx = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_mpll0_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct reg_sequence g12a_mpll1_init_regs[] = {\n\t{ .reg = HHI_MPLL_CNTL4,\t.def = 0x40000033 },\n};\n\nstatic struct clk_regmap g12a_mpll1_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL3,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL3,\n\t\t\t.shift   = 30,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL3,\n\t\t\t.shift   = 20,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.ssen = {\n\t\t\t.reg_off = HHI_MPLL_CNTL3,\n\t\t\t.shift   = 29,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t\t.init_regs = g12a_mpll1_init_regs,\n\t\t.init_count = ARRAY_SIZE(g12a_mpll1_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll1_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_mpll1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL3,\n\t\t.bit_idx = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_mpll1_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct reg_sequence g12a_mpll2_init_regs[] = {\n\t{ .reg = HHI_MPLL_CNTL6,\t.def = 0x40000033 },\n};\n\nstatic struct clk_regmap g12a_mpll2_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL5,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL5,\n\t\t\t.shift   = 30,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL5,\n\t\t\t.shift   = 20,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.ssen = {\n\t\t\t.reg_off = HHI_MPLL_CNTL5,\n\t\t\t.shift   = 29,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t\t.init_regs = g12a_mpll2_init_regs,\n\t\t.init_count = ARRAY_SIZE(g12a_mpll2_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll2_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_mpll2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL5,\n\t\t.bit_idx = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_mpll2_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct reg_sequence g12a_mpll3_init_regs[] = {\n\t{ .reg = HHI_MPLL_CNTL8,\t.def = 0x40000033 },\n};\n\nstatic struct clk_regmap g12a_mpll3_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 30,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 20,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.ssen = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 29,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t\t.init_regs = g12a_mpll3_init_regs,\n\t\t.init_count = ARRAY_SIZE(g12a_mpll3_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll3_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_mpll3 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL7,\n\t\t.bit_idx = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll3\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_mpll3_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic u32 mux_table_clk81[]\t= { 0, 2, 3, 4, 5, 6, 7 };\nstatic const struct clk_parent_data clk81_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &g12a_fclk_div7.hw },\n\t{ .hw = &g12a_mpll1.hw },\n\t{ .hw = &g12a_mpll2.hw },\n\t{ .hw = &g12a_fclk_div4.hw },\n\t{ .hw = &g12a_fclk_div3.hw },\n\t{ .hw = &g12a_fclk_div5.hw },\n};\n\nstatic struct clk_regmap g12a_mpeg_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 12,\n\t\t.table = mux_table_clk81,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpeg_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_data = clk81_parent_data,\n\t\t.num_parents = ARRAY_SIZE(clk81_parent_data),\n\t},\n};\n\nstatic struct clk_regmap g12a_mpeg_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpeg_clk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mpeg_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_clk81 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"clk81\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mpeg_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = (CLK_SET_RATE_PARENT | CLK_IS_CRITICAL),\n\t},\n};\n\nstatic const struct clk_parent_data g12a_sd_emmc_clk0_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &g12a_fclk_div2.hw },\n\t{ .hw = &g12a_fclk_div3.hw },\n\t{ .hw = &g12a_fclk_div5.hw },\n\t{ .hw = &g12a_fclk_div7.hw },\n\t \n};\n\n \nstatic struct clk_regmap g12a_sd_emmc_a_clk0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_a_clk0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = g12a_sd_emmc_clk0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(g12a_sd_emmc_clk0_parent_data),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_sd_emmc_a_clk0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_a_clk0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_sd_emmc_a_clk0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_sd_emmc_a_clk0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sd_emmc_a_clk0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_sd_emmc_a_clk0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12a_sd_emmc_b_clk0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_b_clk0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = g12a_sd_emmc_clk0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(g12a_sd_emmc_clk0_parent_data),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_sd_emmc_b_clk0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_b_clk0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_sd_emmc_b_clk0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_sd_emmc_b_clk0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.bit_idx = 23,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sd_emmc_b_clk0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_sd_emmc_b_clk0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap g12a_sd_emmc_c_clk0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_c_clk0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = g12a_sd_emmc_clk0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(g12a_sd_emmc_clk0_parent_data),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_sd_emmc_c_clk0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_c_clk0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_sd_emmc_c_clk0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_sd_emmc_c_clk0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sd_emmc_c_clk0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_sd_emmc_c_clk0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \n\nstatic struct clk_regmap g12a_vid_pll_div = {\n\t.data = &(struct meson_vid_pll_div_data){\n\t\t.val = {\n\t\t\t.reg_off = HHI_VID_PLL_CLK_DIV,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 15,\n\t\t},\n\t\t.sel = {\n\t\t\t.reg_off = HHI_VID_PLL_CLK_DIV,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 2,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vid_pll_div\",\n\t\t.ops = &meson_vid_pll_div_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_hdmi_pll.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic const struct clk_hw *g12a_vid_pll_parent_hws[] = {\n\t&g12a_vid_pll_div.hw,\n\t&g12a_hdmi_pll.hw,\n};\n\nstatic struct clk_regmap g12a_vid_pll_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_PLL_CLK_DIV,\n\t\t.mask = 0x1,\n\t\t.shift = 18,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vid_pll_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = g12a_vid_pll_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_vid_pll_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_vid_pll = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_PLL_CLK_DIV,\n\t\t.bit_idx = 19,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vid_pll\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vid_pll_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\n \n\nstatic const struct clk_hw *g12a_vpu_parent_hws[] = {\n\t&g12a_fclk_div3.hw,\n\t&g12a_fclk_div4.hw,\n\t&g12a_fclk_div5.hw,\n\t&g12a_fclk_div7.hw,\n\t&g12a_mpll1.hw,\n\t&g12a_vid_pll.hw,\n\t&g12a_hifi_pll.hw,\n\t&g12a_gp0_pll.hw,\n};\n\nstatic struct clk_regmap g12a_vpu_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_vpu_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_vpu_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vpu_0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vpu_0_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vpu_0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vpu_0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vpu_0_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vpu_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_vpu_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_vpu_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vpu_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vpu_1_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vpu_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vpu_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vpu_1_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vpu = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vpu_0.hw,\n\t\t\t&g12a_vpu_1.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\n \n\nstatic const struct clk_hw *g12a_vdec_parent_hws[] = {\n\t&g12a_fclk_div2p5.hw,\n\t&g12a_fclk_div3.hw,\n\t&g12a_fclk_div4.hw,\n\t&g12a_fclk_div5.hw,\n\t&g12a_fclk_div7.hw,\n\t&g12a_hifi_pll.hw,\n\t&g12a_gp0_pll.hw,\n};\n\nstatic struct clk_regmap g12a_vdec_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_vdec_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_vdec_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vdec_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vdec_1_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vdec_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDEC_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdec_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vdec_1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vdec_hevcf_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hevcf_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_vdec_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_vdec_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vdec_hevcf_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hevcf_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vdec_hevcf_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vdec_hevcf = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdec_hevcf\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vdec_hevcf_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vdec_hevc_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 25,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hevc_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_vdec_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_vdec_parent_hws),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vdec_hevc_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdec_hevc_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vdec_hevc_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vdec_hevc = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDEC2_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdec_hevc\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vdec_hevc_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \n\nstatic const struct clk_hw *g12a_vapb_parent_hws[] = {\n\t&g12a_fclk_div4.hw,\n\t&g12a_fclk_div3.hw,\n\t&g12a_fclk_div5.hw,\n\t&g12a_fclk_div7.hw,\n\t&g12a_mpll1.hw,\n\t&g12a_vid_pll.hw,\n\t&g12a_mpll2.hw,\n\t&g12a_fclk_div2p5.hw,\n};\n\nstatic struct clk_regmap g12a_vapb_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_vapb_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_vapb_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vapb_0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vapb_0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vapb_0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vapb_0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vapb_0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vapb_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_vapb_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_vapb_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vapb_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vapb_1_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vapb_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vapb_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vapb_1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vapb_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.mask = 1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vapb_0.hw,\n\t\t\t&g12a_vapb_1.hw,\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_vapb = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.bit_idx = 30,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vapb\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vapb_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic const struct clk_hw *g12a_vclk_parent_hws[] = {\n\t&g12a_vid_pll.hw,\n\t&g12a_gp0_pll.hw,\n\t&g12a_hifi_pll.hw,\n\t&g12a_mpll1.hw,\n\t&g12a_fclk_div3.hw,\n\t&g12a_fclk_div4.hw,\n\t&g12a_fclk_div5.hw,\n\t&g12a_fclk_div7.hw,\n};\n\nstatic struct clk_regmap g12a_vclk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_vclk_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_vclk_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk2_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_vclk_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_vclk_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk_input = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.bit_idx = 16,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_input\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk2_input = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.bit_idx = 16,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_input\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk2_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vclk_input.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk2_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vclk2_input.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 19,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 19,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk2_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk_div1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk_div2_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div2_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk_div4_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div4_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk_div6_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div6_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk_div12_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div12_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk2_div1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk2_div2_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div2_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk2_div4_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div4_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk2_div6_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div6_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_vclk2_div12_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div12_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_vclk_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vclk_div2_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_vclk_div4 = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div4\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vclk_div4_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_vclk_div6 = {\n\t.mult = 1,\n\t.div = 6,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div6\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vclk_div6_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_vclk_div12 = {\n\t.mult = 1,\n\t.div = 12,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div12\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vclk_div12_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_vclk2_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vclk2_div2_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_vclk2_div4 = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div4\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vclk2_div4_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_vclk2_div6 = {\n\t.mult = 1,\n\t.div = 6,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div6\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vclk2_div6_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor g12a_vclk2_div12 = {\n\t.mult = 1,\n\t.div = 12,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div12\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_vclk2_div12_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic u32 mux_table_cts_sel[] = { 0, 1, 2, 3, 4, 8, 9, 10, 11, 12 };\nstatic const struct clk_hw *g12a_cts_parent_hws[] = {\n\t&g12a_vclk_div1.hw,\n\t&g12a_vclk_div2.hw,\n\t&g12a_vclk_div4.hw,\n\t&g12a_vclk_div6.hw,\n\t&g12a_vclk_div12.hw,\n\t&g12a_vclk2_div1.hw,\n\t&g12a_vclk2_div2.hw,\n\t&g12a_vclk2_div4.hw,\n\t&g12a_vclk2_div6.hw,\n\t&g12a_vclk2_div12.hw,\n};\n\nstatic struct clk_regmap g12a_cts_enci_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 28,\n\t\t.table = mux_table_cts_sel,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_enci_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_cts_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_cts_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_cts_encp_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 20,\n\t\t.table = mux_table_cts_sel,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_encp_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_cts_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_cts_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_cts_vdac_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 28,\n\t\t.table = mux_table_cts_sel,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_vdac_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_cts_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_cts_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\n \nstatic u32 mux_table_hdmi_tx_sel[] = { 0, 1, 2, 3, 4, 8, 9, 10, 11, 12 };\nstatic const struct clk_hw *g12a_cts_hdmi_tx_parent_hws[] = {\n\t&g12a_vclk_div1.hw,\n\t&g12a_vclk_div2.hw,\n\t&g12a_vclk_div4.hw,\n\t&g12a_vclk_div6.hw,\n\t&g12a_vclk_div12.hw,\n\t&g12a_vclk2_div1.hw,\n\t&g12a_vclk2_div2.hw,\n\t&g12a_vclk2_div4.hw,\n\t&g12a_vclk2_div6.hw,\n\t&g12a_vclk2_div12.hw,\n};\n\nstatic struct clk_regmap g12a_hdmi_tx_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.mask = 0xf,\n\t\t.shift = 16,\n\t\t.table = mux_table_hdmi_tx_sel,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_tx_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_cts_hdmi_tx_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_cts_hdmi_tx_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_cts_enci = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_enci\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cts_enci_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_cts_encp = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_encp\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cts_encp_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_cts_vdac = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_vdac\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_cts_vdac_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap g12a_hdmi_tx = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 5,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"hdmi_tx\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_hdmi_tx_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\n \n\nstatic const struct clk_hw *g12a_mipi_dsi_pxclk_parent_hws[] = {\n\t&g12a_vid_pll.hw,\n\t&g12a_gp0_pll.hw,\n\t&g12a_hifi_pll.hw,\n\t&g12a_mpll1.hw,\n\t&g12a_fclk_div2.hw,\n\t&g12a_fclk_div2p5.hw,\n\t&g12a_fclk_div3.hw,\n\t&g12a_fclk_div7.hw,\n};\n\nstatic struct clk_regmap g12a_mipi_dsi_pxclk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MIPIDSI_PHY_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 12,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mipi_dsi_pxclk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_mipi_dsi_pxclk_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(g12a_mipi_dsi_pxclk_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_mipi_dsi_pxclk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MIPIDSI_PHY_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mipi_dsi_pxclk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mipi_dsi_pxclk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_mipi_dsi_pxclk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MIPIDSI_PHY_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"mipi_dsi_pxclk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mipi_dsi_pxclk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \n\nstatic const struct clk_parent_data g12a_hdmi_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &g12a_fclk_div4.hw },\n\t{ .hw = &g12a_fclk_div3.hw },\n\t{ .hw = &g12a_fclk_div5.hw },\n};\n\nstatic struct clk_regmap g12a_hdmi_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = g12a_hdmi_parent_data,\n\t\t.num_parents = ARRAY_SIZE(g12a_hdmi_parent_data),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_hdmi_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_hdmi_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap g12a_hdmi = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_HDMI_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"hdmi\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &g12a_hdmi_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\n \nstatic const struct clk_parent_data g12a_mali_0_1_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &g12a_gp0_pll.hw },\n\t{ .hw = &g12a_hifi_pll.hw },\n\t{ .hw = &g12a_fclk_div2p5.hw },\n\t{ .hw = &g12a_fclk_div3.hw },\n\t{ .hw = &g12a_fclk_div4.hw },\n\t{ .hw = &g12a_fclk_div5.hw },\n\t{ .hw = &g12a_fclk_div7.hw },\n};\n\nstatic struct clk_regmap g12a_mali_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = g12a_mali_0_1_parent_data,\n\t\t.num_parents = 8,\n\t\t \n\t\t.flags = 0,\n\t},\n};\n\nstatic struct clk_regmap g12a_mali_0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mali_0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_mali_0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mali_0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_mali_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = g12a_mali_0_1_parent_data,\n\t\t.num_parents = 8,\n\t\t \n\t\t.flags = 0,\n\t},\n};\n\nstatic struct clk_regmap g12a_mali_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mali_1_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_mali_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_mali_1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_GATE | CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct clk_hw *g12a_mali_parent_hws[] = {\n\t&g12a_mali_0.hw,\n\t&g12a_mali_1.hw,\n};\n\nstatic struct clk_regmap g12a_mali = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MALI_CLK_CNTL,\n\t\t.mask = 1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mali\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = g12a_mali_parent_hws,\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_ts_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_TS_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"ts_div\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap g12a_ts = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_TS_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"ts\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_ts_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\n \n\nstatic const struct clk_parent_data spicc_sclk_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &g12a_clk81.hw },\n\t{ .hw = &g12a_fclk_div4.hw },\n\t{ .hw = &g12a_fclk_div3.hw },\n\t{ .hw = &g12a_fclk_div5.hw },\n\t{ .hw = &g12a_fclk_div7.hw },\n};\n\nstatic struct clk_regmap g12a_spicc0_sclk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SPICC_CLK_CNTL,\n\t\t.mask = 7,\n\t\t.shift = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"spicc0_sclk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = spicc_sclk_parent_data,\n\t\t.num_parents = ARRAY_SIZE(spicc_sclk_parent_data),\n\t},\n};\n\nstatic struct clk_regmap g12a_spicc0_sclk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SPICC_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 6,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"spicc0_sclk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_spicc0_sclk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_spicc0_sclk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SPICC_CLK_CNTL,\n\t\t.bit_idx = 6,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"spicc0_sclk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_spicc0_sclk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_spicc1_sclk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SPICC_CLK_CNTL,\n\t\t.mask = 7,\n\t\t.shift = 23,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"spicc1_sclk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = spicc_sclk_parent_data,\n\t\t.num_parents = ARRAY_SIZE(spicc_sclk_parent_data),\n\t},\n};\n\nstatic struct clk_regmap g12a_spicc1_sclk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SPICC_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 6,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"spicc1_sclk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_spicc1_sclk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap g12a_spicc1_sclk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SPICC_CLK_CNTL,\n\t\t.bit_idx = 22,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"spicc1_sclk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&g12a_spicc1_sclk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \n\nstatic const struct clk_parent_data nna_clk_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &g12a_gp0_pll.hw, },\n\t{ .hw = &g12a_hifi_pll.hw, },\n\t{ .hw = &g12a_fclk_div2p5.hw, },\n\t{ .hw = &g12a_fclk_div3.hw, },\n\t{ .hw = &g12a_fclk_div4.hw, },\n\t{ .hw = &g12a_fclk_div5.hw, },\n\t{ .hw = &g12a_fclk_div7.hw },\n};\n\nstatic struct clk_regmap sm1_nna_axi_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_NNA_CLK_CNTL,\n\t\t.mask = 7,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"nna_axi_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = nna_clk_parent_data,\n\t\t.num_parents = ARRAY_SIZE(nna_clk_parent_data),\n\t},\n};\n\nstatic struct clk_regmap sm1_nna_axi_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_NNA_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"nna_axi_clk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_nna_axi_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap sm1_nna_axi_clk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_NNA_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"nna_axi_clk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_nna_axi_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap sm1_nna_core_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_NNA_CLK_CNTL,\n\t\t.mask = 7,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"nna_core_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = nna_clk_parent_data,\n\t\t.num_parents = ARRAY_SIZE(nna_clk_parent_data),\n\t},\n};\n\nstatic struct clk_regmap sm1_nna_core_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_NNA_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"nna_core_clk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_nna_core_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap sm1_nna_core_clk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_NNA_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"nna_core_clk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_nna_core_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n#define MESON_GATE(_name, _reg, _bit) \\\n\tMESON_PCLK(_name, _reg, _bit, &g12a_clk81.hw)\n\n#define MESON_GATE_RO(_name, _reg, _bit) \\\n\tMESON_PCLK_RO(_name, _reg, _bit, &g12a_clk81.hw)\n\n \nstatic MESON_GATE(g12a_ddr,\t\t\tHHI_GCLK_MPEG0,\t0);\nstatic MESON_GATE(g12a_dos,\t\t\tHHI_GCLK_MPEG0,\t1);\nstatic MESON_GATE(g12a_audio_locker,\t\tHHI_GCLK_MPEG0,\t2);\nstatic MESON_GATE(g12a_mipi_dsi_host,\t\tHHI_GCLK_MPEG0,\t3);\nstatic MESON_GATE(g12a_eth_phy,\t\t\tHHI_GCLK_MPEG0,\t4);\nstatic MESON_GATE(g12a_isa,\t\t\tHHI_GCLK_MPEG0,\t5);\nstatic MESON_GATE(g12a_pl301,\t\t\tHHI_GCLK_MPEG0,\t6);\nstatic MESON_GATE(g12a_periphs,\t\t\tHHI_GCLK_MPEG0,\t7);\nstatic MESON_GATE(g12a_spicc_0,\t\t\tHHI_GCLK_MPEG0,\t8);\nstatic MESON_GATE(g12a_i2c,\t\t\tHHI_GCLK_MPEG0,\t9);\nstatic MESON_GATE(g12a_sana,\t\t\tHHI_GCLK_MPEG0,\t10);\nstatic MESON_GATE(g12a_sd,\t\t\tHHI_GCLK_MPEG0,\t11);\nstatic MESON_GATE(g12a_rng0,\t\t\tHHI_GCLK_MPEG0,\t12);\nstatic MESON_GATE(g12a_uart0,\t\t\tHHI_GCLK_MPEG0,\t13);\nstatic MESON_GATE(g12a_spicc_1,\t\t\tHHI_GCLK_MPEG0,\t14);\nstatic MESON_GATE(g12a_hiu_reg,\t\t\tHHI_GCLK_MPEG0,\t19);\nstatic MESON_GATE(g12a_mipi_dsi_phy,\t\tHHI_GCLK_MPEG0,\t20);\nstatic MESON_GATE(g12a_assist_misc,\t\tHHI_GCLK_MPEG0,\t23);\nstatic MESON_GATE(g12a_emmc_a,\t\t\tHHI_GCLK_MPEG0,\t4);\nstatic MESON_GATE(g12a_emmc_b,\t\t\tHHI_GCLK_MPEG0,\t25);\nstatic MESON_GATE(g12a_emmc_c,\t\t\tHHI_GCLK_MPEG0,\t26);\nstatic MESON_GATE(g12a_audio_codec,\t\tHHI_GCLK_MPEG0,\t28);\n\nstatic MESON_GATE(g12a_audio,\t\t\tHHI_GCLK_MPEG1,\t0);\nstatic MESON_GATE(g12a_eth_core,\t\tHHI_GCLK_MPEG1,\t3);\nstatic MESON_GATE(g12a_demux,\t\t\tHHI_GCLK_MPEG1,\t4);\nstatic MESON_GATE(g12a_audio_ififo,\t\tHHI_GCLK_MPEG1,\t11);\nstatic MESON_GATE(g12a_adc,\t\t\tHHI_GCLK_MPEG1,\t13);\nstatic MESON_GATE(g12a_uart1,\t\t\tHHI_GCLK_MPEG1,\t16);\nstatic MESON_GATE(g12a_g2d,\t\t\tHHI_GCLK_MPEG1,\t20);\nstatic MESON_GATE(g12a_reset,\t\t\tHHI_GCLK_MPEG1,\t23);\nstatic MESON_GATE(g12a_pcie_comb,\t\tHHI_GCLK_MPEG1,\t24);\nstatic MESON_GATE(g12a_parser,\t\t\tHHI_GCLK_MPEG1,\t25);\nstatic MESON_GATE(g12a_usb_general,\t\tHHI_GCLK_MPEG1,\t26);\nstatic MESON_GATE(g12a_pcie_phy,\t\tHHI_GCLK_MPEG1,\t27);\nstatic MESON_GATE(g12a_ahb_arb0,\t\tHHI_GCLK_MPEG1,\t29);\n\nstatic MESON_GATE(g12a_ahb_data_bus,\t\tHHI_GCLK_MPEG2,\t1);\nstatic MESON_GATE(g12a_ahb_ctrl_bus,\t\tHHI_GCLK_MPEG2,\t2);\nstatic MESON_GATE(g12a_htx_hdcp22,\t\tHHI_GCLK_MPEG2,\t3);\nstatic MESON_GATE(g12a_htx_pclk,\t\tHHI_GCLK_MPEG2,\t4);\nstatic MESON_GATE(g12a_bt656,\t\t\tHHI_GCLK_MPEG2,\t6);\nstatic MESON_GATE(g12a_usb1_to_ddr,\t\tHHI_GCLK_MPEG2,\t8);\nstatic MESON_GATE(g12a_mmc_pclk,\t\tHHI_GCLK_MPEG2,\t11);\nstatic MESON_GATE(g12a_uart2,\t\t\tHHI_GCLK_MPEG2,\t15);\nstatic MESON_GATE(g12a_vpu_intr,\t\tHHI_GCLK_MPEG2,\t25);\nstatic MESON_GATE(g12a_gic,\t\t\tHHI_GCLK_MPEG2,\t30);\n\nstatic MESON_GATE(g12a_vclk2_venci0,\t\tHHI_GCLK_OTHER,\t1);\nstatic MESON_GATE(g12a_vclk2_venci1,\t\tHHI_GCLK_OTHER,\t2);\nstatic MESON_GATE(g12a_vclk2_vencp0,\t\tHHI_GCLK_OTHER,\t3);\nstatic MESON_GATE(g12a_vclk2_vencp1,\t\tHHI_GCLK_OTHER,\t4);\nstatic MESON_GATE(g12a_vclk2_venct0,\t\tHHI_GCLK_OTHER,\t5);\nstatic MESON_GATE(g12a_vclk2_venct1,\t\tHHI_GCLK_OTHER,\t6);\nstatic MESON_GATE(g12a_vclk2_other,\t\tHHI_GCLK_OTHER,\t7);\nstatic MESON_GATE(g12a_vclk2_enci,\t\tHHI_GCLK_OTHER,\t8);\nstatic MESON_GATE(g12a_vclk2_encp,\t\tHHI_GCLK_OTHER,\t9);\nstatic MESON_GATE(g12a_dac_clk,\t\t\tHHI_GCLK_OTHER,\t10);\nstatic MESON_GATE(g12a_aoclk_gate,\t\tHHI_GCLK_OTHER,\t14);\nstatic MESON_GATE(g12a_iec958_gate,\t\tHHI_GCLK_OTHER,\t16);\nstatic MESON_GATE(g12a_enc480p,\t\t\tHHI_GCLK_OTHER,\t20);\nstatic MESON_GATE(g12a_rng1,\t\t\tHHI_GCLK_OTHER,\t21);\nstatic MESON_GATE(g12a_vclk2_enct,\t\tHHI_GCLK_OTHER,\t22);\nstatic MESON_GATE(g12a_vclk2_encl,\t\tHHI_GCLK_OTHER,\t23);\nstatic MESON_GATE(g12a_vclk2_venclmmc,\t\tHHI_GCLK_OTHER,\t24);\nstatic MESON_GATE(g12a_vclk2_vencl,\t\tHHI_GCLK_OTHER,\t25);\nstatic MESON_GATE(g12a_vclk2_other1,\t\tHHI_GCLK_OTHER,\t26);\n\nstatic MESON_GATE_RO(g12a_dma,\t\t\tHHI_GCLK_OTHER2, 0);\nstatic MESON_GATE_RO(g12a_efuse,\t\tHHI_GCLK_OTHER2, 1);\nstatic MESON_GATE_RO(g12a_rom_boot,\t\tHHI_GCLK_OTHER2, 2);\nstatic MESON_GATE_RO(g12a_reset_sec,\t\tHHI_GCLK_OTHER2, 3);\nstatic MESON_GATE_RO(g12a_sec_ahb_apb3,\t\tHHI_GCLK_OTHER2, 4);\n\n \nstatic struct clk_hw *g12a_hw_clks[] = {\n\t[CLKID_SYS_PLL]\t\t\t= &g12a_sys_pll.hw,\n\t[CLKID_FIXED_PLL]\t\t= &g12a_fixed_pll.hw,\n\t[CLKID_FCLK_DIV2]\t\t= &g12a_fclk_div2.hw,\n\t[CLKID_FCLK_DIV3]\t\t= &g12a_fclk_div3.hw,\n\t[CLKID_FCLK_DIV4]\t\t= &g12a_fclk_div4.hw,\n\t[CLKID_FCLK_DIV5]\t\t= &g12a_fclk_div5.hw,\n\t[CLKID_FCLK_DIV7]\t\t= &g12a_fclk_div7.hw,\n\t[CLKID_FCLK_DIV2P5]\t\t= &g12a_fclk_div2p5.hw,\n\t[CLKID_GP0_PLL]\t\t\t= &g12a_gp0_pll.hw,\n\t[CLKID_MPEG_SEL]\t\t= &g12a_mpeg_clk_sel.hw,\n\t[CLKID_MPEG_DIV]\t\t= &g12a_mpeg_clk_div.hw,\n\t[CLKID_CLK81]\t\t\t= &g12a_clk81.hw,\n\t[CLKID_MPLL0]\t\t\t= &g12a_mpll0.hw,\n\t[CLKID_MPLL1]\t\t\t= &g12a_mpll1.hw,\n\t[CLKID_MPLL2]\t\t\t= &g12a_mpll2.hw,\n\t[CLKID_MPLL3]\t\t\t= &g12a_mpll3.hw,\n\t[CLKID_DDR]\t\t\t= &g12a_ddr.hw,\n\t[CLKID_DOS]\t\t\t= &g12a_dos.hw,\n\t[CLKID_AUDIO_LOCKER]\t\t= &g12a_audio_locker.hw,\n\t[CLKID_MIPI_DSI_HOST]\t\t= &g12a_mipi_dsi_host.hw,\n\t[CLKID_ETH_PHY]\t\t\t= &g12a_eth_phy.hw,\n\t[CLKID_ISA]\t\t\t= &g12a_isa.hw,\n\t[CLKID_PL301]\t\t\t= &g12a_pl301.hw,\n\t[CLKID_PERIPHS]\t\t\t= &g12a_periphs.hw,\n\t[CLKID_SPICC0]\t\t\t= &g12a_spicc_0.hw,\n\t[CLKID_I2C]\t\t\t= &g12a_i2c.hw,\n\t[CLKID_SANA]\t\t\t= &g12a_sana.hw,\n\t[CLKID_SD]\t\t\t= &g12a_sd.hw,\n\t[CLKID_RNG0]\t\t\t= &g12a_rng0.hw,\n\t[CLKID_UART0]\t\t\t= &g12a_uart0.hw,\n\t[CLKID_SPICC1]\t\t\t= &g12a_spicc_1.hw,\n\t[CLKID_HIU_IFACE]\t\t= &g12a_hiu_reg.hw,\n\t[CLKID_MIPI_DSI_PHY]\t\t= &g12a_mipi_dsi_phy.hw,\n\t[CLKID_ASSIST_MISC]\t\t= &g12a_assist_misc.hw,\n\t[CLKID_SD_EMMC_A]\t\t= &g12a_emmc_a.hw,\n\t[CLKID_SD_EMMC_B]\t\t= &g12a_emmc_b.hw,\n\t[CLKID_SD_EMMC_C]\t\t= &g12a_emmc_c.hw,\n\t[CLKID_AUDIO_CODEC]\t\t= &g12a_audio_codec.hw,\n\t[CLKID_AUDIO]\t\t\t= &g12a_audio.hw,\n\t[CLKID_ETH]\t\t\t= &g12a_eth_core.hw,\n\t[CLKID_DEMUX]\t\t\t= &g12a_demux.hw,\n\t[CLKID_AUDIO_IFIFO]\t\t= &g12a_audio_ififo.hw,\n\t[CLKID_ADC]\t\t\t= &g12a_adc.hw,\n\t[CLKID_UART1]\t\t\t= &g12a_uart1.hw,\n\t[CLKID_G2D]\t\t\t= &g12a_g2d.hw,\n\t[CLKID_RESET]\t\t\t= &g12a_reset.hw,\n\t[CLKID_PCIE_COMB]\t\t= &g12a_pcie_comb.hw,\n\t[CLKID_PARSER]\t\t\t= &g12a_parser.hw,\n\t[CLKID_USB]\t\t\t= &g12a_usb_general.hw,\n\t[CLKID_PCIE_PHY]\t\t= &g12a_pcie_phy.hw,\n\t[CLKID_AHB_ARB0]\t\t= &g12a_ahb_arb0.hw,\n\t[CLKID_AHB_DATA_BUS]\t\t= &g12a_ahb_data_bus.hw,\n\t[CLKID_AHB_CTRL_BUS]\t\t= &g12a_ahb_ctrl_bus.hw,\n\t[CLKID_HTX_HDCP22]\t\t= &g12a_htx_hdcp22.hw,\n\t[CLKID_HTX_PCLK]\t\t= &g12a_htx_pclk.hw,\n\t[CLKID_BT656]\t\t\t= &g12a_bt656.hw,\n\t[CLKID_USB1_DDR_BRIDGE]\t\t= &g12a_usb1_to_ddr.hw,\n\t[CLKID_MMC_PCLK]\t\t= &g12a_mmc_pclk.hw,\n\t[CLKID_UART2]\t\t\t= &g12a_uart2.hw,\n\t[CLKID_VPU_INTR]\t\t= &g12a_vpu_intr.hw,\n\t[CLKID_GIC]\t\t\t= &g12a_gic.hw,\n\t[CLKID_SD_EMMC_A_CLK0_SEL]\t= &g12a_sd_emmc_a_clk0_sel.hw,\n\t[CLKID_SD_EMMC_A_CLK0_DIV]\t= &g12a_sd_emmc_a_clk0_div.hw,\n\t[CLKID_SD_EMMC_A_CLK0]\t\t= &g12a_sd_emmc_a_clk0.hw,\n\t[CLKID_SD_EMMC_B_CLK0_SEL]\t= &g12a_sd_emmc_b_clk0_sel.hw,\n\t[CLKID_SD_EMMC_B_CLK0_DIV]\t= &g12a_sd_emmc_b_clk0_div.hw,\n\t[CLKID_SD_EMMC_B_CLK0]\t\t= &g12a_sd_emmc_b_clk0.hw,\n\t[CLKID_SD_EMMC_C_CLK0_SEL]\t= &g12a_sd_emmc_c_clk0_sel.hw,\n\t[CLKID_SD_EMMC_C_CLK0_DIV]\t= &g12a_sd_emmc_c_clk0_div.hw,\n\t[CLKID_SD_EMMC_C_CLK0]\t\t= &g12a_sd_emmc_c_clk0.hw,\n\t[CLKID_MPLL0_DIV]\t\t= &g12a_mpll0_div.hw,\n\t[CLKID_MPLL1_DIV]\t\t= &g12a_mpll1_div.hw,\n\t[CLKID_MPLL2_DIV]\t\t= &g12a_mpll2_div.hw,\n\t[CLKID_MPLL3_DIV]\t\t= &g12a_mpll3_div.hw,\n\t[CLKID_FCLK_DIV2_DIV]\t\t= &g12a_fclk_div2_div.hw,\n\t[CLKID_FCLK_DIV3_DIV]\t\t= &g12a_fclk_div3_div.hw,\n\t[CLKID_FCLK_DIV4_DIV]\t\t= &g12a_fclk_div4_div.hw,\n\t[CLKID_FCLK_DIV5_DIV]\t\t= &g12a_fclk_div5_div.hw,\n\t[CLKID_FCLK_DIV7_DIV]\t\t= &g12a_fclk_div7_div.hw,\n\t[CLKID_FCLK_DIV2P5_DIV]\t\t= &g12a_fclk_div2p5_div.hw,\n\t[CLKID_HIFI_PLL]\t\t= &g12a_hifi_pll.hw,\n\t[CLKID_VCLK2_VENCI0]\t\t= &g12a_vclk2_venci0.hw,\n\t[CLKID_VCLK2_VENCI1]\t\t= &g12a_vclk2_venci1.hw,\n\t[CLKID_VCLK2_VENCP0]\t\t= &g12a_vclk2_vencp0.hw,\n\t[CLKID_VCLK2_VENCP1]\t\t= &g12a_vclk2_vencp1.hw,\n\t[CLKID_VCLK2_VENCT0]\t\t= &g12a_vclk2_venct0.hw,\n\t[CLKID_VCLK2_VENCT1]\t\t= &g12a_vclk2_venct1.hw,\n\t[CLKID_VCLK2_OTHER]\t\t= &g12a_vclk2_other.hw,\n\t[CLKID_VCLK2_ENCI]\t\t= &g12a_vclk2_enci.hw,\n\t[CLKID_VCLK2_ENCP]\t\t= &g12a_vclk2_encp.hw,\n\t[CLKID_DAC_CLK]\t\t\t= &g12a_dac_clk.hw,\n\t[CLKID_AOCLK]\t\t\t= &g12a_aoclk_gate.hw,\n\t[CLKID_IEC958]\t\t\t= &g12a_iec958_gate.hw,\n\t[CLKID_ENC480P]\t\t\t= &g12a_enc480p.hw,\n\t[CLKID_RNG1]\t\t\t= &g12a_rng1.hw,\n\t[CLKID_VCLK2_ENCT]\t\t= &g12a_vclk2_enct.hw,\n\t[CLKID_VCLK2_ENCL]\t\t= &g12a_vclk2_encl.hw,\n\t[CLKID_VCLK2_VENCLMMC]\t\t= &g12a_vclk2_venclmmc.hw,\n\t[CLKID_VCLK2_VENCL]\t\t= &g12a_vclk2_vencl.hw,\n\t[CLKID_VCLK2_OTHER1]\t\t= &g12a_vclk2_other1.hw,\n\t[CLKID_FIXED_PLL_DCO]\t\t= &g12a_fixed_pll_dco.hw,\n\t[CLKID_SYS_PLL_DCO]\t\t= &g12a_sys_pll_dco.hw,\n\t[CLKID_GP0_PLL_DCO]\t\t= &g12a_gp0_pll_dco.hw,\n\t[CLKID_HIFI_PLL_DCO]\t\t= &g12a_hifi_pll_dco.hw,\n\t[CLKID_DMA]\t\t\t= &g12a_dma.hw,\n\t[CLKID_EFUSE]\t\t\t= &g12a_efuse.hw,\n\t[CLKID_ROM_BOOT]\t\t= &g12a_rom_boot.hw,\n\t[CLKID_RESET_SEC]\t\t= &g12a_reset_sec.hw,\n\t[CLKID_SEC_AHB_APB3]\t\t= &g12a_sec_ahb_apb3.hw,\n\t[CLKID_MPLL_PREDIV]\t\t= &g12a_mpll_prediv.hw,\n\t[CLKID_VPU_0_SEL]\t\t= &g12a_vpu_0_sel.hw,\n\t[CLKID_VPU_0_DIV]\t\t= &g12a_vpu_0_div.hw,\n\t[CLKID_VPU_0]\t\t\t= &g12a_vpu_0.hw,\n\t[CLKID_VPU_1_SEL]\t\t= &g12a_vpu_1_sel.hw,\n\t[CLKID_VPU_1_DIV]\t\t= &g12a_vpu_1_div.hw,\n\t[CLKID_VPU_1]\t\t\t= &g12a_vpu_1.hw,\n\t[CLKID_VPU]\t\t\t= &g12a_vpu.hw,\n\t[CLKID_VAPB_0_SEL]\t\t= &g12a_vapb_0_sel.hw,\n\t[CLKID_VAPB_0_DIV]\t\t= &g12a_vapb_0_div.hw,\n\t[CLKID_VAPB_0]\t\t\t= &g12a_vapb_0.hw,\n\t[CLKID_VAPB_1_SEL]\t\t= &g12a_vapb_1_sel.hw,\n\t[CLKID_VAPB_1_DIV]\t\t= &g12a_vapb_1_div.hw,\n\t[CLKID_VAPB_1]\t\t\t= &g12a_vapb_1.hw,\n\t[CLKID_VAPB_SEL]\t\t= &g12a_vapb_sel.hw,\n\t[CLKID_VAPB]\t\t\t= &g12a_vapb.hw,\n\t[CLKID_HDMI_PLL_DCO]\t\t= &g12a_hdmi_pll_dco.hw,\n\t[CLKID_HDMI_PLL_OD]\t\t= &g12a_hdmi_pll_od.hw,\n\t[CLKID_HDMI_PLL_OD2]\t\t= &g12a_hdmi_pll_od2.hw,\n\t[CLKID_HDMI_PLL]\t\t= &g12a_hdmi_pll.hw,\n\t[CLKID_VID_PLL]\t\t\t= &g12a_vid_pll_div.hw,\n\t[CLKID_VID_PLL_SEL]\t\t= &g12a_vid_pll_sel.hw,\n\t[CLKID_VID_PLL_DIV]\t\t= &g12a_vid_pll.hw,\n\t[CLKID_VCLK_SEL]\t\t= &g12a_vclk_sel.hw,\n\t[CLKID_VCLK2_SEL]\t\t= &g12a_vclk2_sel.hw,\n\t[CLKID_VCLK_INPUT]\t\t= &g12a_vclk_input.hw,\n\t[CLKID_VCLK2_INPUT]\t\t= &g12a_vclk2_input.hw,\n\t[CLKID_VCLK_DIV]\t\t= &g12a_vclk_div.hw,\n\t[CLKID_VCLK2_DIV]\t\t= &g12a_vclk2_div.hw,\n\t[CLKID_VCLK]\t\t\t= &g12a_vclk.hw,\n\t[CLKID_VCLK2]\t\t\t= &g12a_vclk2.hw,\n\t[CLKID_VCLK_DIV1]\t\t= &g12a_vclk_div1.hw,\n\t[CLKID_VCLK_DIV2_EN]\t\t= &g12a_vclk_div2_en.hw,\n\t[CLKID_VCLK_DIV4_EN]\t\t= &g12a_vclk_div4_en.hw,\n\t[CLKID_VCLK_DIV6_EN]\t\t= &g12a_vclk_div6_en.hw,\n\t[CLKID_VCLK_DIV12_EN]\t\t= &g12a_vclk_div12_en.hw,\n\t[CLKID_VCLK2_DIV1]\t\t= &g12a_vclk2_div1.hw,\n\t[CLKID_VCLK2_DIV2_EN]\t\t= &g12a_vclk2_div2_en.hw,\n\t[CLKID_VCLK2_DIV4_EN]\t\t= &g12a_vclk2_div4_en.hw,\n\t[CLKID_VCLK2_DIV6_EN]\t\t= &g12a_vclk2_div6_en.hw,\n\t[CLKID_VCLK2_DIV12_EN]\t\t= &g12a_vclk2_div12_en.hw,\n\t[CLKID_VCLK_DIV2]\t\t= &g12a_vclk_div2.hw,\n\t[CLKID_VCLK_DIV4]\t\t= &g12a_vclk_div4.hw,\n\t[CLKID_VCLK_DIV6]\t\t= &g12a_vclk_div6.hw,\n\t[CLKID_VCLK_DIV12]\t\t= &g12a_vclk_div12.hw,\n\t[CLKID_VCLK2_DIV2]\t\t= &g12a_vclk2_div2.hw,\n\t[CLKID_VCLK2_DIV4]\t\t= &g12a_vclk2_div4.hw,\n\t[CLKID_VCLK2_DIV6]\t\t= &g12a_vclk2_div6.hw,\n\t[CLKID_VCLK2_DIV12]\t\t= &g12a_vclk2_div12.hw,\n\t[CLKID_CTS_ENCI_SEL]\t\t= &g12a_cts_enci_sel.hw,\n\t[CLKID_CTS_ENCP_SEL]\t\t= &g12a_cts_encp_sel.hw,\n\t[CLKID_CTS_VDAC_SEL]\t\t= &g12a_cts_vdac_sel.hw,\n\t[CLKID_HDMI_TX_SEL]\t\t= &g12a_hdmi_tx_sel.hw,\n\t[CLKID_CTS_ENCI]\t\t= &g12a_cts_enci.hw,\n\t[CLKID_CTS_ENCP]\t\t= &g12a_cts_encp.hw,\n\t[CLKID_CTS_VDAC]\t\t= &g12a_cts_vdac.hw,\n\t[CLKID_HDMI_TX]\t\t\t= &g12a_hdmi_tx.hw,\n\t[CLKID_HDMI_SEL]\t\t= &g12a_hdmi_sel.hw,\n\t[CLKID_HDMI_DIV]\t\t= &g12a_hdmi_div.hw,\n\t[CLKID_HDMI]\t\t\t= &g12a_hdmi.hw,\n\t[CLKID_MALI_0_SEL]\t\t= &g12a_mali_0_sel.hw,\n\t[CLKID_MALI_0_DIV]\t\t= &g12a_mali_0_div.hw,\n\t[CLKID_MALI_0]\t\t\t= &g12a_mali_0.hw,\n\t[CLKID_MALI_1_SEL]\t\t= &g12a_mali_1_sel.hw,\n\t[CLKID_MALI_1_DIV]\t\t= &g12a_mali_1_div.hw,\n\t[CLKID_MALI_1]\t\t\t= &g12a_mali_1.hw,\n\t[CLKID_MALI]\t\t\t= &g12a_mali.hw,\n\t[CLKID_MPLL_50M_DIV]\t\t= &g12a_mpll_50m_div.hw,\n\t[CLKID_MPLL_50M]\t\t= &g12a_mpll_50m.hw,\n\t[CLKID_SYS_PLL_DIV16_EN]\t= &g12a_sys_pll_div16_en.hw,\n\t[CLKID_SYS_PLL_DIV16]\t\t= &g12a_sys_pll_div16.hw,\n\t[CLKID_CPU_CLK_DYN0_SEL]\t= &g12a_cpu_clk_premux0.hw,\n\t[CLKID_CPU_CLK_DYN0_DIV]\t= &g12a_cpu_clk_mux0_div.hw,\n\t[CLKID_CPU_CLK_DYN0]\t\t= &g12a_cpu_clk_postmux0.hw,\n\t[CLKID_CPU_CLK_DYN1_SEL]\t= &g12a_cpu_clk_premux1.hw,\n\t[CLKID_CPU_CLK_DYN1_DIV]\t= &g12a_cpu_clk_mux1_div.hw,\n\t[CLKID_CPU_CLK_DYN1]\t\t= &g12a_cpu_clk_postmux1.hw,\n\t[CLKID_CPU_CLK_DYN]\t\t= &g12a_cpu_clk_dyn.hw,\n\t[CLKID_CPU_CLK]\t\t\t= &g12a_cpu_clk.hw,\n\t[CLKID_CPU_CLK_DIV16_EN]\t= &g12a_cpu_clk_div16_en.hw,\n\t[CLKID_CPU_CLK_DIV16]\t\t= &g12a_cpu_clk_div16.hw,\n\t[CLKID_CPU_CLK_APB_DIV]\t\t= &g12a_cpu_clk_apb_div.hw,\n\t[CLKID_CPU_CLK_APB]\t\t= &g12a_cpu_clk_apb.hw,\n\t[CLKID_CPU_CLK_ATB_DIV]\t\t= &g12a_cpu_clk_atb_div.hw,\n\t[CLKID_CPU_CLK_ATB]\t\t= &g12a_cpu_clk_atb.hw,\n\t[CLKID_CPU_CLK_AXI_DIV]\t\t= &g12a_cpu_clk_axi_div.hw,\n\t[CLKID_CPU_CLK_AXI]\t\t= &g12a_cpu_clk_axi.hw,\n\t[CLKID_CPU_CLK_TRACE_DIV]\t= &g12a_cpu_clk_trace_div.hw,\n\t[CLKID_CPU_CLK_TRACE]\t\t= &g12a_cpu_clk_trace.hw,\n\t[CLKID_PCIE_PLL_DCO]\t\t= &g12a_pcie_pll_dco.hw,\n\t[CLKID_PCIE_PLL_DCO_DIV2]\t= &g12a_pcie_pll_dco_div2.hw,\n\t[CLKID_PCIE_PLL_OD]\t\t= &g12a_pcie_pll_od.hw,\n\t[CLKID_PCIE_PLL]\t\t= &g12a_pcie_pll.hw,\n\t[CLKID_VDEC_1_SEL]\t\t= &g12a_vdec_1_sel.hw,\n\t[CLKID_VDEC_1_DIV]\t\t= &g12a_vdec_1_div.hw,\n\t[CLKID_VDEC_1]\t\t\t= &g12a_vdec_1.hw,\n\t[CLKID_VDEC_HEVC_SEL]\t\t= &g12a_vdec_hevc_sel.hw,\n\t[CLKID_VDEC_HEVC_DIV]\t\t= &g12a_vdec_hevc_div.hw,\n\t[CLKID_VDEC_HEVC]\t\t= &g12a_vdec_hevc.hw,\n\t[CLKID_VDEC_HEVCF_SEL]\t\t= &g12a_vdec_hevcf_sel.hw,\n\t[CLKID_VDEC_HEVCF_DIV]\t\t= &g12a_vdec_hevcf_div.hw,\n\t[CLKID_VDEC_HEVCF]\t\t= &g12a_vdec_hevcf.hw,\n\t[CLKID_TS_DIV]\t\t\t= &g12a_ts_div.hw,\n\t[CLKID_TS]\t\t\t= &g12a_ts.hw,\n\t[CLKID_SPICC0_SCLK_SEL]\t\t= &g12a_spicc0_sclk_sel.hw,\n\t[CLKID_SPICC0_SCLK_DIV]\t\t= &g12a_spicc0_sclk_div.hw,\n\t[CLKID_SPICC0_SCLK]\t\t= &g12a_spicc0_sclk.hw,\n\t[CLKID_SPICC1_SCLK_SEL]\t\t= &g12a_spicc1_sclk_sel.hw,\n\t[CLKID_SPICC1_SCLK_DIV]\t\t= &g12a_spicc1_sclk_div.hw,\n\t[CLKID_SPICC1_SCLK]\t\t= &g12a_spicc1_sclk.hw,\n\t[CLKID_MIPI_DSI_PXCLK_SEL]\t= &g12a_mipi_dsi_pxclk_sel.hw,\n\t[CLKID_MIPI_DSI_PXCLK_DIV]\t= &g12a_mipi_dsi_pxclk_div.hw,\n\t[CLKID_MIPI_DSI_PXCLK]\t\t= &g12a_mipi_dsi_pxclk.hw,\n};\n\nstatic struct clk_hw *g12b_hw_clks[] = {\n\t[CLKID_SYS_PLL]\t\t\t= &g12a_sys_pll.hw,\n\t[CLKID_FIXED_PLL]\t\t= &g12a_fixed_pll.hw,\n\t[CLKID_FCLK_DIV2]\t\t= &g12a_fclk_div2.hw,\n\t[CLKID_FCLK_DIV3]\t\t= &g12a_fclk_div3.hw,\n\t[CLKID_FCLK_DIV4]\t\t= &g12a_fclk_div4.hw,\n\t[CLKID_FCLK_DIV5]\t\t= &g12a_fclk_div5.hw,\n\t[CLKID_FCLK_DIV7]\t\t= &g12a_fclk_div7.hw,\n\t[CLKID_FCLK_DIV2P5]\t\t= &g12a_fclk_div2p5.hw,\n\t[CLKID_GP0_PLL]\t\t\t= &g12a_gp0_pll.hw,\n\t[CLKID_MPEG_SEL]\t\t= &g12a_mpeg_clk_sel.hw,\n\t[CLKID_MPEG_DIV]\t\t= &g12a_mpeg_clk_div.hw,\n\t[CLKID_CLK81]\t\t\t= &g12a_clk81.hw,\n\t[CLKID_MPLL0]\t\t\t= &g12a_mpll0.hw,\n\t[CLKID_MPLL1]\t\t\t= &g12a_mpll1.hw,\n\t[CLKID_MPLL2]\t\t\t= &g12a_mpll2.hw,\n\t[CLKID_MPLL3]\t\t\t= &g12a_mpll3.hw,\n\t[CLKID_DDR]\t\t\t= &g12a_ddr.hw,\n\t[CLKID_DOS]\t\t\t= &g12a_dos.hw,\n\t[CLKID_AUDIO_LOCKER]\t\t= &g12a_audio_locker.hw,\n\t[CLKID_MIPI_DSI_HOST]\t\t= &g12a_mipi_dsi_host.hw,\n\t[CLKID_ETH_PHY]\t\t\t= &g12a_eth_phy.hw,\n\t[CLKID_ISA]\t\t\t= &g12a_isa.hw,\n\t[CLKID_PL301]\t\t\t= &g12a_pl301.hw,\n\t[CLKID_PERIPHS]\t\t\t= &g12a_periphs.hw,\n\t[CLKID_SPICC0]\t\t\t= &g12a_spicc_0.hw,\n\t[CLKID_I2C]\t\t\t= &g12a_i2c.hw,\n\t[CLKID_SANA]\t\t\t= &g12a_sana.hw,\n\t[CLKID_SD]\t\t\t= &g12a_sd.hw,\n\t[CLKID_RNG0]\t\t\t= &g12a_rng0.hw,\n\t[CLKID_UART0]\t\t\t= &g12a_uart0.hw,\n\t[CLKID_SPICC1]\t\t\t= &g12a_spicc_1.hw,\n\t[CLKID_HIU_IFACE]\t\t= &g12a_hiu_reg.hw,\n\t[CLKID_MIPI_DSI_PHY]\t\t= &g12a_mipi_dsi_phy.hw,\n\t[CLKID_ASSIST_MISC]\t\t= &g12a_assist_misc.hw,\n\t[CLKID_SD_EMMC_A]\t\t= &g12a_emmc_a.hw,\n\t[CLKID_SD_EMMC_B]\t\t= &g12a_emmc_b.hw,\n\t[CLKID_SD_EMMC_C]\t\t= &g12a_emmc_c.hw,\n\t[CLKID_AUDIO_CODEC]\t\t= &g12a_audio_codec.hw,\n\t[CLKID_AUDIO]\t\t\t= &g12a_audio.hw,\n\t[CLKID_ETH]\t\t\t= &g12a_eth_core.hw,\n\t[CLKID_DEMUX]\t\t\t= &g12a_demux.hw,\n\t[CLKID_AUDIO_IFIFO]\t\t= &g12a_audio_ififo.hw,\n\t[CLKID_ADC]\t\t\t= &g12a_adc.hw,\n\t[CLKID_UART1]\t\t\t= &g12a_uart1.hw,\n\t[CLKID_G2D]\t\t\t= &g12a_g2d.hw,\n\t[CLKID_RESET]\t\t\t= &g12a_reset.hw,\n\t[CLKID_PCIE_COMB]\t\t= &g12a_pcie_comb.hw,\n\t[CLKID_PARSER]\t\t\t= &g12a_parser.hw,\n\t[CLKID_USB]\t\t\t= &g12a_usb_general.hw,\n\t[CLKID_PCIE_PHY]\t\t= &g12a_pcie_phy.hw,\n\t[CLKID_AHB_ARB0]\t\t= &g12a_ahb_arb0.hw,\n\t[CLKID_AHB_DATA_BUS]\t\t= &g12a_ahb_data_bus.hw,\n\t[CLKID_AHB_CTRL_BUS]\t\t= &g12a_ahb_ctrl_bus.hw,\n\t[CLKID_HTX_HDCP22]\t\t= &g12a_htx_hdcp22.hw,\n\t[CLKID_HTX_PCLK]\t\t= &g12a_htx_pclk.hw,\n\t[CLKID_BT656]\t\t\t= &g12a_bt656.hw,\n\t[CLKID_USB1_DDR_BRIDGE]\t\t= &g12a_usb1_to_ddr.hw,\n\t[CLKID_MMC_PCLK]\t\t= &g12a_mmc_pclk.hw,\n\t[CLKID_UART2]\t\t\t= &g12a_uart2.hw,\n\t[CLKID_VPU_INTR]\t\t= &g12a_vpu_intr.hw,\n\t[CLKID_GIC]\t\t\t= &g12a_gic.hw,\n\t[CLKID_SD_EMMC_A_CLK0_SEL]\t= &g12a_sd_emmc_a_clk0_sel.hw,\n\t[CLKID_SD_EMMC_A_CLK0_DIV]\t= &g12a_sd_emmc_a_clk0_div.hw,\n\t[CLKID_SD_EMMC_A_CLK0]\t\t= &g12a_sd_emmc_a_clk0.hw,\n\t[CLKID_SD_EMMC_B_CLK0_SEL]\t= &g12a_sd_emmc_b_clk0_sel.hw,\n\t[CLKID_SD_EMMC_B_CLK0_DIV]\t= &g12a_sd_emmc_b_clk0_div.hw,\n\t[CLKID_SD_EMMC_B_CLK0]\t\t= &g12a_sd_emmc_b_clk0.hw,\n\t[CLKID_SD_EMMC_C_CLK0_SEL]\t= &g12a_sd_emmc_c_clk0_sel.hw,\n\t[CLKID_SD_EMMC_C_CLK0_DIV]\t= &g12a_sd_emmc_c_clk0_div.hw,\n\t[CLKID_SD_EMMC_C_CLK0]\t\t= &g12a_sd_emmc_c_clk0.hw,\n\t[CLKID_MPLL0_DIV]\t\t= &g12a_mpll0_div.hw,\n\t[CLKID_MPLL1_DIV]\t\t= &g12a_mpll1_div.hw,\n\t[CLKID_MPLL2_DIV]\t\t= &g12a_mpll2_div.hw,\n\t[CLKID_MPLL3_DIV]\t\t= &g12a_mpll3_div.hw,\n\t[CLKID_FCLK_DIV2_DIV]\t\t= &g12a_fclk_div2_div.hw,\n\t[CLKID_FCLK_DIV3_DIV]\t\t= &g12a_fclk_div3_div.hw,\n\t[CLKID_FCLK_DIV4_DIV]\t\t= &g12a_fclk_div4_div.hw,\n\t[CLKID_FCLK_DIV5_DIV]\t\t= &g12a_fclk_div5_div.hw,\n\t[CLKID_FCLK_DIV7_DIV]\t\t= &g12a_fclk_div7_div.hw,\n\t[CLKID_FCLK_DIV2P5_DIV]\t\t= &g12a_fclk_div2p5_div.hw,\n\t[CLKID_HIFI_PLL]\t\t= &g12a_hifi_pll.hw,\n\t[CLKID_VCLK2_VENCI0]\t\t= &g12a_vclk2_venci0.hw,\n\t[CLKID_VCLK2_VENCI1]\t\t= &g12a_vclk2_venci1.hw,\n\t[CLKID_VCLK2_VENCP0]\t\t= &g12a_vclk2_vencp0.hw,\n\t[CLKID_VCLK2_VENCP1]\t\t= &g12a_vclk2_vencp1.hw,\n\t[CLKID_VCLK2_VENCT0]\t\t= &g12a_vclk2_venct0.hw,\n\t[CLKID_VCLK2_VENCT1]\t\t= &g12a_vclk2_venct1.hw,\n\t[CLKID_VCLK2_OTHER]\t\t= &g12a_vclk2_other.hw,\n\t[CLKID_VCLK2_ENCI]\t\t= &g12a_vclk2_enci.hw,\n\t[CLKID_VCLK2_ENCP]\t\t= &g12a_vclk2_encp.hw,\n\t[CLKID_DAC_CLK]\t\t\t= &g12a_dac_clk.hw,\n\t[CLKID_AOCLK]\t\t\t= &g12a_aoclk_gate.hw,\n\t[CLKID_IEC958]\t\t\t= &g12a_iec958_gate.hw,\n\t[CLKID_ENC480P]\t\t\t= &g12a_enc480p.hw,\n\t[CLKID_RNG1]\t\t\t= &g12a_rng1.hw,\n\t[CLKID_VCLK2_ENCT]\t\t= &g12a_vclk2_enct.hw,\n\t[CLKID_VCLK2_ENCL]\t\t= &g12a_vclk2_encl.hw,\n\t[CLKID_VCLK2_VENCLMMC]\t\t= &g12a_vclk2_venclmmc.hw,\n\t[CLKID_VCLK2_VENCL]\t\t= &g12a_vclk2_vencl.hw,\n\t[CLKID_VCLK2_OTHER1]\t\t= &g12a_vclk2_other1.hw,\n\t[CLKID_FIXED_PLL_DCO]\t\t= &g12a_fixed_pll_dco.hw,\n\t[CLKID_SYS_PLL_DCO]\t\t= &g12a_sys_pll_dco.hw,\n\t[CLKID_GP0_PLL_DCO]\t\t= &g12a_gp0_pll_dco.hw,\n\t[CLKID_HIFI_PLL_DCO]\t\t= &g12a_hifi_pll_dco.hw,\n\t[CLKID_DMA]\t\t\t= &g12a_dma.hw,\n\t[CLKID_EFUSE]\t\t\t= &g12a_efuse.hw,\n\t[CLKID_ROM_BOOT]\t\t= &g12a_rom_boot.hw,\n\t[CLKID_RESET_SEC]\t\t= &g12a_reset_sec.hw,\n\t[CLKID_SEC_AHB_APB3]\t\t= &g12a_sec_ahb_apb3.hw,\n\t[CLKID_MPLL_PREDIV]\t\t= &g12a_mpll_prediv.hw,\n\t[CLKID_VPU_0_SEL]\t\t= &g12a_vpu_0_sel.hw,\n\t[CLKID_VPU_0_DIV]\t\t= &g12a_vpu_0_div.hw,\n\t[CLKID_VPU_0]\t\t\t= &g12a_vpu_0.hw,\n\t[CLKID_VPU_1_SEL]\t\t= &g12a_vpu_1_sel.hw,\n\t[CLKID_VPU_1_DIV]\t\t= &g12a_vpu_1_div.hw,\n\t[CLKID_VPU_1]\t\t\t= &g12a_vpu_1.hw,\n\t[CLKID_VPU]\t\t\t= &g12a_vpu.hw,\n\t[CLKID_VAPB_0_SEL]\t\t= &g12a_vapb_0_sel.hw,\n\t[CLKID_VAPB_0_DIV]\t\t= &g12a_vapb_0_div.hw,\n\t[CLKID_VAPB_0]\t\t\t= &g12a_vapb_0.hw,\n\t[CLKID_VAPB_1_SEL]\t\t= &g12a_vapb_1_sel.hw,\n\t[CLKID_VAPB_1_DIV]\t\t= &g12a_vapb_1_div.hw,\n\t[CLKID_VAPB_1]\t\t\t= &g12a_vapb_1.hw,\n\t[CLKID_VAPB_SEL]\t\t= &g12a_vapb_sel.hw,\n\t[CLKID_VAPB]\t\t\t= &g12a_vapb.hw,\n\t[CLKID_HDMI_PLL_DCO]\t\t= &g12a_hdmi_pll_dco.hw,\n\t[CLKID_HDMI_PLL_OD]\t\t= &g12a_hdmi_pll_od.hw,\n\t[CLKID_HDMI_PLL_OD2]\t\t= &g12a_hdmi_pll_od2.hw,\n\t[CLKID_HDMI_PLL]\t\t= &g12a_hdmi_pll.hw,\n\t[CLKID_VID_PLL]\t\t\t= &g12a_vid_pll_div.hw,\n\t[CLKID_VID_PLL_SEL]\t\t= &g12a_vid_pll_sel.hw,\n\t[CLKID_VID_PLL_DIV]\t\t= &g12a_vid_pll.hw,\n\t[CLKID_VCLK_SEL]\t\t= &g12a_vclk_sel.hw,\n\t[CLKID_VCLK2_SEL]\t\t= &g12a_vclk2_sel.hw,\n\t[CLKID_VCLK_INPUT]\t\t= &g12a_vclk_input.hw,\n\t[CLKID_VCLK2_INPUT]\t\t= &g12a_vclk2_input.hw,\n\t[CLKID_VCLK_DIV]\t\t= &g12a_vclk_div.hw,\n\t[CLKID_VCLK2_DIV]\t\t= &g12a_vclk2_div.hw,\n\t[CLKID_VCLK]\t\t\t= &g12a_vclk.hw,\n\t[CLKID_VCLK2]\t\t\t= &g12a_vclk2.hw,\n\t[CLKID_VCLK_DIV1]\t\t= &g12a_vclk_div1.hw,\n\t[CLKID_VCLK_DIV2_EN]\t\t= &g12a_vclk_div2_en.hw,\n\t[CLKID_VCLK_DIV4_EN]\t\t= &g12a_vclk_div4_en.hw,\n\t[CLKID_VCLK_DIV6_EN]\t\t= &g12a_vclk_div6_en.hw,\n\t[CLKID_VCLK_DIV12_EN]\t\t= &g12a_vclk_div12_en.hw,\n\t[CLKID_VCLK2_DIV1]\t\t= &g12a_vclk2_div1.hw,\n\t[CLKID_VCLK2_DIV2_EN]\t\t= &g12a_vclk2_div2_en.hw,\n\t[CLKID_VCLK2_DIV4_EN]\t\t= &g12a_vclk2_div4_en.hw,\n\t[CLKID_VCLK2_DIV6_EN]\t\t= &g12a_vclk2_div6_en.hw,\n\t[CLKID_VCLK2_DIV12_EN]\t\t= &g12a_vclk2_div12_en.hw,\n\t[CLKID_VCLK_DIV2]\t\t= &g12a_vclk_div2.hw,\n\t[CLKID_VCLK_DIV4]\t\t= &g12a_vclk_div4.hw,\n\t[CLKID_VCLK_DIV6]\t\t= &g12a_vclk_div6.hw,\n\t[CLKID_VCLK_DIV12]\t\t= &g12a_vclk_div12.hw,\n\t[CLKID_VCLK2_DIV2]\t\t= &g12a_vclk2_div2.hw,\n\t[CLKID_VCLK2_DIV4]\t\t= &g12a_vclk2_div4.hw,\n\t[CLKID_VCLK2_DIV6]\t\t= &g12a_vclk2_div6.hw,\n\t[CLKID_VCLK2_DIV12]\t\t= &g12a_vclk2_div12.hw,\n\t[CLKID_CTS_ENCI_SEL]\t\t= &g12a_cts_enci_sel.hw,\n\t[CLKID_CTS_ENCP_SEL]\t\t= &g12a_cts_encp_sel.hw,\n\t[CLKID_CTS_VDAC_SEL]\t\t= &g12a_cts_vdac_sel.hw,\n\t[CLKID_HDMI_TX_SEL]\t\t= &g12a_hdmi_tx_sel.hw,\n\t[CLKID_CTS_ENCI]\t\t= &g12a_cts_enci.hw,\n\t[CLKID_CTS_ENCP]\t\t= &g12a_cts_encp.hw,\n\t[CLKID_CTS_VDAC]\t\t= &g12a_cts_vdac.hw,\n\t[CLKID_HDMI_TX]\t\t\t= &g12a_hdmi_tx.hw,\n\t[CLKID_HDMI_SEL]\t\t= &g12a_hdmi_sel.hw,\n\t[CLKID_HDMI_DIV]\t\t= &g12a_hdmi_div.hw,\n\t[CLKID_HDMI]\t\t\t= &g12a_hdmi.hw,\n\t[CLKID_MALI_0_SEL]\t\t= &g12a_mali_0_sel.hw,\n\t[CLKID_MALI_0_DIV]\t\t= &g12a_mali_0_div.hw,\n\t[CLKID_MALI_0]\t\t\t= &g12a_mali_0.hw,\n\t[CLKID_MALI_1_SEL]\t\t= &g12a_mali_1_sel.hw,\n\t[CLKID_MALI_1_DIV]\t\t= &g12a_mali_1_div.hw,\n\t[CLKID_MALI_1]\t\t\t= &g12a_mali_1.hw,\n\t[CLKID_MALI]\t\t\t= &g12a_mali.hw,\n\t[CLKID_MPLL_50M_DIV]\t\t= &g12a_mpll_50m_div.hw,\n\t[CLKID_MPLL_50M]\t\t= &g12a_mpll_50m.hw,\n\t[CLKID_SYS_PLL_DIV16_EN]\t= &g12a_sys_pll_div16_en.hw,\n\t[CLKID_SYS_PLL_DIV16]\t\t= &g12a_sys_pll_div16.hw,\n\t[CLKID_CPU_CLK_DYN0_SEL]\t= &g12a_cpu_clk_premux0.hw,\n\t[CLKID_CPU_CLK_DYN0_DIV]\t= &g12a_cpu_clk_mux0_div.hw,\n\t[CLKID_CPU_CLK_DYN0]\t\t= &g12a_cpu_clk_postmux0.hw,\n\t[CLKID_CPU_CLK_DYN1_SEL]\t= &g12a_cpu_clk_premux1.hw,\n\t[CLKID_CPU_CLK_DYN1_DIV]\t= &g12a_cpu_clk_mux1_div.hw,\n\t[CLKID_CPU_CLK_DYN1]\t\t= &g12a_cpu_clk_postmux1.hw,\n\t[CLKID_CPU_CLK_DYN]\t\t= &g12a_cpu_clk_dyn.hw,\n\t[CLKID_CPU_CLK]\t\t\t= &g12b_cpu_clk.hw,\n\t[CLKID_CPU_CLK_DIV16_EN]\t= &g12a_cpu_clk_div16_en.hw,\n\t[CLKID_CPU_CLK_DIV16]\t\t= &g12a_cpu_clk_div16.hw,\n\t[CLKID_CPU_CLK_APB_DIV]\t\t= &g12a_cpu_clk_apb_div.hw,\n\t[CLKID_CPU_CLK_APB]\t\t= &g12a_cpu_clk_apb.hw,\n\t[CLKID_CPU_CLK_ATB_DIV]\t\t= &g12a_cpu_clk_atb_div.hw,\n\t[CLKID_CPU_CLK_ATB]\t\t= &g12a_cpu_clk_atb.hw,\n\t[CLKID_CPU_CLK_AXI_DIV]\t\t= &g12a_cpu_clk_axi_div.hw,\n\t[CLKID_CPU_CLK_AXI]\t\t= &g12a_cpu_clk_axi.hw,\n\t[CLKID_CPU_CLK_TRACE_DIV]\t= &g12a_cpu_clk_trace_div.hw,\n\t[CLKID_CPU_CLK_TRACE]\t\t= &g12a_cpu_clk_trace.hw,\n\t[CLKID_PCIE_PLL_DCO]\t\t= &g12a_pcie_pll_dco.hw,\n\t[CLKID_PCIE_PLL_DCO_DIV2]\t= &g12a_pcie_pll_dco_div2.hw,\n\t[CLKID_PCIE_PLL_OD]\t\t= &g12a_pcie_pll_od.hw,\n\t[CLKID_PCIE_PLL]\t\t= &g12a_pcie_pll.hw,\n\t[CLKID_VDEC_1_SEL]\t\t= &g12a_vdec_1_sel.hw,\n\t[CLKID_VDEC_1_DIV]\t\t= &g12a_vdec_1_div.hw,\n\t[CLKID_VDEC_1]\t\t\t= &g12a_vdec_1.hw,\n\t[CLKID_VDEC_HEVC_SEL]\t\t= &g12a_vdec_hevc_sel.hw,\n\t[CLKID_VDEC_HEVC_DIV]\t\t= &g12a_vdec_hevc_div.hw,\n\t[CLKID_VDEC_HEVC]\t\t= &g12a_vdec_hevc.hw,\n\t[CLKID_VDEC_HEVCF_SEL]\t\t= &g12a_vdec_hevcf_sel.hw,\n\t[CLKID_VDEC_HEVCF_DIV]\t\t= &g12a_vdec_hevcf_div.hw,\n\t[CLKID_VDEC_HEVCF]\t\t= &g12a_vdec_hevcf.hw,\n\t[CLKID_TS_DIV]\t\t\t= &g12a_ts_div.hw,\n\t[CLKID_TS]\t\t\t= &g12a_ts.hw,\n\t[CLKID_SYS1_PLL_DCO]\t\t= &g12b_sys1_pll_dco.hw,\n\t[CLKID_SYS1_PLL]\t\t= &g12b_sys1_pll.hw,\n\t[CLKID_SYS1_PLL_DIV16_EN]\t= &g12b_sys1_pll_div16_en.hw,\n\t[CLKID_SYS1_PLL_DIV16]\t\t= &g12b_sys1_pll_div16.hw,\n\t[CLKID_CPUB_CLK_DYN0_SEL]\t= &g12b_cpub_clk_premux0.hw,\n\t[CLKID_CPUB_CLK_DYN0_DIV]\t= &g12b_cpub_clk_mux0_div.hw,\n\t[CLKID_CPUB_CLK_DYN0]\t\t= &g12b_cpub_clk_postmux0.hw,\n\t[CLKID_CPUB_CLK_DYN1_SEL]\t= &g12b_cpub_clk_premux1.hw,\n\t[CLKID_CPUB_CLK_DYN1_DIV]\t= &g12b_cpub_clk_mux1_div.hw,\n\t[CLKID_CPUB_CLK_DYN1]\t\t= &g12b_cpub_clk_postmux1.hw,\n\t[CLKID_CPUB_CLK_DYN]\t\t= &g12b_cpub_clk_dyn.hw,\n\t[CLKID_CPUB_CLK]\t\t= &g12b_cpub_clk.hw,\n\t[CLKID_CPUB_CLK_DIV16_EN]\t= &g12b_cpub_clk_div16_en.hw,\n\t[CLKID_CPUB_CLK_DIV16]\t\t= &g12b_cpub_clk_div16.hw,\n\t[CLKID_CPUB_CLK_DIV2]\t\t= &g12b_cpub_clk_div2.hw,\n\t[CLKID_CPUB_CLK_DIV3]\t\t= &g12b_cpub_clk_div3.hw,\n\t[CLKID_CPUB_CLK_DIV4]\t\t= &g12b_cpub_clk_div4.hw,\n\t[CLKID_CPUB_CLK_DIV5]\t\t= &g12b_cpub_clk_div5.hw,\n\t[CLKID_CPUB_CLK_DIV6]\t\t= &g12b_cpub_clk_div6.hw,\n\t[CLKID_CPUB_CLK_DIV7]\t\t= &g12b_cpub_clk_div7.hw,\n\t[CLKID_CPUB_CLK_DIV8]\t\t= &g12b_cpub_clk_div8.hw,\n\t[CLKID_CPUB_CLK_APB_SEL]\t= &g12b_cpub_clk_apb_sel.hw,\n\t[CLKID_CPUB_CLK_APB]\t\t= &g12b_cpub_clk_apb.hw,\n\t[CLKID_CPUB_CLK_ATB_SEL]\t= &g12b_cpub_clk_atb_sel.hw,\n\t[CLKID_CPUB_CLK_ATB]\t\t= &g12b_cpub_clk_atb.hw,\n\t[CLKID_CPUB_CLK_AXI_SEL]\t= &g12b_cpub_clk_axi_sel.hw,\n\t[CLKID_CPUB_CLK_AXI]\t\t= &g12b_cpub_clk_axi.hw,\n\t[CLKID_CPUB_CLK_TRACE_SEL]\t= &g12b_cpub_clk_trace_sel.hw,\n\t[CLKID_CPUB_CLK_TRACE]\t\t= &g12b_cpub_clk_trace.hw,\n\t[CLKID_SPICC0_SCLK_SEL]\t\t= &g12a_spicc0_sclk_sel.hw,\n\t[CLKID_SPICC0_SCLK_DIV]\t\t= &g12a_spicc0_sclk_div.hw,\n\t[CLKID_SPICC0_SCLK]\t\t= &g12a_spicc0_sclk.hw,\n\t[CLKID_SPICC1_SCLK_SEL]\t\t= &g12a_spicc1_sclk_sel.hw,\n\t[CLKID_SPICC1_SCLK_DIV]\t\t= &g12a_spicc1_sclk_div.hw,\n\t[CLKID_SPICC1_SCLK]\t\t= &g12a_spicc1_sclk.hw,\n\t[CLKID_NNA_AXI_CLK_SEL]\t\t= &sm1_nna_axi_clk_sel.hw,\n\t[CLKID_NNA_AXI_CLK_DIV]\t\t= &sm1_nna_axi_clk_div.hw,\n\t[CLKID_NNA_AXI_CLK]\t\t= &sm1_nna_axi_clk.hw,\n\t[CLKID_NNA_CORE_CLK_SEL]\t= &sm1_nna_core_clk_sel.hw,\n\t[CLKID_NNA_CORE_CLK_DIV]\t= &sm1_nna_core_clk_div.hw,\n\t[CLKID_NNA_CORE_CLK]\t\t= &sm1_nna_core_clk.hw,\n\t[CLKID_MIPI_DSI_PXCLK_SEL]\t= &g12a_mipi_dsi_pxclk_sel.hw,\n\t[CLKID_MIPI_DSI_PXCLK_DIV]\t= &g12a_mipi_dsi_pxclk_div.hw,\n\t[CLKID_MIPI_DSI_PXCLK]\t\t= &g12a_mipi_dsi_pxclk.hw,\n};\n\nstatic struct clk_hw *sm1_hw_clks[] = {\n\t[CLKID_SYS_PLL]\t\t\t= &g12a_sys_pll.hw,\n\t[CLKID_FIXED_PLL]\t\t= &g12a_fixed_pll.hw,\n\t[CLKID_FCLK_DIV2]\t\t= &g12a_fclk_div2.hw,\n\t[CLKID_FCLK_DIV3]\t\t= &g12a_fclk_div3.hw,\n\t[CLKID_FCLK_DIV4]\t\t= &g12a_fclk_div4.hw,\n\t[CLKID_FCLK_DIV5]\t\t= &g12a_fclk_div5.hw,\n\t[CLKID_FCLK_DIV7]\t\t= &g12a_fclk_div7.hw,\n\t[CLKID_FCLK_DIV2P5]\t\t= &g12a_fclk_div2p5.hw,\n\t[CLKID_GP0_PLL]\t\t\t= &g12a_gp0_pll.hw,\n\t[CLKID_MPEG_SEL]\t\t= &g12a_mpeg_clk_sel.hw,\n\t[CLKID_MPEG_DIV]\t\t= &g12a_mpeg_clk_div.hw,\n\t[CLKID_CLK81]\t\t\t= &g12a_clk81.hw,\n\t[CLKID_MPLL0]\t\t\t= &g12a_mpll0.hw,\n\t[CLKID_MPLL1]\t\t\t= &g12a_mpll1.hw,\n\t[CLKID_MPLL2]\t\t\t= &g12a_mpll2.hw,\n\t[CLKID_MPLL3]\t\t\t= &g12a_mpll3.hw,\n\t[CLKID_DDR]\t\t\t= &g12a_ddr.hw,\n\t[CLKID_DOS]\t\t\t= &g12a_dos.hw,\n\t[CLKID_AUDIO_LOCKER]\t\t= &g12a_audio_locker.hw,\n\t[CLKID_MIPI_DSI_HOST]\t\t= &g12a_mipi_dsi_host.hw,\n\t[CLKID_ETH_PHY]\t\t\t= &g12a_eth_phy.hw,\n\t[CLKID_ISA]\t\t\t= &g12a_isa.hw,\n\t[CLKID_PL301]\t\t\t= &g12a_pl301.hw,\n\t[CLKID_PERIPHS]\t\t\t= &g12a_periphs.hw,\n\t[CLKID_SPICC0]\t\t\t= &g12a_spicc_0.hw,\n\t[CLKID_I2C]\t\t\t= &g12a_i2c.hw,\n\t[CLKID_SANA]\t\t\t= &g12a_sana.hw,\n\t[CLKID_SD]\t\t\t= &g12a_sd.hw,\n\t[CLKID_RNG0]\t\t\t= &g12a_rng0.hw,\n\t[CLKID_UART0]\t\t\t= &g12a_uart0.hw,\n\t[CLKID_SPICC1]\t\t\t= &g12a_spicc_1.hw,\n\t[CLKID_HIU_IFACE]\t\t= &g12a_hiu_reg.hw,\n\t[CLKID_MIPI_DSI_PHY]\t\t= &g12a_mipi_dsi_phy.hw,\n\t[CLKID_ASSIST_MISC]\t\t= &g12a_assist_misc.hw,\n\t[CLKID_SD_EMMC_A]\t\t= &g12a_emmc_a.hw,\n\t[CLKID_SD_EMMC_B]\t\t= &g12a_emmc_b.hw,\n\t[CLKID_SD_EMMC_C]\t\t= &g12a_emmc_c.hw,\n\t[CLKID_AUDIO_CODEC]\t\t= &g12a_audio_codec.hw,\n\t[CLKID_AUDIO]\t\t\t= &g12a_audio.hw,\n\t[CLKID_ETH]\t\t\t= &g12a_eth_core.hw,\n\t[CLKID_DEMUX]\t\t\t= &g12a_demux.hw,\n\t[CLKID_AUDIO_IFIFO]\t\t= &g12a_audio_ififo.hw,\n\t[CLKID_ADC]\t\t\t= &g12a_adc.hw,\n\t[CLKID_UART1]\t\t\t= &g12a_uart1.hw,\n\t[CLKID_G2D]\t\t\t= &g12a_g2d.hw,\n\t[CLKID_RESET]\t\t\t= &g12a_reset.hw,\n\t[CLKID_PCIE_COMB]\t\t= &g12a_pcie_comb.hw,\n\t[CLKID_PARSER]\t\t\t= &g12a_parser.hw,\n\t[CLKID_USB]\t\t\t= &g12a_usb_general.hw,\n\t[CLKID_PCIE_PHY]\t\t= &g12a_pcie_phy.hw,\n\t[CLKID_AHB_ARB0]\t\t= &g12a_ahb_arb0.hw,\n\t[CLKID_AHB_DATA_BUS]\t\t= &g12a_ahb_data_bus.hw,\n\t[CLKID_AHB_CTRL_BUS]\t\t= &g12a_ahb_ctrl_bus.hw,\n\t[CLKID_HTX_HDCP22]\t\t= &g12a_htx_hdcp22.hw,\n\t[CLKID_HTX_PCLK]\t\t= &g12a_htx_pclk.hw,\n\t[CLKID_BT656]\t\t\t= &g12a_bt656.hw,\n\t[CLKID_USB1_DDR_BRIDGE]\t\t= &g12a_usb1_to_ddr.hw,\n\t[CLKID_MMC_PCLK]\t\t= &g12a_mmc_pclk.hw,\n\t[CLKID_UART2]\t\t\t= &g12a_uart2.hw,\n\t[CLKID_VPU_INTR]\t\t= &g12a_vpu_intr.hw,\n\t[CLKID_GIC]\t\t\t= &g12a_gic.hw,\n\t[CLKID_SD_EMMC_A_CLK0_SEL]\t= &g12a_sd_emmc_a_clk0_sel.hw,\n\t[CLKID_SD_EMMC_A_CLK0_DIV]\t= &g12a_sd_emmc_a_clk0_div.hw,\n\t[CLKID_SD_EMMC_A_CLK0]\t\t= &g12a_sd_emmc_a_clk0.hw,\n\t[CLKID_SD_EMMC_B_CLK0_SEL]\t= &g12a_sd_emmc_b_clk0_sel.hw,\n\t[CLKID_SD_EMMC_B_CLK0_DIV]\t= &g12a_sd_emmc_b_clk0_div.hw,\n\t[CLKID_SD_EMMC_B_CLK0]\t\t= &g12a_sd_emmc_b_clk0.hw,\n\t[CLKID_SD_EMMC_C_CLK0_SEL]\t= &g12a_sd_emmc_c_clk0_sel.hw,\n\t[CLKID_SD_EMMC_C_CLK0_DIV]\t= &g12a_sd_emmc_c_clk0_div.hw,\n\t[CLKID_SD_EMMC_C_CLK0]\t\t= &g12a_sd_emmc_c_clk0.hw,\n\t[CLKID_MPLL0_DIV]\t\t= &g12a_mpll0_div.hw,\n\t[CLKID_MPLL1_DIV]\t\t= &g12a_mpll1_div.hw,\n\t[CLKID_MPLL2_DIV]\t\t= &g12a_mpll2_div.hw,\n\t[CLKID_MPLL3_DIV]\t\t= &g12a_mpll3_div.hw,\n\t[CLKID_FCLK_DIV2_DIV]\t\t= &g12a_fclk_div2_div.hw,\n\t[CLKID_FCLK_DIV3_DIV]\t\t= &g12a_fclk_div3_div.hw,\n\t[CLKID_FCLK_DIV4_DIV]\t\t= &g12a_fclk_div4_div.hw,\n\t[CLKID_FCLK_DIV5_DIV]\t\t= &g12a_fclk_div5_div.hw,\n\t[CLKID_FCLK_DIV7_DIV]\t\t= &g12a_fclk_div7_div.hw,\n\t[CLKID_FCLK_DIV2P5_DIV]\t\t= &g12a_fclk_div2p5_div.hw,\n\t[CLKID_HIFI_PLL]\t\t= &g12a_hifi_pll.hw,\n\t[CLKID_VCLK2_VENCI0]\t\t= &g12a_vclk2_venci0.hw,\n\t[CLKID_VCLK2_VENCI1]\t\t= &g12a_vclk2_venci1.hw,\n\t[CLKID_VCLK2_VENCP0]\t\t= &g12a_vclk2_vencp0.hw,\n\t[CLKID_VCLK2_VENCP1]\t\t= &g12a_vclk2_vencp1.hw,\n\t[CLKID_VCLK2_VENCT0]\t\t= &g12a_vclk2_venct0.hw,\n\t[CLKID_VCLK2_VENCT1]\t\t= &g12a_vclk2_venct1.hw,\n\t[CLKID_VCLK2_OTHER]\t\t= &g12a_vclk2_other.hw,\n\t[CLKID_VCLK2_ENCI]\t\t= &g12a_vclk2_enci.hw,\n\t[CLKID_VCLK2_ENCP]\t\t= &g12a_vclk2_encp.hw,\n\t[CLKID_DAC_CLK]\t\t\t= &g12a_dac_clk.hw,\n\t[CLKID_AOCLK]\t\t\t= &g12a_aoclk_gate.hw,\n\t[CLKID_IEC958]\t\t\t= &g12a_iec958_gate.hw,\n\t[CLKID_ENC480P]\t\t\t= &g12a_enc480p.hw,\n\t[CLKID_RNG1]\t\t\t= &g12a_rng1.hw,\n\t[CLKID_VCLK2_ENCT]\t\t= &g12a_vclk2_enct.hw,\n\t[CLKID_VCLK2_ENCL]\t\t= &g12a_vclk2_encl.hw,\n\t[CLKID_VCLK2_VENCLMMC]\t\t= &g12a_vclk2_venclmmc.hw,\n\t[CLKID_VCLK2_VENCL]\t\t= &g12a_vclk2_vencl.hw,\n\t[CLKID_VCLK2_OTHER1]\t\t= &g12a_vclk2_other1.hw,\n\t[CLKID_FIXED_PLL_DCO]\t\t= &g12a_fixed_pll_dco.hw,\n\t[CLKID_SYS_PLL_DCO]\t\t= &g12a_sys_pll_dco.hw,\n\t[CLKID_GP0_PLL_DCO]\t\t= &g12a_gp0_pll_dco.hw,\n\t[CLKID_HIFI_PLL_DCO]\t\t= &g12a_hifi_pll_dco.hw,\n\t[CLKID_DMA]\t\t\t= &g12a_dma.hw,\n\t[CLKID_EFUSE]\t\t\t= &g12a_efuse.hw,\n\t[CLKID_ROM_BOOT]\t\t= &g12a_rom_boot.hw,\n\t[CLKID_RESET_SEC]\t\t= &g12a_reset_sec.hw,\n\t[CLKID_SEC_AHB_APB3]\t\t= &g12a_sec_ahb_apb3.hw,\n\t[CLKID_MPLL_PREDIV]\t\t= &g12a_mpll_prediv.hw,\n\t[CLKID_VPU_0_SEL]\t\t= &g12a_vpu_0_sel.hw,\n\t[CLKID_VPU_0_DIV]\t\t= &g12a_vpu_0_div.hw,\n\t[CLKID_VPU_0]\t\t\t= &g12a_vpu_0.hw,\n\t[CLKID_VPU_1_SEL]\t\t= &g12a_vpu_1_sel.hw,\n\t[CLKID_VPU_1_DIV]\t\t= &g12a_vpu_1_div.hw,\n\t[CLKID_VPU_1]\t\t\t= &g12a_vpu_1.hw,\n\t[CLKID_VPU]\t\t\t= &g12a_vpu.hw,\n\t[CLKID_VAPB_0_SEL]\t\t= &g12a_vapb_0_sel.hw,\n\t[CLKID_VAPB_0_DIV]\t\t= &g12a_vapb_0_div.hw,\n\t[CLKID_VAPB_0]\t\t\t= &g12a_vapb_0.hw,\n\t[CLKID_VAPB_1_SEL]\t\t= &g12a_vapb_1_sel.hw,\n\t[CLKID_VAPB_1_DIV]\t\t= &g12a_vapb_1_div.hw,\n\t[CLKID_VAPB_1]\t\t\t= &g12a_vapb_1.hw,\n\t[CLKID_VAPB_SEL]\t\t= &g12a_vapb_sel.hw,\n\t[CLKID_VAPB]\t\t\t= &g12a_vapb.hw,\n\t[CLKID_HDMI_PLL_DCO]\t\t= &g12a_hdmi_pll_dco.hw,\n\t[CLKID_HDMI_PLL_OD]\t\t= &g12a_hdmi_pll_od.hw,\n\t[CLKID_HDMI_PLL_OD2]\t\t= &g12a_hdmi_pll_od2.hw,\n\t[CLKID_HDMI_PLL]\t\t= &g12a_hdmi_pll.hw,\n\t[CLKID_VID_PLL]\t\t\t= &g12a_vid_pll_div.hw,\n\t[CLKID_VID_PLL_SEL]\t\t= &g12a_vid_pll_sel.hw,\n\t[CLKID_VID_PLL_DIV]\t\t= &g12a_vid_pll.hw,\n\t[CLKID_VCLK_SEL]\t\t= &g12a_vclk_sel.hw,\n\t[CLKID_VCLK2_SEL]\t\t= &g12a_vclk2_sel.hw,\n\t[CLKID_VCLK_INPUT]\t\t= &g12a_vclk_input.hw,\n\t[CLKID_VCLK2_INPUT]\t\t= &g12a_vclk2_input.hw,\n\t[CLKID_VCLK_DIV]\t\t= &g12a_vclk_div.hw,\n\t[CLKID_VCLK2_DIV]\t\t= &g12a_vclk2_div.hw,\n\t[CLKID_VCLK]\t\t\t= &g12a_vclk.hw,\n\t[CLKID_VCLK2]\t\t\t= &g12a_vclk2.hw,\n\t[CLKID_VCLK_DIV1]\t\t= &g12a_vclk_div1.hw,\n\t[CLKID_VCLK_DIV2_EN]\t\t= &g12a_vclk_div2_en.hw,\n\t[CLKID_VCLK_DIV4_EN]\t\t= &g12a_vclk_div4_en.hw,\n\t[CLKID_VCLK_DIV6_EN]\t\t= &g12a_vclk_div6_en.hw,\n\t[CLKID_VCLK_DIV12_EN]\t\t= &g12a_vclk_div12_en.hw,\n\t[CLKID_VCLK2_DIV1]\t\t= &g12a_vclk2_div1.hw,\n\t[CLKID_VCLK2_DIV2_EN]\t\t= &g12a_vclk2_div2_en.hw,\n\t[CLKID_VCLK2_DIV4_EN]\t\t= &g12a_vclk2_div4_en.hw,\n\t[CLKID_VCLK2_DIV6_EN]\t\t= &g12a_vclk2_div6_en.hw,\n\t[CLKID_VCLK2_DIV12_EN]\t\t= &g12a_vclk2_div12_en.hw,\n\t[CLKID_VCLK_DIV2]\t\t= &g12a_vclk_div2.hw,\n\t[CLKID_VCLK_DIV4]\t\t= &g12a_vclk_div4.hw,\n\t[CLKID_VCLK_DIV6]\t\t= &g12a_vclk_div6.hw,\n\t[CLKID_VCLK_DIV12]\t\t= &g12a_vclk_div12.hw,\n\t[CLKID_VCLK2_DIV2]\t\t= &g12a_vclk2_div2.hw,\n\t[CLKID_VCLK2_DIV4]\t\t= &g12a_vclk2_div4.hw,\n\t[CLKID_VCLK2_DIV6]\t\t= &g12a_vclk2_div6.hw,\n\t[CLKID_VCLK2_DIV12]\t\t= &g12a_vclk2_div12.hw,\n\t[CLKID_CTS_ENCI_SEL]\t\t= &g12a_cts_enci_sel.hw,\n\t[CLKID_CTS_ENCP_SEL]\t\t= &g12a_cts_encp_sel.hw,\n\t[CLKID_CTS_VDAC_SEL]\t\t= &g12a_cts_vdac_sel.hw,\n\t[CLKID_HDMI_TX_SEL]\t\t= &g12a_hdmi_tx_sel.hw,\n\t[CLKID_CTS_ENCI]\t\t= &g12a_cts_enci.hw,\n\t[CLKID_CTS_ENCP]\t\t= &g12a_cts_encp.hw,\n\t[CLKID_CTS_VDAC]\t\t= &g12a_cts_vdac.hw,\n\t[CLKID_HDMI_TX]\t\t\t= &g12a_hdmi_tx.hw,\n\t[CLKID_HDMI_SEL]\t\t= &g12a_hdmi_sel.hw,\n\t[CLKID_HDMI_DIV]\t\t= &g12a_hdmi_div.hw,\n\t[CLKID_HDMI]\t\t\t= &g12a_hdmi.hw,\n\t[CLKID_MALI_0_SEL]\t\t= &g12a_mali_0_sel.hw,\n\t[CLKID_MALI_0_DIV]\t\t= &g12a_mali_0_div.hw,\n\t[CLKID_MALI_0]\t\t\t= &g12a_mali_0.hw,\n\t[CLKID_MALI_1_SEL]\t\t= &g12a_mali_1_sel.hw,\n\t[CLKID_MALI_1_DIV]\t\t= &g12a_mali_1_div.hw,\n\t[CLKID_MALI_1]\t\t\t= &g12a_mali_1.hw,\n\t[CLKID_MALI]\t\t\t= &g12a_mali.hw,\n\t[CLKID_MPLL_50M_DIV]\t\t= &g12a_mpll_50m_div.hw,\n\t[CLKID_MPLL_50M]\t\t= &g12a_mpll_50m.hw,\n\t[CLKID_SYS_PLL_DIV16_EN]\t= &g12a_sys_pll_div16_en.hw,\n\t[CLKID_SYS_PLL_DIV16]\t\t= &g12a_sys_pll_div16.hw,\n\t[CLKID_CPU_CLK_DYN0_SEL]\t= &g12a_cpu_clk_premux0.hw,\n\t[CLKID_CPU_CLK_DYN0_DIV]\t= &g12a_cpu_clk_mux0_div.hw,\n\t[CLKID_CPU_CLK_DYN0]\t\t= &g12a_cpu_clk_postmux0.hw,\n\t[CLKID_CPU_CLK_DYN1_SEL]\t= &g12a_cpu_clk_premux1.hw,\n\t[CLKID_CPU_CLK_DYN1_DIV]\t= &g12a_cpu_clk_mux1_div.hw,\n\t[CLKID_CPU_CLK_DYN1]\t\t= &g12a_cpu_clk_postmux1.hw,\n\t[CLKID_CPU_CLK_DYN]\t\t= &g12a_cpu_clk_dyn.hw,\n\t[CLKID_CPU_CLK]\t\t\t= &g12a_cpu_clk.hw,\n\t[CLKID_CPU_CLK_DIV16_EN]\t= &g12a_cpu_clk_div16_en.hw,\n\t[CLKID_CPU_CLK_DIV16]\t\t= &g12a_cpu_clk_div16.hw,\n\t[CLKID_CPU_CLK_APB_DIV]\t\t= &g12a_cpu_clk_apb_div.hw,\n\t[CLKID_CPU_CLK_APB]\t\t= &g12a_cpu_clk_apb.hw,\n\t[CLKID_CPU_CLK_ATB_DIV]\t\t= &g12a_cpu_clk_atb_div.hw,\n\t[CLKID_CPU_CLK_ATB]\t\t= &g12a_cpu_clk_atb.hw,\n\t[CLKID_CPU_CLK_AXI_DIV]\t\t= &g12a_cpu_clk_axi_div.hw,\n\t[CLKID_CPU_CLK_AXI]\t\t= &g12a_cpu_clk_axi.hw,\n\t[CLKID_CPU_CLK_TRACE_DIV]\t= &g12a_cpu_clk_trace_div.hw,\n\t[CLKID_CPU_CLK_TRACE]\t\t= &g12a_cpu_clk_trace.hw,\n\t[CLKID_PCIE_PLL_DCO]\t\t= &g12a_pcie_pll_dco.hw,\n\t[CLKID_PCIE_PLL_DCO_DIV2]\t= &g12a_pcie_pll_dco_div2.hw,\n\t[CLKID_PCIE_PLL_OD]\t\t= &g12a_pcie_pll_od.hw,\n\t[CLKID_PCIE_PLL]\t\t= &g12a_pcie_pll.hw,\n\t[CLKID_VDEC_1_SEL]\t\t= &g12a_vdec_1_sel.hw,\n\t[CLKID_VDEC_1_DIV]\t\t= &g12a_vdec_1_div.hw,\n\t[CLKID_VDEC_1]\t\t\t= &g12a_vdec_1.hw,\n\t[CLKID_VDEC_HEVC_SEL]\t\t= &g12a_vdec_hevc_sel.hw,\n\t[CLKID_VDEC_HEVC_DIV]\t\t= &g12a_vdec_hevc_div.hw,\n\t[CLKID_VDEC_HEVC]\t\t= &g12a_vdec_hevc.hw,\n\t[CLKID_VDEC_HEVCF_SEL]\t\t= &g12a_vdec_hevcf_sel.hw,\n\t[CLKID_VDEC_HEVCF_DIV]\t\t= &g12a_vdec_hevcf_div.hw,\n\t[CLKID_VDEC_HEVCF]\t\t= &g12a_vdec_hevcf.hw,\n\t[CLKID_TS_DIV]\t\t\t= &g12a_ts_div.hw,\n\t[CLKID_TS]\t\t\t= &g12a_ts.hw,\n\t[CLKID_GP1_PLL_DCO]\t\t= &sm1_gp1_pll_dco.hw,\n\t[CLKID_GP1_PLL]\t\t\t= &sm1_gp1_pll.hw,\n\t[CLKID_DSU_CLK_DYN0_SEL]\t= &sm1_dsu_clk_premux0.hw,\n\t[CLKID_DSU_CLK_DYN0_DIV]\t= &sm1_dsu_clk_premux1.hw,\n\t[CLKID_DSU_CLK_DYN0]\t\t= &sm1_dsu_clk_mux0_div.hw,\n\t[CLKID_DSU_CLK_DYN1_SEL]\t= &sm1_dsu_clk_postmux0.hw,\n\t[CLKID_DSU_CLK_DYN1_DIV]\t= &sm1_dsu_clk_mux1_div.hw,\n\t[CLKID_DSU_CLK_DYN1]\t\t= &sm1_dsu_clk_postmux1.hw,\n\t[CLKID_DSU_CLK_DYN]\t\t= &sm1_dsu_clk_dyn.hw,\n\t[CLKID_DSU_CLK_FINAL]\t\t= &sm1_dsu_final_clk.hw,\n\t[CLKID_DSU_CLK]\t\t\t= &sm1_dsu_clk.hw,\n\t[CLKID_CPU1_CLK]\t\t= &sm1_cpu1_clk.hw,\n\t[CLKID_CPU2_CLK]\t\t= &sm1_cpu2_clk.hw,\n\t[CLKID_CPU3_CLK]\t\t= &sm1_cpu3_clk.hw,\n\t[CLKID_SPICC0_SCLK_SEL]\t\t= &g12a_spicc0_sclk_sel.hw,\n\t[CLKID_SPICC0_SCLK_DIV]\t\t= &g12a_spicc0_sclk_div.hw,\n\t[CLKID_SPICC0_SCLK]\t\t= &g12a_spicc0_sclk.hw,\n\t[CLKID_SPICC1_SCLK_SEL]\t\t= &g12a_spicc1_sclk_sel.hw,\n\t[CLKID_SPICC1_SCLK_DIV]\t\t= &g12a_spicc1_sclk_div.hw,\n\t[CLKID_SPICC1_SCLK]\t\t= &g12a_spicc1_sclk.hw,\n\t[CLKID_NNA_AXI_CLK_SEL]\t\t= &sm1_nna_axi_clk_sel.hw,\n\t[CLKID_NNA_AXI_CLK_DIV]\t\t= &sm1_nna_axi_clk_div.hw,\n\t[CLKID_NNA_AXI_CLK]\t\t= &sm1_nna_axi_clk.hw,\n\t[CLKID_NNA_CORE_CLK_SEL]\t= &sm1_nna_core_clk_sel.hw,\n\t[CLKID_NNA_CORE_CLK_DIV]\t= &sm1_nna_core_clk_div.hw,\n\t[CLKID_NNA_CORE_CLK]\t\t= &sm1_nna_core_clk.hw,\n\t[CLKID_MIPI_DSI_PXCLK_SEL]\t= &g12a_mipi_dsi_pxclk_sel.hw,\n\t[CLKID_MIPI_DSI_PXCLK_DIV]\t= &g12a_mipi_dsi_pxclk_div.hw,\n\t[CLKID_MIPI_DSI_PXCLK]\t\t= &g12a_mipi_dsi_pxclk.hw,\n};\n\n \nstatic struct clk_regmap *const g12a_clk_regmaps[] = {\n\t&g12a_clk81,\n\t&g12a_dos,\n\t&g12a_ddr,\n\t&g12a_audio_locker,\n\t&g12a_mipi_dsi_host,\n\t&g12a_eth_phy,\n\t&g12a_isa,\n\t&g12a_pl301,\n\t&g12a_periphs,\n\t&g12a_spicc_0,\n\t&g12a_i2c,\n\t&g12a_sana,\n\t&g12a_sd,\n\t&g12a_rng0,\n\t&g12a_uart0,\n\t&g12a_spicc_1,\n\t&g12a_hiu_reg,\n\t&g12a_mipi_dsi_phy,\n\t&g12a_assist_misc,\n\t&g12a_emmc_a,\n\t&g12a_emmc_b,\n\t&g12a_emmc_c,\n\t&g12a_audio_codec,\n\t&g12a_audio,\n\t&g12a_eth_core,\n\t&g12a_demux,\n\t&g12a_audio_ififo,\n\t&g12a_adc,\n\t&g12a_uart1,\n\t&g12a_g2d,\n\t&g12a_reset,\n\t&g12a_pcie_comb,\n\t&g12a_parser,\n\t&g12a_usb_general,\n\t&g12a_pcie_phy,\n\t&g12a_ahb_arb0,\n\t&g12a_ahb_data_bus,\n\t&g12a_ahb_ctrl_bus,\n\t&g12a_htx_hdcp22,\n\t&g12a_htx_pclk,\n\t&g12a_bt656,\n\t&g12a_usb1_to_ddr,\n\t&g12a_mmc_pclk,\n\t&g12a_uart2,\n\t&g12a_vpu_intr,\n\t&g12a_gic,\n\t&g12a_sd_emmc_a_clk0,\n\t&g12a_sd_emmc_b_clk0,\n\t&g12a_sd_emmc_c_clk0,\n\t&g12a_mpeg_clk_div,\n\t&g12a_sd_emmc_a_clk0_div,\n\t&g12a_sd_emmc_b_clk0_div,\n\t&g12a_sd_emmc_c_clk0_div,\n\t&g12a_mpeg_clk_sel,\n\t&g12a_sd_emmc_a_clk0_sel,\n\t&g12a_sd_emmc_b_clk0_sel,\n\t&g12a_sd_emmc_c_clk0_sel,\n\t&g12a_mpll0,\n\t&g12a_mpll1,\n\t&g12a_mpll2,\n\t&g12a_mpll3,\n\t&g12a_mpll0_div,\n\t&g12a_mpll1_div,\n\t&g12a_mpll2_div,\n\t&g12a_mpll3_div,\n\t&g12a_fixed_pll,\n\t&g12a_sys_pll,\n\t&g12a_gp0_pll,\n\t&g12a_hifi_pll,\n\t&g12a_vclk2_venci0,\n\t&g12a_vclk2_venci1,\n\t&g12a_vclk2_vencp0,\n\t&g12a_vclk2_vencp1,\n\t&g12a_vclk2_venct0,\n\t&g12a_vclk2_venct1,\n\t&g12a_vclk2_other,\n\t&g12a_vclk2_enci,\n\t&g12a_vclk2_encp,\n\t&g12a_dac_clk,\n\t&g12a_aoclk_gate,\n\t&g12a_iec958_gate,\n\t&g12a_enc480p,\n\t&g12a_rng1,\n\t&g12a_vclk2_enct,\n\t&g12a_vclk2_encl,\n\t&g12a_vclk2_venclmmc,\n\t&g12a_vclk2_vencl,\n\t&g12a_vclk2_other1,\n\t&g12a_fixed_pll_dco,\n\t&g12a_sys_pll_dco,\n\t&g12a_gp0_pll_dco,\n\t&g12a_hifi_pll_dco,\n\t&g12a_fclk_div2,\n\t&g12a_fclk_div3,\n\t&g12a_fclk_div4,\n\t&g12a_fclk_div5,\n\t&g12a_fclk_div7,\n\t&g12a_fclk_div2p5,\n\t&g12a_dma,\n\t&g12a_efuse,\n\t&g12a_rom_boot,\n\t&g12a_reset_sec,\n\t&g12a_sec_ahb_apb3,\n\t&g12a_vpu_0_sel,\n\t&g12a_vpu_0_div,\n\t&g12a_vpu_0,\n\t&g12a_vpu_1_sel,\n\t&g12a_vpu_1_div,\n\t&g12a_vpu_1,\n\t&g12a_vpu,\n\t&g12a_vapb_0_sel,\n\t&g12a_vapb_0_div,\n\t&g12a_vapb_0,\n\t&g12a_vapb_1_sel,\n\t&g12a_vapb_1_div,\n\t&g12a_vapb_1,\n\t&g12a_vapb_sel,\n\t&g12a_vapb,\n\t&g12a_hdmi_pll_dco,\n\t&g12a_hdmi_pll_od,\n\t&g12a_hdmi_pll_od2,\n\t&g12a_hdmi_pll,\n\t&g12a_vid_pll_div,\n\t&g12a_vid_pll_sel,\n\t&g12a_vid_pll,\n\t&g12a_vclk_sel,\n\t&g12a_vclk2_sel,\n\t&g12a_vclk_input,\n\t&g12a_vclk2_input,\n\t&g12a_vclk_div,\n\t&g12a_vclk2_div,\n\t&g12a_vclk,\n\t&g12a_vclk2,\n\t&g12a_vclk_div1,\n\t&g12a_vclk_div2_en,\n\t&g12a_vclk_div4_en,\n\t&g12a_vclk_div6_en,\n\t&g12a_vclk_div12_en,\n\t&g12a_vclk2_div1,\n\t&g12a_vclk2_div2_en,\n\t&g12a_vclk2_div4_en,\n\t&g12a_vclk2_div6_en,\n\t&g12a_vclk2_div12_en,\n\t&g12a_cts_enci_sel,\n\t&g12a_cts_encp_sel,\n\t&g12a_cts_vdac_sel,\n\t&g12a_hdmi_tx_sel,\n\t&g12a_cts_enci,\n\t&g12a_cts_encp,\n\t&g12a_cts_vdac,\n\t&g12a_hdmi_tx,\n\t&g12a_hdmi_sel,\n\t&g12a_hdmi_div,\n\t&g12a_hdmi,\n\t&g12a_mali_0_sel,\n\t&g12a_mali_0_div,\n\t&g12a_mali_0,\n\t&g12a_mali_1_sel,\n\t&g12a_mali_1_div,\n\t&g12a_mali_1,\n\t&g12a_mali,\n\t&g12a_mpll_50m,\n\t&g12a_sys_pll_div16_en,\n\t&g12a_cpu_clk_premux0,\n\t&g12a_cpu_clk_mux0_div,\n\t&g12a_cpu_clk_postmux0,\n\t&g12a_cpu_clk_premux1,\n\t&g12a_cpu_clk_mux1_div,\n\t&g12a_cpu_clk_postmux1,\n\t&g12a_cpu_clk_dyn,\n\t&g12a_cpu_clk,\n\t&g12a_cpu_clk_div16_en,\n\t&g12a_cpu_clk_apb_div,\n\t&g12a_cpu_clk_apb,\n\t&g12a_cpu_clk_atb_div,\n\t&g12a_cpu_clk_atb,\n\t&g12a_cpu_clk_axi_div,\n\t&g12a_cpu_clk_axi,\n\t&g12a_cpu_clk_trace_div,\n\t&g12a_cpu_clk_trace,\n\t&g12a_pcie_pll_od,\n\t&g12a_pcie_pll_dco,\n\t&g12a_vdec_1_sel,\n\t&g12a_vdec_1_div,\n\t&g12a_vdec_1,\n\t&g12a_vdec_hevc_sel,\n\t&g12a_vdec_hevc_div,\n\t&g12a_vdec_hevc,\n\t&g12a_vdec_hevcf_sel,\n\t&g12a_vdec_hevcf_div,\n\t&g12a_vdec_hevcf,\n\t&g12a_ts_div,\n\t&g12a_ts,\n\t&g12b_cpu_clk,\n\t&g12b_sys1_pll_dco,\n\t&g12b_sys1_pll,\n\t&g12b_sys1_pll_div16_en,\n\t&g12b_cpub_clk_premux0,\n\t&g12b_cpub_clk_mux0_div,\n\t&g12b_cpub_clk_postmux0,\n\t&g12b_cpub_clk_premux1,\n\t&g12b_cpub_clk_mux1_div,\n\t&g12b_cpub_clk_postmux1,\n\t&g12b_cpub_clk_dyn,\n\t&g12b_cpub_clk,\n\t&g12b_cpub_clk_div16_en,\n\t&g12b_cpub_clk_apb_sel,\n\t&g12b_cpub_clk_apb,\n\t&g12b_cpub_clk_atb_sel,\n\t&g12b_cpub_clk_atb,\n\t&g12b_cpub_clk_axi_sel,\n\t&g12b_cpub_clk_axi,\n\t&g12b_cpub_clk_trace_sel,\n\t&g12b_cpub_clk_trace,\n\t&sm1_gp1_pll_dco,\n\t&sm1_gp1_pll,\n\t&sm1_dsu_clk_premux0,\n\t&sm1_dsu_clk_premux1,\n\t&sm1_dsu_clk_mux0_div,\n\t&sm1_dsu_clk_postmux0,\n\t&sm1_dsu_clk_mux1_div,\n\t&sm1_dsu_clk_postmux1,\n\t&sm1_dsu_clk_dyn,\n\t&sm1_dsu_final_clk,\n\t&sm1_dsu_clk,\n\t&sm1_cpu1_clk,\n\t&sm1_cpu2_clk,\n\t&sm1_cpu3_clk,\n\t&g12a_spicc0_sclk_sel,\n\t&g12a_spicc0_sclk_div,\n\t&g12a_spicc0_sclk,\n\t&g12a_spicc1_sclk_sel,\n\t&g12a_spicc1_sclk_div,\n\t&g12a_spicc1_sclk,\n\t&sm1_nna_axi_clk_sel,\n\t&sm1_nna_axi_clk_div,\n\t&sm1_nna_axi_clk,\n\t&sm1_nna_core_clk_sel,\n\t&sm1_nna_core_clk_div,\n\t&sm1_nna_core_clk,\n\t&g12a_mipi_dsi_pxclk_sel,\n\t&g12a_mipi_dsi_pxclk_div,\n\t&g12a_mipi_dsi_pxclk,\n};\n\nstatic const struct reg_sequence g12a_init_regs[] = {\n\t{ .reg = HHI_MPLL_CNTL0,\t.def = 0x00000543 },\n};\n\n#define DVFS_CON_ID \"dvfs\"\n\nstatic int meson_g12a_dvfs_setup_common(struct device *dev,\n\t\t\t\t\tstruct clk_hw **hws)\n{\n\tstruct clk *notifier_clk;\n\tstruct clk_hw *xtal;\n\tint ret;\n\n\txtal = clk_hw_get_parent_by_index(hws[CLKID_CPU_CLK_DYN1_SEL], 0);\n\n\t \n\tg12a_cpu_clk_postmux0_nb_data.xtal = xtal;\n\tnotifier_clk = devm_clk_hw_get_clk(dev, &g12a_cpu_clk_postmux0.hw,\n\t\t\t\t\t   DVFS_CON_ID);\n\tret = devm_clk_notifier_register(dev, notifier_clk,\n\t\t\t\t\t &g12a_cpu_clk_postmux0_nb_data.nb);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to register the cpu_clk_postmux0 notifier\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tnotifier_clk = devm_clk_hw_get_clk(dev, &g12a_cpu_clk_dyn.hw,\n\t\t\t\t\t   DVFS_CON_ID);\n\tret = devm_clk_notifier_register(dev, notifier_clk,\n\t\t\t\t\t &g12a_cpu_clk_mux_nb);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to register the cpu_clk_dyn notifier\\n\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic int meson_g12b_dvfs_setup(struct platform_device *pdev)\n{\n\tstruct clk_hw **hws = g12b_hw_clks;\n\tstruct device *dev = &pdev->dev;\n\tstruct clk *notifier_clk;\n\tstruct clk_hw *xtal;\n\tint ret;\n\n\tret = meson_g12a_dvfs_setup_common(dev, hws);\n\tif (ret)\n\t\treturn ret;\n\n\txtal = clk_hw_get_parent_by_index(hws[CLKID_CPU_CLK_DYN1_SEL], 0);\n\n\t \n\tnotifier_clk = devm_clk_hw_get_clk(dev, &g12b_cpu_clk.hw,\n\t\t\t\t\t   DVFS_CON_ID);\n\tret = devm_clk_notifier_register(dev, notifier_clk,\n\t\t\t\t\t &g12a_cpu_clk_mux_nb);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to register the cpu_clk notifier\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tnotifier_clk = devm_clk_hw_get_clk(dev, &g12b_sys1_pll.hw,\n\t\t\t\t\t   DVFS_CON_ID);\n\tret = devm_clk_notifier_register(dev, notifier_clk,\n\t\t\t\t\t &g12b_cpu_clk_sys1_pll_nb_data.nb);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to register the sys1_pll notifier\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\n\t \n\tg12b_cpub_clk_postmux0_nb_data.xtal = xtal;\n\tnotifier_clk = devm_clk_hw_get_clk(dev, &g12b_cpub_clk_postmux0.hw,\n\t\t\t\t\t   DVFS_CON_ID);\n\tret = devm_clk_notifier_register(dev, notifier_clk,\n\t\t\t\t\t &g12b_cpub_clk_postmux0_nb_data.nb);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to register the cpub_clk_postmux0 notifier\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tnotifier_clk = devm_clk_hw_get_clk(dev, &g12b_cpub_clk_dyn.hw, \"dvfs\");\n\tret = devm_clk_notifier_register(dev, notifier_clk,\n\t\t\t\t\t &g12a_cpu_clk_mux_nb);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to register the cpub_clk_dyn notifier\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tnotifier_clk = devm_clk_hw_get_clk(dev, &g12b_cpub_clk.hw, DVFS_CON_ID);\n\tret = devm_clk_notifier_register(dev, notifier_clk,\n\t\t\t\t\t &g12a_cpu_clk_mux_nb);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to register the cpub_clk notifier\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tnotifier_clk = devm_clk_hw_get_clk(dev, &g12a_sys_pll.hw, DVFS_CON_ID);\n\tret = devm_clk_notifier_register(dev, notifier_clk,\n\t\t\t\t\t &g12b_cpub_clk_sys_pll_nb_data.nb);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to register the sys_pll notifier\\n\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic int meson_g12a_dvfs_setup(struct platform_device *pdev)\n{\n\tstruct clk_hw **hws = g12a_hw_clks;\n\tstruct device *dev = &pdev->dev;\n\tstruct clk *notifier_clk;\n\tint ret;\n\n\tret = meson_g12a_dvfs_setup_common(dev, hws);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tnotifier_clk = devm_clk_hw_get_clk(dev, &g12a_cpu_clk.hw, DVFS_CON_ID);\n\tret = devm_clk_notifier_register(dev, notifier_clk,\n\t\t\t\t    &g12a_cpu_clk_mux_nb);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to register the cpu_clk notifier\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tnotifier_clk = devm_clk_hw_get_clk(dev, &g12a_sys_pll.hw, DVFS_CON_ID);\n\tret = devm_clk_notifier_register(dev, notifier_clk,\n\t\t\t\t\t &g12a_sys_pll_nb_data.nb);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to register the sys_pll notifier\\n\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstruct meson_g12a_data {\n\tconst struct meson_eeclkc_data eeclkc_data;\n\tint (*dvfs_setup)(struct platform_device *pdev);\n};\n\nstatic int meson_g12a_probe(struct platform_device *pdev)\n{\n\tconst struct meson_eeclkc_data *eeclkc_data;\n\tconst struct meson_g12a_data *g12a_data;\n\tint ret;\n\n\teeclkc_data = of_device_get_match_data(&pdev->dev);\n\tif (!eeclkc_data)\n\t\treturn -EINVAL;\n\n\tret = meson_eeclkc_probe(pdev);\n\tif (ret)\n\t\treturn ret;\n\n\tg12a_data = container_of(eeclkc_data, struct meson_g12a_data,\n\t\t\t\t eeclkc_data);\n\n\tif (g12a_data->dvfs_setup)\n\t\treturn g12a_data->dvfs_setup(pdev);\n\n\treturn 0;\n}\n\nstatic const struct meson_g12a_data g12a_clkc_data = {\n\t.eeclkc_data = {\n\t\t.regmap_clks = g12a_clk_regmaps,\n\t\t.regmap_clk_num = ARRAY_SIZE(g12a_clk_regmaps),\n\t\t.hw_clks = {\n\t\t\t.hws = g12a_hw_clks,\n\t\t\t.num = ARRAY_SIZE(g12a_hw_clks),\n\t\t},\n\t\t.init_regs = g12a_init_regs,\n\t\t.init_count = ARRAY_SIZE(g12a_init_regs),\n\t},\n\t.dvfs_setup = meson_g12a_dvfs_setup,\n};\n\nstatic const struct meson_g12a_data g12b_clkc_data = {\n\t.eeclkc_data = {\n\t\t.regmap_clks = g12a_clk_regmaps,\n\t\t.regmap_clk_num = ARRAY_SIZE(g12a_clk_regmaps),\n\t\t.hw_clks = {\n\t\t\t.hws = g12b_hw_clks,\n\t\t\t.num = ARRAY_SIZE(g12b_hw_clks),\n\t\t},\n\t},\n\t.dvfs_setup = meson_g12b_dvfs_setup,\n};\n\nstatic const struct meson_g12a_data sm1_clkc_data = {\n\t.eeclkc_data = {\n\t\t.regmap_clks = g12a_clk_regmaps,\n\t\t.regmap_clk_num = ARRAY_SIZE(g12a_clk_regmaps),\n\t\t.hw_clks = {\n\t\t\t.hws = sm1_hw_clks,\n\t\t\t.num = ARRAY_SIZE(sm1_hw_clks),\n\t\t},\n\t},\n\t.dvfs_setup = meson_g12a_dvfs_setup,\n};\n\nstatic const struct of_device_id clkc_match_table[] = {\n\t{\n\t\t.compatible = \"amlogic,g12a-clkc\",\n\t\t.data = &g12a_clkc_data.eeclkc_data\n\t},\n\t{\n\t\t.compatible = \"amlogic,g12b-clkc\",\n\t\t.data = &g12b_clkc_data.eeclkc_data\n\t},\n\t{\n\t\t.compatible = \"amlogic,sm1-clkc\",\n\t\t.data = &sm1_clkc_data.eeclkc_data\n\t},\n\t{}\n};\nMODULE_DEVICE_TABLE(of, clkc_match_table);\n\nstatic struct platform_driver g12a_driver = {\n\t.probe\t\t= meson_g12a_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"g12a-clkc\",\n\t\t.of_match_table = clkc_match_table,\n\t},\n};\n\nmodule_platform_driver(g12a_driver);\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}