/*
 * Copyright (c) 2018 Yurii Hamann
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <kernel.h>
#include <device.h>
#include <init.h>
#include <drivers/pinmux.h>
#include <sys/sys_io.h>

#include <pinmux/stm32/pinmux_stm32.h>

/* pin assignments for STM32F746G-DISCO board */
static const struct pin_config pinconf[] = {
#ifdef CONFIG_UART_1
	{STM32_PIN_PA9, STM32F7_PINMUX_FUNC_PA9_USART1_TX},
	{STM32_PIN_PB7, STM32F7_PINMUX_FUNC_PB7_USART1_RX},
#endif	/* CONFIG_UART_1 */
#ifdef CONFIG_UART_6
	{STM32_PIN_PC6, STM32F7_PINMUX_FUNC_PC6_USART6_TX},
	{STM32_PIN_PC7, STM32F7_PINMUX_FUNC_PC7_USART6_RX},
#endif	/* CONFIG_UART_6 */
#ifdef CONFIG_PWM_STM32_3
	{STM32_PIN_PB4, STM32F7_PINMUX_FUNC_PB4_PWM3_CH1},
#endif /* CONFIG_PWM_STM32_3 */
#ifdef CONFIG_ETH_STM32_HAL
	{STM32_PIN_PC1, STM32F7_PINMUX_FUNC_PC1_ETH},
	{STM32_PIN_PC4, STM32F7_PINMUX_FUNC_PC4_ETH},
	{STM32_PIN_PC5, STM32F7_PINMUX_FUNC_PC5_ETH},

	{STM32_PIN_PA1, STM32F7_PINMUX_FUNC_PA1_ETH},
	{STM32_PIN_PA2, STM32F7_PINMUX_FUNC_PA2_ETH},
	{STM32_PIN_PA7, STM32F7_PINMUX_FUNC_PA7_ETH},

	{STM32_PIN_PG11, STM32F7_PINMUX_FUNC_PG11_ETH},
	{STM32_PIN_PG13, STM32F7_PINMUX_FUNC_PG13_ETH},
	{STM32_PIN_PG14, STM32F7_PINMUX_FUNC_PG14_ETH},
#endif /* CONFIG_ETH_STM32_HAL */
#ifdef CONFIG_I2C_1
	{STM32_PIN_PB8, STM32F7_PINMUX_FUNC_PB8_I2C1_SCL},
	{STM32_PIN_PB9, STM32F7_PINMUX_FUNC_PB9_I2C1_SDA},
#endif  /* CONFIG_I2C_1 */
#ifdef CONFIG_I2C_3
	{STM32_PIN_PH7, STM32F7_PINMUX_FUNC_PH7_I2C3_SCL},
	{STM32_PIN_PH8, STM32F7_PINMUX_FUNC_PH8_I2C3_SDA},
#endif  /* CONFIG_I2C_3 */
#ifdef CONFIG_SPI_2
#ifdef CONFIG_SPI_STM32_USE_HW_SS
	{STM32_PIN_PI0,  STM32F7_PINMUX_FUNC_PI0_SPI2_NSS},
#endif /* CONFIG_SPI_STM32_USE_HW_SS */
	{STM32_PIN_PI1,  STM32F7_PINMUX_FUNC_PI1_SPI2_SCK},
	{STM32_PIN_PB14, STM32F7_PINMUX_FUNC_PB14_SPI2_MISO},
	{STM32_PIN_PB15, STM32F7_PINMUX_FUNC_PB15_SPI2_MOSI},
#endif	/* CONFIG_SPI_2 */
#ifdef CONFIG_USB_DC_STM32
	{STM32_PIN_PA11, STM32F7_PINMUX_FUNC_PA11_OTG_FS_DM},
	{STM32_PIN_PA12, STM32F7_PINMUX_FUNC_PA12_OTG_FS_DP},
#endif	/* CONFIG_USB_DC_STM32 */
#ifdef CONFIG_LTDC_STM32
	{STM32_PIN_PE4, STM32F7_PINMUX_FUNC_PE4_LTDC_B0},
	{STM32_PIN_PG12, STM32F7_PINMUX_FUNC_PG12_LTDC_B4},
	{STM32_PIN_PI9, STM32F7_PINMUX_FUNC_PI9_LTDC_VSYNC},
	{STM32_PIN_PI10, STM32F7_PINMUX_FUNC_PI10_LTDC_HSYNC},
	{STM32_PIN_PI14, STM32F7_PINMUX_FUNC_PI14_LTDC_CLK},
	{STM32_PIN_PI15, STM32F7_PINMUX_FUNC_PI15_LTDC_R0},
	{STM32_PIN_PJ0, STM32F7_PINMUX_FUNC_PJ0_LTDC_R1},
	{STM32_PIN_PJ1, STM32F7_PINMUX_FUNC_PJ1_LTDC_R2},
	{STM32_PIN_PJ2, STM32F7_PINMUX_FUNC_PJ2_LTDC_R3},
	{STM32_PIN_PJ3, STM32F7_PINMUX_FUNC_PJ3_LTDC_R4},
	{STM32_PIN_PJ4, STM32F7_PINMUX_FUNC_PJ4_LTDC_R5},
	{STM32_PIN_PJ5, STM32F7_PINMUX_FUNC_PJ5_LTDC_R6},
	{STM32_PIN_PJ6, STM32F7_PINMUX_FUNC_PJ6_LTDC_R7},
	{STM32_PIN_PJ7, STM32F7_PINMUX_FUNC_PJ7_LTDC_G0},
	{STM32_PIN_PJ8, STM32F7_PINMUX_FUNC_PJ8_LTDC_G1},
	{STM32_PIN_PJ9, STM32F7_PINMUX_FUNC_PJ9_LTDC_G2},
	{STM32_PIN_PJ10, STM32F7_PINMUX_FUNC_PJ10_LTDC_G3},
	{STM32_PIN_PJ11, STM32F7_PINMUX_FUNC_PJ11_LTDC_G4},
	{STM32_PIN_PJ13, STM32F7_PINMUX_FUNC_PJ13_LTDC_B1},
	{STM32_PIN_PJ14, STM32F7_PINMUX_FUNC_PJ14_LTDC_B2},
	{STM32_PIN_PJ15, STM32F7_PINMUX_FUNC_PJ15_LTDC_B3},
	{STM32_PIN_PK0, STM32F7_PINMUX_FUNC_PK0_LTDC_G5},
	{STM32_PIN_PK1, STM32F7_PINMUX_FUNC_PK1_LTDC_G6},
	{STM32_PIN_PK2, STM32F7_PINMUX_FUNC_PK2_LTDC_G7},
	{STM32_PIN_PK4, STM32F7_PINMUX_FUNC_PK4_LTDC_B5},
	{STM32_PIN_PK5, STM32F7_PINMUX_FUNC_PK5_LTDC_B6},
	{STM32_PIN_PK6, STM32F7_PINMUX_FUNC_PK6_LTDC_B7},
	{STM32_PIN_PK7, STM32F7_PINMUX_FUNC_PK7_LTDC_DE},
	{STM32_PIN_PI12, STM32_MODER_OUTPUT_MODE | STM32_OTYPER_PUSH_PULL},
	{STM32_PIN_PK3, STM32_MODER_OUTPUT_MODE | STM32_OTYPER_PUSH_PULL},
#endif	/* CONFIG_LTDC_STM32 */
#ifdef CONFIG_FMC_STM32
	{STM32_PIN_PC3, STM32F7_PINMUX_FUNC_PC3_FMC_SDCKE0},
	{STM32_PIN_PD0, STM32F7_PINMUX_FUNC_PD0_FMC_D2},
	{STM32_PIN_PD1, STM32F7_PINMUX_FUNC_PD1_FMC_D3},
	{STM32_PIN_PD8, STM32F7_PINMUX_FUNC_PD8_FMC_D13},
	{STM32_PIN_PD9, STM32F7_PINMUX_FUNC_PD9_FMC_D14},
	{STM32_PIN_PD10, STM32F7_PINMUX_FUNC_PD10_FMC_D15},
	{STM32_PIN_PD14, STM32F7_PINMUX_FUNC_PD14_FMC_D0},
	{STM32_PIN_PD15, STM32F7_PINMUX_FUNC_PD15_FMC_D1},
	{STM32_PIN_PE0, STM32F7_PINMUX_FUNC_PE0_FMC_NBL0},
	{STM32_PIN_PE1, STM32F7_PINMUX_FUNC_PE1_FMC_NBL1},
	{STM32_PIN_PE7, STM32F7_PINMUX_FUNC_PE7_FMC_D4},
	{STM32_PIN_PE8, STM32F7_PINMUX_FUNC_PE8_FMC_D5},
	{STM32_PIN_PE9, STM32F7_PINMUX_FUNC_PE9_FMC_D6},
	{STM32_PIN_PE10, STM32F7_PINMUX_FUNC_PE10_FMC_D7},
	{STM32_PIN_PE11, STM32F7_PINMUX_FUNC_PE11_FMC_D8},
	{STM32_PIN_PE12, STM32F7_PINMUX_FUNC_PE12_FMC_D9},
	{STM32_PIN_PE13, STM32F7_PINMUX_FUNC_PE13_FMC_D10},
	{STM32_PIN_PE14, STM32F7_PINMUX_FUNC_PE14_FMC_D11},
	{STM32_PIN_PE15, STM32F7_PINMUX_FUNC_PE15_FMC_D12},
	{STM32_PIN_PF0, STM32F7_PINMUX_FUNC_PF0_FMC_A0},
	{STM32_PIN_PF1, STM32F7_PINMUX_FUNC_PF1_FMC_A1},
	{STM32_PIN_PF2, STM32F7_PINMUX_FUNC_PF2_FMC_A2},
	{STM32_PIN_PF3, STM32F7_PINMUX_FUNC_PF3_FMC_A3},
	{STM32_PIN_PF4, STM32F7_PINMUX_FUNC_PF4_FMC_A4},
	{STM32_PIN_PF5, STM32F7_PINMUX_FUNC_PF5_FMC_A5},
	{STM32_PIN_PF11, STM32F7_PINMUX_FUNC_PF11_FMC_SDNRAS},
	{STM32_PIN_PF12, STM32F7_PINMUX_FUNC_PF12_FMC_A6},
	{STM32_PIN_PF13, STM32F7_PINMUX_FUNC_PF13_FMC_A7},
	{STM32_PIN_PF14, STM32F7_PINMUX_FUNC_PF14_FMC_A8},
	{STM32_PIN_PF15, STM32F7_PINMUX_FUNC_PF15_FMC_A9},
	{STM32_PIN_PG0, STM32F7_PINMUX_FUNC_PG0_FMC_A10},
	{STM32_PIN_PG1, STM32F7_PINMUX_FUNC_PG1_FMC_A11},
	{STM32_PIN_PG4, STM32F7_PINMUX_FUNC_PG4_FMC_A14},
	{STM32_PIN_PG5, STM32F7_PINMUX_FUNC_PG5_FMC_A15},
	{STM32_PIN_PG8, STM32F7_PINMUX_FUNC_PG8_FMC_SDCLK},
	{STM32_PIN_PG15, STM32F7_PINMUX_FUNC_PG15_FMC_SDNCAS},
	{STM32_PIN_PH3, STM32F7_PINMUX_FUNC_PH3_FMC_SDNE0},
	{STM32_PIN_PH5, STM32F7_PINMUX_FUNC_PH5_FMC_SDNWE},
#endif	/* CONFIG_FMC_STM32 */
};

static int pinmux_stm32_init(struct device *port)
{
	ARG_UNUSED(port);

	stm32_setup_pins(pinconf, ARRAY_SIZE(pinconf));

	return 0;
}

SYS_INIT(pinmux_stm32_init, PRE_KERNEL_1,
		CONFIG_PINMUX_STM32_DEVICE_INITIALIZATION_PRIORITY);
