 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : top
Version: L-2016.03-SP1
Date   : Tue Dec  6 23:07:16 2022
****************************************

Operating Conditions: ss_1v62_125c   Library: ss_1v62_125c
Wire Load Model Mode: top

  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_14__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U653/Y (NAND2X8M)                                       0.08       9.65 f
  U641/Y (XNOR2X8M)                                       0.15       9.80 f
  U640/Y (NAND2X8M)                                       0.08       9.88 r
  U437/Y (NAND2X6M)                                       0.08       9.96 f
  U430/Y (INVX8M)                                         0.10      10.06 r
  U278/Y (CLKNAND2X12M)                                   0.11      10.17 f
  U689/Y (NAND2X8M)                                       0.09      10.26 r
  U731/Y (XOR2X8M)                                        0.12      10.38 r
  U276/Y (NOR2X4M)                                        0.08      10.46 f
  onehotdecz_14__onehotdec_u/onehot[15] (onehotdec_2)     0.00      10.46 f
  onehotdecz_14__onehotdec_u/U8/Y (INVX2M)                0.07      10.53 r
  onehotdecz_14__onehotdec_u/U6/Y (NAND2X2M)              0.10      10.63 f
  onehotdecz_14__onehotdec_u/U3/Y (NAND2X2M)              0.10      10.72 r
  onehotdecz_14__onehotdec_u/dec[2] (onehotdec_2)         0.00      10.72 r
  addr_r2_reg_14__2_/D (DFFRHQX2M)                        0.00      10.72 r
  data arrival time                                                 10.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_14__2_/CK (DFFRHQX2M)                       0.00      10.92 r
  library setup time                                     -0.20      10.73
  data required time                                                10.73
  --------------------------------------------------------------------------
  data required time                                                10.73
  data arrival time                                                -10.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_14__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U653/Y (NAND2X8M)                                       0.08       9.65 f
  U641/Y (XNOR2X8M)                                       0.15       9.80 f
  U640/Y (NAND2X8M)                                       0.08       9.88 r
  U437/Y (NAND2X6M)                                       0.08       9.96 f
  U430/Y (INVX8M)                                         0.10      10.06 r
  U278/Y (CLKNAND2X12M)                                   0.11      10.17 f
  U689/Y (NAND2X8M)                                       0.09      10.26 r
  U731/Y (XOR2X8M)                                        0.12      10.38 r
  U276/Y (NOR2X4M)                                        0.08      10.46 f
  onehotdecz_14__onehotdec_u/onehot[15] (onehotdec_2)     0.00      10.46 f
  onehotdecz_14__onehotdec_u/U8/Y (INVX2M)                0.07      10.53 r
  onehotdecz_14__onehotdec_u/U6/Y (NAND2X2M)              0.10      10.63 f
  onehotdecz_14__onehotdec_u/U3/Y (NAND2X2M)              0.10      10.72 r
  onehotdecz_14__onehotdec_u/dec[1] (onehotdec_2)         0.00      10.72 r
  addr_r2_reg_14__1_/D (DFFRHQX2M)                        0.00      10.72 r
  data arrival time                                                 10.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_14__1_/CK (DFFRHQX2M)                       0.00      10.92 r
  library setup time                                     -0.20      10.73
  data required time                                                10.73
  --------------------------------------------------------------------------
  data required time                                                10.73
  data arrival time                                                -10.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_13__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U643/Y (XNOR2X8M)                                       0.21       7.36 r
  U642/Y (NOR2X12M)                                       0.06       7.42 f
  U317/Y (INVX4M)                                         0.06       7.48 r
  U315/Y (NAND2X4M)                                       0.08       7.56 f
  U765/CO (ADDHX4M)                                       0.18       7.75 f
  U767/CO (ADDHX4M)                                       0.17       7.92 f
  U309/S (ADDHX4M)                                        0.14       8.06 f
  U307/Y (NAND2X2M)                                       0.11       8.17 r
  C2995/Y (AND2X8M)                                       0.17       8.34 r
  I_324/Y (INVX4M)                                        0.04       8.39 f
  U768/S (ADDHX4M)                                        0.15       8.54 f
  U726/Y (NAND2X4M)                                       0.09       8.63 r
  U296/Y (INVX4M)                                         0.08       8.70 f
  U672/Y (NOR2X12M)                                       0.12       8.82 r
  U290/Y (NAND2X4M)                                       0.08       8.91 f
  U449/Y (INVX4M)                                         0.09       8.99 r
  I_372/Y (INVX4M)                                        0.05       9.04 f
  U674/Y (AND2X8M)                                        0.16       9.20 f
  U723/Y (INVX4M)                                         0.07       9.27 r
  U776/CO (ADDHX4M)                                       0.18       9.45 r
  U576/Y (XOR2X4M)                                        0.17       9.62 r
  U609/Y (AND2X8M)                                        0.21       9.83 r
  U668/Y (NOR2X12M)                                       0.05       9.88 f
  U424/Y (NAND2X3M)                                       0.08       9.96 r
  U418/Y (INVX4M)                                         0.06      10.02 f
  onehotdecz_13__onehotdec_u/onehot[14] (onehotdec_3)     0.00      10.02 f
  onehotdecz_13__onehotdec_u/U10/Y (BUFX4M)               0.15      10.17 f
  onehotdecz_13__onehotdec_u/U4/Y (NOR2X1M)               0.13      10.30 r
  onehotdecz_13__onehotdec_u/U9/Y (NAND2X2M)              0.11      10.41 f
  onehotdecz_13__onehotdec_u/U3/Y (CLKAND2X3M)            0.20      10.61 f
  onehotdecz_13__onehotdec_u/U12/Y (NAND2X2M)             0.06      10.67 r
  onehotdecz_13__onehotdec_u/dec[3] (onehotdec_3)         0.00      10.67 r
  addr_r2_reg_13__3_/D (DFFRQX2M)                         0.00      10.67 r
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_13__3_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.25      10.68
  data required time                                                10.68
  --------------------------------------------------------------------------
  data required time                                                10.68
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_14__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/S (ADDHX4M)                                        0.15       6.48 r
  U331/Y (AND2X2M)                                        0.26       6.74 r
  U477/Y (NOR2X4M)                                        0.06       6.80 f
  U474/Y (INVX2M)                                         0.12       6.92 r
  U757/S (ADDHX4M)                                        0.17       7.09 r
  C2915/Y (AND2X4M)                                       0.20       7.29 r
  I_279/Y (CLKINVX3M)                                     0.07       7.36 f
  C2937/Y (AND2X6M)                                       0.16       7.52 f
  U313/Y (INVX4M)                                         0.07       7.59 r
  U765/CO (ADDHX4M)                                       0.18       7.76 r
  U767/CO (ADDHX4M)                                       0.16       7.92 r
  U309/CO (ADDHX4M)                                       0.19       8.12 r
  U647/Y (XOR2X8M)                                        0.16       8.28 r
  U707/Y (AND2X8M)                                        0.20       8.48 r
  U646/Y (NOR2X12M)                                       0.05       8.54 f
  U299/Y (INVX4M)                                         0.10       8.64 r
  U291/Y (NAND2X5M)                                       0.11       8.74 f
  U675/Y (XNOR2X8M)                                       0.18       8.92 f
  U286/Y (NAND2X6M)                                       0.10       9.02 r
  U447/Y (NAND2X6M)                                       0.10       9.12 f
  U720/Y (XOR2X8M)                                        0.15       9.28 f
  U445/Y (NAND2X6M)                                       0.10       9.37 r
  U669/Y (NAND2X8M)                                       0.08       9.46 f
  U576/Y (XOR2X4M)                                        0.15       9.61 f
  U609/Y (AND2X8M)                                        0.19       9.80 f
  U668/Y (NOR2X12M)                                       0.10       9.90 r
  U424/Y (NAND2X3M)                                       0.09       9.99 f
  U418/Y (INVX4M)                                         0.08      10.08 r
  U416/Y (NOR2X4M)                                        0.07      10.15 f
  U414/Y (BUFX4M)                                         0.16      10.31 f
  U409/Y (AND2X6M)                                        0.17      10.48 f
  onehotdecz_14__onehotdec_u/onehot[14] (onehotdec_2)     0.00      10.48 f
  onehotdecz_14__onehotdec_u/U7/Y (INVX3M)                0.07      10.55 r
  onehotdecz_14__onehotdec_u/U5/Y (NAND2X4M)              0.09      10.64 f
  onehotdecz_14__onehotdec_u/U9/Y (CLKNAND2X2M)           0.07      10.70 r
  onehotdecz_14__onehotdec_u/dec[3] (onehotdec_2)         0.00      10.70 r
  addr_r2_reg_14__3_/D (DFFRHQX1M)                        0.00      10.70 r
  data arrival time                                                 10.70

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_14__3_/CK (DFFRHQX1M)                       0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_13__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U643/Y (XNOR2X8M)                                       0.21       7.36 r
  U642/Y (NOR2X12M)                                       0.06       7.42 f
  U317/Y (INVX4M)                                         0.06       7.48 r
  U315/Y (NAND2X4M)                                       0.08       7.56 f
  U765/CO (ADDHX4M)                                       0.18       7.75 f
  U767/CO (ADDHX4M)                                       0.17       7.92 f
  U309/S (ADDHX4M)                                        0.14       8.06 f
  U307/Y (NAND2X2M)                                       0.11       8.17 r
  C2995/Y (AND2X8M)                                       0.17       8.34 r
  I_324/Y (INVX4M)                                        0.04       8.39 f
  U768/S (ADDHX4M)                                        0.15       8.54 f
  U726/Y (NAND2X4M)                                       0.09       8.63 r
  U296/Y (INVX4M)                                         0.08       8.70 f
  U672/Y (NOR2X12M)                                       0.12       8.82 r
  U290/Y (NAND2X4M)                                       0.08       8.91 f
  U449/Y (INVX4M)                                         0.09       8.99 r
  I_372/Y (INVX4M)                                        0.05       9.04 f
  U674/Y (AND2X8M)                                        0.16       9.20 f
  U723/Y (INVX4M)                                         0.07       9.27 r
  U776/CO (ADDHX4M)                                       0.18       9.45 r
  U576/Y (XOR2X4M)                                        0.17       9.62 r
  U609/Y (AND2X8M)                                        0.21       9.83 r
  U668/Y (NOR2X12M)                                       0.05       9.88 f
  U424/Y (NAND2X3M)                                       0.08       9.96 r
  U418/Y (INVX4M)                                         0.06      10.02 f
  onehotdecz_13__onehotdec_u/onehot[14] (onehotdec_3)     0.00      10.02 f
  onehotdecz_13__onehotdec_u/U10/Y (BUFX4M)               0.15      10.17 f
  onehotdecz_13__onehotdec_u/U4/Y (NOR2X1M)               0.13      10.30 r
  onehotdecz_13__onehotdec_u/U9/Y (NAND2X2M)              0.11      10.41 f
  onehotdecz_13__onehotdec_u/U3/Y (CLKAND2X3M)            0.20      10.61 f
  onehotdecz_13__onehotdec_u/U6/Y (CLKINVX2M)             0.05      10.66 r
  onehotdecz_13__onehotdec_u/dec[0] (onehotdec_3)         0.00      10.66 r
  addr_r2_reg_13__0_/D (DFFRQX1M)                         0.00      10.66 r
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_13__0_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.25      10.68
  data required time                                                10.68
  --------------------------------------------------------------------------
  data required time                                                10.68
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_14__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/S (ADDHX4M)                                        0.15       6.48 r
  U331/Y (AND2X2M)                                        0.26       6.74 r
  U477/Y (NOR2X4M)                                        0.06       6.80 f
  U474/Y (INVX2M)                                         0.12       6.92 r
  U757/S (ADDHX4M)                                        0.17       7.09 r
  C2915/Y (AND2X4M)                                       0.20       7.29 r
  I_279/Y (CLKINVX3M)                                     0.07       7.36 f
  C2937/Y (AND2X6M)                                       0.16       7.52 f
  U313/Y (INVX4M)                                         0.07       7.59 r
  U765/CO (ADDHX4M)                                       0.18       7.76 r
  U767/CO (ADDHX4M)                                       0.16       7.92 r
  U309/CO (ADDHX4M)                                       0.19       8.12 r
  U647/Y (XOR2X8M)                                        0.16       8.28 r
  U707/Y (AND2X8M)                                        0.20       8.48 r
  U646/Y (NOR2X12M)                                       0.05       8.54 f
  U299/Y (INVX4M)                                         0.10       8.64 r
  U291/Y (NAND2X5M)                                       0.11       8.74 f
  U675/Y (XNOR2X8M)                                       0.18       8.92 f
  U286/Y (NAND2X6M)                                       0.10       9.02 r
  U447/Y (NAND2X6M)                                       0.10       9.12 f
  U720/Y (XOR2X8M)                                        0.15       9.28 f
  U445/Y (NAND2X6M)                                       0.10       9.37 r
  U669/Y (NAND2X8M)                                       0.08       9.46 f
  U576/Y (XOR2X4M)                                        0.15       9.61 f
  U609/Y (AND2X8M)                                        0.19       9.80 f
  U668/Y (NOR2X12M)                                       0.10       9.90 r
  U424/Y (NAND2X3M)                                       0.09       9.99 f
  U418/Y (INVX4M)                                         0.08      10.08 r
  U416/Y (NOR2X4M)                                        0.07      10.15 f
  U414/Y (BUFX4M)                                         0.16      10.31 f
  U409/Y (AND2X6M)                                        0.17      10.48 f
  onehotdecz_14__onehotdec_u/onehot[14] (onehotdec_2)     0.00      10.48 f
  onehotdecz_14__onehotdec_u/U7/Y (INVX3M)                0.07      10.55 r
  onehotdecz_14__onehotdec_u/U5/Y (NAND2X4M)              0.09      10.64 f
  onehotdecz_14__onehotdec_u/U4/Y (CLKINVX2M)             0.06      10.70 r
  onehotdecz_14__onehotdec_u/dec[0] (onehotdec_2)         0.00      10.70 r
  addr_r2_reg_14__0_/D (DFFRHQX1M)                        0.00      10.70 r
  data arrival time                                                 10.70

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_14__0_/CK (DFFRHQX1M)                       0.00      10.92 r
  library setup time                                     -0.20      10.73
  data required time                                                10.73
  --------------------------------------------------------------------------
  data required time                                                10.73
  data arrival time                                                -10.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_15__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U653/Y (NAND2X8M)                                       0.08       9.65 f
  U641/Y (XNOR2X8M)                                       0.15       9.80 f
  U640/Y (NAND2X8M)                                       0.08       9.88 r
  U437/Y (NAND2X6M)                                       0.08       9.96 f
  U430/Y (INVX8M)                                         0.10      10.06 r
  U278/Y (CLKNAND2X12M)                                   0.11      10.17 f
  U689/Y (NAND2X8M)                                       0.09      10.26 r
  U731/Y (XOR2X8M)                                        0.12      10.38 r
  U276/Y (NOR2X4M)                                        0.08      10.46 f
  U408/Y (NOR2X2M)                                        0.16      10.62 r
  onehotdecz_15__onehotdec_u/onehot[15] (onehotdec_1)     0.00      10.62 r
  onehotdecz_15__onehotdec_u/dec[1] (onehotdec_1)         0.00      10.62 r
  addr_r2_reg_15__1_/D (DFFRQX1M)                         0.00      10.62 r
  data arrival time                                                 10.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_15__1_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                -10.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_15__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U653/Y (NAND2X8M)                                       0.08       9.65 f
  U641/Y (XNOR2X8M)                                       0.15       9.80 f
  U640/Y (NAND2X8M)                                       0.08       9.88 r
  U437/Y (NAND2X6M)                                       0.08       9.96 f
  U430/Y (INVX8M)                                         0.10      10.06 r
  U278/Y (CLKNAND2X12M)                                   0.11      10.17 f
  U689/Y (NAND2X8M)                                       0.09      10.26 r
  U731/Y (XOR2X8M)                                        0.12      10.38 r
  U276/Y (NOR2X4M)                                        0.08      10.46 f
  U408/Y (NOR2X2M)                                        0.16      10.62 r
  onehotdecz_15__onehotdec_u/onehot[15] (onehotdec_1)     0.00      10.62 r
  onehotdecz_15__onehotdec_u/dec[3] (onehotdec_1)         0.00      10.62 r
  addr_r2_reg_15__3_/D (DFFRQX1M)                         0.00      10.62 r
  data arrival time                                                 10.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_15__3_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                -10.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_13__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  C2925/Y (AND2X6M)                                       0.17       8.50 r
  U452/Y (INVX2M)                                         0.06       8.56 f
  U785/Y (XOR2X4M)                                        0.14       8.69 f
  C2973/Y (AND2X6M)                                       0.18       8.88 f
  I_305/Y (CLKINVX4M)                                     0.06       8.93 r
  U705/Y (NAND2X4M)                                       0.08       9.01 f
  U639/Y (XOR2X4M)                                        0.15       9.16 f
  C3037/Y (CLKAND2X12M)                                   0.18       9.34 f
  U671/Y (NOR2X12M)                                       0.13       9.47 r
  U706/Y (NAND2X8M)                                       0.09       9.56 f
  U653/Y (NAND2X8M)                                       0.08       9.64 r
  U641/Y (XNOR2X8M)                                       0.14       9.78 r
  U640/Y (NAND2X8M)                                       0.09       9.87 f
  U437/Y (NAND2X6M)                                       0.08       9.95 r
  U430/Y (INVX8M)                                         0.07      10.02 f
  U278/Y (CLKNAND2X12M)                                   0.07      10.09 r
  U411/Y (INVX4M)                                         0.05      10.15 f
  onehotdecz_13__onehotdec_u/onehot[15] (onehotdec_3)     0.00      10.15 f
  onehotdecz_13__onehotdec_u/U16/Y (NAND3BX2M)            0.27      10.42 f
  onehotdecz_13__onehotdec_u/U8/Y (NAND2X2M)              0.11      10.53 r
  onehotdecz_13__onehotdec_u/U7/Y (INVX2M)                0.05      10.58 f
  onehotdecz_13__onehotdec_u/U5/Y (NAND2X2M)              0.05      10.63 r
  onehotdecz_13__onehotdec_u/dec[2] (onehotdec_3)         0.00      10.63 r
  addr_r2_reg_13__2_/D (DFFRQX2M)                         0.00      10.63 r
  data arrival time                                                 10.63

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_13__2_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.25      10.68
  data required time                                                10.68
  --------------------------------------------------------------------------
  data required time                                                10.68
  data arrival time                                                -10.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_15__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U653/Y (NAND2X8M)                                       0.08       9.65 f
  U641/Y (XNOR2X8M)                                       0.15       9.80 f
  U640/Y (NAND2X8M)                                       0.08       9.88 r
  U437/Y (NAND2X6M)                                       0.08       9.96 f
  U430/Y (INVX8M)                                         0.10      10.06 r
  U278/Y (CLKNAND2X12M)                                   0.11      10.17 f
  U689/Y (NAND2X8M)                                       0.09      10.26 r
  U731/Y (XOR2X8M)                                        0.12      10.38 r
  U276/Y (NOR2X4M)                                        0.08      10.46 f
  U408/Y (NOR2X2M)                                        0.16      10.62 r
  onehotdecz_15__onehotdec_u/onehot[15] (onehotdec_1)     0.00      10.62 r
  onehotdecz_15__onehotdec_u/dec[2] (onehotdec_1)         0.00      10.62 r
  addr_r2_reg_15__2_/D (DFFRQX2M)                         0.00      10.62 r
  data arrival time                                                 10.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_15__2_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                -10.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_15__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U653/Y (NAND2X8M)                                       0.08       9.65 f
  U641/Y (XNOR2X8M)                                       0.15       9.80 f
  U640/Y (NAND2X8M)                                       0.08       9.88 r
  U437/Y (NAND2X6M)                                       0.08       9.96 f
  U430/Y (INVX8M)                                         0.10      10.06 r
  U278/Y (CLKNAND2X12M)                                   0.11      10.17 f
  U689/Y (NAND2X8M)                                       0.09      10.26 r
  U731/Y (XOR2X8M)                                        0.12      10.38 r
  U276/Y (NOR2X4M)                                        0.08      10.46 f
  U408/Y (NOR2X2M)                                        0.16      10.62 r
  onehotdecz_15__onehotdec_u/onehot[15] (onehotdec_1)     0.00      10.62 r
  onehotdecz_15__onehotdec_u/dec[0] (onehotdec_1)         0.00      10.62 r
  addr_r2_reg_15__0_/D (DFFRQX2M)                         0.00      10.62 r
  data arrival time                                                 10.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_15__0_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                -10.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_12__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U653/Y (NAND2X8M)                                       0.08       9.65 f
  U641/Y (XNOR2X8M)                                       0.15       9.80 f
  U640/Y (NAND2X8M)                                       0.08       9.88 r
  U412/Y (INVX2M)                                         0.07       9.95 f
  onehotdecz_12__onehotdec_u/onehot[15] (onehotdec_4)     0.00       9.95 f
  onehotdecz_12__onehotdec_u/U13/Y (NAND3BXLM)            0.37      10.32 f
  onehotdecz_12__onehotdec_u/U9/Y (NAND2X2M)              0.13      10.45 r
  onehotdecz_12__onehotdec_u/U10/Y (INVX2M)               0.05      10.50 f
  onehotdecz_12__onehotdec_u/U12/Y (NAND3XLM)             0.09      10.59 r
  onehotdecz_12__onehotdec_u/dec[2] (onehotdec_4)         0.00      10.59 r
  addr_r2_reg_12__2_/D (DFFRQX1M)                         0.00      10.59 r
  data arrival time                                                 10.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_12__2_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                -10.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_12__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U653/Y (NAND2X8M)                                       0.08       9.65 f
  U641/Y (XNOR2X8M)                                       0.15       9.80 f
  U640/Y (NAND2X8M)                                       0.08       9.88 r
  U412/Y (INVX2M)                                         0.07       9.95 f
  onehotdecz_12__onehotdec_u/onehot[15] (onehotdec_4)     0.00       9.95 f
  onehotdecz_12__onehotdec_u/U35/Y (NOR2X1M)              0.14      10.09 r
  onehotdecz_12__onehotdec_u/U31/Y (NAND3X1M)             0.19      10.28 f
  onehotdecz_12__onehotdec_u/U3/Y (AND2X2M)               0.22      10.50 f
  onehotdecz_12__onehotdec_u/U14/Y (NAND3X1M)             0.08      10.58 r
  onehotdecz_12__onehotdec_u/dec[3] (onehotdec_4)         0.00      10.58 r
  addr_r2_reg_12__3_/D (DFFRQX2M)                         0.00      10.58 r
  data arrival time                                                 10.58

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_12__3_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                -10.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_12__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U653/Y (NAND2X8M)                                       0.08       9.65 f
  U641/Y (XNOR2X8M)                                       0.15       9.80 f
  U640/Y (NAND2X8M)                                       0.08       9.88 r
  U412/Y (INVX2M)                                         0.07       9.95 f
  onehotdecz_12__onehotdec_u/onehot[15] (onehotdec_4)     0.00       9.95 f
  onehotdecz_12__onehotdec_u/U35/Y (NOR2X1M)              0.14      10.09 r
  onehotdecz_12__onehotdec_u/U31/Y (NAND3X1M)             0.19      10.28 f
  onehotdecz_12__onehotdec_u/U3/Y (AND2X2M)               0.22      10.50 f
  onehotdecz_12__onehotdec_u/U8/Y (INVXLM)                0.07      10.57 r
  onehotdecz_12__onehotdec_u/dec[0] (onehotdec_4)         0.00      10.57 r
  addr_r2_reg_12__0_/D (DFFRQX2M)                         0.00      10.57 r
  data arrival time                                                 10.57

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_12__0_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.25      10.68
  data required time                                                10.68
  --------------------------------------------------------------------------
  data required time                                                10.68
  data arrival time                                                -10.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_13__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  C2925/Y (AND2X6M)                                       0.17       8.50 r
  U452/Y (INVX2M)                                         0.06       8.56 f
  U785/Y (XOR2X4M)                                        0.14       8.69 f
  C2973/Y (AND2X6M)                                       0.18       8.88 f
  I_305/Y (CLKINVX4M)                                     0.06       8.93 r
  U705/Y (NAND2X4M)                                       0.08       9.01 f
  U639/Y (XOR2X4M)                                        0.15       9.16 f
  C3037/Y (CLKAND2X12M)                                   0.18       9.34 f
  U671/Y (NOR2X12M)                                       0.13       9.47 r
  U706/Y (NAND2X8M)                                       0.09       9.56 f
  U653/Y (NAND2X8M)                                       0.08       9.64 r
  U641/Y (XNOR2X8M)                                       0.14       9.78 r
  U640/Y (NAND2X8M)                                       0.09       9.87 f
  U437/Y (NAND2X6M)                                       0.08       9.95 r
  U430/Y (INVX8M)                                         0.07      10.02 f
  U278/Y (CLKNAND2X12M)                                   0.07      10.09 r
  U411/Y (INVX4M)                                         0.05      10.15 f
  onehotdecz_13__onehotdec_u/onehot[15] (onehotdec_3)     0.00      10.15 f
  onehotdecz_13__onehotdec_u/U16/Y (NAND3BX2M)            0.27      10.42 f
  onehotdecz_13__onehotdec_u/U8/Y (NAND2X2M)              0.11      10.53 r
  onehotdecz_13__onehotdec_u/dec[1] (onehotdec_3)         0.00      10.53 r
  addr_r2_reg_13__1_/D (DFFRQX1M)                         0.00      10.53 r
  data arrival time                                                 10.53

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_13__1_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                -10.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U730/Y (INVXLM)                                         0.15       9.72 f
  onehotdecz_11__onehotdec_u/onehot[15] (onehotdec_5)     0.00       9.72 f
  onehotdecz_11__onehotdec_u/U35/Y (NOR2X1M)              0.18       9.90 r
  onehotdecz_11__onehotdec_u/U31/Y (NAND3X1M)             0.23      10.13 f
  onehotdecz_11__onehotdec_u/U9/Y (AND3X2M)               0.28      10.41 f
  onehotdecz_11__onehotdec_u/U8/Y (NAND3XLM)              0.10      10.52 r
  onehotdecz_11__onehotdec_u/dec[3] (onehotdec_5)         0.00      10.52 r
  addr_r2_reg_11__3_/D (DFFRQX2M)                         0.00      10.52 r
  data arrival time                                                 10.52

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_11__3_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U730/Y (INVXLM)                                         0.15       9.72 f
  onehotdecz_11__onehotdec_u/onehot[15] (onehotdec_5)     0.00       9.72 f
  onehotdecz_11__onehotdec_u/U35/Y (NOR2X1M)              0.18       9.90 r
  onehotdecz_11__onehotdec_u/U31/Y (NAND3X1M)             0.23      10.13 f
  onehotdecz_11__onehotdec_u/U9/Y (AND3X2M)               0.28      10.41 f
  onehotdecz_11__onehotdec_u/U12/Y (INVX2M)               0.05      10.46 r
  onehotdecz_11__onehotdec_u/dec[0] (onehotdec_5)         0.00      10.46 r
  addr_r2_reg_11__0_/D (DFFRQX2M)                         0.00      10.46 r
  data arrival time                                                 10.46

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_11__0_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.25      10.68
  data required time                                                10.68
  --------------------------------------------------------------------------
  data required time                                                10.68
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_12__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U653/Y (NAND2X8M)                                       0.08       9.65 f
  U641/Y (XNOR2X8M)                                       0.15       9.80 f
  U640/Y (NAND2X8M)                                       0.08       9.88 r
  U412/Y (INVX2M)                                         0.07       9.95 f
  onehotdecz_12__onehotdec_u/onehot[15] (onehotdec_4)     0.00       9.95 f
  onehotdecz_12__onehotdec_u/U13/Y (NAND3BXLM)            0.37      10.32 f
  onehotdecz_12__onehotdec_u/U9/Y (NAND2X2M)              0.13      10.45 r
  onehotdecz_12__onehotdec_u/dec[1] (onehotdec_4)         0.00      10.45 r
  addr_r2_reg_12__1_/D (DFFRQX1M)                         0.00      10.45 r
  data arrival time                                                 10.45

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_12__1_/CK (DFFRQX1M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                -10.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  C2925/Y (AND2X6M)                                       0.17       8.50 r
  U452/Y (INVX2M)                                         0.06       8.56 f
  U785/Y (XOR2X4M)                                        0.14       8.69 f
  C2973/Y (AND2X6M)                                       0.18       8.88 f
  I_305/Y (CLKINVX4M)                                     0.06       8.93 r
  U705/Y (NAND2X4M)                                       0.08       9.01 f
  U639/Y (XOR2X4M)                                        0.15       9.16 f
  C3037/Y (CLKAND2X12M)                                   0.18       9.34 f
  onehotdecz_10__onehotdec_u/onehot[15] (onehotdec_6)     0.00       9.34 f
  onehotdecz_10__onehotdec_u/U9/Y (OR4X1M)                0.44       9.78 f
  onehotdecz_10__onehotdec_u/U36/Y (NAND3BX2M)            0.29      10.07 f
  onehotdecz_10__onehotdec_u/U11/Y (AND3X2M)              0.24      10.30 f
  onehotdecz_10__onehotdec_u/U10/Y (NAND4X1M)             0.08      10.39 r
  onehotdecz_10__onehotdec_u/dec[3] (onehotdec_6)         0.00      10.39 r
  addr_r2_reg_10__3_/D (DFFRQX2M)                         0.00      10.39 r
  data arrival time                                                 10.39

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_10__3_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                -10.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U730/Y (INVXLM)                                         0.15       9.72 f
  onehotdecz_11__onehotdec_u/onehot[15] (onehotdec_5)     0.00       9.72 f
  onehotdecz_11__onehotdec_u/U16/Y (NAND3BX1M)            0.32      10.04 f
  onehotdecz_11__onehotdec_u/U4/Y (CLKAND2X2M)            0.24      10.28 f
  onehotdecz_11__onehotdec_u/U11/Y (NAND3X2M)             0.09      10.37 r
  onehotdecz_11__onehotdec_u/dec[2] (onehotdec_5)         0.00      10.37 r
  addr_r2_reg_11__2_/D (DFFRQX2M)                         0.00      10.37 r
  data arrival time                                                 10.37

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_11__2_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                -10.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U611/Y (AND2X4M)                                        0.20       8.00 r
  I_257/Y (CLKINVX6M)                                     0.07       8.07 f
  U658/Y (XNOR2X8M)                                       0.14       8.22 f
  U614/Y (INVX8M)                                         0.06       8.28 r
  U304/Y (NAND2X4M)                                       0.07       8.34 f
  C2925/Y (AND2X6M)                                       0.17       8.51 f
  U452/Y (INVX2M)                                         0.08       8.59 r
  U785/Y (XOR2X4M)                                        0.13       8.72 r
  C2973/Y (AND2X6M)                                       0.19       8.91 r
  I_305/Y (CLKINVX4M)                                     0.06       8.98 f
  U705/Y (NAND2X4M)                                       0.07       9.05 r
  U639/Y (XOR2X4M)                                        0.14       9.19 r
  C3037/Y (CLKAND2X12M)                                   0.24       9.43 r
  U671/Y (NOR2X12M)                                       0.06       9.49 f
  U706/Y (NAND2X8M)                                       0.07       9.56 r
  U730/Y (INVXLM)                                         0.15       9.72 f
  onehotdecz_11__onehotdec_u/onehot[15] (onehotdec_5)     0.00       9.72 f
  onehotdecz_11__onehotdec_u/U16/Y (NAND3BX1M)            0.32      10.04 f
  onehotdecz_11__onehotdec_u/U4/Y (CLKAND2X2M)            0.24      10.28 f
  onehotdecz_11__onehotdec_u/U3/Y (NAND2XLM)              0.09      10.36 r
  onehotdecz_11__onehotdec_u/dec[1] (onehotdec_5)         0.00      10.36 r
  addr_r2_reg_11__1_/D (DFFRQX2M)                         0.00      10.36 r
  data arrival time                                                 10.36

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_11__1_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                -10.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  C2925/Y (AND2X6M)                                       0.17       8.50 r
  U452/Y (INVX2M)                                         0.06       8.56 f
  U785/Y (XOR2X4M)                                        0.14       8.69 f
  C2973/Y (AND2X6M)                                       0.18       8.88 f
  I_305/Y (CLKINVX4M)                                     0.06       8.93 r
  U705/Y (NAND2X4M)                                       0.08       9.01 f
  U639/Y (XOR2X4M)                                        0.15       9.16 f
  C3037/Y (CLKAND2X12M)                                   0.18       9.34 f
  onehotdecz_10__onehotdec_u/onehot[15] (onehotdec_6)     0.00       9.34 f
  onehotdecz_10__onehotdec_u/U9/Y (OR4X1M)                0.44       9.78 f
  onehotdecz_10__onehotdec_u/U36/Y (NAND3BX2M)            0.29      10.07 f
  onehotdecz_10__onehotdec_u/U11/Y (AND3X2M)              0.24      10.30 f
  onehotdecz_10__onehotdec_u/U16/Y (INVX2M)               0.05      10.36 r
  onehotdecz_10__onehotdec_u/dec[0] (onehotdec_6)         0.00      10.36 r
  addr_r2_reg_10__0_/D (DFFRQX2M)                         0.00      10.36 r
  data arrival time                                                 10.36

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_10__0_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.25      10.68
  data required time                                                10.68
  --------------------------------------------------------------------------
  data required time                                                10.68
  data arrival time                                                -10.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  C2925/Y (AND2X6M)                                       0.17       8.50 r
  U452/Y (INVX2M)                                         0.06       8.56 f
  U785/Y (XOR2X4M)                                        0.14       8.69 f
  C2973/Y (AND2X6M)                                       0.18       8.88 f
  I_305/Y (CLKINVX4M)                                     0.06       8.93 r
  U705/Y (NAND2X4M)                                       0.08       9.01 f
  U639/Y (XOR2X4M)                                        0.15       9.16 f
  C3037/Y (CLKAND2X12M)                                   0.18       9.34 f
  onehotdecz_10__onehotdec_u/onehot[15] (onehotdec_6)     0.00       9.34 f
  onehotdecz_10__onehotdec_u/U9/Y (OR4X1M)                0.44       9.78 f
  onehotdecz_10__onehotdec_u/U5/Y (NOR2XLM)               0.17       9.95 r
  onehotdecz_10__onehotdec_u/U4/Y (NAND2XLM)              0.20      10.15 f
  onehotdecz_10__onehotdec_u/U14/Y (NAND3X2M)             0.11      10.26 r
  onehotdecz_10__onehotdec_u/dec[1] (onehotdec_6)         0.00      10.26 r
  addr_r2_reg_10__1_/D (DFFRQX2M)                         0.00      10.26 r
  data arrival time                                                 10.26

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_10__1_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  C2925/Y (AND2X6M)                                       0.17       8.50 r
  U452/Y (INVX2M)                                         0.06       8.56 f
  U785/Y (XOR2X4M)                                        0.14       8.69 f
  C2973/Y (AND2X6M)                                       0.18       8.88 f
  I_305/Y (CLKINVX4M)                                     0.06       8.93 r
  U705/Y (NAND2X4M)                                       0.08       9.01 f
  U639/Y (XOR2X4M)                                        0.15       9.16 f
  C3037/Y (CLKAND2X12M)                                   0.18       9.34 f
  onehotdecz_10__onehotdec_u/onehot[15] (onehotdec_6)     0.00       9.34 f
  onehotdecz_10__onehotdec_u/U8/Y (NOR2XLM)               0.24       9.58 r
  onehotdecz_10__onehotdec_u/U7/Y (NAND4BBX1M)            0.35       9.93 f
  onehotdecz_10__onehotdec_u/U15/Y (NAND3X2M)             0.14      10.07 r
  onehotdecz_10__onehotdec_u/dec[2] (onehotdec_6)         0.00      10.07 r
  addr_r2_reg_10__2_/D (DFFRQX2M)                         0.00      10.07 r
  data arrival time                                                 10.07

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_10__2_/CK (DFFRQX2M)                        0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                -10.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  C2925/Y (AND2X6M)                                       0.17       8.50 r
  U452/Y (INVX2M)                                         0.06       8.56 f
  U785/Y (XOR2X4M)                                        0.14       8.69 f
  C2973/Y (AND2X6M)                                       0.18       8.88 f
  onehotdecz_9__onehotdec_u/onehot[15] (onehotdec_7)      0.00       8.88 f
  onehotdecz_9__onehotdec_u/U8/Y (OR4X2M)                 0.32       9.20 f
  onehotdecz_9__onehotdec_u/U5/Y (NAND3BX2M)              0.28       9.48 f
  onehotdecz_9__onehotdec_u/U28/Y (NAND3X1M)              0.13       9.60 r
  onehotdecz_9__onehotdec_u/U4/Y (OAI22X1M)               0.24       9.84 f
  onehotdecz_9__onehotdec_u/U6/Y (NAND4X2M)               0.11       9.95 r
  onehotdecz_9__onehotdec_u/dec[3] (onehotdec_7)          0.00       9.95 r
  addr_r2_reg_9__3_/D (DFFRQX2M)                          0.00       9.95 r
  data arrival time                                                  9.95

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_9__3_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  C2925/Y (AND2X6M)                                       0.17       8.50 r
  U452/Y (INVX2M)                                         0.06       8.56 f
  U785/Y (XOR2X4M)                                        0.14       8.69 f
  C2973/Y (AND2X6M)                                       0.18       8.88 f
  onehotdecz_9__onehotdec_u/onehot[15] (onehotdec_7)      0.00       8.88 f
  onehotdecz_9__onehotdec_u/U8/Y (OR4X2M)                 0.32       9.20 f
  onehotdecz_9__onehotdec_u/U5/Y (NAND3BX2M)              0.28       9.48 f
  onehotdecz_9__onehotdec_u/U28/Y (NAND3X1M)              0.13       9.60 r
  onehotdecz_9__onehotdec_u/U4/Y (OAI22X1M)               0.24       9.84 f
  onehotdecz_9__onehotdec_u/U13/Y (CLKINVX1M)             0.09       9.93 r
  onehotdecz_9__onehotdec_u/dec[0] (onehotdec_7)          0.00       9.93 r
  addr_r2_reg_9__0_/D (DFFRQX2M)                          0.00       9.93 r
  data arrival time                                                  9.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_9__0_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.25      10.68
  data required time                                                10.68
  --------------------------------------------------------------------------
  data required time                                                10.68
  data arrival time                                                 -9.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  U613/Y (INVXLM)                                         0.14       8.47 f
  onehotdecz_8__onehotdec_u/onehot[15] (onehotdec_8)      0.00       8.47 f
  onehotdecz_8__onehotdec_u/U13/Y (OR4X2M)                0.34       8.81 f
  onehotdecz_8__onehotdec_u/U40/Y (OR2X1M)                0.26       9.08 f
  onehotdecz_8__onehotdec_u/U11/Y (NAND4BBX1M)            0.41       9.49 f
  onehotdecz_8__onehotdec_u/U4/Y (AND4X1M)                0.31       9.80 f
  onehotdecz_8__onehotdec_u/U3/Y (OAI31X1M)               0.06       9.86 r
  onehotdecz_8__onehotdec_u/dec[3] (onehotdec_8)          0.00       9.86 r
  addr_r2_reg_8__3_/D (DFFRQX2M)                          0.00       9.86 r
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_8__3_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.27      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  C2925/Y (AND2X6M)                                       0.17       8.50 r
  U452/Y (INVX2M)                                         0.06       8.56 f
  U785/Y (XOR2X4M)                                        0.14       8.69 f
  C2973/Y (AND2X6M)                                       0.18       8.88 f
  onehotdecz_9__onehotdec_u/onehot[15] (onehotdec_7)      0.00       8.88 f
  onehotdecz_9__onehotdec_u/U8/Y (OR4X2M)                 0.32       9.20 f
  onehotdecz_9__onehotdec_u/U40/Y (OR2X1M)                0.29       9.49 f
  onehotdecz_9__onehotdec_u/U14/Y (CLKINVX2M)             0.07       9.56 r
  onehotdecz_9__onehotdec_u/U3/Y (NAND3X2M)               0.16       9.72 f
  onehotdecz_9__onehotdec_u/U11/Y (NAND3X2M)              0.10       9.82 r
  onehotdecz_9__onehotdec_u/dec[1] (onehotdec_7)          0.00       9.82 r
  addr_r2_reg_9__1_/D (DFFRQX2M)                          0.00       9.82 r
  data arrival time                                                  9.82

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_9__1_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -9.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  U613/Y (INVXLM)                                         0.14       8.47 f
  onehotdecz_8__onehotdec_u/onehot[15] (onehotdec_8)      0.00       8.47 f
  onehotdecz_8__onehotdec_u/U13/Y (OR4X2M)                0.34       8.81 f
  onehotdecz_8__onehotdec_u/U40/Y (OR2X1M)                0.26       9.08 f
  onehotdecz_8__onehotdec_u/U11/Y (NAND4BBX1M)            0.41       9.49 f
  onehotdecz_8__onehotdec_u/U15/Y (NAND3X2M)              0.14       9.62 r
  onehotdecz_8__onehotdec_u/dec[1] (onehotdec_8)          0.00       9.62 r
  addr_r2_reg_8__1_/D (DFFRQX2M)                          0.00       9.62 r
  data arrival time                                                  9.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_8__1_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  U613/Y (INVXLM)                                         0.14       8.47 f
  onehotdecz_8__onehotdec_u/onehot[15] (onehotdec_8)      0.00       8.47 f
  onehotdecz_8__onehotdec_u/U13/Y (OR4X2M)                0.34       8.81 f
  onehotdecz_8__onehotdec_u/U40/Y (OR2X1M)                0.26       9.08 f
  onehotdecz_8__onehotdec_u/U39/Y (NOR2X1M)               0.16       9.24 r
  onehotdecz_8__onehotdec_u/U27/Y (AOI31X1M)              0.23       9.46 f
  onehotdecz_8__onehotdec_u/U17/Y (CLKINVX1M)             0.09       9.55 r
  onehotdecz_8__onehotdec_u/dec[0] (onehotdec_8)          0.00       9.55 r
  addr_r2_reg_8__0_/D (DFFRQX1M)                          0.00       9.55 r
  data arrival time                                                  9.55

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_8__0_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -9.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U87/Y (XNOR2X4M)                                0.15       3.19 f
  add_x_2/SUM[4] (top_DW01_inc_19)                        0.00       3.19 f
  U394/Y (NAND2X4M)                                       0.09       3.28 r
  U389/Y (NAND2X4M)                                       0.09       3.36 f
  add_x_3/A[4] (top_DW01_inc_21)                          0.00       3.36 f
  add_x_3/U88/Y (INVX4M)                                  0.14       3.50 r
  add_x_3/U86/Y (XOR2X4M)                                 0.19       3.69 r
  add_x_3/SUM[4] (top_DW01_inc_21)                        0.00       3.69 r
  U385/Y (NAND2X4M)                                       0.12       3.81 f
  U383/Y (NAND2X6M)                                       0.11       3.91 r
  add_x_4/A[4] (top_DW01_inc_23)                          0.00       3.91 r
  add_x_4/U89/Y (INVX2M)                                  0.05       3.97 f
  add_x_4/U86/Y (XNOR2X2M)                                0.15       4.12 f
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.12 f
  U373/Y (NOR2BX4M)                                       0.18       4.30 f
  U537/Y (NOR2X4M)                                        0.14       4.44 r
  U532/Y (INVX4M)                                         0.08       4.52 f
  U530/Y (XNOR2X4M)                                       0.19       4.71 f
  U527/Y (NOR2X6M)                                        0.15       4.85 r
  U361/Y (NOR2X4M)                                        0.06       4.92 f
  U517/Y (INVX3M)                                         0.09       5.01 r
  U784/S (ADDHX4M)                                        0.16       5.17 r
  C2726/Y (AND2X4M)                                       0.19       5.36 r
  I_186/Y (INVX2M)                                        0.05       5.40 f
  C2751/Y (AND2X4M)                                       0.18       5.58 f
  U505/Y (INVX4M)                                         0.08       5.66 r
  U624/S (ADDHX4M)                                        0.16       5.82 r
  C2789/Y (AND2X4M)                                       0.19       6.00 r
  I_217/Y (CLKINVX2M)                                     0.07       6.07 f
  C2813/Y (AND2X4M)                                       0.18       6.25 f
  U488/Y (INVX4M)                                         0.08       6.33 r
  U766/CO (ADDHX4M)                                       0.16       6.49 r
  U769/S (ADDHX4M)                                        0.12       6.61 r
  U330/Y (AND2X6M)                                        0.21       6.82 r
  U619/Y (NOR2X8M)                                        0.05       6.87 f
  I_263/Y (INVX2M)                                        0.08       6.95 r
  U757/CO (ADDHX4M)                                       0.20       7.15 r
  U572/Y (AND2X6M)                                        0.17       7.33 r
  U753/CO (ADDHX4M)                                       0.16       7.48 r
  U666/CO (ADDHX4M)                                       0.16       7.64 r
  U734/CO (ADDHX4M)                                       0.15       7.79 r
  U461/Y (NAND2X1M)                                       0.13       7.92 f
  U728/Y (CLKINVX3M)                                      0.11       8.03 r
  U658/Y (XNOR2X8M)                                       0.19       8.22 r
  U614/Y (INVX8M)                                         0.05       8.27 f
  U304/Y (NAND2X4M)                                       0.06       8.33 r
  C2925/Y (AND2X6M)                                       0.17       8.50 r
  U452/Y (INVX2M)                                         0.06       8.56 f
  U785/Y (XOR2X4M)                                        0.14       8.69 f
  C2973/Y (AND2X6M)                                       0.18       8.88 f
  onehotdecz_9__onehotdec_u/onehot[15] (onehotdec_7)      0.00       8.88 f
  onehotdecz_9__onehotdec_u/U35/Y (NOR2X1M)               0.16       9.03 r
  onehotdecz_9__onehotdec_u/U7/Y (NAND4BBX1M)             0.36       9.40 f
  onehotdecz_9__onehotdec_u/U12/Y (NAND3X2M)              0.15       9.55 r
  onehotdecz_9__onehotdec_u/dec[2] (onehotdec_7)          0.00       9.55 r
  addr_r2_reg_9__2_/D (DFFRQX2M)                          0.00       9.55 r
  data arrival time                                                  9.55

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_9__2_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -9.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U681/Y (INVXLM)                                         0.14       7.95 f
  onehotdecz_7__onehotdec_u/onehot[15] (onehotdec_9)      0.00       7.95 f
  onehotdecz_7__onehotdec_u/U46/Y (NOR4X1M)               0.26       8.20 r
  onehotdecz_7__onehotdec_u/U41/Y (CLKNAND2X2M)           0.15       8.36 f
  onehotdecz_7__onehotdec_u/U40/Y (OR2X1M)                0.27       8.63 f
  onehotdecz_7__onehotdec_u/U11/Y (NAND4BBX1M)            0.41       9.03 f
  onehotdecz_7__onehotdec_u/U4/Y (AND4X1M)                0.31       9.35 f
  onehotdecz_7__onehotdec_u/U3/Y (OAI31X1M)               0.06       9.41 r
  onehotdecz_7__onehotdec_u/dec[3] (onehotdec_9)          0.00       9.41 r
  addr_r2_reg_7__3_/D (DFFRQX2M)                          0.00       9.41 r
  data arrival time                                                  9.41

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_7__3_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.27      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -9.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U681/Y (INVXLM)                                         0.14       7.95 f
  onehotdecz_7__onehotdec_u/onehot[15] (onehotdec_9)      0.00       7.95 f
  onehotdecz_7__onehotdec_u/U46/Y (NOR4X1M)               0.26       8.20 r
  onehotdecz_7__onehotdec_u/U41/Y (CLKNAND2X2M)           0.15       8.36 f
  onehotdecz_7__onehotdec_u/U40/Y (OR2X1M)                0.27       8.63 f
  onehotdecz_7__onehotdec_u/U11/Y (NAND4BBX1M)            0.41       9.03 f
  onehotdecz_7__onehotdec_u/U10/Y (NAND3X2M)              0.14       9.17 r
  onehotdecz_7__onehotdec_u/dec[1] (onehotdec_9)          0.00       9.17 r
  addr_r2_reg_7__1_/D (DFFRQX2M)                          0.00       9.17 r
  data arrival time                                                  9.17

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_7__1_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U89/Y (CLKINVX2M)                               0.08       2.85 f
  add_x_2/U88/Y (XNOR2X2M)                                0.17       3.03 f
  add_x_2/SUM[2] (top_DW01_inc_19)                        0.00       3.03 f
  U395/Y (NOR2BX8M)                                       0.18       3.21 f
  U392/Y (NOR2X6M)                                        0.15       3.36 r
  I_78/Y (CLKINVX12M)                                     0.08       3.44 f
  add_x_3/A[2] (top_DW01_inc_21)                          0.00       3.44 f
  add_x_3/U87/Y (XOR2X3M)                                 0.16       3.60 r
  add_x_3/SUM[3] (top_DW01_inc_21)                        0.00       3.60 r
  U548/Y (NAND2X2M)                                       0.14       3.74 f
  U742/Y (NAND2X4M)                                       0.15       3.89 r
  add_x_4/A[3] (top_DW01_inc_23)                          0.00       3.89 r
  add_x_4/U86/Y (XNOR2X2M)                                0.20       4.09 r
  add_x_4/SUM[4] (top_DW01_inc_23)                        0.00       4.09 r
  U373/Y (NOR2BX4M)                                       0.24       4.33 r
  U537/Y (NOR2X4M)                                        0.07       4.40 f
  U532/Y (INVX4M)                                         0.10       4.49 r
  U530/Y (XNOR2X4M)                                       0.21       4.71 r
  U527/Y (NOR2X6M)                                        0.07       4.78 f
  U361/Y (NOR2X4M)                                        0.12       4.90 r
  U517/Y (INVX3M)                                         0.07       4.97 f
  U784/CO (ADDHX4M)                                       0.19       5.16 f
  U770/S (ADDHX4M)                                        0.17       5.33 f
  U632/Y (AND2X8M)                                        0.17       5.50 f
  U352/Y (CLKINVX4M)                                      0.05       5.56 r
  U506/Y (NAND2X4M)                                       0.08       5.63 f
  U624/CO (ADDHX4M)                                       0.17       5.80 f
  U760/CO (ADDHX4M)                                       0.16       5.96 f
  U756/S (ADDHX4M)                                        0.15       6.11 f
  U586/Y (NAND2X4M)                                       0.09       6.20 r
  U608/Y (NAND2X3M)                                       0.18       6.38 f
  U769/S (ADDHX4M)                                        0.21       6.59 f
  U330/Y (AND2X6M)                                        0.20       6.79 f
  U619/Y (NOR2X8M)                                        0.09       6.88 r
  I_263/Y (INVX2M)                                        0.07       6.94 f
  U757/CO (ADDHX4M)                                       0.19       7.14 f
  U572/Y (AND2X6M)                                        0.18       7.32 f
  U753/S (ADDHX4M)                                        0.16       7.48 f
  U466/Y (NAND2X2M)                                       0.11       7.59 r
  U432/Y (CLKINVX2M)                                      0.09       7.68 f
  onehotdecz_8__onehotdec_u/onehot[11] (onehotdec_8)      0.00       7.68 f
  onehotdecz_8__onehotdec_u/U12/Y (OR4X1M)                0.52       8.20 f
  onehotdecz_8__onehotdec_u/U32/Y (NOR2X1M)               0.15       8.35 r
  onehotdecz_8__onehotdec_u/U30/Y (NOR2BX1M)              0.24       8.59 r
  onehotdecz_8__onehotdec_u/U29/Y (NAND3BX1M)             0.21       8.80 f
  onehotdecz_8__onehotdec_u/U14/Y (AND2X2M)               0.25       9.05 f
  onehotdecz_8__onehotdec_u/U9/Y (NAND3XLM)               0.10       9.15 r
  onehotdecz_8__onehotdec_u/dec[2] (onehotdec_8)          0.00       9.15 r
  addr_r2_reg_8__2_/D (DFFRQX2M)                          0.00       9.15 r
  data arrival time                                                  9.15

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_8__2_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -9.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U681/Y (INVXLM)                                         0.14       7.95 f
  onehotdecz_7__onehotdec_u/onehot[15] (onehotdec_9)      0.00       7.95 f
  onehotdecz_7__onehotdec_u/U46/Y (NOR4X1M)               0.26       8.20 r
  onehotdecz_7__onehotdec_u/U41/Y (CLKNAND2X2M)           0.15       8.36 f
  onehotdecz_7__onehotdec_u/U40/Y (OR2X1M)                0.27       8.63 f
  onehotdecz_7__onehotdec_u/U39/Y (NOR2X1M)               0.15       8.77 r
  onehotdecz_7__onehotdec_u/U27/Y (AOI31XLM)              0.24       9.01 f
  onehotdecz_7__onehotdec_u/U13/Y (NAND2XLM)              0.12       9.13 r
  onehotdecz_7__onehotdec_u/dec[0] (onehotdec_9)          0.00       9.13 r
  addr_r2_reg_7__0_/D (DFFRQX2M)                          0.00       9.13 r
  data arrival time                                                  9.13

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_7__0_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  U663/Y (INVXLM)                                         0.15       7.50 f
  onehotdecz_6__onehotdec_u/onehot[15] (onehotdec_10)     0.00       7.50 f
  onehotdecz_6__onehotdec_u/U46/Y (NOR4X1M)               0.26       7.76 r
  onehotdecz_6__onehotdec_u/U41/Y (CLKNAND2X2M)           0.15       7.91 f
  onehotdecz_6__onehotdec_u/U40/Y (OR2X1M)                0.26       8.17 f
  onehotdecz_6__onehotdec_u/U4/Y (NOR2XLM)                0.22       8.40 r
  onehotdecz_6__onehotdec_u/U27/Y (AOI31X1M)              0.27       8.67 f
  onehotdecz_6__onehotdec_u/U6/Y (AND4XLM)                0.26       8.93 f
  onehotdecz_6__onehotdec_u/U3/Y (OAI31X1M)               0.07       9.00 r
  onehotdecz_6__onehotdec_u/dec[3] (onehotdec_10)         0.00       9.00 r
  addr_r2_reg_6__3_/D (DFFRQX2M)                          0.00       9.00 r
  data arrival time                                                  9.00

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_6__3_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.27      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -9.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  C2797/Y (AND2X8M)                                       0.17       7.52 r
  U316/Y (INVX6M)                                         0.06       7.57 f
  U759/Y (XOR2X8M)                                        0.16       7.73 f
  U682/Y (NAND2X4M)                                       0.07       7.80 r
  U681/Y (INVXLM)                                         0.14       7.95 f
  onehotdecz_7__onehotdec_u/onehot[15] (onehotdec_9)      0.00       7.95 f
  onehotdecz_7__onehotdec_u/U46/Y (NOR4X1M)               0.26       8.20 r
  onehotdecz_7__onehotdec_u/U9/Y (AND2X1M)                0.24       8.45 r
  onehotdecz_7__onehotdec_u/U14/Y (NAND2X2M)              0.09       8.53 f
  onehotdecz_7__onehotdec_u/U8/Y (AND3X2M)                0.24       8.78 f
  onehotdecz_7__onehotdec_u/U12/Y (NAND3XLM)              0.10       8.88 r
  onehotdecz_7__onehotdec_u/dec[2] (onehotdec_9)          0.00       8.88 r
  addr_r2_reg_7__2_/D (DFFRQX2M)                          0.00       8.88 r
  data arrival time                                                  8.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_7__2_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -8.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  U663/Y (INVXLM)                                         0.15       7.50 f
  onehotdecz_6__onehotdec_u/onehot[15] (onehotdec_10)     0.00       7.50 f
  onehotdecz_6__onehotdec_u/U46/Y (NOR4X1M)               0.26       7.76 r
  onehotdecz_6__onehotdec_u/U41/Y (CLKNAND2X2M)           0.15       7.91 f
  onehotdecz_6__onehotdec_u/U40/Y (OR2X1M)                0.26       8.17 f
  onehotdecz_6__onehotdec_u/U4/Y (NOR2XLM)                0.22       8.40 r
  onehotdecz_6__onehotdec_u/U27/Y (AOI31X1M)              0.27       8.67 f
  onehotdecz_6__onehotdec_u/U19/Y (NAND2X2M)              0.09       8.76 r
  onehotdecz_6__onehotdec_u/dec[0] (onehotdec_10)         0.00       8.76 r
  addr_r2_reg_6__0_/D (DFFRQX2M)                          0.00       8.76 r
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_6__0_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.25      10.68
  data required time                                                10.68
  --------------------------------------------------------------------------
  data required time                                                10.68
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  U663/Y (INVXLM)                                         0.15       7.50 f
  onehotdecz_6__onehotdec_u/onehot[15] (onehotdec_10)     0.00       7.50 f
  onehotdecz_6__onehotdec_u/U46/Y (NOR4X1M)               0.26       7.76 r
  onehotdecz_6__onehotdec_u/U41/Y (CLKNAND2X2M)           0.15       7.91 f
  onehotdecz_6__onehotdec_u/U40/Y (OR2X1M)                0.26       8.17 f
  onehotdecz_6__onehotdec_u/U11/Y (NAND4BBX1M)            0.40       8.58 f
  onehotdecz_6__onehotdec_u/U15/Y (NAND3X2M)              0.14       8.71 r
  onehotdecz_6__onehotdec_u/dec[1] (onehotdec_10)         0.00       8.71 r
  addr_r2_reg_6__1_/D (DFFRQX2M)                          0.00       8.71 r
  data arrival time                                                  8.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_6__1_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -8.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.18       2.47 f
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.47 f
  U602/Y (NAND2X3M)                                       0.09       2.56 r
  U568/Y (INVX3M)                                         0.07       2.63 f
  U404/Y (NOR2X6M)                                        0.13       2.76 r
  U403/Y (INVX8M)                                         0.06       2.82 f
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.82 f
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.91 r
  add_x_2/U90/Y (INVX8M)                                  0.06       2.97 f
  add_x_2/U114/Y (NAND2X12M)                              0.07       3.04 r
  add_x_2/U108/Y (INVX4M)                                 0.05       3.09 f
  add_x_2/U110/Y (NAND2X4M)                               0.07       3.16 r
  add_x_2/U117/Y (XNOR2X8M)                               0.13       3.29 r
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.29 r
  U393/Y (INVX4M)                                         0.06       3.35 f
  U390/Y (NOR2X6M)                                        0.13       3.48 r
  U387/Y (INVX4M)                                         0.07       3.55 f
  U386/Y (NAND2X8M)                                       0.09       3.64 r
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 r
  add_x_3/U103/Y (NAND2X8M)                               0.09       3.73 f
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.80 r
  add_x_3/U83/Y (NAND3X6M)                                0.12       3.93 f
  add_x_3/U99/Y (INVX3M)                                  0.08       4.00 r
  add_x_3/U77/Y (AND2X4M)                                 0.17       4.17 r
  add_x_3/U29/Y (XNOR2X8M)                                0.12       4.29 r
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.29 r
  U368/Y (NAND2X4M)                                       0.10       4.39 f
  U366/Y (NAND2X4M)                                       0.10       4.49 r
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.49 r
  add_x_4/U74/Y (NAND2X5M)                                0.10       4.59 f
  add_x_4/U73/Y (NOR2X8M)                                 0.11       4.70 r
  add_x_4/U68/Y (INVX2M)                                  0.08       4.78 f
  add_x_4/U67/Y (CLKINVX4M)                               0.10       4.88 r
  add_x_4/U65/Y (AND2X2M)                                 0.18       5.05 r
  add_x_4/U62/Y (XNOR2X2M)                                0.13       5.19 r
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.19 r
  U355/Y (NAND2X2M)                                       0.14       5.32 f
  U508/Y (NAND2X4M)                                       0.11       5.44 r
  U764/CO (ADDHX4M)                                       0.18       5.62 r
  U346/Y (NAND2X3M)                                       0.10       5.72 f
  U501/Y (XNOR2X4M)                                       0.15       5.86 f
  U497/Y (CLKAND2X6M)                                     0.20       6.07 f
  I_147/Y (INVX4M)                                        0.06       6.13 r
  U336/Y (NAND2X3M)                                       0.09       6.22 f
  U780/CO (ADDHX4M)                                       0.19       6.41 f
  U733/S (ADDHX4M)                                        0.17       6.58 f
  C2718/Y (AND2X6M)                                       0.20       6.78 f
  I_178/Y (CLKINVX6M)                                     0.05       6.83 r
  U475/Y (NAND2X4M)                                       0.09       6.92 f
  U703/CO (ADDHX4M)                                       0.17       7.09 f
  U787/Y (XOR2X4M)                                        0.17       7.26 f
  U664/Y (NAND2X4M)                                       0.09       7.35 r
  U663/Y (INVXLM)                                         0.15       7.50 f
  onehotdecz_6__onehotdec_u/onehot[15] (onehotdec_10)     0.00       7.50 f
  onehotdecz_6__onehotdec_u/U46/Y (NOR4X1M)               0.26       7.76 r
  onehotdecz_6__onehotdec_u/U12/Y (AND2X1M)               0.26       8.02 r
  onehotdecz_6__onehotdec_u/U21/Y (NAND2BX1M)             0.10       8.12 f
  onehotdecz_6__onehotdec_u/U22/Y (INVX1M)                0.09       8.20 r
  onehotdecz_6__onehotdec_u/U20/Y (NAND2X2M)              0.07       8.27 f
  onehotdecz_6__onehotdec_u/U14/Y (AND4X1M)               0.30       8.57 f
  onehotdecz_6__onehotdec_u/U17/Y (NAND3X2M)              0.10       8.67 r
  onehotdecz_6__onehotdec_u/dec[2] (onehotdec_10)         0.00       8.67 r
  addr_r2_reg_6__2_/D (DFFRQX2M)                          0.00       8.67 r
  data arrival time                                                  8.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_6__2_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -8.67
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  I_113/Y (INVX3M)                                        0.06       5.86 r
  C2605/Y (CLKAND2X8M)                                    0.22       6.08 r
  I_129/Y (INVX3M)                                        0.05       6.13 f
  U617/Y (XOR2X4M)                                        0.17       6.30 f
  U662/Y (NAND2X4M)                                       0.09       6.39 r
  C2669/Y (AND2X8M)                                       0.16       6.55 r
  U480/Y (INVX4M)                                         0.05       6.60 f
  U786/Y (XOR2X4M)                                        0.16       6.76 f
  C2717/Y (AND2X6M)                                       0.18       6.94 f
  onehotdecz_5__onehotdec_u/onehot[15] (onehotdec_11)     0.00       6.94 f
  onehotdecz_5__onehotdec_u/U46/Y (NOR4X1M)               0.28       7.22 r
  onehotdecz_5__onehotdec_u/U41/Y (NAND2X1M)              0.16       7.38 f
  onehotdecz_5__onehotdec_u/U40/Y (OR2X1M)                0.26       7.64 f
  onehotdecz_5__onehotdec_u/U3/Y (NOR2XLM)                0.20       7.84 r
  onehotdecz_5__onehotdec_u/U17/Y (AOI31XLM)              0.30       8.14 f
  onehotdecz_5__onehotdec_u/U4/Y (AND4X1M)                0.27       8.42 f
  onehotdecz_5__onehotdec_u/U13/Y (OAI31XLM)              0.08       8.50 r
  onehotdecz_5__onehotdec_u/dec[3] (onehotdec_11)         0.00       8.50 r
  addr_r2_reg_5__3_/D (DFFRQX1M)                          0.00       8.50 r
  data arrival time                                                  8.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_5__3_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -8.50
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  I_113/Y (INVX3M)                                        0.06       5.86 r
  C2605/Y (CLKAND2X8M)                                    0.22       6.08 r
  I_129/Y (INVX3M)                                        0.05       6.13 f
  U617/Y (XOR2X4M)                                        0.17       6.30 f
  U662/Y (NAND2X4M)                                       0.09       6.39 r
  U661/Y (INVXLM)                                         0.12       6.51 f
  onehotdecz_4__onehotdec_u/onehot[15] (onehotdec_12)     0.00       6.51 f
  onehotdecz_4__onehotdec_u/U19/Y (NOR4XLM)               0.53       7.04 r
  onehotdecz_4__onehotdec_u/U29/Y (AND2X1M)               0.27       7.32 r
  onehotdecz_4__onehotdec_u/U25/Y (NAND2BXLM)             0.15       7.47 f
  onehotdecz_4__onehotdec_u/U20/Y (NOR2X1M)               0.16       7.63 r
  onehotdecz_4__onehotdec_u/U23/Y (NAND3BXLM)             0.16       7.79 f
  onehotdecz_4__onehotdec_u/U14/Y (AND4X1M)               0.29       8.08 f
  onehotdecz_4__onehotdec_u/U8/Y (NOR2BX1M)               0.19       8.27 f
  onehotdecz_4__onehotdec_u/U6/Y (NAND4X1M)               0.10       8.37 r
  onehotdecz_4__onehotdec_u/dec[2] (onehotdec_12)         0.00       8.37 r
  addr_r2_reg_4__2_/D (DFFRQX1M)                          0.00       8.37 r
  data arrival time                                                  8.37

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_4__2_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -8.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  I_113/Y (INVX3M)                                        0.06       5.86 r
  C2605/Y (CLKAND2X8M)                                    0.22       6.08 r
  I_129/Y (INVX3M)                                        0.05       6.13 f
  U617/Y (XOR2X4M)                                        0.17       6.30 f
  U662/Y (NAND2X4M)                                       0.09       6.39 r
  U661/Y (INVXLM)                                         0.12       6.51 f
  onehotdecz_4__onehotdec_u/onehot[15] (onehotdec_12)     0.00       6.51 f
  onehotdecz_4__onehotdec_u/U19/Y (NOR4XLM)               0.53       7.04 r
  onehotdecz_4__onehotdec_u/U41/Y (NAND2X1M)              0.19       7.23 f
  onehotdecz_4__onehotdec_u/U40/Y (OR2X1M)                0.27       7.50 f
  onehotdecz_4__onehotdec_u/U12/Y (NOR2XLM)               0.22       7.72 r
  onehotdecz_4__onehotdec_u/U10/Y (AOI31XLM)              0.24       7.96 f
  onehotdecz_4__onehotdec_u/U4/Y (AND4X1M)                0.25       8.22 f
  onehotdecz_4__onehotdec_u/U9/Y (OAI31XLM)               0.08       8.30 r
  onehotdecz_4__onehotdec_u/dec[3] (onehotdec_12)         0.00       8.30 r
  addr_r2_reg_4__3_/D (DFFRQX1M)                          0.00       8.30 r
  data arrival time                                                  8.30

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_4__3_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                        2.34


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  I_113/Y (INVX3M)                                        0.06       5.86 r
  C2605/Y (CLKAND2X8M)                                    0.22       6.08 r
  I_129/Y (INVX3M)                                        0.05       6.13 f
  U617/Y (XOR2X4M)                                        0.17       6.30 f
  U662/Y (NAND2X4M)                                       0.09       6.39 r
  C2669/Y (AND2X8M)                                       0.16       6.55 r
  U480/Y (INVX4M)                                         0.05       6.60 f
  U786/Y (XOR2X4M)                                        0.16       6.76 f
  C2717/Y (AND2X6M)                                       0.18       6.94 f
  onehotdecz_5__onehotdec_u/onehot[15] (onehotdec_11)     0.00       6.94 f
  onehotdecz_5__onehotdec_u/U46/Y (NOR4X1M)               0.28       7.22 r
  onehotdecz_5__onehotdec_u/U41/Y (NAND2X1M)              0.16       7.38 f
  onehotdecz_5__onehotdec_u/U40/Y (OR2X1M)                0.26       7.64 f
  onehotdecz_5__onehotdec_u/U3/Y (NOR2XLM)                0.20       7.84 r
  onehotdecz_5__onehotdec_u/U17/Y (AOI31XLM)              0.30       8.14 f
  onehotdecz_5__onehotdec_u/U22/Y (NAND3X2M)              0.15       8.29 r
  onehotdecz_5__onehotdec_u/dec[0] (onehotdec_11)         0.00       8.29 r
  addr_r2_reg_5__0_/D (DFFRQX2M)                          0.00       8.29 r
  data arrival time                                                  8.29

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_5__0_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -8.29
  --------------------------------------------------------------------------
  slack (MET)                                                        2.38


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  I_113/Y (INVX3M)                                        0.06       5.86 r
  C2605/Y (CLKAND2X8M)                                    0.22       6.08 r
  I_129/Y (INVX3M)                                        0.05       6.13 f
  U617/Y (XOR2X4M)                                        0.17       6.30 f
  U662/Y (NAND2X4M)                                       0.09       6.39 r
  C2669/Y (AND2X8M)                                       0.16       6.55 r
  U480/Y (INVX4M)                                         0.05       6.60 f
  U786/Y (XOR2X4M)                                        0.16       6.76 f
  C2717/Y (AND2X6M)                                       0.18       6.94 f
  onehotdecz_5__onehotdec_u/onehot[15] (onehotdec_11)     0.00       6.94 f
  onehotdecz_5__onehotdec_u/U46/Y (NOR4X1M)               0.28       7.22 r
  onehotdecz_5__onehotdec_u/U21/Y (AND2X1M)               0.24       7.46 r
  onehotdecz_5__onehotdec_u/U10/Y (NAND2BXLM)             0.13       7.59 f
  onehotdecz_5__onehotdec_u/U26/Y (CLKINVX2M)             0.08       7.67 r
  onehotdecz_5__onehotdec_u/U15/Y (NAND3BX1M)             0.14       7.81 f
  onehotdecz_5__onehotdec_u/U14/Y (AND4X1M)               0.32       8.13 f
  onehotdecz_5__onehotdec_u/U23/Y (NAND3X2M)              0.10       8.22 r
  onehotdecz_5__onehotdec_u/dec[1] (onehotdec_11)         0.00       8.22 r
  addr_r2_reg_5__1_/D (DFFRQX2M)                          0.00       8.22 r
  data arrival time                                                  8.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_5__1_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.25      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -8.22
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  I_113/Y (INVX3M)                                        0.06       5.86 r
  C2605/Y (CLKAND2X8M)                                    0.22       6.08 r
  I_129/Y (INVX3M)                                        0.05       6.13 f
  U617/Y (XOR2X4M)                                        0.17       6.30 f
  U662/Y (NAND2X4M)                                       0.09       6.39 r
  C2669/Y (AND2X8M)                                       0.16       6.55 r
  U480/Y (INVX4M)                                         0.05       6.60 f
  U786/Y (XOR2X4M)                                        0.16       6.76 f
  C2717/Y (AND2X6M)                                       0.18       6.94 f
  onehotdecz_5__onehotdec_u/onehot[15] (onehotdec_11)     0.00       6.94 f
  onehotdecz_5__onehotdec_u/U46/Y (NOR4X1M)               0.28       7.22 r
  onehotdecz_5__onehotdec_u/U21/Y (AND2X1M)               0.24       7.46 r
  onehotdecz_5__onehotdec_u/U10/Y (NAND2BXLM)             0.13       7.59 f
  onehotdecz_5__onehotdec_u/U26/Y (CLKINVX2M)             0.08       7.67 r
  onehotdecz_5__onehotdec_u/U15/Y (NAND3BX1M)             0.14       7.81 f
  onehotdecz_5__onehotdec_u/U14/Y (AND4X1M)               0.32       8.13 f
  onehotdecz_5__onehotdec_u/U6/Y (NAND4X1M)               0.09       8.22 r
  onehotdecz_5__onehotdec_u/dec[2] (onehotdec_11)         0.00       8.22 r
  addr_r2_reg_5__2_/D (DFFRQX2M)                          0.00       8.22 r
  data arrival time                                                  8.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_5__2_/CK (DFFRQX2M)                         0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -8.22
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  I_113/Y (INVX3M)                                        0.06       5.86 r
  C2605/Y (CLKAND2X8M)                                    0.22       6.08 r
  I_129/Y (INVX3M)                                        0.05       6.13 f
  U617/Y (XOR2X4M)                                        0.17       6.30 f
  U662/Y (NAND2X4M)                                       0.09       6.39 r
  U661/Y (INVXLM)                                         0.12       6.51 f
  onehotdecz_4__onehotdec_u/onehot[15] (onehotdec_12)     0.00       6.51 f
  onehotdecz_4__onehotdec_u/U19/Y (NOR4XLM)               0.53       7.04 r
  onehotdecz_4__onehotdec_u/U29/Y (AND2X1M)               0.27       7.32 r
  onehotdecz_4__onehotdec_u/U25/Y (NAND2BXLM)             0.15       7.47 f
  onehotdecz_4__onehotdec_u/U20/Y (NOR2X1M)               0.16       7.63 r
  onehotdecz_4__onehotdec_u/U23/Y (NAND3BXLM)             0.16       7.79 f
  onehotdecz_4__onehotdec_u/U14/Y (AND4X1M)               0.29       8.08 f
  onehotdecz_4__onehotdec_u/U7/Y (NAND3XLM)               0.11       8.19 r
  onehotdecz_4__onehotdec_u/dec[1] (onehotdec_12)         0.00       8.19 r
  addr_r2_reg_4__1_/D (DFFRQX1M)                          0.00       8.19 r
  data arrival time                                                  8.19

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_4__1_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -8.19
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  I_113/Y (INVX3M)                                        0.06       5.86 r
  C2605/Y (CLKAND2X8M)                                    0.22       6.08 r
  I_129/Y (INVX3M)                                        0.05       6.13 f
  U617/Y (XOR2X4M)                                        0.17       6.30 f
  U662/Y (NAND2X4M)                                       0.09       6.39 r
  U661/Y (INVXLM)                                         0.12       6.51 f
  onehotdecz_4__onehotdec_u/onehot[15] (onehotdec_12)     0.00       6.51 f
  onehotdecz_4__onehotdec_u/U19/Y (NOR4XLM)               0.53       7.04 r
  onehotdecz_4__onehotdec_u/U41/Y (NAND2X1M)              0.19       7.23 f
  onehotdecz_4__onehotdec_u/U40/Y (OR2X1M)                0.27       7.50 f
  onehotdecz_4__onehotdec_u/U12/Y (NOR2XLM)               0.22       7.72 r
  onehotdecz_4__onehotdec_u/U10/Y (AOI31XLM)              0.24       7.96 f
  onehotdecz_4__onehotdec_u/U34/Y (NAND3XLM)              0.15       8.11 r
  onehotdecz_4__onehotdec_u/dec[0] (onehotdec_12)         0.00       8.11 r
  addr_r2_reg_4__0_/D (DFFRQX1M)                          0.00       8.11 r
  data arrival time                                                  8.11

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_4__0_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.67
  data required time                                                10.67
  --------------------------------------------------------------------------
  data required time                                                10.67
  data arrival time                                                 -8.11
  --------------------------------------------------------------------------
  slack (MET)                                                        2.55


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  onehotdecz_3__onehotdec_u/onehot[15] (onehotdec_13)     0.00       5.80 f
  onehotdecz_3__onehotdec_u/U46/Y (NOR4X1M)               0.20       6.00 r
  onehotdecz_3__onehotdec_u/U26/Y (NAND2XLM)              0.19       6.18 f
  onehotdecz_3__onehotdec_u/U22/Y (NOR2BXLM)              0.23       6.41 r
  onehotdecz_3__onehotdec_u/U27/Y (NAND2BXLM)             0.15       6.56 f
  onehotdecz_3__onehotdec_u/U11/Y (NOR2XLM)               0.22       6.78 r
  onehotdecz_3__onehotdec_u/U21/Y (NAND3BXLM)             0.17       6.95 f
  onehotdecz_3__onehotdec_u/U14/Y (AND4XLM)               0.29       7.24 f
  onehotdecz_3__onehotdec_u/U8/Y (NOR2BXLM)               0.18       7.42 f
  onehotdecz_3__onehotdec_u/U6/Y (NAND4XLM)               0.11       7.53 r
  onehotdecz_3__onehotdec_u/dec[2] (onehotdec_13)         0.00       7.53 r
  addr_r2_reg_3__2_/D (DFFRQX1M)                          0.00       7.53 r
  data arrival time                                                  7.53

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_3__2_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -7.53
  --------------------------------------------------------------------------
  slack (MET)                                                        3.14


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U17/Y (NAND2BXLM)                         0.26       6.82 r
  decode16_5_u0/U16/Y (OR2X1M)                            0.20       7.02 r
  decode16_5_u0/U15/Y (OAI21BXLM)                         0.18       7.19 r
  decode16_5_u0/U14/Y (OAI21BXLM)                         0.17       7.37 r
  decode16_5_u0/out[0] (decode16_5)                       0.00       7.37 r
  v_r2_reg_0_/D (DFFTRX1M)                                0.00       7.37 r
  data arrival time                                                  7.37

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_0_/CK (DFFTRX1M)                               0.00      10.92 r
  library setup time                                     -0.28      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -7.37
  --------------------------------------------------------------------------
  slack (MET)                                                        3.28


  Startpoint: v_r1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_1_/CK (DFFRHQX8M)                              0.00       1.90 r
  v_r1_reg_1_/Q (DFFRHQX8M)                               0.30       2.20 r
  U407/Y (CLKINVX8M)                                      0.09       2.29 f
  add_x_1/A[1] (top_DW01_inc_17)                          0.00       2.29 f
  add_x_1/U124/Y (XOR2X4M)                                0.16       2.45 r
  add_x_1/SUM[1] (top_DW01_inc_17)                        0.00       2.45 r
  U602/Y (NAND2X3M)                                       0.10       2.55 f
  U568/Y (INVX3M)                                         0.10       2.65 r
  U404/Y (NOR2X6M)                                        0.06       2.71 f
  U403/Y (INVX8M)                                         0.07       2.78 r
  add_x_2/A[1] (top_DW01_inc_19)                          0.00       2.78 r
  add_x_2/U91/Y (NAND2X8M)                                0.09       2.87 f
  add_x_2/U90/Y (INVX8M)                                  0.08       2.95 r
  add_x_2/U114/Y (NAND2X12M)                              0.08       3.03 f
  add_x_2/U108/Y (INVX4M)                                 0.06       3.10 r
  add_x_2/U110/Y (NAND2X4M)                               0.08       3.18 f
  add_x_2/U117/Y (XNOR2X8M)                               0.14       3.32 f
  add_x_2/SUM[5] (top_DW01_inc_19)                        0.00       3.32 f
  U393/Y (INVX4M)                                         0.08       3.40 r
  U390/Y (NOR2X6M)                                        0.06       3.46 f
  U387/Y (INVX4M)                                         0.08       3.54 r
  U386/Y (NAND2X8M)                                       0.10       3.64 f
  add_x_3/A[5] (top_DW01_inc_21)                          0.00       3.64 f
  add_x_3/U103/Y (NAND2X8M)                               0.10       3.74 r
  add_x_3/U84/Y (CLKINVX6M)                               0.07       3.82 f
  add_x_3/U83/Y (NAND3X6M)                                0.10       3.92 r
  add_x_3/U99/Y (INVX3M)                                  0.05       3.97 f
  add_x_3/U77/Y (AND2X4M)                                 0.16       4.13 f
  add_x_3/U29/Y (XNOR2X8M)                                0.13       4.26 f
  add_x_3/SUM[9] (top_DW01_inc_21)                        0.00       4.26 f
  U368/Y (NAND2X4M)                                       0.08       4.35 r
  U366/Y (NAND2X4M)                                       0.11       4.46 f
  add_x_4/A[9] (top_DW01_inc_23)                          0.00       4.46 f
  add_x_4/U74/Y (NAND2X5M)                                0.11       4.57 r
  add_x_4/U73/Y (NOR2X8M)                                 0.05       4.62 f
  add_x_4/U68/Y (INVX2M)                                  0.09       4.71 r
  add_x_4/U67/Y (CLKINVX4M)                               0.11       4.82 f
  add_x_4/U65/Y (AND2X2M)                                 0.19       5.01 f
  add_x_4/U62/Y (XNOR2X2M)                                0.16       5.17 f
  add_x_4/SUM[11] (top_DW01_inc_23)                       0.00       5.17 f
  U355/Y (NAND2X2M)                                       0.12       5.29 r
  U583/Y (INVXLM)                                         0.12       5.42 f
  onehotdecz_3__onehotdec_u/onehot[11] (onehotdec_13)     0.00       5.42 f
  onehotdecz_3__onehotdec_u/U18/Y (NOR4XLM)               0.50       5.92 r
  onehotdecz_3__onehotdec_u/U33/Y (NAND2XLM)              0.18       6.10 f
  onehotdecz_3__onehotdec_u/U32/Y (NOR2XLM)               0.23       6.33 r
  onehotdecz_3__onehotdec_u/U30/Y (NOR2BX1M)              0.25       6.58 r
  onehotdecz_3__onehotdec_u/U29/Y (NAND3BX1M)             0.19       6.77 f
  onehotdecz_3__onehotdec_u/U28/Y (NAND3XLM)              0.14       6.91 r
  onehotdecz_3__onehotdec_u/U3/Y (AOI31XLM)               0.10       7.01 f
  onehotdecz_3__onehotdec_u/U4/Y (AND4XLM)                0.25       7.26 f
  onehotdecz_3__onehotdec_u/U9/Y (OAI31XLM)               0.08       7.34 r
  onehotdecz_3__onehotdec_u/dec[3] (onehotdec_13)         0.00       7.34 r
  addr_r2_reg_3__3_/D (DFFRQX1M)                          0.00       7.34 r
  data arrival time                                                  7.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_3__3_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -7.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.30


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  onehotdecz_3__onehotdec_u/onehot[15] (onehotdec_13)     0.00       5.80 f
  onehotdecz_3__onehotdec_u/U46/Y (NOR4X1M)               0.20       6.00 r
  onehotdecz_3__onehotdec_u/U26/Y (NAND2XLM)              0.19       6.18 f
  onehotdecz_3__onehotdec_u/U22/Y (NOR2BXLM)              0.23       6.41 r
  onehotdecz_3__onehotdec_u/U27/Y (NAND2BXLM)             0.15       6.56 f
  onehotdecz_3__onehotdec_u/U11/Y (NOR2XLM)               0.22       6.78 r
  onehotdecz_3__onehotdec_u/U21/Y (NAND3BXLM)             0.17       6.95 f
  onehotdecz_3__onehotdec_u/U14/Y (AND4XLM)               0.29       7.24 f
  onehotdecz_3__onehotdec_u/U10/Y (NAND4XLM)              0.11       7.34 r
  onehotdecz_3__onehotdec_u/dec[1] (onehotdec_13)         0.00       7.34 r
  addr_r2_reg_3__1_/D (DFFRQX1M)                          0.00       7.34 r
  data arrival time                                                  7.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_3__1_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -7.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.32


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U17/Y (NAND2BXLM)                         0.26       6.82 r
  decode16_5_u0/U16/Y (OR2X1M)                            0.20       7.02 r
  decode16_5_u0/U15/Y (OAI21BXLM)                         0.18       7.19 r
  decode16_5_u0/out[1] (decode16_5)                       0.00       7.19 r
  v_r2_reg_1_/D (DFFTRX1M)                                0.00       7.19 r
  data arrival time                                                  7.19

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_1_/CK (DFFTRX1M)                               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -7.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.44


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U17/Y (NAND2BXLM)                         0.26       6.82 r
  decode16_5_u0/U7/Y (OAI21BXLM)                          0.19       7.02 r
  decode16_5_u0/U6/Y (OAI21BXLM)                          0.17       7.19 r
  decode16_5_u0/out[4] (decode16_5)                       0.00       7.19 r
  v_r2_reg_4_/D (DFFTRX1M)                                0.00       7.19 r
  data arrival time                                                  7.19

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_4_/CK (DFFTRX1M)                               0.00      10.92 r
  library setup time                                     -0.28      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -7.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.46


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U17/Y (NAND2BXLM)                         0.26       6.82 r
  decode16_5_u0/U16/Y (OR2X1M)                            0.20       7.02 r
  decode16_5_u0/U8/Y (OAI21BXLM)                          0.15       7.16 r
  decode16_5_u0/out[2] (decode16_5)                       0.00       7.16 r
  v_r2_reg_2_/D (DFFTRX1M)                                0.00       7.16 r
  data arrival time                                                  7.16

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_2_/CK (DFFTRX1M)                               0.00      10.92 r
  library setup time                                     -0.28      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.48


  Startpoint: datar_reg_15__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[127] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_15__7_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_15__7_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[127] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_15__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[126] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_15__6_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_15__6_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[126] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_15__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[125] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_15__5_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_15__5_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[125] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_15__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[124] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_15__4_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_15__4_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[124] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[123] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_15__3_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_15__3_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[123] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_15__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[122] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_15__2_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_15__2_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[122] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_15__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[121] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_15__1_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_15__1_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[121] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_15__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[120] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_15__0_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_15__0_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[120] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_14__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[119] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_14__7_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_14__7_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[119] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_14__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[118] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_14__6_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_14__6_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[118] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_14__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[117] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_14__5_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_14__5_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[117] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_14__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[116] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_14__4_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_14__4_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[116] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[115] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_14__3_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_14__3_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[115] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_14__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[114] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_14__2_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_14__2_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[114] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_14__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[113] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_14__1_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_14__1_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[113] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_14__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[112] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_14__0_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_14__0_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[112] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_13__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[111] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_13__7_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_13__7_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[111] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_13__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[110] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_13__6_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_13__6_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[110] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_13__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[109] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_13__5_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_13__5_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[109] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_13__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[108] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_13__4_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_13__4_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[108] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_13__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[107] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_13__3_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_13__3_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[107] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[106] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_13__2_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_13__2_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[106] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_13__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[105] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_13__1_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_13__1_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[105] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_13__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[104] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_13__0_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_13__0_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[104] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_12__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[103] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_12__7_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_12__7_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[103] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_12__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[102] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_12__6_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_12__6_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[102] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_12__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[101] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_12__5_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_12__5_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[101] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_12__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[100] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_12__4_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_12__4_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[100] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_12__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[99] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_12__3_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_12__3_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[99] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[98] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_12__2_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_12__2_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[98] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_12__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[97] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_12__1_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_12__1_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[97] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_12__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[96] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_12__0_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_12__0_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[96] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_11__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[95] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_11__7_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_11__7_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[95] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_11__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[94] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_11__6_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_11__6_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[94] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_11__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[93] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_11__5_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_11__5_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[93] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_11__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[92] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_11__4_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_11__4_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[92] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_11__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[91] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_11__3_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_11__3_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[91] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[90] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_11__2_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_11__2_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[90] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_11__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[89] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_11__1_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_11__1_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[89] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_11__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[88] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_11__0_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_11__0_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[88] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_10__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[87] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_10__7_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_10__7_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[87] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_10__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[86] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_10__6_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_10__6_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[86] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_10__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[85] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_10__5_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_10__5_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[85] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_10__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[84] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_10__4_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_10__4_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[84] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_10__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[83] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_10__3_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_10__3_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[83] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[82] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_10__2_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_10__2_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[82] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_10__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[81] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_10__1_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_10__1_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[81] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_10__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[80] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_10__0_/CK (DFFRQX1M)           0.00       1.90 r
  datar_reg_10__0_/Q (DFFRQX1M)            1.74       3.64 r
  x_out[80] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_9__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[79] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_9__7_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_9__7_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[79] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_9__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[78] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_9__6_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_9__6_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[78] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_9__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[77] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_9__5_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_9__5_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[77] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_9__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[76] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_9__4_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_9__4_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[76] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_9__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[75] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_9__3_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_9__3_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[75] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[74] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_9__2_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_9__2_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[74] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_9__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[73] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_9__1_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_9__1_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[73] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_9__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[72] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_9__0_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_9__0_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[72] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_8__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[71] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_8__7_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_8__7_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[71] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_8__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[70] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_8__6_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_8__6_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[70] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_8__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[69] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_8__5_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_8__5_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[69] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_8__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[68] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_8__4_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_8__4_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[68] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_8__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[67] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_8__3_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_8__3_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[67] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[66] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_8__2_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_8__2_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[66] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_8__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[65] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_8__1_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_8__1_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[65] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_8__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[64] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_8__0_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_8__0_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[64] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_7__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[63] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_7__7_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_7__7_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[63] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_7__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[62] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_7__6_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_7__6_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[62] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_7__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[61] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_7__5_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_7__5_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[61] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_7__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[60] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_7__4_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_7__4_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[60] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_7__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[59] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_7__3_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_7__3_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[59] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[58] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_7__2_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_7__2_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[58] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_7__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[57] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_7__1_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_7__1_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[57] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[56] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_7__0_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_7__0_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[56] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_6__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[55] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_6__7_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_6__7_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[55] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_6__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[54] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_6__6_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_6__6_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[54] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_6__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[53] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_6__5_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_6__5_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[53] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_6__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[52] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_6__4_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_6__4_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[52] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_6__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[51] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_6__3_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_6__3_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[51] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[50] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_6__2_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_6__2_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[50] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_6__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[49] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_6__1_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_6__1_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[49] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[48] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_6__0_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_6__0_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[48] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_5__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[47] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_5__7_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_5__7_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[47] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_5__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[46] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_5__6_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_5__6_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[46] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_5__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[45] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_5__5_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_5__5_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[45] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_5__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[44] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_5__4_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_5__4_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[44] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[43] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_5__3_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_5__3_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[43] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_5__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[42] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_5__2_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_5__2_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[42] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_5__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[41] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_5__1_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_5__1_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[41] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[40] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_5__0_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_5__0_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[40] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_4__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[39] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_4__7_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_4__7_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[39] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_4__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[38] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_4__6_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_4__6_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[38] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_4__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[37] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_4__5_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_4__5_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[37] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_4__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[36] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_4__4_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_4__4_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[36] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_4__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[35] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_4__3_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_4__3_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[35] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[34] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_4__2_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_4__2_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[34] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_4__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[33] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_4__1_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_4__1_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[33] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[32] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_4__0_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_4__0_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[32] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_3__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_3__7_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_3__7_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[31] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_3__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_3__6_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_3__6_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[30] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_3__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_3__5_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_3__5_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[29] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_3__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_3__4_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_3__4_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[28] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_3__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_3__3_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_3__3_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[27] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_3__2_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_3__2_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[26] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_3__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_3__1_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_3__1_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[25] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_3__0_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_3__0_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[24] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_2__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_2__7_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_2__7_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[23] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_2__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_2__6_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_2__6_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[22] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_2__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_2__5_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_2__5_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[21] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_2__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_2__4_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_2__4_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[20] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_2__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_2__3_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_2__3_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[19] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_2__2_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_2__2_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[18] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_2__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_2__1_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_2__1_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[17] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_2__0_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_2__0_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[16] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_1__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_1__7_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_1__7_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[15] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_1__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_1__6_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_1__6_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[14] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_1__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_1__5_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_1__5_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[13] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_1__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_1__4_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_1__4_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[12] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_1__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_1__3_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_1__3_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[11] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_1__2_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_1__2_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[10] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_1__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_1__1_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_1__1_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[9] (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_1__0_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_1__0_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[8] (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_0__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_0__7_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_0__7_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[7] (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_0__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_0__6_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_0__6_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[6] (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_0__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_0__5_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_0__5_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[5] (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_0__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_0__4_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_0__4_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[4] (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_0__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_0__3_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_0__3_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[3] (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_0__2_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_0__2_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[2] (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_0__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_0__1_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_0__1_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[1] (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: datar_reg_0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x_out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datar_reg_0__0_/CK (DFFRQX1M)            0.00       1.90 r
  datar_reg_0__0_/Q (DFFRQX1M)             1.74       3.64 r
  x_out[0] (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U92/Y (NAND2X6M)                                0.12       2.66 f
  add_x_1/U41/Y (NOR2X4M)                                 0.10       2.76 r
  add_x_1/U33/Y (XNOR2X2M)                                0.14       2.90 r
  add_x_1/SUM[9] (top_DW01_inc_17)                        0.00       2.90 r
  U391/Y (NAND2X2M)                                       0.13       3.03 f
  C2425/Y (AND2X6M)                                       0.22       3.25 f
  I_39/Y (CLKINVX8M)                                      0.07       3.32 r
  add_x_2/A[9] (top_DW01_inc_19)                          0.00       3.32 r
  add_x_2/U36/Y (NAND2X8M)                                0.09       3.40 f
  add_x_2/U35/Y (NOR2X12M)                                0.12       3.52 r
  add_x_2/U116/Y (NAND2X12M)                              0.10       3.62 f
  add_x_2/U79/Y (NOR2X2M)                                 0.12       3.74 r
  add_x_2/U21/Y (XNOR2X2M)                                0.15       3.89 r
  add_x_2/SUM[11] (top_DW01_inc_19)                       0.00       3.89 r
  U377/Y (NAND2X2M)                                       0.11       4.00 f
  U375/Y (NAND2X2M)                                       0.12       4.12 r
  add_x_3/A[11] (top_DW01_inc_21)                         0.00       4.12 r
  add_x_3/U73/Y (NAND3X2M)                                0.16       4.28 f
  add_x_3/U95/Y (CLKINVX4M)                               0.09       4.37 r
  add_x_3/U69/Y (NAND2X6M)                                0.09       4.45 f
  add_x_3/U14/Y (NOR2X2M)                                 0.15       4.60 r
  add_x_3/U8/Y (XNOR2X4M)                                 0.17       4.77 r
  add_x_3/SUM[13] (top_DW01_inc_21)                       0.00       4.77 r
  U525/Y (NAND2X4M)                                       0.09       4.86 f
  C2545/Y (AND2X6M)                                       0.17       5.02 f
  I_99/Y (CLKINVX4M)                                      0.05       5.07 r
  add_x_4/A[13] (top_DW01_inc_23)                         0.00       5.07 r
  add_x_4/U64/Y (AND3X4M)                                 0.21       5.29 r
  add_x_4/U92/Y (NAND2X8M)                                0.09       5.38 f
  add_x_4/U4/Y (NOR2X6M)                                  0.10       5.48 r
  add_x_4/U58/Y (XOR2X4M)                                 0.12       5.60 f
  add_x_4/SUM[15] (top_DW01_inc_23)                       0.00       5.60 f
  C2589/Y (AND2X6M)                                       0.20       5.80 f
  onehotdecz_3__onehotdec_u/onehot[15] (onehotdec_13)     0.00       5.80 f
  onehotdecz_3__onehotdec_u/U46/Y (NOR4X1M)               0.20       6.00 r
  onehotdecz_3__onehotdec_u/U26/Y (NAND2XLM)              0.19       6.18 f
  onehotdecz_3__onehotdec_u/U22/Y (NOR2BXLM)              0.23       6.41 r
  onehotdecz_3__onehotdec_u/U27/Y (NAND2BXLM)             0.15       6.56 f
  onehotdecz_3__onehotdec_u/U11/Y (NOR2XLM)               0.22       6.78 r
  onehotdecz_3__onehotdec_u/U19/Y (NAND3BXLM)             0.22       7.01 f
  onehotdecz_3__onehotdec_u/U17/Y (NAND4XLM)              0.16       7.16 r
  onehotdecz_3__onehotdec_u/dec[0] (onehotdec_13)         0.00       7.16 r
  addr_r2_reg_3__0_/D (DFFRQX1M)                          0.00       7.16 r
  data arrival time                                                  7.16

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_3__0_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.50


  Startpoint: v_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_15_/CK (DFFTRX1M)              0.00       1.90 r
  v_out_reg_15_/Q (DFFTRX1M)               1.64       3.54 r
  v_out[15] (out)                          0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_14_/CK (DFFTRX1M)              0.00       1.90 r
  v_out_reg_14_/Q (DFFTRX1M)               1.64       3.54 r
  v_out[14] (out)                          0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_13_/CK (DFFTRX1M)              0.00       1.90 r
  v_out_reg_13_/Q (DFFTRX1M)               1.64       3.54 r
  v_out[13] (out)                          0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_12_/CK (DFFTRX1M)              0.00       1.90 r
  v_out_reg_12_/Q (DFFTRX1M)               1.64       3.54 r
  v_out[12] (out)                          0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_11_/CK (DFFTRX1M)              0.00       1.90 r
  v_out_reg_11_/Q (DFFTRX1M)               1.64       3.54 r
  v_out[11] (out)                          0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_10_/CK (DFFTRX1M)              0.00       1.90 r
  v_out_reg_10_/Q (DFFTRX1M)               1.64       3.54 r
  v_out[10] (out)                          0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_9_/CK (DFFTRX1M)               0.00       1.90 r
  v_out_reg_9_/Q (DFFTRX1M)                1.64       3.54 r
  v_out[9] (out)                           0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_8_/CK (DFFTRX1M)               0.00       1.90 r
  v_out_reg_8_/Q (DFFTRX1M)                1.64       3.54 r
  v_out[8] (out)                           0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_7_/CK (DFFTRX1M)               0.00       1.90 r
  v_out_reg_7_/Q (DFFTRX1M)                1.64       3.54 r
  v_out[7] (out)                           0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_6_/CK (DFFTRX1M)               0.00       1.90 r
  v_out_reg_6_/Q (DFFTRX1M)                1.64       3.54 r
  v_out[6] (out)                           0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_5_/CK (DFFTRX1M)               0.00       1.90 r
  v_out_reg_5_/Q (DFFTRX1M)                1.64       3.54 r
  v_out[5] (out)                           0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_4_/CK (DFFTRX1M)               0.00       1.90 r
  v_out_reg_4_/Q (DFFTRX1M)                1.64       3.54 r
  v_out[4] (out)                           0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_3_/CK (DFFTRX1M)               0.00       1.90 r
  v_out_reg_3_/Q (DFFTRX1M)                1.64       3.54 r
  v_out[3] (out)                           0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_2_/CK (DFFTRX1M)               0.00       1.90 r
  v_out_reg_2_/Q (DFFTRX1M)                1.64       3.54 r
  v_out[2] (out)                           0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_1_/CK (DFFTRX1M)               0.00       1.90 r
  v_out_reg_1_/Q (DFFTRX1M)                1.64       3.54 r
  v_out[1] (out)                           0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_out_reg_0_/CK (DFFTRX1M)               0.00       1.90 r
  v_out_reg_0_/Q (DFFTRX1M)                1.64       3.54 r
  v_out[0] (out)                           0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: datavaild_o_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datavaild_o
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  datavaild_o_reg/CK (DFFTRX1M)            0.00       1.90 r
  datavaild_o_reg/Q (DFFTRX1M)             1.64       3.54 r
  datavaild_o (out)                        0.00       3.54 r
  data arrival time                                   3.54

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: v_r1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_12_/CK (DFFRQX2M)                              0.00       1.90 r
  v_r1_reg_12_/Q (DFFRQX2M)                               0.64       2.54 f
  I_4/Y (INVX2M)                                          0.13       2.67 r
  add_x_1/A[12] (top_DW01_inc_17)                         0.00       2.67 r
  add_x_1/U13/Y (NAND2X2M)                                0.09       2.77 f
  add_x_1/U101/Y (INVXLM)                                 0.11       2.88 r
  add_x_1/U11/Y (NAND2X2M)                                0.09       2.96 f
  add_x_1/U99/Y (NOR2X2M)                                 0.12       3.08 r
  add_x_1/U4/Y (XNOR2X2M)                                 0.13       3.21 r
  add_x_1/SUM[14] (top_DW01_inc_17)                       0.00       3.21 r
  C2398/Y (AND2X2M)                                       0.23       3.44 r
  I_18/Y (INVXLM)                                         0.07       3.51 f
  U571/Y (AND2X1M)                                        0.27       3.78 f
  I_34/Y (INVX2M)                                         0.10       3.87 r
  add_x_2/A[14] (top_DW01_inc_19)                         0.00       3.87 r
  add_x_2/U6/Y (NAND2XLM)                                 0.12       3.99 f
  add_x_2/U92/Y (NOR2X1M)                                 0.14       4.13 r
  add_x_2/U2/Y (XNOR2X2M)                                 0.14       4.27 r
  add_x_2/SUM[15] (top_DW01_inc_19)                       0.00       4.27 r
  C2461/Y (AND2X2M)                                       0.23       4.50 r
  I_49/Y (CLKINVX1M)                                      0.07       4.58 f
  C2477/Y (AND2X2M)                                       0.23       4.80 f
  I_65/Y (INVX2M)                                         0.07       4.88 r
  add_x_3/A[15] (top_DW01_inc_21)                         0.00       4.88 r
  add_x_3/U90/Y (INVX2M)                                  0.05       4.92 f
  add_x_3/U1/Y (XNOR2X2M)                                 0.17       5.10 f
  add_x_3/SUM[15] (top_DW01_inc_21)                       0.00       5.10 f
  U357/Y (NAND2X2M)                                       0.10       5.20 r
  U659/Y (CLKINVX1M)                                      0.14       5.33 f
  onehotdecz_2__onehotdec_u/onehot[15] (onehotdec_14)     0.00       5.33 f
  onehotdecz_2__onehotdec_u/U46/Y (NOR4X1M)               0.22       5.55 r
  onehotdecz_2__onehotdec_u/U26/Y (NAND2XLM)              0.17       5.72 f
  onehotdecz_2__onehotdec_u/U22/Y (NOR2BXLM)              0.23       5.95 r
  onehotdecz_2__onehotdec_u/U27/Y (NAND2BXLM)             0.16       6.11 f
  onehotdecz_2__onehotdec_u/U19/Y (NOR2XLM)               0.22       6.33 r
  onehotdecz_2__onehotdec_u/U23/Y (NAND3BXLM)             0.17       6.49 f
  onehotdecz_2__onehotdec_u/U14/Y (AND4XLM)               0.29       6.78 f
  onehotdecz_2__onehotdec_u/U8/Y (NOR2BXLM)               0.18       6.96 f
  onehotdecz_2__onehotdec_u/U6/Y (NAND4XLM)               0.11       7.07 r
  onehotdecz_2__onehotdec_u/dec[2] (onehotdec_14)         0.00       7.07 r
  addr_r2_reg_2__2_/D (DFFRQX1M)                          0.00       7.07 r
  data arrival time                                                  7.07

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_2__2_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -7.07
  --------------------------------------------------------------------------
  slack (MET)                                                        3.59


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U17/Y (NAND2BXLM)                         0.26       6.82 r
  decode16_5_u0/U7/Y (OAI21BXLM)                          0.19       7.02 r
  decode16_5_u0/out[5] (decode16_5)                       0.00       7.02 r
  v_r2_reg_5_/D (DFFTRX1M)                                0.00       7.02 r
  data arrival time                                                  7.02

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_5_/CK (DFFTRX1M)                               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -7.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.62


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U17/Y (NAND2BXLM)                         0.26       6.82 r
  decode16_5_u0/U16/Y (OR2X1M)                            0.20       7.02 r
  decode16_5_u0/out[3] (decode16_5)                       0.00       7.02 r
  v_r2_reg_3_/D (DFFTRX1M)                                0.00       7.02 r
  data arrival time                                                  7.02

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_3_/CK (DFFTRX1M)                               0.00      10.92 r
  library setup time                                     -0.27      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -7.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.64


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U17/Y (NAND2BXLM)                         0.26       6.82 r
  decode16_5_u0/U5/Y (OAI21BXLM)                          0.16       6.99 r
  decode16_5_u0/out[6] (decode16_5)                       0.00       6.99 r
  v_r2_reg_6_/D (DFFTRX1M)                                0.00       6.99 r
  data arrival time                                                  6.99

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_6_/CK (DFFTRX1M)                               0.00      10.92 r
  library setup time                                     -0.28      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -6.99
  --------------------------------------------------------------------------
  slack (MET)                                                        3.66


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U4/Y (OAI21BXLM)                          0.19       6.76 r
  decode16_5_u0/U3/Y (OAI21BXLM)                          0.17       6.93 r
  decode16_5_u0/out[8] (decode16_5)                       0.00       6.93 r
  v_r2_reg_8_/D (DFFTRX1M)                                0.00       6.93 r
  data arrival time                                                  6.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_8_/CK (DFFTRX1M)                               0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -6.93
  --------------------------------------------------------------------------
  slack (MET)                                                        3.71


  Startpoint: v_r1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_12_/CK (DFFRQX2M)                              0.00       1.90 r
  v_r1_reg_12_/Q (DFFRQX2M)                               0.64       2.54 f
  I_4/Y (INVX2M)                                          0.13       2.67 r
  add_x_1/A[12] (top_DW01_inc_17)                         0.00       2.67 r
  add_x_1/U13/Y (NAND2X2M)                                0.09       2.77 f
  add_x_1/U101/Y (INVXLM)                                 0.11       2.88 r
  add_x_1/U11/Y (NAND2X2M)                                0.09       2.96 f
  add_x_1/U99/Y (NOR2X2M)                                 0.12       3.08 r
  add_x_1/U4/Y (XNOR2X2M)                                 0.13       3.21 r
  add_x_1/SUM[14] (top_DW01_inc_17)                       0.00       3.21 r
  C2398/Y (AND2X2M)                                       0.23       3.44 r
  I_18/Y (INVXLM)                                         0.07       3.51 f
  U571/Y (AND2X1M)                                        0.27       3.78 f
  I_34/Y (INVX2M)                                         0.10       3.87 r
  add_x_2/A[14] (top_DW01_inc_19)                         0.00       3.87 r
  add_x_2/U6/Y (NAND2XLM)                                 0.12       3.99 f
  add_x_2/U92/Y (NOR2X1M)                                 0.14       4.13 r
  add_x_2/U2/Y (XNOR2X2M)                                 0.14       4.27 r
  add_x_2/SUM[15] (top_DW01_inc_19)                       0.00       4.27 r
  C2461/Y (AND2X2M)                                       0.23       4.50 r
  I_49/Y (CLKINVX1M)                                      0.07       4.58 f
  C2477/Y (AND2X2M)                                       0.23       4.80 f
  I_65/Y (INVX2M)                                         0.07       4.88 r
  add_x_3/A[15] (top_DW01_inc_21)                         0.00       4.88 r
  add_x_3/U90/Y (INVX2M)                                  0.05       4.92 f
  add_x_3/U1/Y (XNOR2X2M)                                 0.17       5.10 f
  add_x_3/SUM[15] (top_DW01_inc_21)                       0.00       5.10 f
  U357/Y (NAND2X2M)                                       0.10       5.20 r
  U659/Y (CLKINVX1M)                                      0.14       5.33 f
  onehotdecz_2__onehotdec_u/onehot[15] (onehotdec_14)     0.00       5.33 f
  onehotdecz_2__onehotdec_u/U46/Y (NOR4X1M)               0.22       5.55 r
  onehotdecz_2__onehotdec_u/U26/Y (NAND2XLM)              0.17       5.72 f
  onehotdecz_2__onehotdec_u/U22/Y (NOR2BXLM)              0.23       5.95 r
  onehotdecz_2__onehotdec_u/U27/Y (NAND2BXLM)             0.16       6.11 f
  onehotdecz_2__onehotdec_u/U19/Y (NOR2XLM)               0.22       6.33 r
  onehotdecz_2__onehotdec_u/U23/Y (NAND3BXLM)             0.17       6.49 f
  onehotdecz_2__onehotdec_u/U14/Y (AND4XLM)               0.29       6.78 f
  onehotdecz_2__onehotdec_u/U10/Y (NAND4XLM)              0.11       6.89 r
  onehotdecz_2__onehotdec_u/dec[1] (onehotdec_14)         0.00       6.89 r
  addr_r2_reg_2__1_/D (DFFRQX1M)                          0.00       6.89 r
  data arrival time                                                  6.89

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_2__1_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -6.89
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U17/Y (NAND2BXLM)                         0.26       6.82 r
  decode16_5_u0/out[7] (decode16_5)                       0.00       6.82 r
  v_r2_reg_7_/D (DFFTRX1M)                                0.00       6.82 r
  data arrival time                                                  6.82

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_7_/CK (DFFTRX1M)                               0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -6.82
  --------------------------------------------------------------------------
  slack (MET)                                                        3.82


  Startpoint: v_r1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_12_/CK (DFFRQX2M)                              0.00       1.90 r
  v_r1_reg_12_/Q (DFFRQX2M)                               0.64       2.54 f
  I_4/Y (INVX2M)                                          0.13       2.67 r
  add_x_1/A[12] (top_DW01_inc_17)                         0.00       2.67 r
  add_x_1/U13/Y (NAND2X2M)                                0.09       2.77 f
  add_x_1/U101/Y (INVXLM)                                 0.11       2.88 r
  add_x_1/U11/Y (NAND2X2M)                                0.09       2.96 f
  add_x_1/U99/Y (NOR2X2M)                                 0.12       3.08 r
  add_x_1/U4/Y (XNOR2X2M)                                 0.13       3.21 r
  add_x_1/SUM[14] (top_DW01_inc_17)                       0.00       3.21 r
  C2398/Y (AND2X2M)                                       0.23       3.44 r
  I_18/Y (INVXLM)                                         0.07       3.51 f
  U571/Y (AND2X1M)                                        0.27       3.78 f
  I_34/Y (INVX2M)                                         0.10       3.87 r
  add_x_2/A[14] (top_DW01_inc_19)                         0.00       3.87 r
  add_x_2/U6/Y (NAND2XLM)                                 0.12       3.99 f
  add_x_2/U92/Y (NOR2X1M)                                 0.14       4.13 r
  add_x_2/U2/Y (XNOR2X2M)                                 0.14       4.27 r
  add_x_2/SUM[15] (top_DW01_inc_19)                       0.00       4.27 r
  C2461/Y (AND2X2M)                                       0.23       4.50 r
  I_49/Y (CLKINVX1M)                                      0.07       4.58 f
  C2477/Y (AND2X2M)                                       0.23       4.80 f
  I_65/Y (INVX2M)                                         0.07       4.88 r
  add_x_3/A[15] (top_DW01_inc_21)                         0.00       4.88 r
  add_x_3/U90/Y (INVX2M)                                  0.05       4.92 f
  add_x_3/U1/Y (XNOR2X2M)                                 0.17       5.10 f
  add_x_3/SUM[15] (top_DW01_inc_21)                       0.00       5.10 f
  U357/Y (NAND2X2M)                                       0.10       5.20 r
  U659/Y (CLKINVX1M)                                      0.14       5.33 f
  onehotdecz_2__onehotdec_u/onehot[15] (onehotdec_14)     0.00       5.33 f
  onehotdecz_2__onehotdec_u/U46/Y (NOR4X1M)               0.22       5.55 r
  onehotdecz_2__onehotdec_u/U41/Y (NAND2XLM)              0.18       5.73 f
  onehotdecz_2__onehotdec_u/U40/Y (OR2X1M)                0.27       6.00 f
  onehotdecz_2__onehotdec_u/U39/Y (NOR2XLM)               0.20       6.20 r
  onehotdecz_2__onehotdec_u/U13/Y (AOI31XLM)              0.25       6.45 f
  onehotdecz_2__onehotdec_u/U4/Y (AND4XLM)                0.25       6.70 f
  onehotdecz_2__onehotdec_u/U15/Y (OAI31XLM)              0.08       6.78 r
  onehotdecz_2__onehotdec_u/dec[3] (onehotdec_14)         0.00       6.78 r
  addr_r2_reg_2__3_/D (DFFRQX1M)                          0.00       6.78 r
  data arrival time                                                  6.78

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_2__3_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                        3.86


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U4/Y (OAI21BXLM)                          0.19       6.76 r
  decode16_5_u0/out[9] (decode16_5)                       0.00       6.76 r
  v_r2_reg_9_/D (DFFTRX1M)                                0.00       6.76 r
  data arrival time                                                  6.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_9_/CK (DFFTRX1M)                               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -6.76
  --------------------------------------------------------------------------
  slack (MET)                                                        3.88


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/U12/Y (OAI21BXLM)                         0.16       6.73 r
  decode16_5_u0/out[10] (decode16_5)                      0.00       6.73 r
  v_r2_reg_10_/D (DFFTRX1M)                               0.00       6.73 r
  data arrival time                                                  6.73

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_10_/CK (DFFTRX1M)                              0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -6.73
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: v_r1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_12_/CK (DFFRQX2M)                              0.00       1.90 r
  v_r1_reg_12_/Q (DFFRQX2M)                               0.64       2.54 f
  I_4/Y (INVX2M)                                          0.13       2.67 r
  add_x_1/A[12] (top_DW01_inc_17)                         0.00       2.67 r
  add_x_1/U13/Y (NAND2X2M)                                0.09       2.77 f
  add_x_1/U101/Y (INVXLM)                                 0.11       2.88 r
  add_x_1/U11/Y (NAND2X2M)                                0.09       2.96 f
  add_x_1/U99/Y (NOR2X2M)                                 0.12       3.08 r
  add_x_1/U4/Y (XNOR2X2M)                                 0.13       3.21 r
  add_x_1/SUM[14] (top_DW01_inc_17)                       0.00       3.21 r
  C2398/Y (AND2X2M)                                       0.23       3.44 r
  I_18/Y (INVXLM)                                         0.07       3.51 f
  U571/Y (AND2X1M)                                        0.27       3.78 f
  I_34/Y (INVX2M)                                         0.10       3.87 r
  add_x_2/A[14] (top_DW01_inc_19)                         0.00       3.87 r
  add_x_2/U6/Y (NAND2XLM)                                 0.12       3.99 f
  add_x_2/U92/Y (NOR2X1M)                                 0.14       4.13 r
  add_x_2/U2/Y (XNOR2X2M)                                 0.14       4.27 r
  add_x_2/SUM[15] (top_DW01_inc_19)                       0.00       4.27 r
  C2461/Y (AND2X2M)                                       0.23       4.50 r
  I_49/Y (CLKINVX1M)                                      0.07       4.58 f
  C2477/Y (AND2X2M)                                       0.23       4.80 f
  I_65/Y (INVX2M)                                         0.07       4.88 r
  add_x_3/A[15] (top_DW01_inc_21)                         0.00       4.88 r
  add_x_3/U90/Y (INVX2M)                                  0.05       4.92 f
  add_x_3/U1/Y (XNOR2X2M)                                 0.17       5.10 f
  add_x_3/SUM[15] (top_DW01_inc_21)                       0.00       5.10 f
  U357/Y (NAND2X2M)                                       0.10       5.20 r
  U659/Y (CLKINVX1M)                                      0.14       5.33 f
  onehotdecz_2__onehotdec_u/onehot[15] (onehotdec_14)     0.00       5.33 f
  onehotdecz_2__onehotdec_u/U46/Y (NOR4X1M)               0.22       5.55 r
  onehotdecz_2__onehotdec_u/U26/Y (NAND2XLM)              0.17       5.72 f
  onehotdecz_2__onehotdec_u/U22/Y (NOR2BXLM)              0.23       5.95 r
  onehotdecz_2__onehotdec_u/U27/Y (NAND2BXLM)             0.16       6.11 f
  onehotdecz_2__onehotdec_u/U19/Y (NOR2XLM)               0.22       6.33 r
  onehotdecz_2__onehotdec_u/U20/Y (NAND3BXLM)             0.22       6.55 f
  onehotdecz_2__onehotdec_u/U17/Y (NAND4XLM)              0.16       6.70 r
  onehotdecz_2__onehotdec_u/dec[0] (onehotdec_14)         0.00       6.70 r
  addr_r2_reg_2__0_/D (DFFRQX1M)                          0.00       6.70 r
  data arrival time                                                  6.70

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_2__0_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -6.70
  --------------------------------------------------------------------------
  slack (MET)                                                        3.96


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U11/Y (OAI21BXLM)                         0.24       6.50 r
  decode16_5_u0/U10/Y (OAI21BXLM)                         0.17       6.68 r
  decode16_5_u0/out[12] (decode16_5)                      0.00       6.68 r
  v_r2_reg_12_/D (DFFTRX1M)                               0.00       6.68 r
  data arrival time                                                  6.68

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_12_/CK (DFFTRX1M)                              0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -6.68
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U19/Y (NAND2BXLM)                         0.30       6.57 r
  decode16_5_u0/out[11] (decode16_5)                      0.00       6.57 r
  v_r2_reg_11_/D (DFFTRX1M)                               0.00       6.57 r
  data arrival time                                                  6.57

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_11_/CK (DFFTRX1M)                              0.00      10.92 r
  library setup time                                     -0.28      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -6.57
  --------------------------------------------------------------------------
  slack (MET)                                                        4.08


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U11/Y (OAI21BXLM)                         0.24       6.50 r
  decode16_5_u0/out[13] (decode16_5)                      0.00       6.50 r
  v_r2_reg_13_/D (DFFTRX1M)                               0.00       6.50 r
  data arrival time                                                  6.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_13_/CK (DFFTRX1M)                              0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                        4.13


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/U9/Y (OAI21BXLM)                          0.21       6.47 r
  decode16_5_u0/out[14] (decode16_5)                      0.00       6.47 r
  v_r2_reg_14_/D (DFFTRX1M)                               0.00       6.47 r
  data arrival time                                                  6.47

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_14_/CK (DFFTRX1M)                              0.00      10.92 r
  library setup time                                     -0.28      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -6.47
  --------------------------------------------------------------------------
  slack (MET)                                                        4.17


  Startpoint: v_r1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_12_/CK (DFFRQX2M)                              0.00       1.90 r
  v_r1_reg_12_/Q (DFFRQX2M)                               0.64       2.54 f
  I_4/Y (INVX2M)                                          0.13       2.67 r
  add_x_1/A[12] (top_DW01_inc_17)                         0.00       2.67 r
  add_x_1/U13/Y (NAND2X2M)                                0.09       2.77 f
  add_x_1/U101/Y (INVXLM)                                 0.11       2.88 r
  add_x_1/U11/Y (NAND2X2M)                                0.09       2.96 f
  add_x_1/U99/Y (NOR2X2M)                                 0.12       3.08 r
  add_x_1/U4/Y (XNOR2X2M)                                 0.13       3.21 r
  add_x_1/SUM[14] (top_DW01_inc_17)                       0.00       3.21 r
  C2398/Y (AND2X2M)                                       0.23       3.44 r
  I_18/Y (INVXLM)                                         0.07       3.51 f
  U571/Y (AND2X1M)                                        0.27       3.78 f
  I_34/Y (INVX2M)                                         0.10       3.87 r
  add_x_2/A[14] (top_DW01_inc_19)                         0.00       3.87 r
  add_x_2/U6/Y (NAND2XLM)                                 0.12       3.99 f
  add_x_2/U92/Y (NOR2X1M)                                 0.14       4.13 r
  add_x_2/U2/Y (XNOR2X2M)                                 0.07       4.20 f
  add_x_2/SUM[15] (top_DW01_inc_19)                       0.00       4.20 f
  C2461/Y (AND2X2M)                                       0.23       4.44 f
  onehotdecz_1__onehotdec_u/onehot[15] (onehotdec_15)     0.00       4.44 f
  onehotdecz_1__onehotdec_u/U12/Y (NOR4XLM)               0.37       4.80 r
  onehotdecz_1__onehotdec_u/U26/Y (NAND2XLM)              0.21       5.01 f
  onehotdecz_1__onehotdec_u/U22/Y (NOR2BXLM)              0.23       5.24 r
  onehotdecz_1__onehotdec_u/U21/Y (NAND2BXLM)             0.16       5.39 f
  onehotdecz_1__onehotdec_u/U20/Y (NOR2XLM)               0.22       5.61 r
  onehotdecz_1__onehotdec_u/U15/Y (NAND3BXLM)             0.17       5.78 f
  onehotdecz_1__onehotdec_u/U14/Y (AND4XLM)               0.29       6.07 f
  onehotdecz_1__onehotdec_u/U8/Y (NOR2BXLM)               0.18       6.24 f
  onehotdecz_1__onehotdec_u/U6/Y (NAND4XLM)               0.11       6.35 r
  onehotdecz_1__onehotdec_u/dec[2] (onehotdec_15)         0.00       6.35 r
  addr_r2_reg_1__2_/D (DFFRQX1M)                          0.00       6.35 r
  data arrival time                                                  6.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_1__2_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                        4.31


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_r2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.31       2.21 r
  U401/Y (BUFX2M)                                         0.36       2.57 r
  sum16_u0/in4 (sum16)                                    0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/I4 (sum16_DP_OP_46_122_355_0)
                                                          0.00       2.57 r
  sum16_u0/DP_OP_46_122_355/U20/S (ADDFXLM)               0.68       3.25 f
  sum16_u0/DP_OP_46_122_355/U10/CO (ADDFX2M)              0.42       3.66 f
  sum16_u0/DP_OP_46_122_355/U7/S (ADDFX2M)                0.40       4.07 r
  sum16_u0/DP_OP_46_122_355/U22/CO (ADDFXLM)              0.55       4.62 r
  sum16_u0/DP_OP_46_122_355/U3/CO (ADDFX2M)               0.35       4.97 r
  sum16_u0/DP_OP_46_122_355/U2/CO (ADDHX1M)               0.25       5.22 r
  sum16_u0/DP_OP_46_122_355/O1[4] (sum16_DP_OP_46_122_355_0)
                                                          0.00       5.22 r
  sum16_u0/co (sum16)                                     0.00       5.22 r
  decode16_5_u0/in[4] (decode16_5)                        0.00       5.22 r
  decode16_5_u0/U25/Y (INVXLM)                            0.12       5.34 f
  decode16_5_u0/U24/Y (OR2X1M)                            0.24       5.58 f
  decode16_5_u0/U23/Y (NOR4XLM)                           0.69       6.26 r
  decode16_5_u0/out[15] (decode16_5)                      0.00       6.26 r
  v_r2_reg_15_/D (DFFTRX1M)                               0.00       6.26 r
  data arrival time                                                  6.26

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  v_r2_reg_15_/CK (DFFTRX1M)                              0.00      10.92 r
  library setup time                                     -0.35      10.58
  data required time                                                10.58
  --------------------------------------------------------------------------
  data required time                                                10.58
  data arrival time                                                 -6.26
  --------------------------------------------------------------------------
  slack (MET)                                                        4.31


  Startpoint: v_r1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_12_/CK (DFFRQX2M)                              0.00       1.90 r
  v_r1_reg_12_/Q (DFFRQX2M)                               0.64       2.54 f
  I_4/Y (INVX2M)                                          0.13       2.67 r
  add_x_1/A[12] (top_DW01_inc_17)                         0.00       2.67 r
  add_x_1/U13/Y (NAND2X2M)                                0.09       2.77 f
  add_x_1/U101/Y (INVXLM)                                 0.11       2.88 r
  add_x_1/U11/Y (NAND2X2M)                                0.09       2.96 f
  add_x_1/U99/Y (NOR2X2M)                                 0.12       3.08 r
  add_x_1/U4/Y (XNOR2X2M)                                 0.13       3.21 r
  add_x_1/SUM[14] (top_DW01_inc_17)                       0.00       3.21 r
  C2398/Y (AND2X2M)                                       0.23       3.44 r
  I_18/Y (INVXLM)                                         0.07       3.51 f
  U571/Y (AND2X1M)                                        0.27       3.78 f
  I_34/Y (INVX2M)                                         0.10       3.87 r
  add_x_2/A[14] (top_DW01_inc_19)                         0.00       3.87 r
  add_x_2/U6/Y (NAND2XLM)                                 0.12       3.99 f
  add_x_2/U92/Y (NOR2X1M)                                 0.14       4.13 r
  add_x_2/U2/Y (XNOR2X2M)                                 0.07       4.20 f
  add_x_2/SUM[15] (top_DW01_inc_19)                       0.00       4.20 f
  C2461/Y (AND2X2M)                                       0.23       4.44 f
  onehotdecz_1__onehotdec_u/onehot[15] (onehotdec_15)     0.00       4.44 f
  onehotdecz_1__onehotdec_u/U12/Y (NOR4XLM)               0.37       4.80 r
  onehotdecz_1__onehotdec_u/U26/Y (NAND2XLM)              0.21       5.01 f
  onehotdecz_1__onehotdec_u/U22/Y (NOR2BXLM)              0.23       5.24 r
  onehotdecz_1__onehotdec_u/U21/Y (NAND2BXLM)             0.16       5.39 f
  onehotdecz_1__onehotdec_u/U20/Y (NOR2XLM)               0.22       5.61 r
  onehotdecz_1__onehotdec_u/U15/Y (NAND3BXLM)             0.17       5.78 f
  onehotdecz_1__onehotdec_u/U14/Y (AND4XLM)               0.29       6.07 f
  onehotdecz_1__onehotdec_u/U10/Y (NAND4XLM)              0.11       6.17 r
  onehotdecz_1__onehotdec_u/dec[1] (onehotdec_15)         0.00       6.17 r
  addr_r2_reg_1__1_/D (DFFRQX1M)                          0.00       6.17 r
  data arrival time                                                  6.17

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_1__1_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -6.17
  --------------------------------------------------------------------------
  slack (MET)                                                        4.49


  Startpoint: v_r1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_12_/CK (DFFRQX2M)                              0.00       1.90 r
  v_r1_reg_12_/Q (DFFRQX2M)                               0.64       2.54 f
  I_4/Y (INVX2M)                                          0.13       2.67 r
  add_x_1/A[12] (top_DW01_inc_17)                         0.00       2.67 r
  add_x_1/U13/Y (NAND2X2M)                                0.09       2.77 f
  add_x_1/U101/Y (INVXLM)                                 0.11       2.88 r
  add_x_1/U11/Y (NAND2X2M)                                0.09       2.96 f
  add_x_1/U99/Y (NOR2X2M)                                 0.12       3.08 r
  add_x_1/U4/Y (XNOR2X2M)                                 0.13       3.21 r
  add_x_1/SUM[14] (top_DW01_inc_17)                       0.00       3.21 r
  C2398/Y (AND2X2M)                                       0.23       3.44 r
  I_18/Y (INVXLM)                                         0.07       3.51 f
  U571/Y (AND2X1M)                                        0.27       3.78 f
  I_34/Y (INVX2M)                                         0.10       3.87 r
  add_x_2/A[14] (top_DW01_inc_19)                         0.00       3.87 r
  add_x_2/U6/Y (NAND2XLM)                                 0.12       3.99 f
  add_x_2/U92/Y (NOR2X1M)                                 0.14       4.13 r
  add_x_2/U2/Y (XNOR2X2M)                                 0.07       4.20 f
  add_x_2/SUM[15] (top_DW01_inc_19)                       0.00       4.20 f
  C2461/Y (AND2X2M)                                       0.23       4.44 f
  onehotdecz_1__onehotdec_u/onehot[15] (onehotdec_15)     0.00       4.44 f
  onehotdecz_1__onehotdec_u/U12/Y (NOR4XLM)               0.37       4.80 r
  onehotdecz_1__onehotdec_u/U41/Y (NAND2XLM)              0.21       5.02 f
  onehotdecz_1__onehotdec_u/U40/Y (OR2X1M)                0.27       5.29 f
  onehotdecz_1__onehotdec_u/U39/Y (NOR2XLM)               0.22       5.50 r
  onehotdecz_1__onehotdec_u/U27/Y (AOI31XLM)              0.25       5.76 f
  onehotdecz_1__onehotdec_u/U4/Y (AND4XLM)                0.25       6.00 f
  onehotdecz_1__onehotdec_u/U3/Y (OAI31XLM)               0.08       6.09 r
  onehotdecz_1__onehotdec_u/dec[3] (onehotdec_15)         0.00       6.09 r
  addr_r2_reg_1__3_/D (DFFRQX1M)                          0.00       6.09 r
  data arrival time                                                  6.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_1__3_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                        4.56


  Startpoint: v_r1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_12_/CK (DFFRQX2M)                              0.00       1.90 r
  v_r1_reg_12_/Q (DFFRQX2M)                               0.64       2.54 f
  I_4/Y (INVX2M)                                          0.13       2.67 r
  add_x_1/A[12] (top_DW01_inc_17)                         0.00       2.67 r
  add_x_1/U13/Y (NAND2X2M)                                0.09       2.77 f
  add_x_1/U101/Y (INVXLM)                                 0.11       2.88 r
  add_x_1/U11/Y (NAND2X2M)                                0.09       2.96 f
  add_x_1/U99/Y (NOR2X2M)                                 0.12       3.08 r
  add_x_1/U4/Y (XNOR2X2M)                                 0.13       3.21 r
  add_x_1/SUM[14] (top_DW01_inc_17)                       0.00       3.21 r
  C2398/Y (AND2X2M)                                       0.23       3.44 r
  I_18/Y (INVXLM)                                         0.07       3.51 f
  U571/Y (AND2X1M)                                        0.27       3.78 f
  I_34/Y (INVX2M)                                         0.10       3.87 r
  add_x_2/A[14] (top_DW01_inc_19)                         0.00       3.87 r
  add_x_2/U6/Y (NAND2XLM)                                 0.12       3.99 f
  add_x_2/U92/Y (NOR2X1M)                                 0.14       4.13 r
  add_x_2/U2/Y (XNOR2X2M)                                 0.07       4.20 f
  add_x_2/SUM[15] (top_DW01_inc_19)                       0.00       4.20 f
  C2461/Y (AND2X2M)                                       0.23       4.44 f
  onehotdecz_1__onehotdec_u/onehot[15] (onehotdec_15)     0.00       4.44 f
  onehotdecz_1__onehotdec_u/U12/Y (NOR4XLM)               0.37       4.80 r
  onehotdecz_1__onehotdec_u/U26/Y (NAND2XLM)              0.21       5.01 f
  onehotdecz_1__onehotdec_u/U22/Y (NOR2BXLM)              0.23       5.24 r
  onehotdecz_1__onehotdec_u/U21/Y (NAND2BXLM)             0.16       5.39 f
  onehotdecz_1__onehotdec_u/U20/Y (NOR2XLM)               0.22       5.61 r
  onehotdecz_1__onehotdec_u/U19/Y (NAND3BXLM)             0.22       5.83 f
  onehotdecz_1__onehotdec_u/U17/Y (NAND4XLM)              0.16       5.99 r
  onehotdecz_1__onehotdec_u/dec[0] (onehotdec_15)         0.00       5.99 r
  addr_r2_reg_1__0_/D (DFFRQX1M)                          0.00       5.99 r
  data arrival time                                                  5.99

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_1__0_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -5.99
  --------------------------------------------------------------------------
  slack (MET)                                                        4.67


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U593/Y (MX2XLM)                          0.28       5.98 r
  v_r1_reg_6_/D (DFFRHQX8M)                0.00       5.98 r
  data arrival time                                   5.98

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_6_/CK (DFFRHQX8M)               0.00      10.92 r
  library setup time                      -0.19      10.73
  data required time                                 10.73
  -----------------------------------------------------------
  data required time                                 10.73
  data arrival time                                  -5.98
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U761/Y (MX2XLM)                          0.28       5.98 r
  v_r1_reg_1_/D (DFFRHQX8M)                0.00       5.98 r
  data arrival time                                   5.98

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_1_/CK (DFFRHQX8M)               0.00      10.92 r
  library setup time                      -0.19      10.73
  data required time                                 10.73
  -----------------------------------------------------------
  data required time                                 10.73
  data arrival time                                  -5.98
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U755/Y (MX2XLM)                          0.28       5.98 r
  v_r1_reg_0_/D (DFFRHQX8M)                0.00       5.98 r
  data arrival time                                   5.98

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_0_/CK (DFFRHQX8M)               0.00      10.92 r
  library setup time                      -0.19      10.73
  data required time                                 10.73
  -----------------------------------------------------------
  data required time                                 10.73
  data arrival time                                  -5.98
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U592/Y (MX2XLM)                          0.21       5.91 r
  regfile_reg_8__0_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_8__0_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U591/Y (MX2XLM)                          0.21       5.91 r
  regfile_reg_6__1_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_6__1_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U590/Y (MX2XLM)                          0.21       5.91 r
  regfile_reg_4__2_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_4__2_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U597/Y (MX2XLM)                          0.21       5.91 r
  regfile_reg_1__0_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_1__0_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U588/Y (MX2XLM)                          0.21       5.91 r
  regfile_reg_1__5_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_1__5_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U596/Y (MX2XLM)                          0.21       5.91 r
  regfile_reg_11__3_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_11__3_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_13__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U595/Y (MX2XLM)                          0.21       5.91 r
  regfile_reg_13__4_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_13__4_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_15__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U594/Y (MX2XLM)                          0.21       5.91 r
  regfile_reg_15__5_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_15__5_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U589/Y (MX2XLM)                          0.21       5.91 r
  regfile_reg_2__3_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_2__3_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U67/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_9__0_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_9__0_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U83/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_7__0_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_7__0_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U99/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_5__0_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_5__0_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U51/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_11__0_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_11__0_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_13__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U35/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_13__0_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_13__0_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_15__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U19/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_15__0_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_15__0_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U91/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_6__0_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_6__0_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U107/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_4__0_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_4__0_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U59/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_10__0_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_10__0_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_12__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U43/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_12__0_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_12__0_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_14__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U27/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_14__0_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_14__0_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U82/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_8__7_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_8__7_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U81/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_8__6_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_8__6_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U80/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_8__5_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_8__5_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U79/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_8__4_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_8__4_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U78/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_8__3_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_8__3_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U77/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_8__2_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_8__2_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U76/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_8__1_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_8__1_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U98/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_6__7_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_6__7_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U97/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_6__6_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_6__6_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U96/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_6__5_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_6__5_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U95/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_6__4_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_6__4_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U94/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_6__3_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_6__3_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U93/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_6__2_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_6__2_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U114/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_4__7_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_4__7_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U113/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_4__6_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_4__6_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U112/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_4__5_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_4__5_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U111/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_4__4_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_4__4_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U110/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_4__3_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_4__3_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U108/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_4__1_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_4__1_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_12__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U50/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_12__7_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_12__7_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_12__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U49/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_12__6_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_12__6_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_12__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U48/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_12__5_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_12__5_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_12__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U47/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_12__4_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_12__4_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_12__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U46/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_12__3_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_12__3_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_12__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U45/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_12__2_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_12__2_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_12__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U44/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_12__1_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_12__1_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_14__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U34/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_14__7_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_14__7_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_14__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U33/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_14__6_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_14__6_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_14__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U32/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_14__5_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_14__5_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_14__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U31/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_14__4_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_14__4_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_14__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U30/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_14__3_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_14__3_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_14__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U29/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_14__2_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_14__2_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_14__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U28/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_14__1_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_14__1_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U66/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_10__7_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_10__7_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U65/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_10__6_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_10__6_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U64/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_10__5_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_10__5_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U63/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_10__4_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_10__4_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U62/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_10__3_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_10__3_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U61/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_10__2_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_10__2_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U60/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_10__1_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_10__1_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U139/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_0__0_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_0__0_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U138/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_1__7_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_1__7_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U137/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_1__6_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_1__6_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U122/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_3__7_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_3__7_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U121/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_3__6_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_3__6_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U120/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_3__5_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_3__5_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U119/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_3__4_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_3__4_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U118/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_3__3_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_3__3_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U117/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_3__2_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_3__2_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U116/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_3__1_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_3__1_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U72/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_9__5_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_9__5_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U71/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_9__4_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_9__4_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U70/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_9__3_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_9__3_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U69/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_9__2_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_9__2_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U68/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_9__1_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_9__1_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U90/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_7__7_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_7__7_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U89/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_7__6_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_7__6_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U88/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_7__5_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_7__5_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U87/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_7__4_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_7__4_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U86/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_7__3_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_7__3_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U85/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_7__2_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_7__2_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U84/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_7__1_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_7__1_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U106/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_5__7_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_5__7_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U105/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_5__6_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_5__6_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U104/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_5__5_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_5__5_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U103/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_5__4_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_5__4_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U102/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_5__3_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_5__3_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U101/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_5__2_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_5__2_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U100/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_5__1_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_5__1_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U73/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_9__6_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_9__6_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U52/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_11__1_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_11__1_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_13__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U37/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_13__2_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_13__2_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_15__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U22/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_15__3_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_15__3_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U74/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_9__7_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_9__7_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U58/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_11__7_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_11__7_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U57/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_11__6_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_11__6_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U56/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_11__5_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_11__5_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U55/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_11__4_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_11__4_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U53/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_11__2_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_11__2_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_13__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U42/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_13__7_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_13__7_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_13__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U41/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_13__6_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_13__6_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_13__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U40/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_13__5_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_13__5_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_13__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U38/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_13__3_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_13__3_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_13__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U36/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_13__1_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_13__1_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_15__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U26/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_15__7_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_15__7_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_15__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U25/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_15__6_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_15__6_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_15__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U23/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_15__4_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_15__4_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_15__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U21/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_15__2_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_15__2_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_15__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U20/Y (MX2X1M)                           0.21       5.91 r
  regfile_reg_15__1_/D (DFFRQX1M)          0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_15__1_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U115/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_3__0_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_3__0_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U123/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_2__0_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_2__0_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U130/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_2__7_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_2__7_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U129/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_2__6_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_2__6_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U128/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_2__5_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_2__5_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U127/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_2__4_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_2__4_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U125/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_2__2_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_2__2_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U124/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_2__1_/D (DFFRQX1M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_2__1_/CK (DFFRQX1M)          0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: vaild_r1_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U275/Y (MX2X1M)                          0.21       5.91 r
  vaild_r1_reg/D (DFFRQX1M)                0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  vaild_r1_reg/CK (DFFRQX1M)               0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U135/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_1__4_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_1__4_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U134/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_1__3_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_1__3_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U133/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_1__2_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_1__2_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U132/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_1__1_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_1__1_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U146/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_0__7_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_0__7_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U145/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_0__6_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_0__6_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U144/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_0__5_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_0__5_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U143/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_0__4_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_0__4_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U142/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_0__3_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_0__3_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U141/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_0__2_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_0__2_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: regfile_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U140/Y (MX2X1M)                          0.21       5.91 r
  regfile_reg_0__1_/D (DFFRQX2M)           0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  regfile_reg_0__1_/CK (DFFRQX2M)          0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U15/Y (MX2X1M)                           0.21       5.91 r
  v_r1_reg_12_/D (DFFRQX2M)                0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_12_/CK (DFFRQX2M)               0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U16/Y (MX2X1M)                           0.21       5.91 r
  v_r1_reg_13_/D (DFFRQX2M)                0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_13_/CK (DFFRQX2M)               0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U17/Y (MX2X1M)                           0.21       5.91 r
  v_r1_reg_14_/D (DFFRQX2M)                0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_14_/CK (DFFRQX2M)               0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U18/Y (MX2X1M)                           0.21       5.91 r
  v_r1_reg_15_/D (DFFRQX2M)                0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_15_/CK (DFFRQX2M)               0.00      10.92 r
  library setup time                      -0.25      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U10/Y (MX2X1M)                           0.25       5.95 r
  v_r1_reg_7_/D (DFFRHQX8M)                0.00       5.95 r
  data arrival time                                   5.95

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_7_/CK (DFFRHQX8M)               0.00      10.92 r
  library setup time                      -0.19      10.74
  data required time                                 10.74
  -----------------------------------------------------------
  data required time                                 10.74
  data arrival time                                  -5.95
  -----------------------------------------------------------
  slack (MET)                                         4.79


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U8/Y (MX2X1M)                            0.25       5.95 r
  v_r1_reg_5_/D (DFFRHQX8M)                0.00       5.95 r
  data arrival time                                   5.95

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_5_/CK (DFFRHQX8M)               0.00      10.92 r
  library setup time                      -0.19      10.74
  data required time                                 10.74
  -----------------------------------------------------------
  data required time                                 10.74
  data arrival time                                  -5.95
  -----------------------------------------------------------
  slack (MET)                                         4.79


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U7/Y (MX2X1M)                            0.25       5.95 r
  v_r1_reg_4_/D (DFFRHQX8M)                0.00       5.95 r
  data arrival time                                   5.95

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_4_/CK (DFFRHQX8M)               0.00      10.92 r
  library setup time                      -0.19      10.74
  data required time                                 10.74
  -----------------------------------------------------------
  data required time                                 10.74
  data arrival time                                  -5.95
  -----------------------------------------------------------
  slack (MET)                                         4.79


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U5/Y (MX2X1M)                            0.25       5.95 r
  v_r1_reg_2_/D (DFFRHQX8M)                0.00       5.95 r
  data arrival time                                   5.95

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_2_/CK (DFFRHQX8M)               0.00      10.92 r
  library setup time                      -0.19      10.74
  data required time                                 10.74
  -----------------------------------------------------------
  data required time                                 10.74
  data arrival time                                  -5.95
  -----------------------------------------------------------
  slack (MET)                                         4.79


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U6/Y (MX2X1M)                            0.22       5.92 r
  v_r1_reg_3_/D (DFFRHQX4M)                0.00       5.92 r
  data arrival time                                   5.92

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_3_/CK (DFFRHQX4M)               0.00      10.92 r
  library setup time                      -0.21      10.72
  data required time                                 10.72
  -----------------------------------------------------------
  data required time                                 10.72
  data arrival time                                  -5.92
  -----------------------------------------------------------
  slack (MET)                                         4.80


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U12/Y (MX2X1M)                           0.22       5.92 r
  v_r1_reg_9_/D (DFFRHQX4M)                0.00       5.92 r
  data arrival time                                   5.92

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_9_/CK (DFFRHQX4M)               0.00      10.92 r
  library setup time                      -0.21      10.72
  data required time                                 10.72
  -----------------------------------------------------------
  data required time                                 10.72
  data arrival time                                  -5.92
  -----------------------------------------------------------
  slack (MET)                                         4.80


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U13/Y (MX2X1M)                           0.22       5.92 r
  v_r1_reg_10_/D (DFFRHQX4M)               0.00       5.92 r
  data arrival time                                   5.92

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_10_/CK (DFFRHQX4M)              0.00      10.92 r
  library setup time                      -0.21      10.72
  data required time                                 10.72
  -----------------------------------------------------------
  data required time                                 10.72
  data arrival time                                  -5.92
  -----------------------------------------------------------
  slack (MET)                                         4.80


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U11/Y (MX2X1M)                           0.21       5.91 r
  v_r1_reg_8_/D (DFFRHQX2M)                0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_8_/CK (DFFRHQX2M)               0.00      10.92 r
  library setup time                      -0.19      10.73
  data required time                                 10.73
  -----------------------------------------------------------
  data required time                                 10.73
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.82


  Startpoint: vaild_i (input port clocked by clk)
  Endpoint: v_r1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  vaild_i (in)                             0.00       5.70 f
  U14/Y (MX2X1M)                           0.21       5.91 r
  v_r1_reg_11_/D (DFFRHQX2M)               0.00       5.91 r
  data arrival time                                   5.91

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_r1_reg_11_/CK (DFFRHQX2M)              0.00      10.92 r
  library setup time                      -0.19      10.73
  data required time                                 10.73
  -----------------------------------------------------------
  data required time                                 10.73
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                         4.82


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U112/Y (NOR2BX8M)                               0.17       2.71 r
  add_x_1/U51/Y (XNOR2X4M)                                0.08       2.79 f
  add_x_1/SUM[6] (top_DW01_inc_17)                        0.00       2.79 f
  U397/Y (NAND2X4M)                                       0.11       2.91 r
  U683/Y (CLKBUFX1M)                                      0.14       3.05 r
  U721/Y (INVXLM)                                         0.12       3.17 f
  onehotdecz_0__onehotdec_u/onehot[6] (onehotdec_0)       0.00       3.17 f
  onehotdecz_0__onehotdec_u/U44/Y (NOR3XLM)               0.42       3.59 r
  onehotdecz_0__onehotdec_u/U43/Y (NAND2XLM)              0.14       3.73 f
  onehotdecz_0__onehotdec_u/U42/Y (NOR2XLM)               0.23       3.96 r
  onehotdecz_0__onehotdec_u/U33/Y (NAND2XLM)              0.16       4.12 f
  onehotdecz_0__onehotdec_u/U32/Y (NOR2XLM)               0.23       4.35 r
  onehotdecz_0__onehotdec_u/U30/Y (NOR2BXLM)              0.27       4.61 r
  onehotdecz_0__onehotdec_u/U29/Y (NAND3BXLM)             0.21       4.83 f
  onehotdecz_0__onehotdec_u/U28/Y (NAND3XLM)              0.15       4.98 r
  onehotdecz_0__onehotdec_u/U27/Y (AOI31XLM)              0.10       5.08 f
  onehotdecz_0__onehotdec_u/U4/Y (AND4XLM)                0.25       5.32 f
  onehotdecz_0__onehotdec_u/U3/Y (OAI31XLM)               0.08       5.41 r
  onehotdecz_0__onehotdec_u/dec[3] (onehotdec_0)          0.00       5.41 r
  addr_r2_reg_0__3_/D (DFFRQX1M)                          0.00       5.41 r
  data arrival time                                                  5.41

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_0__3_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                 -5.41
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: v_r1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_12_/CK (DFFRQX2M)                              0.00       1.90 r
  v_r1_reg_12_/Q (DFFRQX2M)                               0.64       2.54 f
  I_4/Y (INVX2M)                                          0.13       2.67 r
  add_x_1/A[12] (top_DW01_inc_17)                         0.00       2.67 r
  add_x_1/U13/Y (NAND2X2M)                                0.09       2.77 f
  add_x_1/U7/Y (NOR2X1M)                                  0.14       2.91 r
  add_x_1/U6/Y (NAND2X2M)                                 0.08       2.98 f
  add_x_1/U98/Y (NOR2XLM)                                 0.19       3.17 r
  add_x_1/U2/Y (XNOR2X2M)                                 0.07       3.24 f
  add_x_1/SUM[15] (top_DW01_inc_17)                       0.00       3.24 f
  C2397/Y (AND2X2M)                                       0.23       3.48 f
  onehotdecz_0__onehotdec_u/onehot[15] (onehotdec_0)      0.00       3.48 f
  onehotdecz_0__onehotdec_u/U46/Y (NOR4XLM)               0.37       3.84 r
  onehotdecz_0__onehotdec_u/U26/Y (NAND2XLM)              0.21       4.06 f
  onehotdecz_0__onehotdec_u/U22/Y (NOR2BXLM)              0.23       4.29 r
  onehotdecz_0__onehotdec_u/U21/Y (NAND2BXLM)             0.16       4.44 f
  onehotdecz_0__onehotdec_u/U20/Y (NOR2XLM)               0.22       4.66 r
  onehotdecz_0__onehotdec_u/U15/Y (NAND3BXLM)             0.17       4.83 f
  onehotdecz_0__onehotdec_u/U14/Y (AND4XLM)               0.29       5.12 f
  onehotdecz_0__onehotdec_u/U8/Y (NOR2BXLM)               0.18       5.29 f
  onehotdecz_0__onehotdec_u/U6/Y (NAND4XLM)               0.11       5.40 r
  onehotdecz_0__onehotdec_u/dec[2] (onehotdec_0)          0.00       5.40 r
  addr_r2_reg_0__2_/D (DFFRQX1M)                          0.00       5.40 r
  data arrival time                                                  5.40

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_0__2_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -5.40
  --------------------------------------------------------------------------
  slack (MET)                                                        5.26


  Startpoint: v_r1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_12_/CK (DFFRQX2M)                              0.00       1.90 r
  v_r1_reg_12_/Q (DFFRQX2M)                               0.64       2.54 f
  I_4/Y (INVX2M)                                          0.13       2.67 r
  add_x_1/A[12] (top_DW01_inc_17)                         0.00       2.67 r
  add_x_1/U13/Y (NAND2X2M)                                0.09       2.77 f
  add_x_1/U7/Y (NOR2X1M)                                  0.14       2.91 r
  add_x_1/U6/Y (NAND2X2M)                                 0.08       2.98 f
  add_x_1/U98/Y (NOR2XLM)                                 0.19       3.17 r
  add_x_1/U2/Y (XNOR2X2M)                                 0.07       3.24 f
  add_x_1/SUM[15] (top_DW01_inc_17)                       0.00       3.24 f
  C2397/Y (AND2X2M)                                       0.23       3.48 f
  onehotdecz_0__onehotdec_u/onehot[15] (onehotdec_0)      0.00       3.48 f
  onehotdecz_0__onehotdec_u/U46/Y (NOR4XLM)               0.37       3.84 r
  onehotdecz_0__onehotdec_u/U26/Y (NAND2XLM)              0.21       4.06 f
  onehotdecz_0__onehotdec_u/U22/Y (NOR2BXLM)              0.23       4.29 r
  onehotdecz_0__onehotdec_u/U21/Y (NAND2BXLM)             0.16       4.44 f
  onehotdecz_0__onehotdec_u/U20/Y (NOR2XLM)               0.22       4.66 r
  onehotdecz_0__onehotdec_u/U15/Y (NAND3BXLM)             0.17       4.83 f
  onehotdecz_0__onehotdec_u/U14/Y (AND4XLM)               0.29       5.12 f
  onehotdecz_0__onehotdec_u/U10/Y (NAND4XLM)              0.11       5.22 r
  onehotdecz_0__onehotdec_u/dec[1] (onehotdec_0)          0.00       5.22 r
  addr_r2_reg_0__1_/D (DFFRQX1M)                          0.00       5.22 r
  data arrival time                                                  5.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_0__1_/CK (DFFRQX1M)                         0.00      10.92 r
  library setup time                                     -0.26      10.66
  data required time                                                10.66
  --------------------------------------------------------------------------
  data required time                                                10.66
  data arrival time                                                 -5.22
  --------------------------------------------------------------------------
  slack (MET)                                                        5.44


  Startpoint: v_r1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addr_r2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  v_r1_reg_3_/CK (DFFRHQX4M)                              0.00       1.90 r
  v_r1_reg_3_/Q (DFFRHQX4M)                               0.30       2.20 f
  I_13/Y (CLKINVX4M)                                      0.09       2.29 r
  add_x_1/A[3] (top_DW01_inc_17)                          0.00       2.29 r
  add_x_1/U117/Y (NAND2X8M)                               0.09       2.38 f
  add_x_1/U122/Y (NOR2X12M)                               0.16       2.54 r
  add_x_1/U112/Y (NOR2BX8M)                               0.17       2.71 r
  add_x_1/U51/Y (XNOR2X4M)                                0.08       2.79 f
  add_x_1/SUM[6] (top_DW01_inc_17)                        0.00       2.79 f
  U397/Y (NAND2X4M)                                       0.11       2.91 r
  U683/Y (CLKBUFX1M)                                      0.14       3.05 r
  U721/Y (INVXLM)                                         0.12       3.17 f
  onehotdecz_0__onehotdec_u/onehot[6] (onehotdec_0)       0.00       3.17 f
  onehotdecz_0__onehotdec_u/U44/Y (NOR3XLM)               0.42       3.59 r
  onehotdecz_0__onehotdec_u/U43/Y (NAND2XLM)              0.14       3.73 f
  onehotdecz_0__onehotdec_u/U42/Y (NOR2XLM)               0.23       3.96 r
  onehotdecz_0__onehotdec_u/U33/Y (NAND2XLM)              0.16       4.12 f
  onehotdecz_0__onehotdec_u/U32/Y (NOR2XLM)               0.23       4.35 r
  onehotdecz_0__onehotdec_u/U30/Y (NOR2BXLM)              0.27       4.61 r
  onehotdecz_0__onehotdec_u/U29/Y (NAND3BXLM)             0.21       4.83 f
  onehotdecz_0__onehotdec_u/U28/Y (NAND3XLM)              0.15       4.98 r
  onehotdecz_0__onehotdec_u/U27/Y (AOI31XLM)              0.10       5.08 f
  onehotdecz_0__onehotdec_u/U17/Y (NAND4XLM)              0.14       5.22 r
  onehotdecz_0__onehotdec_u/dec[0] (onehotdec_0)          0.00       5.22 r
  addr_r2_reg_0__0_/D (DFFRX1M)                           0.00       5.22 r
  data arrival time                                                  5.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  addr_r2_reg_0__0_/CK (DFFRX1M)                          0.00      10.92 r
  library setup time                                     -0.21      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                 -5.22
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: addr_r2_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_12__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_12__2_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_12__2_/Q (DFFRQX1M)          0.65       2.55 f
  U2168/Y (NOR2XLM)                        0.34       2.89 r
  U2167/Y (NOR3BXLM)                       0.88       3.77 r
  U2078/Y (AOI221XLM)                      0.30       4.07 f
  U2072/Y (NAND4XLM)                       0.19       4.26 r
  U243/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_12__7_/D (DFFRQX1M)            0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_12__7_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_12__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_12__2_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_12__2_/Q (DFFRQX1M)          0.65       2.55 f
  U2168/Y (NOR2XLM)                        0.34       2.89 r
  U2167/Y (NOR3BXLM)                       0.88       3.77 r
  U2088/Y (AOI221XLM)                      0.30       4.07 f
  U2082/Y (NAND4XLM)                       0.19       4.26 r
  U244/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_12__6_/D (DFFRQX1M)            0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_12__6_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_12__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_12__2_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_12__2_/Q (DFFRQX1M)          0.65       2.55 f
  U2168/Y (NOR2XLM)                        0.34       2.89 r
  U2167/Y (NOR3BXLM)                       0.88       3.77 r
  U2098/Y (AOI221XLM)                      0.30       4.07 f
  U2092/Y (NAND4XLM)                       0.19       4.26 r
  U245/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_12__5_/D (DFFRQX1M)            0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_12__5_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_12__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_12__2_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_12__2_/Q (DFFRQX1M)          0.65       2.55 f
  U2168/Y (NOR2XLM)                        0.34       2.89 r
  U2167/Y (NOR3BXLM)                       0.88       3.77 r
  U2108/Y (AOI221XLM)                      0.30       4.07 f
  U2102/Y (NAND4XLM)                       0.19       4.26 r
  U246/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_12__4_/D (DFFRQX1M)            0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_12__4_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_12__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_12__2_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_12__2_/Q (DFFRQX1M)          0.65       2.55 f
  U2168/Y (NOR2XLM)                        0.34       2.89 r
  U2167/Y (NOR3BXLM)                       0.88       3.77 r
  U2118/Y (AOI221XLM)                      0.30       4.07 f
  U2112/Y (NAND4XLM)                       0.19       4.26 r
  U247/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_12__3_/D (DFFRQX1M)            0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_12__3_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_12__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_12__2_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_12__2_/Q (DFFRQX1M)          0.65       2.55 f
  U2168/Y (NOR2XLM)                        0.34       2.89 r
  U2167/Y (NOR3BXLM)                       0.88       3.77 r
  U2128/Y (AOI221XLM)                      0.30       4.07 f
  U2122/Y (NAND4XLM)                       0.19       4.26 r
  U248/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_12__2_/D (DFFRQX1M)            0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_12__2_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_12__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_12__2_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_12__2_/Q (DFFRQX1M)          0.65       2.55 f
  U2168/Y (NOR2XLM)                        0.34       2.89 r
  U2167/Y (NOR3BXLM)                       0.88       3.77 r
  U2138/Y (AOI221XLM)                      0.30       4.07 f
  U2132/Y (NAND4XLM)                       0.19       4.26 r
  U249/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_12__1_/D (DFFRQX1M)            0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_12__1_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_4__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_4__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1312/Y (NOR2XLM)                        0.34       2.89 r
  U1311/Y (NOR3BXLM)                       0.88       3.77 r
  U1222/Y (AOI221XLM)                      0.30       4.07 f
  U1216/Y (NAND4XLM)                       0.19       4.26 r
  U187/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_4__7_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_4__7_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_4__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_4__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1312/Y (NOR2XLM)                        0.34       2.89 r
  U1311/Y (NOR3BXLM)                       0.88       3.77 r
  U1232/Y (AOI221XLM)                      0.30       4.07 f
  U1226/Y (NAND4XLM)                       0.19       4.26 r
  U188/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_4__6_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_4__6_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_4__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_4__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1312/Y (NOR2XLM)                        0.34       2.89 r
  U1311/Y (NOR3BXLM)                       0.88       3.77 r
  U1242/Y (AOI221XLM)                      0.30       4.07 f
  U1236/Y (NAND4XLM)                       0.19       4.26 r
  U189/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_4__5_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_4__5_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_4__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_4__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1312/Y (NOR2XLM)                        0.34       2.89 r
  U1311/Y (NOR3BXLM)                       0.88       3.77 r
  U1252/Y (AOI221XLM)                      0.30       4.07 f
  U1246/Y (NAND4XLM)                       0.19       4.26 r
  U190/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_4__4_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_4__4_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_4__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_4__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1312/Y (NOR2XLM)                        0.34       2.89 r
  U1311/Y (NOR3BXLM)                       0.88       3.77 r
  U1262/Y (AOI221XLM)                      0.30       4.07 f
  U1256/Y (NAND4XLM)                       0.19       4.26 r
  U191/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_4__3_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_4__3_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_4__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_4__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1312/Y (NOR2XLM)                        0.34       2.89 r
  U1311/Y (NOR3BXLM)                       0.88       3.77 r
  U1272/Y (AOI221XLM)                      0.30       4.07 f
  U1266/Y (NAND4XLM)                       0.19       4.26 r
  U192/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_4__2_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_4__2_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_4__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_4__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1312/Y (NOR2XLM)                        0.34       2.89 r
  U1311/Y (NOR3BXLM)                       0.88       3.77 r
  U1282/Y (AOI221XLM)                      0.30       4.07 f
  U1276/Y (NAND4XLM)                       0.19       4.26 r
  U193/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_4__1_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_4__1_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_3__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_3__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1205/Y (NOR2XLM)                        0.34       2.89 r
  U1204/Y (NOR3BXLM)                       0.88       3.77 r
  U1115/Y (AOI221XLM)                      0.30       4.07 f
  U1109/Y (NAND4XLM)                       0.19       4.26 r
  U195/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_3__7_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_3__7_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_3__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_3__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1205/Y (NOR2XLM)                        0.34       2.89 r
  U1204/Y (NOR3BXLM)                       0.88       3.77 r
  U1125/Y (AOI221XLM)                      0.30       4.07 f
  U1119/Y (NAND4XLM)                       0.19       4.26 r
  U196/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_3__6_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_3__6_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_3__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_3__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1205/Y (NOR2XLM)                        0.34       2.89 r
  U1204/Y (NOR3BXLM)                       0.88       3.77 r
  U1135/Y (AOI221XLM)                      0.30       4.07 f
  U1129/Y (NAND4XLM)                       0.19       4.26 r
  U197/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_3__5_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_3__5_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_3__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_3__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1205/Y (NOR2XLM)                        0.34       2.89 r
  U1204/Y (NOR3BXLM)                       0.88       3.77 r
  U1145/Y (AOI221XLM)                      0.30       4.07 f
  U1139/Y (NAND4XLM)                       0.19       4.26 r
  U198/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_3__4_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_3__4_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_3__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_3__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1205/Y (NOR2XLM)                        0.34       2.89 r
  U1204/Y (NOR3BXLM)                       0.88       3.77 r
  U1155/Y (AOI221XLM)                      0.30       4.07 f
  U1149/Y (NAND4XLM)                       0.19       4.26 r
  U199/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_3__3_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_3__3_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_3__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_3__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1205/Y (NOR2XLM)                        0.34       2.89 r
  U1204/Y (NOR3BXLM)                       0.88       3.77 r
  U1165/Y (AOI221XLM)                      0.30       4.07 f
  U1159/Y (NAND4XLM)                       0.19       4.26 r
  U200/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_3__2_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_3__2_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_3__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_3__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1205/Y (NOR2XLM)                        0.34       2.89 r
  U1204/Y (NOR3BXLM)                       0.88       3.77 r
  U1175/Y (AOI221XLM)                      0.30       4.07 f
  U1169/Y (NAND4XLM)                       0.19       4.26 r
  U201/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_3__1_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_3__1_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_2__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_2__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1098/Y (NOR2XLM)                        0.34       2.89 r
  U1097/Y (NOR3BXLM)                       0.88       3.77 r
  U1008/Y (AOI221XLM)                      0.30       4.07 f
  U1002/Y (NAND4XLM)                       0.19       4.26 r
  U203/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_2__7_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_2__7_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_2__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_2__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1098/Y (NOR2XLM)                        0.34       2.89 r
  U1097/Y (NOR3BXLM)                       0.88       3.77 r
  U1018/Y (AOI221XLM)                      0.30       4.07 f
  U1012/Y (NAND4XLM)                       0.19       4.26 r
  U204/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_2__6_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_2__6_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_2__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_2__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1098/Y (NOR2XLM)                        0.34       2.89 r
  U1097/Y (NOR3BXLM)                       0.88       3.77 r
  U1028/Y (AOI221XLM)                      0.30       4.07 f
  U1022/Y (NAND4XLM)                       0.19       4.26 r
  U205/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_2__5_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_2__5_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_2__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_2__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1098/Y (NOR2XLM)                        0.34       2.89 r
  U1097/Y (NOR3BXLM)                       0.88       3.77 r
  U1038/Y (AOI221XLM)                      0.30       4.07 f
  U1032/Y (NAND4XLM)                       0.19       4.26 r
  U206/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_2__4_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_2__4_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_2__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_2__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1098/Y (NOR2XLM)                        0.34       2.89 r
  U1097/Y (NOR3BXLM)                       0.88       3.77 r
  U1048/Y (AOI221XLM)                      0.30       4.07 f
  U1042/Y (NAND4XLM)                       0.19       4.26 r
  U207/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_2__3_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_2__3_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_2__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_2__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1098/Y (NOR2XLM)                        0.34       2.89 r
  U1097/Y (NOR3BXLM)                       0.88       3.77 r
  U1058/Y (AOI221XLM)                      0.30       4.07 f
  U1052/Y (NAND4XLM)                       0.19       4.26 r
  U208/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_2__2_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_2__2_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_2__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_2__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1098/Y (NOR2XLM)                        0.34       2.89 r
  U1097/Y (NOR3BXLM)                       0.88       3.77 r
  U1068/Y (AOI221XLM)                      0.30       4.07 f
  U1062/Y (NAND4XLM)                       0.19       4.26 r
  U209/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_2__1_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_2__1_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_1__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_1__2_/Q (DFFRQX1M)           0.65       2.55 f
  U991/Y (NOR2XLM)                         0.34       2.89 r
  U990/Y (NOR3BXLM)                        0.88       3.77 r
  U901/Y (AOI221XLM)                       0.30       4.07 f
  U895/Y (NAND4XLM)                        0.19       4.26 r
  U211/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_1__7_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_1__7_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_1__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_1__2_/Q (DFFRQX1M)           0.65       2.55 f
  U991/Y (NOR2XLM)                         0.34       2.89 r
  U990/Y (NOR3BXLM)                        0.88       3.77 r
  U911/Y (AOI221XLM)                       0.30       4.07 f
  U905/Y (NAND4XLM)                        0.19       4.26 r
  U212/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_1__6_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_1__6_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_1__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_1__2_/Q (DFFRQX1M)           0.65       2.55 f
  U991/Y (NOR2XLM)                         0.34       2.89 r
  U990/Y (NOR3BXLM)                        0.88       3.77 r
  U921/Y (AOI221XLM)                       0.30       4.07 f
  U915/Y (NAND4XLM)                        0.19       4.26 r
  U213/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_1__5_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_1__5_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_1__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_1__2_/Q (DFFRQX1M)           0.65       2.55 f
  U991/Y (NOR2XLM)                         0.34       2.89 r
  U990/Y (NOR3BXLM)                        0.88       3.77 r
  U931/Y (AOI221XLM)                       0.30       4.07 f
  U925/Y (NAND4XLM)                        0.19       4.26 r
  U214/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_1__4_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_1__4_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_1__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_1__2_/Q (DFFRQX1M)           0.65       2.55 f
  U991/Y (NOR2XLM)                         0.34       2.89 r
  U990/Y (NOR3BXLM)                        0.88       3.77 r
  U941/Y (AOI221XLM)                       0.30       4.07 f
  U935/Y (NAND4XLM)                        0.19       4.26 r
  U215/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_1__3_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_1__3_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_1__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_1__2_/Q (DFFRQX1M)           0.65       2.55 f
  U991/Y (NOR2XLM)                         0.34       2.89 r
  U990/Y (NOR3BXLM)                        0.88       3.77 r
  U951/Y (AOI221XLM)                       0.30       4.07 f
  U945/Y (NAND4XLM)                        0.19       4.26 r
  U216/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_1__2_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_1__2_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_1__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_1__2_/Q (DFFRQX1M)           0.65       2.55 f
  U991/Y (NOR2XLM)                         0.34       2.89 r
  U990/Y (NOR3BXLM)                        0.88       3.77 r
  U961/Y (AOI221XLM)                       0.30       4.07 f
  U955/Y (NAND4XLM)                        0.19       4.26 r
  U217/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_1__1_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_1__1_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_0__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_0__2_/Q (DFFRQX1M)           0.65       2.55 f
  U885/Y (NOR2XLM)                         0.34       2.89 r
  U884/Y (NOR3BXLM)                        0.88       3.77 r
  U795/Y (AOI221XLM)                       0.30       4.07 f
  U789/Y (NAND4XLM)                        0.19       4.26 r
  U267/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_0__7_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_0__7_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_0__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_0__2_/Q (DFFRQX1M)           0.65       2.55 f
  U885/Y (NOR2XLM)                         0.34       2.89 r
  U884/Y (NOR3BXLM)                        0.88       3.77 r
  U805/Y (AOI221XLM)                       0.30       4.07 f
  U799/Y (NAND4XLM)                        0.19       4.26 r
  U268/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_0__6_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_0__6_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_0__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_0__2_/Q (DFFRQX1M)           0.65       2.55 f
  U885/Y (NOR2XLM)                         0.34       2.89 r
  U884/Y (NOR3BXLM)                        0.88       3.77 r
  U815/Y (AOI221XLM)                       0.30       4.07 f
  U809/Y (NAND4XLM)                        0.19       4.26 r
  U269/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_0__5_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_0__5_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_0__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_0__2_/Q (DFFRQX1M)           0.65       2.55 f
  U885/Y (NOR2XLM)                         0.34       2.89 r
  U884/Y (NOR3BXLM)                        0.88       3.77 r
  U825/Y (AOI221XLM)                       0.30       4.07 f
  U819/Y (NAND4XLM)                        0.19       4.26 r
  U270/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_0__4_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_0__4_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_0__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_0__2_/Q (DFFRQX1M)           0.65       2.55 f
  U885/Y (NOR2XLM)                         0.34       2.89 r
  U884/Y (NOR3BXLM)                        0.88       3.77 r
  U835/Y (AOI221XLM)                       0.30       4.07 f
  U829/Y (NAND4XLM)                        0.19       4.26 r
  U271/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_0__3_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_0__3_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_0__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_0__2_/Q (DFFRQX1M)           0.65       2.55 f
  U885/Y (NOR2XLM)                         0.34       2.89 r
  U884/Y (NOR3BXLM)                        0.88       3.77 r
  U845/Y (AOI221XLM)                       0.30       4.07 f
  U839/Y (NAND4XLM)                        0.19       4.26 r
  U272/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_0__2_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_0__2_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_0__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_0__2_/Q (DFFRQX1M)           0.65       2.55 f
  U885/Y (NOR2XLM)                         0.34       2.89 r
  U884/Y (NOR3BXLM)                        0.88       3.77 r
  U855/Y (AOI221XLM)                       0.30       4.07 f
  U849/Y (NAND4XLM)                        0.19       4.26 r
  U273/Y (AND2X1M)                         0.18       4.44 r
  datar_reg_0__1_/D (DFFRQX1M)             0.00       4.44 r
  data arrival time                                   4.44

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_0__1_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.44
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_5__3_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_5__3_/Q (DFFRQX1M)           0.65       2.55 f
  U1419/Y (NOR2XLM)                        0.33       2.88 r
  U1418/Y (NOR3BXLM)                       0.88       3.76 r
  U1329/Y (AOI221XLM)                      0.30       4.06 f
  U1323/Y (NAND4XLM)                       0.19       4.25 r
  U179/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_5__7_/D (DFFRQX1M)             0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_5__7_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_5__3_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_5__3_/Q (DFFRQX1M)           0.65       2.55 f
  U1419/Y (NOR2XLM)                        0.33       2.88 r
  U1418/Y (NOR3BXLM)                       0.88       3.76 r
  U1339/Y (AOI221XLM)                      0.30       4.06 f
  U1333/Y (NAND4XLM)                       0.19       4.25 r
  U180/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_5__6_/D (DFFRQX1M)             0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_5__6_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_5__3_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_5__3_/Q (DFFRQX1M)           0.65       2.55 f
  U1419/Y (NOR2XLM)                        0.33       2.88 r
  U1418/Y (NOR3BXLM)                       0.88       3.76 r
  U1349/Y (AOI221XLM)                      0.30       4.06 f
  U1343/Y (NAND4XLM)                       0.19       4.25 r
  U181/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_5__5_/D (DFFRQX1M)             0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_5__5_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_5__3_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_5__3_/Q (DFFRQX1M)           0.65       2.55 f
  U1419/Y (NOR2XLM)                        0.33       2.88 r
  U1418/Y (NOR3BXLM)                       0.88       3.76 r
  U1359/Y (AOI221XLM)                      0.30       4.06 f
  U1353/Y (NAND4XLM)                       0.19       4.25 r
  U182/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_5__4_/D (DFFRQX1M)             0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_5__4_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_5__3_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_5__3_/Q (DFFRQX1M)           0.65       2.55 f
  U1419/Y (NOR2XLM)                        0.33       2.88 r
  U1418/Y (NOR3BXLM)                       0.88       3.76 r
  U1369/Y (AOI221XLM)                      0.30       4.06 f
  U1363/Y (NAND4XLM)                       0.19       4.25 r
  U183/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_5__3_/D (DFFRQX1M)             0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_5__3_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_5__3_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_5__3_/Q (DFFRQX1M)           0.65       2.55 f
  U1419/Y (NOR2XLM)                        0.33       2.88 r
  U1418/Y (NOR3BXLM)                       0.88       3.76 r
  U1379/Y (AOI221XLM)                      0.30       4.06 f
  U1373/Y (NAND4XLM)                       0.19       4.25 r
  U184/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_5__2_/D (DFFRQX1M)             0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_5__2_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_5__3_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_5__3_/Q (DFFRQX1M)           0.65       2.55 f
  U1419/Y (NOR2XLM)                        0.33       2.88 r
  U1418/Y (NOR3BXLM)                       0.88       3.76 r
  U1389/Y (AOI221XLM)                      0.30       4.06 f
  U1383/Y (NAND4XLM)                       0.19       4.25 r
  U185/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_5__1_/D (DFFRQX1M)             0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_5__1_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_15__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_15__3_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_15__3_/Q (DFFRQX1M)          0.65       2.55 f
  U2489/Y (NOR2XLM)                        0.33       2.88 r
  U2488/Y (NOR3BXLM)                       0.88       3.76 r
  U2399/Y (AOI221XLM)                      0.30       4.06 f
  U2393/Y (NAND4XLM)                       0.19       4.25 r
  U219/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_15__7_/D (DFFRQX1M)            0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_15__7_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_15__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_15__3_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_15__3_/Q (DFFRQX1M)          0.65       2.55 f
  U2489/Y (NOR2XLM)                        0.33       2.88 r
  U2488/Y (NOR3BXLM)                       0.88       3.76 r
  U2409/Y (AOI221XLM)                      0.30       4.06 f
  U2403/Y (NAND4XLM)                       0.19       4.25 r
  U220/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_15__6_/D (DFFRQX1M)            0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_15__6_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_15__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_15__3_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_15__3_/Q (DFFRQX1M)          0.65       2.55 f
  U2489/Y (NOR2XLM)                        0.33       2.88 r
  U2488/Y (NOR3BXLM)                       0.88       3.76 r
  U2419/Y (AOI221XLM)                      0.30       4.06 f
  U2413/Y (NAND4XLM)                       0.19       4.25 r
  U221/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_15__5_/D (DFFRQX1M)            0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_15__5_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_15__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_15__3_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_15__3_/Q (DFFRQX1M)          0.65       2.55 f
  U2489/Y (NOR2XLM)                        0.33       2.88 r
  U2488/Y (NOR3BXLM)                       0.88       3.76 r
  U2429/Y (AOI221XLM)                      0.30       4.06 f
  U2423/Y (NAND4XLM)                       0.19       4.25 r
  U222/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_15__4_/D (DFFRQX1M)            0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_15__4_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_15__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_15__3_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_15__3_/Q (DFFRQX1M)          0.65       2.55 f
  U2489/Y (NOR2XLM)                        0.33       2.88 r
  U2488/Y (NOR3BXLM)                       0.88       3.76 r
  U2439/Y (AOI221XLM)                      0.30       4.06 f
  U2433/Y (NAND4XLM)                       0.19       4.25 r
  U223/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_15__3_/D (DFFRQX1M)            0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_15__3_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_15__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_15__3_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_15__3_/Q (DFFRQX1M)          0.65       2.55 f
  U2489/Y (NOR2XLM)                        0.33       2.88 r
  U2488/Y (NOR3BXLM)                       0.88       3.76 r
  U2449/Y (AOI221XLM)                      0.30       4.06 f
  U2443/Y (NAND4XLM)                       0.19       4.25 r
  U224/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_15__2_/D (DFFRQX1M)            0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_15__2_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_15__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_15__3_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_15__3_/Q (DFFRQX1M)          0.65       2.55 f
  U2489/Y (NOR2XLM)                        0.33       2.88 r
  U2488/Y (NOR3BXLM)                       0.88       3.76 r
  U2459/Y (AOI221XLM)                      0.30       4.06 f
  U2453/Y (NAND4XLM)                       0.19       4.25 r
  U225/Y (AND2X1M)                         0.18       4.43 r
  datar_reg_15__1_/D (DFFRQX1M)            0.00       4.43 r
  data arrival time                                   4.43

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_15__1_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         6.24


  Startpoint: addr_r2_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_11__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_11__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2061/Y (NOR2XLM)                        0.32       2.84 r
  U2060/Y (NOR3BXLM)                       0.88       3.71 r
  U1971/Y (AOI221XLM)                      0.30       4.01 f
  U1965/Y (NAND4XLM)                       0.19       4.20 r
  U251/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_11__7_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_11__7_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_11__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_11__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2061/Y (NOR2XLM)                        0.32       2.84 r
  U2060/Y (NOR3BXLM)                       0.88       3.71 r
  U1981/Y (AOI221XLM)                      0.30       4.01 f
  U1975/Y (NAND4XLM)                       0.19       4.20 r
  U252/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_11__6_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_11__6_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_11__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_11__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2061/Y (NOR2XLM)                        0.32       2.84 r
  U2060/Y (NOR3BXLM)                       0.88       3.71 r
  U1991/Y (AOI221XLM)                      0.30       4.01 f
  U1985/Y (NAND4XLM)                       0.19       4.20 r
  U253/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_11__5_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_11__5_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_11__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_11__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2061/Y (NOR2XLM)                        0.32       2.84 r
  U2060/Y (NOR3BXLM)                       0.88       3.71 r
  U2001/Y (AOI221XLM)                      0.30       4.01 f
  U1995/Y (NAND4XLM)                       0.19       4.20 r
  U254/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_11__4_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_11__4_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_11__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_11__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2061/Y (NOR2XLM)                        0.32       2.84 r
  U2060/Y (NOR3BXLM)                       0.88       3.71 r
  U2011/Y (AOI221XLM)                      0.30       4.01 f
  U2005/Y (NAND4XLM)                       0.19       4.20 r
  U255/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_11__3_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_11__3_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_11__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_11__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2061/Y (NOR2XLM)                        0.32       2.84 r
  U2060/Y (NOR3BXLM)                       0.88       3.71 r
  U2021/Y (AOI221XLM)                      0.30       4.01 f
  U2015/Y (NAND4XLM)                       0.19       4.20 r
  U256/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_11__2_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_11__2_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_11__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_11__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2061/Y (NOR2XLM)                        0.32       2.84 r
  U2060/Y (NOR3BXLM)                       0.88       3.71 r
  U2031/Y (AOI221XLM)                      0.30       4.01 f
  U2025/Y (NAND4XLM)                       0.19       4.20 r
  U257/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_11__1_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_11__1_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_10__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_10__2_/Q (DFFRQX2M)          0.61       2.51 f
  U1954/Y (NOR2XLM)                        0.32       2.84 r
  U1953/Y (NOR3BXLM)                       0.88       3.71 r
  U1864/Y (AOI221XLM)                      0.30       4.01 f
  U1858/Y (NAND4XLM)                       0.19       4.20 r
  U259/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_10__7_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_10__7_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_10__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_10__2_/Q (DFFRQX2M)          0.61       2.51 f
  U1954/Y (NOR2XLM)                        0.32       2.84 r
  U1953/Y (NOR3BXLM)                       0.88       3.71 r
  U1874/Y (AOI221XLM)                      0.30       4.01 f
  U1868/Y (NAND4XLM)                       0.19       4.20 r
  U260/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_10__6_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_10__6_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_10__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_10__2_/Q (DFFRQX2M)          0.61       2.51 f
  U1954/Y (NOR2XLM)                        0.32       2.84 r
  U1953/Y (NOR3BXLM)                       0.88       3.71 r
  U1884/Y (AOI221XLM)                      0.30       4.01 f
  U1878/Y (NAND4XLM)                       0.19       4.20 r
  U261/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_10__5_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_10__5_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_10__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_10__2_/Q (DFFRQX2M)          0.61       2.51 f
  U1954/Y (NOR2XLM)                        0.32       2.84 r
  U1953/Y (NOR3BXLM)                       0.88       3.71 r
  U1894/Y (AOI221XLM)                      0.30       4.01 f
  U1888/Y (NAND4XLM)                       0.19       4.20 r
  U262/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_10__4_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_10__4_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_10__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_10__2_/Q (DFFRQX2M)          0.61       2.51 f
  U1954/Y (NOR2XLM)                        0.32       2.84 r
  U1953/Y (NOR3BXLM)                       0.88       3.71 r
  U1904/Y (AOI221XLM)                      0.30       4.01 f
  U1898/Y (NAND4XLM)                       0.19       4.20 r
  U263/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_10__3_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_10__3_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_10__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_10__2_/Q (DFFRQX2M)          0.61       2.51 f
  U1954/Y (NOR2XLM)                        0.32       2.84 r
  U1953/Y (NOR3BXLM)                       0.88       3.71 r
  U1914/Y (AOI221XLM)                      0.30       4.01 f
  U1908/Y (NAND4XLM)                       0.19       4.20 r
  U264/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_10__2_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_10__2_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_10__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_10__2_/Q (DFFRQX2M)          0.61       2.51 f
  U1954/Y (NOR2XLM)                        0.32       2.84 r
  U1953/Y (NOR3BXLM)                       0.88       3.71 r
  U1924/Y (AOI221XLM)                      0.30       4.01 f
  U1918/Y (NAND4XLM)                       0.19       4.20 r
  U265/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_10__1_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_10__1_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_9__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_9__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1847/Y (NOR2XLM)                        0.32       2.84 r
  U1846/Y (NOR3BXLM)                       0.88       3.71 r
  U1757/Y (AOI221XLM)                      0.30       4.01 f
  U1751/Y (NAND4XLM)                       0.19       4.20 r
  U147/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_9__7_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_9__7_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_9__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_9__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1847/Y (NOR2XLM)                        0.32       2.84 r
  U1846/Y (NOR3BXLM)                       0.88       3.71 r
  U1767/Y (AOI221XLM)                      0.30       4.01 f
  U1761/Y (NAND4XLM)                       0.19       4.20 r
  U148/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_9__6_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_9__6_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_9__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_9__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1847/Y (NOR2XLM)                        0.32       2.84 r
  U1846/Y (NOR3BXLM)                       0.88       3.71 r
  U1777/Y (AOI221XLM)                      0.30       4.01 f
  U1771/Y (NAND4XLM)                       0.19       4.20 r
  U149/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_9__5_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_9__5_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_9__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_9__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1847/Y (NOR2XLM)                        0.32       2.84 r
  U1846/Y (NOR3BXLM)                       0.88       3.71 r
  U1787/Y (AOI221XLM)                      0.30       4.01 f
  U1781/Y (NAND4XLM)                       0.19       4.20 r
  U150/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_9__4_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_9__4_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_9__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_9__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1847/Y (NOR2XLM)                        0.32       2.84 r
  U1846/Y (NOR3BXLM)                       0.88       3.71 r
  U1797/Y (AOI221XLM)                      0.30       4.01 f
  U1791/Y (NAND4XLM)                       0.19       4.20 r
  U151/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_9__3_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_9__3_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_9__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_9__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1847/Y (NOR2XLM)                        0.32       2.84 r
  U1846/Y (NOR3BXLM)                       0.88       3.71 r
  U1807/Y (AOI221XLM)                      0.30       4.01 f
  U1801/Y (NAND4XLM)                       0.19       4.20 r
  U152/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_9__2_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_9__2_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_9__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_9__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1847/Y (NOR2XLM)                        0.32       2.84 r
  U1846/Y (NOR3BXLM)                       0.88       3.71 r
  U1817/Y (AOI221XLM)                      0.30       4.01 f
  U1811/Y (NAND4XLM)                       0.19       4.20 r
  U153/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_9__1_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_9__1_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_8__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_8__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1740/Y (NOR2XLM)                        0.32       2.84 r
  U1739/Y (NOR3BXLM)                       0.88       3.71 r
  U1650/Y (AOI221XLM)                      0.30       4.01 f
  U1644/Y (NAND4XLM)                       0.19       4.20 r
  U155/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_8__7_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_8__7_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_8__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_8__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1740/Y (NOR2XLM)                        0.32       2.84 r
  U1739/Y (NOR3BXLM)                       0.88       3.71 r
  U1660/Y (AOI221XLM)                      0.30       4.01 f
  U1654/Y (NAND4XLM)                       0.19       4.20 r
  U156/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_8__6_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_8__6_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_8__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_8__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1740/Y (NOR2XLM)                        0.32       2.84 r
  U1739/Y (NOR3BXLM)                       0.88       3.71 r
  U1670/Y (AOI221XLM)                      0.30       4.01 f
  U1664/Y (NAND4XLM)                       0.19       4.20 r
  U157/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_8__5_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_8__5_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_8__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_8__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1740/Y (NOR2XLM)                        0.32       2.84 r
  U1739/Y (NOR3BXLM)                       0.88       3.71 r
  U1680/Y (AOI221XLM)                      0.30       4.01 f
  U1674/Y (NAND4XLM)                       0.19       4.20 r
  U158/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_8__4_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_8__4_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_8__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_8__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1740/Y (NOR2XLM)                        0.32       2.84 r
  U1739/Y (NOR3BXLM)                       0.88       3.71 r
  U1690/Y (AOI221XLM)                      0.30       4.01 f
  U1684/Y (NAND4XLM)                       0.19       4.20 r
  U159/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_8__3_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_8__3_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_8__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_8__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1740/Y (NOR2XLM)                        0.32       2.84 r
  U1739/Y (NOR3BXLM)                       0.88       3.71 r
  U1700/Y (AOI221XLM)                      0.30       4.01 f
  U1694/Y (NAND4XLM)                       0.19       4.20 r
  U160/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_8__2_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_8__2_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_8__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_8__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1740/Y (NOR2XLM)                        0.32       2.84 r
  U1739/Y (NOR3BXLM)                       0.88       3.71 r
  U1710/Y (AOI221XLM)                      0.30       4.01 f
  U1704/Y (NAND4XLM)                       0.19       4.20 r
  U161/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_8__1_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_8__1_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_7__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_7__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1633/Y (NOR2XLM)                        0.32       2.84 r
  U1632/Y (NOR3BXLM)                       0.88       3.71 r
  U1543/Y (AOI221XLM)                      0.30       4.01 f
  U1537/Y (NAND4XLM)                       0.19       4.20 r
  U163/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_7__7_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_7__7_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_7__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_7__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1633/Y (NOR2XLM)                        0.32       2.84 r
  U1632/Y (NOR3BXLM)                       0.88       3.71 r
  U1553/Y (AOI221XLM)                      0.30       4.01 f
  U1547/Y (NAND4XLM)                       0.19       4.20 r
  U164/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_7__6_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_7__6_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_7__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_7__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1633/Y (NOR2XLM)                        0.32       2.84 r
  U1632/Y (NOR3BXLM)                       0.88       3.71 r
  U1563/Y (AOI221XLM)                      0.30       4.01 f
  U1557/Y (NAND4XLM)                       0.19       4.20 r
  U165/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_7__5_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_7__5_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_7__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_7__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1633/Y (NOR2XLM)                        0.32       2.84 r
  U1632/Y (NOR3BXLM)                       0.88       3.71 r
  U1573/Y (AOI221XLM)                      0.30       4.01 f
  U1567/Y (NAND4XLM)                       0.19       4.20 r
  U166/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_7__4_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_7__4_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_7__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_7__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1633/Y (NOR2XLM)                        0.32       2.84 r
  U1632/Y (NOR3BXLM)                       0.88       3.71 r
  U1583/Y (AOI221XLM)                      0.30       4.01 f
  U1577/Y (NAND4XLM)                       0.19       4.20 r
  U167/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_7__3_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_7__3_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_7__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_7__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1633/Y (NOR2XLM)                        0.32       2.84 r
  U1632/Y (NOR3BXLM)                       0.88       3.71 r
  U1593/Y (AOI221XLM)                      0.30       4.01 f
  U1587/Y (NAND4XLM)                       0.19       4.20 r
  U168/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_7__2_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_7__2_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_7__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_7__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1633/Y (NOR2XLM)                        0.32       2.84 r
  U1632/Y (NOR3BXLM)                       0.88       3.71 r
  U1603/Y (AOI221XLM)                      0.30       4.01 f
  U1597/Y (NAND4XLM)                       0.19       4.20 r
  U169/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_7__1_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_7__1_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_6__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_6__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1526/Y (NOR2XLM)                        0.32       2.84 r
  U1525/Y (NOR3BXLM)                       0.88       3.71 r
  U1436/Y (AOI221XLM)                      0.30       4.01 f
  U1430/Y (NAND4XLM)                       0.19       4.20 r
  U171/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_6__7_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_6__7_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_6__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_6__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1526/Y (NOR2XLM)                        0.32       2.84 r
  U1525/Y (NOR3BXLM)                       0.88       3.71 r
  U1446/Y (AOI221XLM)                      0.30       4.01 f
  U1440/Y (NAND4XLM)                       0.19       4.20 r
  U172/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_6__6_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_6__6_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_6__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_6__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1526/Y (NOR2XLM)                        0.32       2.84 r
  U1525/Y (NOR3BXLM)                       0.88       3.71 r
  U1456/Y (AOI221XLM)                      0.30       4.01 f
  U1450/Y (NAND4XLM)                       0.19       4.20 r
  U173/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_6__5_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_6__5_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_6__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_6__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1526/Y (NOR2XLM)                        0.32       2.84 r
  U1525/Y (NOR3BXLM)                       0.88       3.71 r
  U1466/Y (AOI221XLM)                      0.30       4.01 f
  U1460/Y (NAND4XLM)                       0.19       4.20 r
  U174/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_6__4_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_6__4_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_6__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_6__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1526/Y (NOR2XLM)                        0.32       2.84 r
  U1525/Y (NOR3BXLM)                       0.88       3.71 r
  U1476/Y (AOI221XLM)                      0.30       4.01 f
  U1470/Y (NAND4XLM)                       0.19       4.20 r
  U175/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_6__3_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_6__3_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_6__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_6__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1526/Y (NOR2XLM)                        0.32       2.84 r
  U1525/Y (NOR3BXLM)                       0.88       3.71 r
  U1486/Y (AOI221XLM)                      0.30       4.01 f
  U1480/Y (NAND4XLM)                       0.19       4.20 r
  U176/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_6__2_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_6__2_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_6__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_6__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1526/Y (NOR2XLM)                        0.32       2.84 r
  U1525/Y (NOR3BXLM)                       0.88       3.71 r
  U1496/Y (AOI221XLM)                      0.30       4.01 f
  U1490/Y (NAND4XLM)                       0.19       4.20 r
  U177/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_6__1_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_6__1_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_13__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_13__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_13__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2275/Y (NOR2XLM)                        0.32       2.84 r
  U2274/Y (NOR3BXLM)                       0.88       3.71 r
  U2185/Y (AOI221XLM)                      0.30       4.01 f
  U2179/Y (NAND4XLM)                       0.19       4.20 r
  U235/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_13__7_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_13__7_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_13__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_13__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_13__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2275/Y (NOR2XLM)                        0.32       2.84 r
  U2274/Y (NOR3BXLM)                       0.88       3.71 r
  U2195/Y (AOI221XLM)                      0.30       4.01 f
  U2189/Y (NAND4XLM)                       0.19       4.20 r
  U236/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_13__6_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_13__6_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_13__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_13__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_13__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2275/Y (NOR2XLM)                        0.32       2.84 r
  U2274/Y (NOR3BXLM)                       0.88       3.71 r
  U2205/Y (AOI221XLM)                      0.30       4.01 f
  U2199/Y (NAND4XLM)                       0.19       4.20 r
  U237/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_13__5_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_13__5_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_13__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_13__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_13__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2275/Y (NOR2XLM)                        0.32       2.84 r
  U2274/Y (NOR3BXLM)                       0.88       3.71 r
  U2215/Y (AOI221XLM)                      0.30       4.01 f
  U2209/Y (NAND4XLM)                       0.19       4.20 r
  U238/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_13__4_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_13__4_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_13__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_13__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_13__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2275/Y (NOR2XLM)                        0.32       2.84 r
  U2274/Y (NOR3BXLM)                       0.88       3.71 r
  U2225/Y (AOI221XLM)                      0.30       4.01 f
  U2219/Y (NAND4XLM)                       0.19       4.20 r
  U239/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_13__3_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_13__3_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_13__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_13__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_13__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2275/Y (NOR2XLM)                        0.32       2.84 r
  U2274/Y (NOR3BXLM)                       0.88       3.71 r
  U2235/Y (AOI221XLM)                      0.30       4.01 f
  U2229/Y (NAND4XLM)                       0.19       4.20 r
  U240/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_13__2_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_13__2_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_13__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_13__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_13__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2275/Y (NOR2XLM)                        0.32       2.84 r
  U2274/Y (NOR3BXLM)                       0.88       3.71 r
  U2245/Y (AOI221XLM)                      0.30       4.01 f
  U2239/Y (NAND4XLM)                       0.19       4.20 r
  U241/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_13__1_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_13__1_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.29


  Startpoint: addr_r2_reg_12__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_12__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_12__2_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_12__2_/Q (DFFRQX1M)          0.65       2.55 f
  U2168/Y (NOR2XLM)                        0.34       2.89 r
  U2167/Y (NOR3BXLM)                       0.88       3.77 r
  U2161/Y (AOI221XLM)                      0.25       4.02 f
  U2142/Y (NAND4XLM)                       0.18       4.20 r
  U250/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_12__0_/D (DFFRQX1M)            0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_12__0_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.30


  Startpoint: addr_r2_reg_4__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_4__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_4__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1312/Y (NOR2XLM)                        0.34       2.89 r
  U1311/Y (NOR3BXLM)                       0.88       3.77 r
  U1305/Y (AOI221XLM)                      0.25       4.02 f
  U1286/Y (NAND4XLM)                       0.18       4.20 r
  U194/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_4__0_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_4__0_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.30


  Startpoint: addr_r2_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_3__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_3__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1205/Y (NOR2XLM)                        0.34       2.89 r
  U1204/Y (NOR3BXLM)                       0.88       3.77 r
  U1198/Y (AOI221XLM)                      0.25       4.02 f
  U1179/Y (NAND4XLM)                       0.18       4.20 r
  U202/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_3__0_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_3__0_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.30


  Startpoint: addr_r2_reg_2__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_2__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_2__2_/Q (DFFRQX1M)           0.65       2.55 f
  U1098/Y (NOR2XLM)                        0.34       2.89 r
  U1097/Y (NOR3BXLM)                       0.88       3.77 r
  U1091/Y (AOI221XLM)                      0.25       4.02 f
  U1072/Y (NAND4XLM)                       0.18       4.20 r
  U210/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_2__0_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_2__0_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.30


  Startpoint: addr_r2_reg_1__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_1__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_1__2_/Q (DFFRQX1M)           0.65       2.55 f
  U991/Y (NOR2XLM)                         0.34       2.89 r
  U990/Y (NOR3BXLM)                        0.88       3.77 r
  U984/Y (AOI221XLM)                       0.25       4.02 f
  U965/Y (NAND4XLM)                        0.18       4.20 r
  U218/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_1__0_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_1__0_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.30


  Startpoint: addr_r2_reg_0__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_0__2_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_0__2_/Q (DFFRQX1M)           0.65       2.55 f
  U885/Y (NOR2XLM)                         0.34       2.89 r
  U884/Y (NOR3BXLM)                        0.88       3.77 r
  U878/Y (AOI221XLM)                       0.25       4.02 f
  U859/Y (NAND4XLM)                        0.18       4.20 r
  U274/Y (AND2X1M)                         0.18       4.38 r
  datar_reg_0__0_/D (DFFRQX1M)             0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_0__0_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                         6.30


  Startpoint: addr_r2_reg_5__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_5__3_/CK (DFFRQX1M)          0.00       1.90 r
  addr_r2_reg_5__3_/Q (DFFRQX1M)           0.65       2.55 f
  U1419/Y (NOR2XLM)                        0.33       2.88 r
  U1418/Y (NOR3BXLM)                       0.88       3.76 r
  U1412/Y (AOI221XLM)                      0.25       4.01 f
  U1393/Y (NAND4XLM)                       0.18       4.19 r
  U186/Y (AND2X1M)                         0.18       4.37 r
  datar_reg_5__0_/D (DFFRQX1M)             0.00       4.37 r
  data arrival time                                   4.37

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_5__0_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.37
  -----------------------------------------------------------
  slack (MET)                                         6.31


  Startpoint: addr_r2_reg_15__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_15__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_15__3_/CK (DFFRQX1M)         0.00       1.90 r
  addr_r2_reg_15__3_/Q (DFFRQX1M)          0.65       2.55 f
  U2489/Y (NOR2XLM)                        0.33       2.88 r
  U2488/Y (NOR3BXLM)                       0.88       3.76 r
  U2482/Y (AOI221XLM)                      0.25       4.01 f
  U2463/Y (NAND4XLM)                       0.18       4.19 r
  U226/Y (AND2X1M)                         0.18       4.37 r
  datar_reg_15__0_/D (DFFRQX1M)            0.00       4.37 r
  data arrival time                                   4.37

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_15__0_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.37
  -----------------------------------------------------------
  slack (MET)                                         6.31


  Startpoint: addr_r2_reg_11__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_11__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_11__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2061/Y (NOR2XLM)                        0.32       2.84 r
  U2060/Y (NOR3BXLM)                       0.88       3.71 r
  U2054/Y (AOI221XLM)                      0.25       3.96 f
  U2035/Y (NAND4XLM)                       0.18       4.14 r
  U258/Y (AND2X1M)                         0.18       4.32 r
  datar_reg_11__0_/D (DFFRQX1M)            0.00       4.32 r
  data arrival time                                   4.32

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_11__0_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (MET)                                         6.35


  Startpoint: addr_r2_reg_10__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_10__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_10__2_/Q (DFFRQX2M)          0.61       2.51 f
  U1954/Y (NOR2XLM)                        0.32       2.84 r
  U1953/Y (NOR3BXLM)                       0.88       3.71 r
  U1947/Y (AOI221XLM)                      0.25       3.96 f
  U1928/Y (NAND4XLM)                       0.18       4.14 r
  U266/Y (AND2X1M)                         0.18       4.32 r
  datar_reg_10__0_/D (DFFRQX1M)            0.00       4.32 r
  data arrival time                                   4.32

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_10__0_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (MET)                                         6.35


  Startpoint: addr_r2_reg_9__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_9__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_9__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1847/Y (NOR2XLM)                        0.32       2.84 r
  U1846/Y (NOR3BXLM)                       0.88       3.71 r
  U1840/Y (AOI221XLM)                      0.25       3.96 f
  U1821/Y (NAND4XLM)                       0.18       4.14 r
  U154/Y (AND2X1M)                         0.18       4.32 r
  datar_reg_9__0_/D (DFFRQX1M)             0.00       4.32 r
  data arrival time                                   4.32

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_9__0_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (MET)                                         6.35


  Startpoint: addr_r2_reg_8__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_8__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_8__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1740/Y (NOR2XLM)                        0.32       2.84 r
  U1739/Y (NOR3BXLM)                       0.88       3.71 r
  U1733/Y (AOI221XLM)                      0.25       3.96 f
  U1714/Y (NAND4XLM)                       0.18       4.14 r
  U162/Y (AND2X1M)                         0.18       4.32 r
  datar_reg_8__0_/D (DFFRQX1M)             0.00       4.32 r
  data arrival time                                   4.32

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_8__0_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (MET)                                         6.35


  Startpoint: addr_r2_reg_7__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_7__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_7__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1633/Y (NOR2XLM)                        0.32       2.84 r
  U1632/Y (NOR3BXLM)                       0.88       3.71 r
  U1626/Y (AOI221XLM)                      0.25       3.96 f
  U1607/Y (NAND4XLM)                       0.18       4.14 r
  U170/Y (AND2X1M)                         0.18       4.32 r
  datar_reg_7__0_/D (DFFRQX1M)             0.00       4.32 r
  data arrival time                                   4.32

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_7__0_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (MET)                                         6.35


  Startpoint: addr_r2_reg_6__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_6__2_/CK (DFFRQX2M)          0.00       1.90 r
  addr_r2_reg_6__2_/Q (DFFRQX2M)           0.61       2.51 f
  U1526/Y (NOR2XLM)                        0.32       2.84 r
  U1525/Y (NOR3BXLM)                       0.88       3.71 r
  U1519/Y (AOI221XLM)                      0.25       3.96 f
  U1500/Y (NAND4XLM)                       0.18       4.14 r
  U178/Y (AND2X1M)                         0.18       4.32 r
  datar_reg_6__0_/D (DFFRQX1M)             0.00       4.32 r
  data arrival time                                   4.32

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_6__0_/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (MET)                                         6.35


  Startpoint: addr_r2_reg_13__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_13__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_13__2_/CK (DFFRQX2M)         0.00       1.90 r
  addr_r2_reg_13__2_/Q (DFFRQX2M)          0.61       2.51 f
  U2275/Y (NOR2XLM)                        0.32       2.84 r
  U2274/Y (NOR3BXLM)                       0.88       3.71 r
  U2268/Y (AOI221XLM)                      0.25       3.96 f
  U2249/Y (NAND4XLM)                       0.18       4.14 r
  U242/Y (AND2X1M)                         0.18       4.32 r
  datar_reg_13__0_/D (DFFRQX1M)            0.00       4.32 r
  data arrival time                                   4.32

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_13__0_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (MET)                                         6.35


  Startpoint: addr_r2_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_14__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_14__3_/CK (DFFRHQX1M)        0.00       1.90 r
  addr_r2_reg_14__3_/Q (DFFRHQX1M)         0.44       2.34 f
  U2382/Y (NOR2XLM)                        0.33       2.67 r
  U2381/Y (NOR3BXLM)                       0.88       3.55 r
  U2292/Y (AOI221XLM)                      0.30       3.85 f
  U2286/Y (NAND4XLM)                       0.19       4.04 r
  U227/Y (AND2X1M)                         0.18       4.22 r
  datar_reg_14__7_/D (DFFRQX1M)            0.00       4.22 r
  data arrival time                                   4.22

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_14__7_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (MET)                                         6.45


  Startpoint: addr_r2_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_14__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_14__3_/CK (DFFRHQX1M)        0.00       1.90 r
  addr_r2_reg_14__3_/Q (DFFRHQX1M)         0.44       2.34 f
  U2382/Y (NOR2XLM)                        0.33       2.67 r
  U2381/Y (NOR3BXLM)                       0.88       3.55 r
  U2302/Y (AOI221XLM)                      0.30       3.85 f
  U2296/Y (NAND4XLM)                       0.19       4.04 r
  U228/Y (AND2X1M)                         0.18       4.22 r
  datar_reg_14__6_/D (DFFRQX1M)            0.00       4.22 r
  data arrival time                                   4.22

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_14__6_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (MET)                                         6.45


  Startpoint: addr_r2_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_14__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_14__3_/CK (DFFRHQX1M)        0.00       1.90 r
  addr_r2_reg_14__3_/Q (DFFRHQX1M)         0.44       2.34 f
  U2382/Y (NOR2XLM)                        0.33       2.67 r
  U2381/Y (NOR3BXLM)                       0.88       3.55 r
  U2312/Y (AOI221XLM)                      0.30       3.85 f
  U2306/Y (NAND4XLM)                       0.19       4.04 r
  U229/Y (AND2X1M)                         0.18       4.22 r
  datar_reg_14__5_/D (DFFRQX1M)            0.00       4.22 r
  data arrival time                                   4.22

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_14__5_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (MET)                                         6.45


  Startpoint: addr_r2_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_14__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_14__3_/CK (DFFRHQX1M)        0.00       1.90 r
  addr_r2_reg_14__3_/Q (DFFRHQX1M)         0.44       2.34 f
  U2382/Y (NOR2XLM)                        0.33       2.67 r
  U2381/Y (NOR3BXLM)                       0.88       3.55 r
  U2322/Y (AOI221XLM)                      0.30       3.85 f
  U2316/Y (NAND4XLM)                       0.19       4.04 r
  U230/Y (AND2X1M)                         0.18       4.22 r
  datar_reg_14__4_/D (DFFRQX1M)            0.00       4.22 r
  data arrival time                                   4.22

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_14__4_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (MET)                                         6.45


  Startpoint: addr_r2_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_14__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_14__3_/CK (DFFRHQX1M)        0.00       1.90 r
  addr_r2_reg_14__3_/Q (DFFRHQX1M)         0.44       2.34 f
  U2382/Y (NOR2XLM)                        0.33       2.67 r
  U2381/Y (NOR3BXLM)                       0.88       3.55 r
  U2332/Y (AOI221XLM)                      0.30       3.85 f
  U2326/Y (NAND4XLM)                       0.19       4.04 r
  U231/Y (AND2X1M)                         0.18       4.22 r
  datar_reg_14__3_/D (DFFRQX1M)            0.00       4.22 r
  data arrival time                                   4.22

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_14__3_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (MET)                                         6.45


  Startpoint: addr_r2_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_14__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_14__3_/CK (DFFRHQX1M)        0.00       1.90 r
  addr_r2_reg_14__3_/Q (DFFRHQX1M)         0.44       2.34 f
  U2382/Y (NOR2XLM)                        0.33       2.67 r
  U2381/Y (NOR3BXLM)                       0.88       3.55 r
  U2342/Y (AOI221XLM)                      0.30       3.85 f
  U2336/Y (NAND4XLM)                       0.19       4.04 r
  U232/Y (AND2X1M)                         0.18       4.22 r
  datar_reg_14__2_/D (DFFRQX1M)            0.00       4.22 r
  data arrival time                                   4.22

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_14__2_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (MET)                                         6.45


  Startpoint: addr_r2_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_14__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_14__3_/CK (DFFRHQX1M)        0.00       1.90 r
  addr_r2_reg_14__3_/Q (DFFRHQX1M)         0.44       2.34 f
  U2382/Y (NOR2XLM)                        0.33       2.67 r
  U2381/Y (NOR3BXLM)                       0.88       3.55 r
  U2352/Y (AOI221XLM)                      0.30       3.85 f
  U2346/Y (NAND4XLM)                       0.19       4.04 r
  U233/Y (AND2X1M)                         0.18       4.22 r
  datar_reg_14__1_/D (DFFRQX1M)            0.00       4.22 r
  data arrival time                                   4.22

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_14__1_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (MET)                                         6.45


  Startpoint: addr_r2_reg_14__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datar_reg_14__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  addr_r2_reg_14__3_/CK (DFFRHQX1M)        0.00       1.90 r
  addr_r2_reg_14__3_/Q (DFFRHQX1M)         0.44       2.34 f
  U2382/Y (NOR2XLM)                        0.33       2.67 r
  U2381/Y (NOR3BXLM)                       0.88       3.55 r
  U2375/Y (AOI221XLM)                      0.25       3.80 f
  U2356/Y (NAND4XLM)                       0.18       3.98 r
  U234/Y (AND2X1M)                         0.18       4.16 r
  datar_reg_14__0_/D (DFFRQX1M)            0.00       4.16 r
  data arrival time                                   4.16

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datar_reg_14__0_/CK (DFFRQX1M)           0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -4.16
  -----------------------------------------------------------
  slack (MET)                                         6.51


  Startpoint: v_r2_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_15_/CK (DFFTRX1M)               0.00       1.90 r
  v_r2_reg_15_/Q (DFFTRX1M)                0.65       2.55 f
  v_out_reg_15_/D (DFFTRX1M)               0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_15_/CK (DFFTRX1M)              0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_14_/CK (DFFTRX1M)               0.00       1.90 r
  v_r2_reg_14_/Q (DFFTRX1M)                0.65       2.55 f
  v_out_reg_14_/D (DFFTRX1M)               0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_14_/CK (DFFTRX1M)              0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_13_/CK (DFFTRX1M)               0.00       1.90 r
  v_r2_reg_13_/Q (DFFTRX1M)                0.65       2.55 f
  v_out_reg_13_/D (DFFTRX1M)               0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_13_/CK (DFFTRX1M)              0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_12_/CK (DFFTRX1M)               0.00       1.90 r
  v_r2_reg_12_/Q (DFFTRX1M)                0.65       2.55 f
  v_out_reg_12_/D (DFFTRX1M)               0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_12_/CK (DFFTRX1M)              0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_11_/CK (DFFTRX1M)               0.00       1.90 r
  v_r2_reg_11_/Q (DFFTRX1M)                0.65       2.55 f
  v_out_reg_11_/D (DFFTRX1M)               0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_11_/CK (DFFTRX1M)              0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_10_/CK (DFFTRX1M)               0.00       1.90 r
  v_r2_reg_10_/Q (DFFTRX1M)                0.65       2.55 f
  v_out_reg_10_/D (DFFTRX1M)               0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_10_/CK (DFFTRX1M)              0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_9_/CK (DFFTRX1M)                0.00       1.90 r
  v_r2_reg_9_/Q (DFFTRX1M)                 0.65       2.55 f
  v_out_reg_9_/D (DFFTRX1M)                0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_9_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_8_/CK (DFFTRX1M)                0.00       1.90 r
  v_r2_reg_8_/Q (DFFTRX1M)                 0.65       2.55 f
  v_out_reg_8_/D (DFFTRX1M)                0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_8_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_7_/CK (DFFTRX1M)                0.00       1.90 r
  v_r2_reg_7_/Q (DFFTRX1M)                 0.65       2.55 f
  v_out_reg_7_/D (DFFTRX1M)                0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_7_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_6_/CK (DFFTRX1M)                0.00       1.90 r
  v_r2_reg_6_/Q (DFFTRX1M)                 0.65       2.55 f
  v_out_reg_6_/D (DFFTRX1M)                0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_6_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_5_/CK (DFFTRX1M)                0.00       1.90 r
  v_r2_reg_5_/Q (DFFTRX1M)                 0.65       2.55 f
  v_out_reg_5_/D (DFFTRX1M)                0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_5_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_4_/CK (DFFTRX1M)                0.00       1.90 r
  v_r2_reg_4_/Q (DFFTRX1M)                 0.65       2.55 f
  v_out_reg_4_/D (DFFTRX1M)                0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_4_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_3_/CK (DFFTRX1M)                0.00       1.90 r
  v_r2_reg_3_/Q (DFFTRX1M)                 0.65       2.55 f
  v_out_reg_3_/D (DFFTRX1M)                0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_3_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_2_/CK (DFFTRX1M)                0.00       1.90 r
  v_r2_reg_2_/Q (DFFTRX1M)                 0.65       2.55 f
  v_out_reg_2_/D (DFFTRX1M)                0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_2_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_1_/CK (DFFTRX1M)                0.00       1.90 r
  v_r2_reg_1_/Q (DFFTRX1M)                 0.65       2.55 f
  v_out_reg_1_/D (DFFTRX1M)                0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_1_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: v_r2_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: v_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  v_r2_reg_0_/CK (DFFTRX1M)                0.00       1.90 r
  v_r2_reg_0_/Q (DFFTRX1M)                 0.65       2.55 f
  v_out_reg_0_/D (DFFTRX1M)                0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  v_out_reg_0_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.29      10.63
  data required time                                 10.63
  -----------------------------------------------------------
  data required time                                 10.63
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         8.08


  Startpoint: vaild_r1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: vaild_r2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  vaild_r1_reg/CK (DFFRQX1M)               0.00       1.90 r
  vaild_r1_reg/Q (DFFRQX1M)                0.57       2.47 f
  vaild_r2_reg/D (DFFTRX1M)                0.00       2.47 f
  data arrival time                                   2.47

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  vaild_r2_reg/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -2.47
  -----------------------------------------------------------
  slack (MET)                                         8.19


  Startpoint: vaild_r2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datavaild_o_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  vaild_r2_reg/CK (DFFTRX1M)               0.00       1.90 r
  vaild_r2_reg/Q (DFFTRX1M)                0.51       2.41 f
  datavaild_o_reg/D (DFFTRX1M)             0.00       2.41 f
  data arrival time                                   2.41

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  datavaild_o_reg/CK (DFFTRX1M)            0.00      10.92 r
  library setup time                      -0.26      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (MET)                                         8.25


1
