
Lab3_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d40  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002e4c  08002e4c  00012e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e70  08002e70  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08002e70  08002e70  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e70  08002e70  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e70  08002e70  00012e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e74  08002e74  00012e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08002e78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000008c  08002f04  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08002f04  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae5c  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f74  00000000  00000000  0002af11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  0002ce88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  0002d970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000174ae  00000000  00000000  0002e328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d9db  00000000  00000000  000457d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082b1a  00000000  00000000  000531b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d5ccb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a08  00000000  00000000  000d5d20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e34 	.word	0x08002e34

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	08002e34 	.word	0x08002e34

0800014c <get_key_input>:
	.btn_is_pressed = 0,
	.btn_is_long_pressed = 0,
//	.btn_is_trigger_long_press = 0,
};

void get_key_input(button_t *button) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	button->reg2 = button->reg1;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	79da      	ldrb	r2, [r3, #7]
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	721a      	strb	r2, [r3, #8]
	button->reg1 = button->reg0;
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	799a      	ldrb	r2, [r3, #6]
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	71da      	strb	r2, [r3, #7]
	button->reg0 = HAL_GPIO_ReadPin(button->btn_port, button->btn_pin);
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	681a      	ldr	r2, [r3, #0]
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	889b      	ldrh	r3, [r3, #4]
 800016c:	4619      	mov	r1, r3
 800016e:	4610      	mov	r0, r2
 8000170:	f001 fe34 	bl	8001ddc <HAL_GPIO_ReadPin>
 8000174:	4603      	mov	r3, r0
 8000176:	461a      	mov	r2, r3
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	719a      	strb	r2, [r3, #6]
	if (button->reg0 == button->reg1 && button->reg1 == button->reg2) {
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	799a      	ldrb	r2, [r3, #6]
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	79db      	ldrb	r3, [r3, #7]
 8000184:	429a      	cmp	r2, r3
 8000186:	d131      	bne.n	80001ec <get_key_input+0xa0>
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	79da      	ldrb	r2, [r3, #7]
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	7a1b      	ldrb	r3, [r3, #8]
 8000190:	429a      	cmp	r2, r3
 8000192:	d12b      	bne.n	80001ec <get_key_input+0xa0>
		button->stable = button->reg0;
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	799a      	ldrb	r2, [r3, #6]
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	725a      	strb	r2, [r3, #9]
		if (button -> stable != button -> prev_stable) {
 800019c:	687b      	ldr	r3, [r7, #4]
 800019e:	7a5a      	ldrb	r2, [r3, #9]
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	7a9b      	ldrb	r3, [r3, #10]
 80001a4:	429a      	cmp	r2, r3
 80001a6:	d00e      	beq.n	80001c6 <get_key_input+0x7a>
			button -> prev_stable = button -> stable;
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	7a5a      	ldrb	r2, [r3, #9]
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	729a      	strb	r2, [r3, #10]
			if (button -> stable == PRESSED_STATE) {
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	7a5b      	ldrb	r3, [r3, #9]
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d119      	bne.n	80001ec <get_key_input+0xa0>
				button -> btn_is_pressed = 1;
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	2201      	movs	r2, #1
 80001bc:	741a      	strb	r2, [r3, #16]
				button -> btn_timeout_ms = TIME_LONG_PRESS / TIME_CYCLE;
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	22c8      	movs	r2, #200	; 0xc8
 80001c2:	60da      	str	r2, [r3, #12]
				}
			}

		}
 	}
}
 80001c4:	e012      	b.n	80001ec <get_key_input+0xa0>
			button -> btn_timeout_ms --;
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	68db      	ldr	r3, [r3, #12]
 80001ca:	1e5a      	subs	r2, r3, #1
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	60da      	str	r2, [r3, #12]
			if (button -> btn_timeout_ms <= 0) {
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	68db      	ldr	r3, [r3, #12]
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d109      	bne.n	80001ec <get_key_input+0xa0>
				button -> btn_timeout_ms = TIME_LONG_PRESS / TIME_CYCLE;
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	22c8      	movs	r2, #200	; 0xc8
 80001dc:	60da      	str	r2, [r3, #12]
				if (button -> prev_stable == PRESSED_STATE) {
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	7a9b      	ldrb	r3, [r3, #10]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d102      	bne.n	80001ec <get_key_input+0xa0>
					button -> btn_is_long_pressed = 1;
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	2201      	movs	r2, #1
 80001ea:	745a      	strb	r2, [r3, #17]
}
 80001ec:	bf00      	nop
 80001ee:	3708      	adds	r7, #8
 80001f0:	46bd      	mov	sp, r7
 80001f2:	bd80      	pop	{r7, pc}

080001f4 <is_pressed>:

uint8_t is_pressed(button_t *button) {
 80001f4:	b480      	push	{r7}
 80001f6:	b083      	sub	sp, #12
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
	if (button->btn_is_pressed == 1) {
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	7c1b      	ldrb	r3, [r3, #16]
 8000200:	2b01      	cmp	r3, #1
 8000202:	d101      	bne.n	8000208 <is_pressed+0x14>
		return 1;
 8000204:	2301      	movs	r3, #1
 8000206:	e000      	b.n	800020a <is_pressed+0x16>
	}
	return 0;
 8000208:	2300      	movs	r3, #0
}
 800020a:	4618      	mov	r0, r3
 800020c:	370c      	adds	r7, #12
 800020e:	46bd      	mov	sp, r7
 8000210:	bc80      	pop	{r7}
 8000212:	4770      	bx	lr

08000214 <clear_press>:

void clear_press(button_t *button) {
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
	button->btn_is_pressed = 0;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	2200      	movs	r2, #0
 8000220:	741a      	strb	r2, [r3, #16]
}
 8000222:	bf00      	nop
 8000224:	370c      	adds	r7, #12
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr

0800022c <is_long_pressed>:
uint8_t is_long_pressed(button_t *button) {
 800022c:	b480      	push	{r7}
 800022e:	b083      	sub	sp, #12
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
	if (button->btn_is_long_pressed == 1) {
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	7c5b      	ldrb	r3, [r3, #17]
 8000238:	2b01      	cmp	r3, #1
 800023a:	d104      	bne.n	8000246 <is_long_pressed+0x1a>
		button->btn_is_long_pressed = 0;
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	2200      	movs	r2, #0
 8000240:	745a      	strb	r2, [r3, #17]
		return 1;
 8000242:	2301      	movs	r3, #1
 8000244:	e000      	b.n	8000248 <is_long_pressed+0x1c>
	}
	return 0;
 8000246:	2300      	movs	r3, #0
}
 8000248:	4618      	mov	r0, r3
 800024a:	370c      	adds	r7, #12
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr

08000252 <clear_long_press>:
void clear_long_press(button_t *button) {
 8000252:	b480      	push	{r7}
 8000254:	b083      	sub	sp, #12
 8000256:	af00      	add	r7, sp, #0
 8000258:	6078      	str	r0, [r7, #4]
	button->btn_is_long_pressed = 0;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	2200      	movs	r2, #0
 800025e:	745a      	strb	r2, [r3, #17]
}
 8000260:	bf00      	nop
 8000262:	370c      	adds	r7, #12
 8000264:	46bd      	mov	sp, r7
 8000266:	bc80      	pop	{r7}
 8000268:	4770      	bx	lr
	...

0800026c <fsm_auto_run>:
 */

auto_state_t auto_status = AUTO_INIT;


void fsm_auto_run() {
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0
	switch (auto_status) {
 8000270:	4b9b      	ldr	r3, [pc, #620]	; (80004e0 <fsm_auto_run+0x274>)
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	2b05      	cmp	r3, #5
 8000276:	f200 81a9 	bhi.w	80005cc <fsm_auto_run+0x360>
 800027a:	a201      	add	r2, pc, #4	; (adr r2, 8000280 <fsm_auto_run+0x14>)
 800027c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000280:	08000299 	.word	0x08000299
 8000284:	08000509 	.word	0x08000509
 8000288:	0800042f 	.word	0x0800042f
 800028c:	08000369 	.word	0x08000369
 8000290:	080002b7 	.word	0x080002b7
 8000294:	080005cd 	.word	0x080005cd
	case AUTO_INIT:
		timer_set(TIMER_COUNTDOWN, green_time_ms);
 8000298:	4b92      	ldr	r3, [pc, #584]	; (80004e4 <fsm_auto_run+0x278>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4619      	mov	r1, r3
 800029e:	2000      	movs	r0, #0
 80002a0:	f000 ffa2 	bl	80011e8 <timer_set>
		timer_set(TIMER_SEC, TIME_SEC_MS);
 80002a4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80002a8:	2002      	movs	r0, #2
 80002aa:	f000 ff9d 	bl	80011e8 <timer_set>
		auto_status = AUTO_RED_GREEN;
 80002ae:	4b8c      	ldr	r3, [pc, #560]	; (80004e0 <fsm_auto_run+0x274>)
 80002b0:	2204      	movs	r2, #4
 80002b2:	701a      	strb	r2, [r3, #0]
		break;
 80002b4:	e193      	b.n	80005de <fsm_auto_run+0x372>
	case AUTO_RED_GREEN:
		red_green_display();
 80002b6:	f001 f887 	bl	80013c8 <red_green_display>
		if (timer_is_expired(TIMER_SEC)) { // 1 second passed
 80002ba:	2002      	movs	r0, #2
 80002bc:	f000 ffe0 	bl	8001280 <timer_is_expired>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d01a      	beq.n	80002fc <fsm_auto_run+0x90>
			timer_set(TIMER_SEC, TIME_SEC_MS);
 80002c6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80002ca:	2002      	movs	r0, #2
 80002cc:	f000 ff8c 	bl	80011e8 <timer_set>
			counter_way1_s--;
 80002d0:	4b85      	ldr	r3, [pc, #532]	; (80004e8 <fsm_auto_run+0x27c>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	3b01      	subs	r3, #1
 80002d6:	4a84      	ldr	r2, [pc, #528]	; (80004e8 <fsm_auto_run+0x27c>)
 80002d8:	6013      	str	r3, [r2, #0]
			counter_way2_s--;
 80002da:	4b84      	ldr	r3, [pc, #528]	; (80004ec <fsm_auto_run+0x280>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	3b01      	subs	r3, #1
 80002e0:	4a82      	ldr	r2, [pc, #520]	; (80004ec <fsm_auto_run+0x280>)
 80002e2:	6013      	str	r3, [r2, #0]
			led_7_seg_set(counter_way1_s, counter_way2_s); //display new number on led 7-segment
 80002e4:	4b80      	ldr	r3, [pc, #512]	; (80004e8 <fsm_auto_run+0x27c>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	461a      	mov	r2, r3
 80002ea:	4b80      	ldr	r3, [pc, #512]	; (80004ec <fsm_auto_run+0x280>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	4619      	mov	r1, r3
 80002f0:	4610      	mov	r0, r2
 80002f2:	f000 fdf7 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_RED_GREEN;
 80002f6:	4b7a      	ldr	r3, [pc, #488]	; (80004e0 <fsm_auto_run+0x274>)
 80002f8:	2204      	movs	r2, #4
 80002fa:	701a      	strb	r2, [r3, #0]
		}
		if (timer_is_expired(TIMER_COUNTDOWN)) { // finish green time
 80002fc:	2000      	movs	r0, #0
 80002fe:	f000 ffbf 	bl	8001280 <timer_is_expired>
 8000302:	4603      	mov	r3, r0
 8000304:	2b00      	cmp	r3, #0
 8000306:	d01a      	beq.n	800033e <fsm_auto_run+0xd2>
			timer_set(TIMER_COUNTDOWN, amber_time_ms); //initial for new state
 8000308:	4b79      	ldr	r3, [pc, #484]	; (80004f0 <fsm_auto_run+0x284>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4619      	mov	r1, r3
 800030e:	2000      	movs	r0, #0
 8000310:	f000 ff6a 	bl	80011e8 <timer_set>
			timer_set(TIMER_SEC, TIME_SEC_MS);
 8000314:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000318:	2002      	movs	r0, #2
 800031a:	f000 ff65 	bl	80011e8 <timer_set>
			counter_way2_s = amber_time_s;
 800031e:	4b75      	ldr	r3, [pc, #468]	; (80004f4 <fsm_auto_run+0x288>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	4a72      	ldr	r2, [pc, #456]	; (80004ec <fsm_auto_run+0x280>)
 8000324:	6013      	str	r3, [r2, #0]
			led_7_seg_set(counter_way1_s, counter_way2_s);
 8000326:	4b70      	ldr	r3, [pc, #448]	; (80004e8 <fsm_auto_run+0x27c>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	461a      	mov	r2, r3
 800032c:	4b6f      	ldr	r3, [pc, #444]	; (80004ec <fsm_auto_run+0x280>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4619      	mov	r1, r3
 8000332:	4610      	mov	r0, r2
 8000334:	f000 fdd6 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_RED_AMBER;
 8000338:	4b69      	ldr	r3, [pc, #420]	; (80004e0 <fsm_auto_run+0x274>)
 800033a:	2203      	movs	r2, #3
 800033c:	701a      	strb	r2, [r3, #0]
		}
		if (is_long_pressed(&button_1)) {
 800033e:	486e      	ldr	r0, [pc, #440]	; (80004f8 <fsm_auto_run+0x28c>)
 8000340:	f7ff ff74 	bl	800022c <is_long_pressed>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	f000 8142 	beq.w	80005d0 <fsm_auto_run+0x364>
			clear_long_press(&button_1);
 800034c:	486a      	ldr	r0, [pc, #424]	; (80004f8 <fsm_auto_run+0x28c>)
 800034e:	f7ff ff80 	bl	8000252 <clear_long_press>
			led_7_seg_set(MAX_NUMBER, MAX_NUMBER);
 8000352:	2163      	movs	r1, #99	; 0x63
 8000354:	2063      	movs	r0, #99	; 0x63
 8000356:	f000 fdc5 	bl	8000ee4 <led_7_seg_set>
			manual_status = MAN_RED_GREEN;
 800035a:	4b68      	ldr	r3, [pc, #416]	; (80004fc <fsm_auto_run+0x290>)
 800035c:	2205      	movs	r2, #5
 800035e:	701a      	strb	r2, [r3, #0]
			auto_status = AUTO_IDLE;
 8000360:	4b5f      	ldr	r3, [pc, #380]	; (80004e0 <fsm_auto_run+0x274>)
 8000362:	2205      	movs	r2, #5
 8000364:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000366:	e133      	b.n	80005d0 <fsm_auto_run+0x364>
	case AUTO_RED_AMBER:
		red_amber_display();
 8000368:	f001 f8a6 	bl	80014b8 <red_amber_display>
		if (timer_is_expired(TIMER_SEC)) {
 800036c:	2002      	movs	r0, #2
 800036e:	f000 ff87 	bl	8001280 <timer_is_expired>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d01a      	beq.n	80003ae <fsm_auto_run+0x142>
			timer_set(TIMER_SEC, TIME_SEC_MS);
 8000378:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800037c:	2002      	movs	r0, #2
 800037e:	f000 ff33 	bl	80011e8 <timer_set>
			counter_way1_s--;
 8000382:	4b59      	ldr	r3, [pc, #356]	; (80004e8 <fsm_auto_run+0x27c>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	3b01      	subs	r3, #1
 8000388:	4a57      	ldr	r2, [pc, #348]	; (80004e8 <fsm_auto_run+0x27c>)
 800038a:	6013      	str	r3, [r2, #0]
			counter_way2_s--;
 800038c:	4b57      	ldr	r3, [pc, #348]	; (80004ec <fsm_auto_run+0x280>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	3b01      	subs	r3, #1
 8000392:	4a56      	ldr	r2, [pc, #344]	; (80004ec <fsm_auto_run+0x280>)
 8000394:	6013      	str	r3, [r2, #0]
			led_7_seg_set(counter_way1_s, counter_way2_s);
 8000396:	4b54      	ldr	r3, [pc, #336]	; (80004e8 <fsm_auto_run+0x27c>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	461a      	mov	r2, r3
 800039c:	4b53      	ldr	r3, [pc, #332]	; (80004ec <fsm_auto_run+0x280>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	4619      	mov	r1, r3
 80003a2:	4610      	mov	r0, r2
 80003a4:	f000 fd9e 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_RED_AMBER;
 80003a8:	4b4d      	ldr	r3, [pc, #308]	; (80004e0 <fsm_auto_run+0x274>)
 80003aa:	2203      	movs	r2, #3
 80003ac:	701a      	strb	r2, [r3, #0]
		}
		if (timer_is_expired(TIMER_COUNTDOWN)) {
 80003ae:	2000      	movs	r0, #0
 80003b0:	f000 ff66 	bl	8001280 <timer_is_expired>
 80003b4:	4603      	mov	r3, r0
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d01e      	beq.n	80003f8 <fsm_auto_run+0x18c>
			timer_set(TIMER_COUNTDOWN, green_time_ms);
 80003ba:	4b4a      	ldr	r3, [pc, #296]	; (80004e4 <fsm_auto_run+0x278>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	4619      	mov	r1, r3
 80003c0:	2000      	movs	r0, #0
 80003c2:	f000 ff11 	bl	80011e8 <timer_set>
			timer_set(TIMER_SEC, TIME_SEC_MS);
 80003c6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003ca:	2002      	movs	r0, #2
 80003cc:	f000 ff0c 	bl	80011e8 <timer_set>
			counter_way1_s = green_time_s;
 80003d0:	4b4b      	ldr	r3, [pc, #300]	; (8000500 <fsm_auto_run+0x294>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a44      	ldr	r2, [pc, #272]	; (80004e8 <fsm_auto_run+0x27c>)
 80003d6:	6013      	str	r3, [r2, #0]
			counter_way2_s = red_time_s;
 80003d8:	4b4a      	ldr	r3, [pc, #296]	; (8000504 <fsm_auto_run+0x298>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4a43      	ldr	r2, [pc, #268]	; (80004ec <fsm_auto_run+0x280>)
 80003de:	6013      	str	r3, [r2, #0]
			led_7_seg_set(counter_way1_s, counter_way2_s);
 80003e0:	4b41      	ldr	r3, [pc, #260]	; (80004e8 <fsm_auto_run+0x27c>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	461a      	mov	r2, r3
 80003e6:	4b41      	ldr	r3, [pc, #260]	; (80004ec <fsm_auto_run+0x280>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	4619      	mov	r1, r3
 80003ec:	4610      	mov	r0, r2
 80003ee:	f000 fd79 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_GREEN_RED;
 80003f2:	4b3b      	ldr	r3, [pc, #236]	; (80004e0 <fsm_auto_run+0x274>)
 80003f4:	2202      	movs	r2, #2
 80003f6:	701a      	strb	r2, [r3, #0]
		}
		if (is_long_pressed(&button_1)) {
 80003f8:	483f      	ldr	r0, [pc, #252]	; (80004f8 <fsm_auto_run+0x28c>)
 80003fa:	f7ff ff17 	bl	800022c <is_long_pressed>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	f000 80e7 	beq.w	80005d4 <fsm_auto_run+0x368>
			clear_long_press(&button_1);
 8000406:	483c      	ldr	r0, [pc, #240]	; (80004f8 <fsm_auto_run+0x28c>)
 8000408:	f7ff ff23 	bl	8000252 <clear_long_press>
			timer_set(TIMER_COUNTDOWN, amber_time_ms);
 800040c:	4b38      	ldr	r3, [pc, #224]	; (80004f0 <fsm_auto_run+0x284>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	4619      	mov	r1, r3
 8000412:	2000      	movs	r0, #0
 8000414:	f000 fee8 	bl	80011e8 <timer_set>
			led_7_seg_set(MAX_NUMBER, MAX_NUMBER);
 8000418:	2163      	movs	r1, #99	; 0x63
 800041a:	2063      	movs	r0, #99	; 0x63
 800041c:	f000 fd62 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_IDLE;
 8000420:	4b2f      	ldr	r3, [pc, #188]	; (80004e0 <fsm_auto_run+0x274>)
 8000422:	2205      	movs	r2, #5
 8000424:	701a      	strb	r2, [r3, #0]
			manual_status = MAN_RED_AMBER;
 8000426:	4b35      	ldr	r3, [pc, #212]	; (80004fc <fsm_auto_run+0x290>)
 8000428:	2204      	movs	r2, #4
 800042a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800042c:	e0d2      	b.n	80005d4 <fsm_auto_run+0x368>
	case AUTO_GREEN_RED:
		green_red_display();
 800042e:	f000 fff3 	bl	8001418 <green_red_display>
		if (timer_is_expired(TIMER_SEC)) {
 8000432:	2002      	movs	r0, #2
 8000434:	f000 ff24 	bl	8001280 <timer_is_expired>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d01a      	beq.n	8000474 <fsm_auto_run+0x208>
			timer_set(TIMER_SEC, TIME_SEC_MS);
 800043e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000442:	2002      	movs	r0, #2
 8000444:	f000 fed0 	bl	80011e8 <timer_set>
			counter_way1_s--;
 8000448:	4b27      	ldr	r3, [pc, #156]	; (80004e8 <fsm_auto_run+0x27c>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	3b01      	subs	r3, #1
 800044e:	4a26      	ldr	r2, [pc, #152]	; (80004e8 <fsm_auto_run+0x27c>)
 8000450:	6013      	str	r3, [r2, #0]
			counter_way2_s--;
 8000452:	4b26      	ldr	r3, [pc, #152]	; (80004ec <fsm_auto_run+0x280>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	3b01      	subs	r3, #1
 8000458:	4a24      	ldr	r2, [pc, #144]	; (80004ec <fsm_auto_run+0x280>)
 800045a:	6013      	str	r3, [r2, #0]
			led_7_seg_set(counter_way1_s, counter_way2_s);
 800045c:	4b22      	ldr	r3, [pc, #136]	; (80004e8 <fsm_auto_run+0x27c>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	461a      	mov	r2, r3
 8000462:	4b22      	ldr	r3, [pc, #136]	; (80004ec <fsm_auto_run+0x280>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4619      	mov	r1, r3
 8000468:	4610      	mov	r0, r2
 800046a:	f000 fd3b 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_GREEN_RED;
 800046e:	4b1c      	ldr	r3, [pc, #112]	; (80004e0 <fsm_auto_run+0x274>)
 8000470:	2202      	movs	r2, #2
 8000472:	701a      	strb	r2, [r3, #0]
		}
		if (timer_is_expired(TIMER_COUNTDOWN)) {
 8000474:	2000      	movs	r0, #0
 8000476:	f000 ff03 	bl	8001280 <timer_is_expired>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d01a      	beq.n	80004b6 <fsm_auto_run+0x24a>
			timer_set(TIMER_COUNTDOWN, amber_time_ms);
 8000480:	4b1b      	ldr	r3, [pc, #108]	; (80004f0 <fsm_auto_run+0x284>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4619      	mov	r1, r3
 8000486:	2000      	movs	r0, #0
 8000488:	f000 feae 	bl	80011e8 <timer_set>
			timer_set(TIMER_SEC, TIME_SEC_MS);
 800048c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000490:	2002      	movs	r0, #2
 8000492:	f000 fea9 	bl	80011e8 <timer_set>
			counter_way1_s = amber_time_s;
 8000496:	4b17      	ldr	r3, [pc, #92]	; (80004f4 <fsm_auto_run+0x288>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	4a13      	ldr	r2, [pc, #76]	; (80004e8 <fsm_auto_run+0x27c>)
 800049c:	6013      	str	r3, [r2, #0]
			led_7_seg_set(counter_way1_s, counter_way2_s);
 800049e:	4b12      	ldr	r3, [pc, #72]	; (80004e8 <fsm_auto_run+0x27c>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	461a      	mov	r2, r3
 80004a4:	4b11      	ldr	r3, [pc, #68]	; (80004ec <fsm_auto_run+0x280>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4619      	mov	r1, r3
 80004aa:	4610      	mov	r0, r2
 80004ac:	f000 fd1a 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_AMBER_RED;
 80004b0:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <fsm_auto_run+0x274>)
 80004b2:	2201      	movs	r2, #1
 80004b4:	701a      	strb	r2, [r3, #0]
		}
		if (is_long_pressed(&button_1)) {
 80004b6:	4810      	ldr	r0, [pc, #64]	; (80004f8 <fsm_auto_run+0x28c>)
 80004b8:	f7ff feb8 	bl	800022c <is_long_pressed>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	f000 808a 	beq.w	80005d8 <fsm_auto_run+0x36c>
			clear_long_press(&button_1);
 80004c4:	480c      	ldr	r0, [pc, #48]	; (80004f8 <fsm_auto_run+0x28c>)
 80004c6:	f7ff fec4 	bl	8000252 <clear_long_press>
			led_7_seg_set(MAX_NUMBER, MAX_NUMBER);
 80004ca:	2163      	movs	r1, #99	; 0x63
 80004cc:	2063      	movs	r0, #99	; 0x63
 80004ce:	f000 fd09 	bl	8000ee4 <led_7_seg_set>
			manual_status = MAN_GREEN_RED;
 80004d2:	4b0a      	ldr	r3, [pc, #40]	; (80004fc <fsm_auto_run+0x290>)
 80004d4:	2203      	movs	r2, #3
 80004d6:	701a      	strb	r2, [r3, #0]
			auto_status = AUTO_IDLE;
 80004d8:	4b01      	ldr	r3, [pc, #4]	; (80004e0 <fsm_auto_run+0x274>)
 80004da:	2205      	movs	r2, #5
 80004dc:	701a      	strb	r2, [r3, #0]
		}
		break;
 80004de:	e07b      	b.n	80005d8 <fsm_auto_run+0x36c>
 80004e0:	200000a8 	.word	0x200000a8
 80004e4:	20000040 	.word	0x20000040
 80004e8:	20000054 	.word	0x20000054
 80004ec:	20000058 	.word	0x20000058
 80004f0:	20000044 	.word	0x20000044
 80004f4:	20000050 	.word	0x20000050
 80004f8:	20000000 	.word	0x20000000
 80004fc:	200000b8 	.word	0x200000b8
 8000500:	2000004c 	.word	0x2000004c
 8000504:	20000048 	.word	0x20000048
	case AUTO_AMBER_RED:
		amber_red_display();
 8000508:	f000 ffae 	bl	8001468 <amber_red_display>
		if (timer_is_expired(TIMER_SEC)) {
 800050c:	2002      	movs	r0, #2
 800050e:	f000 feb7 	bl	8001280 <timer_is_expired>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d01a      	beq.n	800054e <fsm_auto_run+0x2e2>
			timer_set(TIMER_SEC, TIME_SEC_MS);
 8000518:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800051c:	2002      	movs	r0, #2
 800051e:	f000 fe63 	bl	80011e8 <timer_set>
			counter_way1_s--;
 8000522:	4b30      	ldr	r3, [pc, #192]	; (80005e4 <fsm_auto_run+0x378>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	3b01      	subs	r3, #1
 8000528:	4a2e      	ldr	r2, [pc, #184]	; (80005e4 <fsm_auto_run+0x378>)
 800052a:	6013      	str	r3, [r2, #0]
			counter_way2_s--;
 800052c:	4b2e      	ldr	r3, [pc, #184]	; (80005e8 <fsm_auto_run+0x37c>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	3b01      	subs	r3, #1
 8000532:	4a2d      	ldr	r2, [pc, #180]	; (80005e8 <fsm_auto_run+0x37c>)
 8000534:	6013      	str	r3, [r2, #0]
			led_7_seg_set(counter_way1_s, counter_way2_s);
 8000536:	4b2b      	ldr	r3, [pc, #172]	; (80005e4 <fsm_auto_run+0x378>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	461a      	mov	r2, r3
 800053c:	4b2a      	ldr	r3, [pc, #168]	; (80005e8 <fsm_auto_run+0x37c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4619      	mov	r1, r3
 8000542:	4610      	mov	r0, r2
 8000544:	f000 fcce 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_AMBER_RED;
 8000548:	4b28      	ldr	r3, [pc, #160]	; (80005ec <fsm_auto_run+0x380>)
 800054a:	2201      	movs	r2, #1
 800054c:	701a      	strb	r2, [r3, #0]
		}
		if (timer_is_expired(TIMER_COUNTDOWN)) {
 800054e:	2000      	movs	r0, #0
 8000550:	f000 fe96 	bl	8001280 <timer_is_expired>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d01e      	beq.n	8000598 <fsm_auto_run+0x32c>
			timer_set(TIMER_COUNTDOWN, green_time_ms);
 800055a:	4b25      	ldr	r3, [pc, #148]	; (80005f0 <fsm_auto_run+0x384>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4619      	mov	r1, r3
 8000560:	2000      	movs	r0, #0
 8000562:	f000 fe41 	bl	80011e8 <timer_set>
			timer_set(TIMER_SEC, TIME_SEC_MS);
 8000566:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800056a:	2002      	movs	r0, #2
 800056c:	f000 fe3c 	bl	80011e8 <timer_set>
			counter_way1_s = red_time_s;
 8000570:	4b20      	ldr	r3, [pc, #128]	; (80005f4 <fsm_auto_run+0x388>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a1b      	ldr	r2, [pc, #108]	; (80005e4 <fsm_auto_run+0x378>)
 8000576:	6013      	str	r3, [r2, #0]
			counter_way2_s = green_time_s;
 8000578:	4b1f      	ldr	r3, [pc, #124]	; (80005f8 <fsm_auto_run+0x38c>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a1a      	ldr	r2, [pc, #104]	; (80005e8 <fsm_auto_run+0x37c>)
 800057e:	6013      	str	r3, [r2, #0]
			led_7_seg_set(counter_way1_s, counter_way2_s);
 8000580:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <fsm_auto_run+0x378>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	461a      	mov	r2, r3
 8000586:	4b18      	ldr	r3, [pc, #96]	; (80005e8 <fsm_auto_run+0x37c>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4619      	mov	r1, r3
 800058c:	4610      	mov	r0, r2
 800058e:	f000 fca9 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_RED_GREEN;
 8000592:	4b16      	ldr	r3, [pc, #88]	; (80005ec <fsm_auto_run+0x380>)
 8000594:	2204      	movs	r2, #4
 8000596:	701a      	strb	r2, [r3, #0]
		}
		if (is_long_pressed(&button_1)) {
 8000598:	4818      	ldr	r0, [pc, #96]	; (80005fc <fsm_auto_run+0x390>)
 800059a:	f7ff fe47 	bl	800022c <is_long_pressed>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d01b      	beq.n	80005dc <fsm_auto_run+0x370>
			clear_long_press(&button_1);
 80005a4:	4815      	ldr	r0, [pc, #84]	; (80005fc <fsm_auto_run+0x390>)
 80005a6:	f7ff fe54 	bl	8000252 <clear_long_press>
			timer_set(TIMER_COUNTDOWN, amber_time_ms);
 80005aa:	4b15      	ldr	r3, [pc, #84]	; (8000600 <fsm_auto_run+0x394>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4619      	mov	r1, r3
 80005b0:	2000      	movs	r0, #0
 80005b2:	f000 fe19 	bl	80011e8 <timer_set>
			led_7_seg_set(MAX_NUMBER, MAX_NUMBER);
 80005b6:	2163      	movs	r1, #99	; 0x63
 80005b8:	2063      	movs	r0, #99	; 0x63
 80005ba:	f000 fc93 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_IDLE;
 80005be:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <fsm_auto_run+0x380>)
 80005c0:	2205      	movs	r2, #5
 80005c2:	701a      	strb	r2, [r3, #0]
			manual_status = MAN_AMBER_RED;
 80005c4:	4b0f      	ldr	r3, [pc, #60]	; (8000604 <fsm_auto_run+0x398>)
 80005c6:	2202      	movs	r2, #2
 80005c8:	701a      	strb	r2, [r3, #0]
		}
		break;
 80005ca:	e007      	b.n	80005dc <fsm_auto_run+0x370>
	case AUTO_IDLE:
		;
		break;
		default:
			break;
 80005cc:	bf00      	nop
 80005ce:	e006      	b.n	80005de <fsm_auto_run+0x372>
		break;
 80005d0:	bf00      	nop
 80005d2:	e004      	b.n	80005de <fsm_auto_run+0x372>
		break;
 80005d4:	bf00      	nop
 80005d6:	e002      	b.n	80005de <fsm_auto_run+0x372>
		break;
 80005d8:	bf00      	nop
 80005da:	e000      	b.n	80005de <fsm_auto_run+0x372>
		break;
 80005dc:	bf00      	nop
	}

}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000054 	.word	0x20000054
 80005e8:	20000058 	.word	0x20000058
 80005ec:	200000a8 	.word	0x200000a8
 80005f0:	20000040 	.word	0x20000040
 80005f4:	20000048 	.word	0x20000048
 80005f8:	2000004c 	.word	0x2000004c
 80005fc:	20000000 	.word	0x20000000
 8000600:	20000044 	.word	0x20000044
 8000604:	200000b8 	.word	0x200000b8

08000608 <fsm_config_run>:
 *
 * CONFIG FSM adjusts timing parameters for red/green/amber phases.
 * Button_2 increases time, button_3 confirms, button_1 moves to next phase.
 * If valid configuration (red > green && red - green == amber), new values are saved.
 */
void fsm_config_run() {
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	switch (config_status) {
 800060c:	4bad      	ldr	r3, [pc, #692]	; (80008c4 <fsm_config_run+0x2bc>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	2b07      	cmp	r3, #7
 8000612:	f200 81e5 	bhi.w	80009e0 <fsm_config_run+0x3d8>
 8000616:	a201      	add	r2, pc, #4	; (adr r2, 800061c <fsm_config_run+0x14>)
 8000618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800061c:	080009e1 	.word	0x080009e1
 8000620:	0800063d 	.word	0x0800063d
 8000624:	08000847 	.word	0x08000847
 8000628:	080008ed 	.word	0x080008ed
 800062c:	08000759 	.word	0x08000759
 8000630:	080007d5 	.word	0x080007d5
 8000634:	0800066b 	.word	0x0800066b
 8000638:	080006e7 	.word	0x080006e7
		if (1) {
//			config_status = CONF_INIT;
		}
		break;
	case CONF_INIT:
		tmp_red_time_s = red_time_s;
 800063c:	4ba2      	ldr	r3, [pc, #648]	; (80008c8 <fsm_config_run+0x2c0>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4aa2      	ldr	r2, [pc, #648]	; (80008cc <fsm_config_run+0x2c4>)
 8000642:	6013      	str	r3, [r2, #0]
		tmp_green_time_s = green_time_s;
 8000644:	4ba2      	ldr	r3, [pc, #648]	; (80008d0 <fsm_config_run+0x2c8>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4aa2      	ldr	r2, [pc, #648]	; (80008d4 <fsm_config_run+0x2cc>)
 800064a:	6013      	str	r3, [r2, #0]
		tmp_amber_time_s = amber_time_s;
 800064c:	4ba2      	ldr	r3, [pc, #648]	; (80008d8 <fsm_config_run+0x2d0>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4aa2      	ldr	r2, [pc, #648]	; (80008dc <fsm_config_run+0x2d4>)
 8000652:	6013      	str	r3, [r2, #0]
		timer_set(TIMER_LED_BLINK, TIME_LED_BLINK_MS);
 8000654:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000658:	2003      	movs	r0, #3
 800065a:	f000 fdc5 	bl	80011e8 <timer_set>
		traffic_light_blink_red_init();
 800065e:	f001 f835 	bl	80016cc <traffic_light_blink_red_init>
		config_status = CONF_RED;
 8000662:	4b98      	ldr	r3, [pc, #608]	; (80008c4 <fsm_config_run+0x2bc>)
 8000664:	2206      	movs	r2, #6
 8000666:	701a      	strb	r2, [r3, #0]
		break;
 8000668:	e1c7      	b.n	80009fa <fsm_config_run+0x3f2>
	case CONF_RED:
		led_7_seg_set(tmp_red_time_s, tmp_red_time_s);
 800066a:	4b98      	ldr	r3, [pc, #608]	; (80008cc <fsm_config_run+0x2c4>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	461a      	mov	r2, r3
 8000670:	4b96      	ldr	r3, [pc, #600]	; (80008cc <fsm_config_run+0x2c4>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4619      	mov	r1, r3
 8000676:	4610      	mov	r0, r2
 8000678:	f000 fc34 	bl	8000ee4 <led_7_seg_set>
		if(timer_is_expired(TIMER_LED_BLINK)) {
 800067c:	2003      	movs	r0, #3
 800067e:	f000 fdff 	bl	8001280 <timer_is_expired>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d006      	beq.n	8000696 <fsm_config_run+0x8e>
			traffic_light_blink_red();
 8000688:	f000 ffae 	bl	80015e8 <traffic_light_blink_red>
			timer_set(TIMER_LED_BLINK, TIME_LED_BLINK_MS);
 800068c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000690:	2003      	movs	r0, #3
 8000692:	f000 fda9 	bl	80011e8 <timer_set>
		}
		if(is_pressed(&button_2)) {
 8000696:	4892      	ldr	r0, [pc, #584]	; (80008e0 <fsm_config_run+0x2d8>)
 8000698:	f7ff fdac 	bl	80001f4 <is_pressed>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d00e      	beq.n	80006c0 <fsm_config_run+0xb8>
			clear_press(&button_2);
 80006a2:	488f      	ldr	r0, [pc, #572]	; (80008e0 <fsm_config_run+0x2d8>)
 80006a4:	f7ff fdb6 	bl	8000214 <clear_press>
			tmp_red_time_s ++;
 80006a8:	4b88      	ldr	r3, [pc, #544]	; (80008cc <fsm_config_run+0x2c4>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	3301      	adds	r3, #1
 80006ae:	4a87      	ldr	r2, [pc, #540]	; (80008cc <fsm_config_run+0x2c4>)
 80006b0:	6013      	str	r3, [r2, #0]
			if (tmp_red_time_s > 99) {
 80006b2:	4b86      	ldr	r3, [pc, #536]	; (80008cc <fsm_config_run+0x2c4>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	2b63      	cmp	r3, #99	; 0x63
 80006b8:	d902      	bls.n	80006c0 <fsm_config_run+0xb8>
				tmp_red_time_s = 0;
 80006ba:	4b84      	ldr	r3, [pc, #528]	; (80008cc <fsm_config_run+0x2c4>)
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
			}
		}
		if(is_pressed(&button_3)) {
 80006c0:	4888      	ldr	r0, [pc, #544]	; (80008e4 <fsm_config_run+0x2dc>)
 80006c2:	f7ff fd97 	bl	80001f4 <is_pressed>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	f000 818b 	beq.w	80009e4 <fsm_config_run+0x3dc>
			clear_press(&button_3);
 80006ce:	4885      	ldr	r0, [pc, #532]	; (80008e4 <fsm_config_run+0x2dc>)
 80006d0:	f7ff fda0 	bl	8000214 <clear_press>
			clear_press(&button_1); //prevent pressing accidentally
 80006d4:	4884      	ldr	r0, [pc, #528]	; (80008e8 <fsm_config_run+0x2e0>)
 80006d6:	f7ff fd9d 	bl	8000214 <clear_press>
			traffic_light_turn_off_all();
 80006da:	f000 ff15 	bl	8001508 <traffic_light_turn_off_all>
			config_status = CONF_RED_LATCH;
 80006de:	4b79      	ldr	r3, [pc, #484]	; (80008c4 <fsm_config_run+0x2bc>)
 80006e0:	2207      	movs	r2, #7
 80006e2:	701a      	strb	r2, [r3, #0]
		}
		break;
 80006e4:	e17e      	b.n	80009e4 <fsm_config_run+0x3dc>
	case CONF_RED_LATCH:
		traffic_light_turn_on_red();
 80006e6:	f000 ff8f 	bl	8001608 <traffic_light_turn_on_red>
		led_7_seg_set(tmp_red_time_s, tmp_red_time_s);
 80006ea:	4b78      	ldr	r3, [pc, #480]	; (80008cc <fsm_config_run+0x2c4>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	461a      	mov	r2, r3
 80006f0:	4b76      	ldr	r3, [pc, #472]	; (80008cc <fsm_config_run+0x2c4>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4619      	mov	r1, r3
 80006f6:	4610      	mov	r0, r2
 80006f8:	f000 fbf4 	bl	8000ee4 <led_7_seg_set>
		if(is_pressed(&button_1)) {
 80006fc:	487a      	ldr	r0, [pc, #488]	; (80008e8 <fsm_config_run+0x2e0>)
 80006fe:	f7ff fd79 	bl	80001f4 <is_pressed>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d00f      	beq.n	8000728 <fsm_config_run+0x120>
			clear_press(&button_1);
 8000708:	4877      	ldr	r0, [pc, #476]	; (80008e8 <fsm_config_run+0x2e0>)
 800070a:	f7ff fd83 	bl	8000214 <clear_press>
			clear_press(&button_2);
 800070e:	4874      	ldr	r0, [pc, #464]	; (80008e0 <fsm_config_run+0x2d8>)
 8000710:	f7ff fd80 	bl	8000214 <clear_press>
			timer_set(TIMER_LED_BLINK, TIME_LED_BLINK_MS);
 8000714:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000718:	2003      	movs	r0, #3
 800071a:	f000 fd65 	bl	80011e8 <timer_set>
			traffic_light_blink_green_init();
 800071e:	f000 fffd 	bl	800171c <traffic_light_blink_green_init>
			config_status = CONF_GREEN;
 8000722:	4b68      	ldr	r3, [pc, #416]	; (80008c4 <fsm_config_run+0x2bc>)
 8000724:	2204      	movs	r2, #4
 8000726:	701a      	strb	r2, [r3, #0]
		}
		if(is_pressed(&button_3)) {
 8000728:	486e      	ldr	r0, [pc, #440]	; (80008e4 <fsm_config_run+0x2dc>)
 800072a:	f7ff fd63 	bl	80001f4 <is_pressed>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	f000 8159 	beq.w	80009e8 <fsm_config_run+0x3e0>
			clear_press(&button_3);
 8000736:	486b      	ldr	r0, [pc, #428]	; (80008e4 <fsm_config_run+0x2dc>)
 8000738:	f7ff fd6c 	bl	8000214 <clear_press>
			clear_press(&button_2);//prevent pressing accidentally
 800073c:	4868      	ldr	r0, [pc, #416]	; (80008e0 <fsm_config_run+0x2d8>)
 800073e:	f7ff fd69 	bl	8000214 <clear_press>
			timer_set(TIMER_LED_BLINK, TIME_LED_BLINK_MS);
 8000742:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000746:	2003      	movs	r0, #3
 8000748:	f000 fd4e 	bl	80011e8 <timer_set>
			traffic_light_blink_red_init();
 800074c:	f000 ffbe 	bl	80016cc <traffic_light_blink_red_init>
			config_status = CONF_RED;
 8000750:	4b5c      	ldr	r3, [pc, #368]	; (80008c4 <fsm_config_run+0x2bc>)
 8000752:	2206      	movs	r2, #6
 8000754:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000756:	e147      	b.n	80009e8 <fsm_config_run+0x3e0>
	case CONF_GREEN:
		led_7_seg_set(tmp_green_time_s, tmp_green_time_s);
 8000758:	4b5e      	ldr	r3, [pc, #376]	; (80008d4 <fsm_config_run+0x2cc>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	461a      	mov	r2, r3
 800075e:	4b5d      	ldr	r3, [pc, #372]	; (80008d4 <fsm_config_run+0x2cc>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4619      	mov	r1, r3
 8000764:	4610      	mov	r0, r2
 8000766:	f000 fbbd 	bl	8000ee4 <led_7_seg_set>
		if (timer_is_expired(TIMER_LED_BLINK)) {
 800076a:	2003      	movs	r0, #3
 800076c:	f000 fd88 	bl	8001280 <timer_is_expired>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d006      	beq.n	8000784 <fsm_config_run+0x17c>
			traffic_light_blink_green();
 8000776:	f000 ff27 	bl	80015c8 <traffic_light_blink_green>
			timer_set(TIMER_LED_BLINK, TIME_LED_BLINK_MS);
 800077a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800077e:	2003      	movs	r0, #3
 8000780:	f000 fd32 	bl	80011e8 <timer_set>
		}
		if (is_pressed(&button_2)) {
 8000784:	4856      	ldr	r0, [pc, #344]	; (80008e0 <fsm_config_run+0x2d8>)
 8000786:	f7ff fd35 	bl	80001f4 <is_pressed>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d00e      	beq.n	80007ae <fsm_config_run+0x1a6>
			clear_press(&button_2);
 8000790:	4853      	ldr	r0, [pc, #332]	; (80008e0 <fsm_config_run+0x2d8>)
 8000792:	f7ff fd3f 	bl	8000214 <clear_press>
			tmp_green_time_s ++;
 8000796:	4b4f      	ldr	r3, [pc, #316]	; (80008d4 <fsm_config_run+0x2cc>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	3301      	adds	r3, #1
 800079c:	4a4d      	ldr	r2, [pc, #308]	; (80008d4 <fsm_config_run+0x2cc>)
 800079e:	6013      	str	r3, [r2, #0]
			if (tmp_green_time_s > 99) {
 80007a0:	4b4c      	ldr	r3, [pc, #304]	; (80008d4 <fsm_config_run+0x2cc>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	2b63      	cmp	r3, #99	; 0x63
 80007a6:	d902      	bls.n	80007ae <fsm_config_run+0x1a6>
				tmp_green_time_s = 0;
 80007a8:	4b4a      	ldr	r3, [pc, #296]	; (80008d4 <fsm_config_run+0x2cc>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	601a      	str	r2, [r3, #0]
			}
		}
		if (is_pressed(&button_3)) {
 80007ae:	484d      	ldr	r0, [pc, #308]	; (80008e4 <fsm_config_run+0x2dc>)
 80007b0:	f7ff fd20 	bl	80001f4 <is_pressed>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	f000 8118 	beq.w	80009ec <fsm_config_run+0x3e4>
			clear_press(&button_3);
 80007bc:	4849      	ldr	r0, [pc, #292]	; (80008e4 <fsm_config_run+0x2dc>)
 80007be:	f7ff fd29 	bl	8000214 <clear_press>
			clear_press(&button_1);//prevent pressing accidentally
 80007c2:	4849      	ldr	r0, [pc, #292]	; (80008e8 <fsm_config_run+0x2e0>)
 80007c4:	f7ff fd26 	bl	8000214 <clear_press>
			traffic_light_turn_off_all();
 80007c8:	f000 fe9e 	bl	8001508 <traffic_light_turn_off_all>
			config_status = CONF_GREEN_LATCH;
 80007cc:	4b3d      	ldr	r3, [pc, #244]	; (80008c4 <fsm_config_run+0x2bc>)
 80007ce:	2205      	movs	r2, #5
 80007d0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80007d2:	e10b      	b.n	80009ec <fsm_config_run+0x3e4>
	case CONF_GREEN_LATCH:
		traffic_light_turn_on_green();
 80007d4:	f000 ff52 	bl	800167c <traffic_light_turn_on_green>
		led_7_seg_set(tmp_green_time_s, tmp_green_time_s);
 80007d8:	4b3e      	ldr	r3, [pc, #248]	; (80008d4 <fsm_config_run+0x2cc>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	461a      	mov	r2, r3
 80007de:	4b3d      	ldr	r3, [pc, #244]	; (80008d4 <fsm_config_run+0x2cc>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4619      	mov	r1, r3
 80007e4:	4610      	mov	r0, r2
 80007e6:	f000 fb7d 	bl	8000ee4 <led_7_seg_set>
		if (is_pressed(&button_1)) {
 80007ea:	483f      	ldr	r0, [pc, #252]	; (80008e8 <fsm_config_run+0x2e0>)
 80007ec:	f7ff fd02 	bl	80001f4 <is_pressed>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d00f      	beq.n	8000816 <fsm_config_run+0x20e>
			clear_press(&button_1);
 80007f6:	483c      	ldr	r0, [pc, #240]	; (80008e8 <fsm_config_run+0x2e0>)
 80007f8:	f7ff fd0c 	bl	8000214 <clear_press>
			clear_press(&button_2);//prevent pressing accidentally
 80007fc:	4838      	ldr	r0, [pc, #224]	; (80008e0 <fsm_config_run+0x2d8>)
 80007fe:	f7ff fd09 	bl	8000214 <clear_press>
			timer_set(TIMER_LED_BLINK, TIME_LED_BLINK_MS);
 8000802:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000806:	2003      	movs	r0, #3
 8000808:	f000 fcee 	bl	80011e8 <timer_set>
			traffic_light_blink_amber_init();
 800080c:	f000 ffae 	bl	800176c <traffic_light_blink_amber_init>
			config_status = CONF_AMBER;
 8000810:	4b2c      	ldr	r3, [pc, #176]	; (80008c4 <fsm_config_run+0x2bc>)
 8000812:	2202      	movs	r2, #2
 8000814:	701a      	strb	r2, [r3, #0]
		}
		if (is_pressed(&button_3)) {
 8000816:	4833      	ldr	r0, [pc, #204]	; (80008e4 <fsm_config_run+0x2dc>)
 8000818:	f7ff fcec 	bl	80001f4 <is_pressed>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	f000 80e6 	beq.w	80009f0 <fsm_config_run+0x3e8>
			clear_press(&button_3);
 8000824:	482f      	ldr	r0, [pc, #188]	; (80008e4 <fsm_config_run+0x2dc>)
 8000826:	f7ff fcf5 	bl	8000214 <clear_press>
			clear_press(&button_2);//prevent pressing accidentally
 800082a:	482d      	ldr	r0, [pc, #180]	; (80008e0 <fsm_config_run+0x2d8>)
 800082c:	f7ff fcf2 	bl	8000214 <clear_press>
			timer_set(TIMER_LED_BLINK, TIME_LED_BLINK_MS);
 8000830:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000834:	2003      	movs	r0, #3
 8000836:	f000 fcd7 	bl	80011e8 <timer_set>
			traffic_light_blink_green_init();
 800083a:	f000 ff6f 	bl	800171c <traffic_light_blink_green_init>
			config_status = CONF_GREEN;
 800083e:	4b21      	ldr	r3, [pc, #132]	; (80008c4 <fsm_config_run+0x2bc>)
 8000840:	2204      	movs	r2, #4
 8000842:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000844:	e0d4      	b.n	80009f0 <fsm_config_run+0x3e8>
	case CONF_AMBER:
		led_7_seg_set(tmp_amber_time_s, tmp_amber_time_s);
 8000846:	4b25      	ldr	r3, [pc, #148]	; (80008dc <fsm_config_run+0x2d4>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	461a      	mov	r2, r3
 800084c:	4b23      	ldr	r3, [pc, #140]	; (80008dc <fsm_config_run+0x2d4>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4619      	mov	r1, r3
 8000852:	4610      	mov	r0, r2
 8000854:	f000 fb46 	bl	8000ee4 <led_7_seg_set>
		if (timer_is_expired(TIMER_LED_BLINK)) {
 8000858:	2003      	movs	r0, #3
 800085a:	f000 fd11 	bl	8001280 <timer_is_expired>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d006      	beq.n	8000872 <fsm_config_run+0x26a>
			traffic_light_blink_amber();
 8000864:	f000 fea0 	bl	80015a8 <traffic_light_blink_amber>
			timer_set(TIMER_LED_BLINK, TIME_LED_BLINK_MS);
 8000868:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800086c:	2003      	movs	r0, #3
 800086e:	f000 fcbb 	bl	80011e8 <timer_set>
		}
		if (is_pressed(&button_2)) {
 8000872:	481b      	ldr	r0, [pc, #108]	; (80008e0 <fsm_config_run+0x2d8>)
 8000874:	f7ff fcbe 	bl	80001f4 <is_pressed>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d00e      	beq.n	800089c <fsm_config_run+0x294>
			clear_press(&button_2);
 800087e:	4818      	ldr	r0, [pc, #96]	; (80008e0 <fsm_config_run+0x2d8>)
 8000880:	f7ff fcc8 	bl	8000214 <clear_press>
			tmp_amber_time_s ++;
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <fsm_config_run+0x2d4>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	3301      	adds	r3, #1
 800088a:	4a14      	ldr	r2, [pc, #80]	; (80008dc <fsm_config_run+0x2d4>)
 800088c:	6013      	str	r3, [r2, #0]
			if (tmp_amber_time_s > 99) {
 800088e:	4b13      	ldr	r3, [pc, #76]	; (80008dc <fsm_config_run+0x2d4>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	2b63      	cmp	r3, #99	; 0x63
 8000894:	d902      	bls.n	800089c <fsm_config_run+0x294>
				tmp_amber_time_s = 0;
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <fsm_config_run+0x2d4>)
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
			}
		}
		if (is_pressed(&button_3)) {
 800089c:	4811      	ldr	r0, [pc, #68]	; (80008e4 <fsm_config_run+0x2dc>)
 800089e:	f7ff fca9 	bl	80001f4 <is_pressed>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	f000 80a5 	beq.w	80009f4 <fsm_config_run+0x3ec>
			clear_press(&button_3);
 80008aa:	480e      	ldr	r0, [pc, #56]	; (80008e4 <fsm_config_run+0x2dc>)
 80008ac:	f7ff fcb2 	bl	8000214 <clear_press>
			clear_press(&button_1);//prevent pressing accidentally
 80008b0:	480d      	ldr	r0, [pc, #52]	; (80008e8 <fsm_config_run+0x2e0>)
 80008b2:	f7ff fcaf 	bl	8000214 <clear_press>
			traffic_light_turn_off_all();
 80008b6:	f000 fe27 	bl	8001508 <traffic_light_turn_off_all>
			config_status = CONF_AMBER_LATCH;
 80008ba:	4b02      	ldr	r3, [pc, #8]	; (80008c4 <fsm_config_run+0x2bc>)
 80008bc:	2203      	movs	r2, #3
 80008be:	701a      	strb	r2, [r3, #0]
		}
		break;
 80008c0:	e098      	b.n	80009f4 <fsm_config_run+0x3ec>
 80008c2:	bf00      	nop
 80008c4:	200000a9 	.word	0x200000a9
 80008c8:	20000048 	.word	0x20000048
 80008cc:	200000ac 	.word	0x200000ac
 80008d0:	2000004c 	.word	0x2000004c
 80008d4:	200000b0 	.word	0x200000b0
 80008d8:	20000050 	.word	0x20000050
 80008dc:	200000b4 	.word	0x200000b4
 80008e0:	20000014 	.word	0x20000014
 80008e4:	20000028 	.word	0x20000028
 80008e8:	20000000 	.word	0x20000000
	case CONF_AMBER_LATCH:
		traffic_light_turn_on_amber();
 80008ec:	f000 fe9e 	bl	800162c <traffic_light_turn_on_amber>
		led_7_seg_set(tmp_amber_time_s, tmp_amber_time_s);
 80008f0:	4b43      	ldr	r3, [pc, #268]	; (8000a00 <fsm_config_run+0x3f8>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	461a      	mov	r2, r3
 80008f6:	4b42      	ldr	r3, [pc, #264]	; (8000a00 <fsm_config_run+0x3f8>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4619      	mov	r1, r3
 80008fc:	4610      	mov	r0, r2
 80008fe:	f000 faf1 	bl	8000ee4 <led_7_seg_set>
		if (is_pressed(&button_1)) {
 8000902:	4840      	ldr	r0, [pc, #256]	; (8000a04 <fsm_config_run+0x3fc>)
 8000904:	f7ff fc76 	bl	80001f4 <is_pressed>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d037      	beq.n	800097e <fsm_config_run+0x376>
			clear_press(&button_1);
 800090e:	483d      	ldr	r0, [pc, #244]	; (8000a04 <fsm_config_run+0x3fc>)
 8000910:	f7ff fc80 	bl	8000214 <clear_press>
			traffic_light_turn_on_all();
 8000914:	f000 fe20 	bl	8001558 <traffic_light_turn_on_all>
			if((tmp_red_time_s > tmp_green_time_s) && (tmp_red_time_s - tmp_green_time_s == tmp_amber_time_s)) {
 8000918:	4b3b      	ldr	r3, [pc, #236]	; (8000a08 <fsm_config_run+0x400>)
 800091a:	681a      	ldr	r2, [r3, #0]
 800091c:	4b3b      	ldr	r3, [pc, #236]	; (8000a0c <fsm_config_run+0x404>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	429a      	cmp	r2, r3
 8000922:	d92c      	bls.n	800097e <fsm_config_run+0x376>
 8000924:	4b38      	ldr	r3, [pc, #224]	; (8000a08 <fsm_config_run+0x400>)
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	4b38      	ldr	r3, [pc, #224]	; (8000a0c <fsm_config_run+0x404>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	1ad2      	subs	r2, r2, r3
 800092e:	4b34      	ldr	r3, [pc, #208]	; (8000a00 <fsm_config_run+0x3f8>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	429a      	cmp	r2, r3
 8000934:	d123      	bne.n	800097e <fsm_config_run+0x376>
				red_time_s = tmp_red_time_s;
 8000936:	4b34      	ldr	r3, [pc, #208]	; (8000a08 <fsm_config_run+0x400>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	4a35      	ldr	r2, [pc, #212]	; (8000a10 <fsm_config_run+0x408>)
 800093c:	6013      	str	r3, [r2, #0]
				red_time_ms = red_time_s * 1000;
 800093e:	4b34      	ldr	r3, [pc, #208]	; (8000a10 <fsm_config_run+0x408>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000946:	fb02 f303 	mul.w	r3, r2, r3
 800094a:	4a32      	ldr	r2, [pc, #200]	; (8000a14 <fsm_config_run+0x40c>)
 800094c:	6013      	str	r3, [r2, #0]

				green_time_s = tmp_green_time_s;
 800094e:	4b2f      	ldr	r3, [pc, #188]	; (8000a0c <fsm_config_run+0x404>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a31      	ldr	r2, [pc, #196]	; (8000a18 <fsm_config_run+0x410>)
 8000954:	6013      	str	r3, [r2, #0]
				green_time_ms = green_time_s * 1000;
 8000956:	4b30      	ldr	r3, [pc, #192]	; (8000a18 <fsm_config_run+0x410>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800095e:	fb02 f303 	mul.w	r3, r2, r3
 8000962:	4a2e      	ldr	r2, [pc, #184]	; (8000a1c <fsm_config_run+0x414>)
 8000964:	6013      	str	r3, [r2, #0]

				amber_time_s = tmp_amber_time_s;
 8000966:	4b26      	ldr	r3, [pc, #152]	; (8000a00 <fsm_config_run+0x3f8>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a2d      	ldr	r2, [pc, #180]	; (8000a20 <fsm_config_run+0x418>)
 800096c:	6013      	str	r3, [r2, #0]
				amber_time_ms = amber_time_s * 1000;
 800096e:	4b2c      	ldr	r3, [pc, #176]	; (8000a20 <fsm_config_run+0x418>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000976:	fb02 f303 	mul.w	r3, r2, r3
 800097a:	4a2a      	ldr	r2, [pc, #168]	; (8000a24 <fsm_config_run+0x41c>)
 800097c:	6013      	str	r3, [r2, #0]
			}
			// else do not change anything
//			config_status = CONF_IDLE;
//			auto_status = AUTO_INIT;
		}
		if (is_pressed(&button_3)) {
 800097e:	482a      	ldr	r0, [pc, #168]	; (8000a28 <fsm_config_run+0x420>)
 8000980:	f7ff fc38 	bl	80001f4 <is_pressed>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d00f      	beq.n	80009aa <fsm_config_run+0x3a2>
			clear_press(&button_3);
 800098a:	4827      	ldr	r0, [pc, #156]	; (8000a28 <fsm_config_run+0x420>)
 800098c:	f7ff fc42 	bl	8000214 <clear_press>
			clear_press(&button_2);//prevent pressing accidentally
 8000990:	4826      	ldr	r0, [pc, #152]	; (8000a2c <fsm_config_run+0x424>)
 8000992:	f7ff fc3f 	bl	8000214 <clear_press>
			timer_set(TIMER_LED_BLINK, TIME_LED_BLINK_MS);
 8000996:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800099a:	2003      	movs	r0, #3
 800099c:	f000 fc24 	bl	80011e8 <timer_set>
			traffic_light_blink_amber_init();
 80009a0:	f000 fee4 	bl	800176c <traffic_light_blink_amber_init>
			config_status = CONF_AMBER;
 80009a4:	4b22      	ldr	r3, [pc, #136]	; (8000a30 <fsm_config_run+0x428>)
 80009a6:	2202      	movs	r2, #2
 80009a8:	701a      	strb	r2, [r3, #0]
		}
		if (is_long_pressed(&button_2)) {
 80009aa:	4820      	ldr	r0, [pc, #128]	; (8000a2c <fsm_config_run+0x424>)
 80009ac:	f7ff fc3e 	bl	800022c <is_long_pressed>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d020      	beq.n	80009f8 <fsm_config_run+0x3f0>
			clear_long_press(&button_2);
 80009b6:	481d      	ldr	r0, [pc, #116]	; (8000a2c <fsm_config_run+0x424>)
 80009b8:	f7ff fc4b 	bl	8000252 <clear_long_press>
			timer_set(TIMER_COUNTDOWN, amber_time_ms);
 80009bc:	4b19      	ldr	r3, [pc, #100]	; (8000a24 <fsm_config_run+0x41c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4619      	mov	r1, r3
 80009c2:	2000      	movs	r0, #0
 80009c4:	f000 fc10 	bl	80011e8 <timer_set>
			led_7_seg_set(MAX_NUMBER, MAX_NUMBER);
 80009c8:	2163      	movs	r1, #99	; 0x63
 80009ca:	2063      	movs	r0, #99	; 0x63
 80009cc:	f000 fa8a 	bl	8000ee4 <led_7_seg_set>
			manual_status = manual_status_prev;
 80009d0:	4b18      	ldr	r3, [pc, #96]	; (8000a34 <fsm_config_run+0x42c>)
 80009d2:	781a      	ldrb	r2, [r3, #0]
 80009d4:	4b18      	ldr	r3, [pc, #96]	; (8000a38 <fsm_config_run+0x430>)
 80009d6:	701a      	strb	r2, [r3, #0]
			config_status = CONF_IDLE; //return manual mode
 80009d8:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <fsm_config_run+0x428>)
 80009da:	2200      	movs	r2, #0
 80009dc:	701a      	strb	r2, [r3, #0]
		}
		break;
 80009de:	e00b      	b.n	80009f8 <fsm_config_run+0x3f0>
	default:
		break;
 80009e0:	bf00      	nop
 80009e2:	e00a      	b.n	80009fa <fsm_config_run+0x3f2>
		break;
 80009e4:	bf00      	nop
 80009e6:	e008      	b.n	80009fa <fsm_config_run+0x3f2>
		break;
 80009e8:	bf00      	nop
 80009ea:	e006      	b.n	80009fa <fsm_config_run+0x3f2>
		break;
 80009ec:	bf00      	nop
 80009ee:	e004      	b.n	80009fa <fsm_config_run+0x3f2>
		break;
 80009f0:	bf00      	nop
 80009f2:	e002      	b.n	80009fa <fsm_config_run+0x3f2>
		break;
 80009f4:	bf00      	nop
 80009f6:	e000      	b.n	80009fa <fsm_config_run+0x3f2>
		break;
 80009f8:	bf00      	nop
	}

}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	200000b4 	.word	0x200000b4
 8000a04:	20000000 	.word	0x20000000
 8000a08:	200000ac 	.word	0x200000ac
 8000a0c:	200000b0 	.word	0x200000b0
 8000a10:	20000048 	.word	0x20000048
 8000a14:	2000003c 	.word	0x2000003c
 8000a18:	2000004c 	.word	0x2000004c
 8000a1c:	20000040 	.word	0x20000040
 8000a20:	20000050 	.word	0x20000050
 8000a24:	20000044 	.word	0x20000044
 8000a28:	20000028 	.word	0x20000028
 8000a2c:	20000014 	.word	0x20000014
 8000a30:	200000a9 	.word	0x200000a9
 8000a34:	200000b9 	.word	0x200000b9
 8000a38:	200000b8 	.word	0x200000b8

08000a3c <fsm_manual_run>:
 *
 * MANUAL FSM lets the user control traffic light states manually.
 * Double press / long press on different buttons trigger state transitions.
 * Long press on button_1 enters CONFIG config.
 */
void fsm_manual_run() {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
	switch (manual_status) {
 8000a40:	4b6f      	ldr	r3, [pc, #444]	; (8000c00 <fsm_manual_run+0x1c4>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2b05      	cmp	r3, #5
 8000a46:	f200 80cf 	bhi.w	8000be8 <fsm_manual_run+0x1ac>
 8000a4a:	a201      	add	r2, pc, #4	; (adr r2, 8000a50 <fsm_manual_run+0x14>)
 8000a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a50:	08000be9 	.word	0x08000be9
 8000a54:	08000be9 	.word	0x08000be9
 8000a58:	08000bd1 	.word	0x08000bd1
 8000a5c:	08000b29 	.word	0x08000b29
 8000a60:	08000b11 	.word	0x08000b11
 8000a64:	08000a69 	.word	0x08000a69
//			manual_status = MAN_RED_GREEN;
			;
		}
		break;
	case MAN_RED_GREEN:
		red_green_display();
 8000a68:	f000 fcae 	bl	80013c8 <red_green_display>
		if (is_pressed(&button_2)) {
 8000a6c:	4865      	ldr	r0, [pc, #404]	; (8000c04 <fsm_manual_run+0x1c8>)
 8000a6e:	f7ff fbc1 	bl	80001f4 <is_pressed>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d00b      	beq.n	8000a90 <fsm_manual_run+0x54>
			clear_press(&button_2);
 8000a78:	4862      	ldr	r0, [pc, #392]	; (8000c04 <fsm_manual_run+0x1c8>)
 8000a7a:	f7ff fbcb 	bl	8000214 <clear_press>
			timer_set(TIMER_COUNTDOWN, amber_time_ms);
 8000a7e:	4b62      	ldr	r3, [pc, #392]	; (8000c08 <fsm_manual_run+0x1cc>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4619      	mov	r1, r3
 8000a84:	2000      	movs	r0, #0
 8000a86:	f000 fbaf 	bl	80011e8 <timer_set>
			manual_status = MAN_RED_AMBER;
 8000a8a:	4b5d      	ldr	r3, [pc, #372]	; (8000c00 <fsm_manual_run+0x1c4>)
 8000a8c:	2204      	movs	r2, #4
 8000a8e:	701a      	strb	r2, [r3, #0]
		}
		if (is_long_pressed(&button_3)) {
 8000a90:	485e      	ldr	r0, [pc, #376]	; (8000c0c <fsm_manual_run+0x1d0>)
 8000a92:	f7ff fbcb 	bl	800022c <is_long_pressed>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d024      	beq.n	8000ae6 <fsm_manual_run+0xaa>
			clear_long_press(&button_3);
 8000a9c:	485b      	ldr	r0, [pc, #364]	; (8000c0c <fsm_manual_run+0x1d0>)
 8000a9e:	f7ff fbd8 	bl	8000252 <clear_long_press>
			timer_set(TIMER_COUNTDOWN, green_time_ms);
 8000aa2:	4b5b      	ldr	r3, [pc, #364]	; (8000c10 <fsm_manual_run+0x1d4>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f000 fb9d 	bl	80011e8 <timer_set>
			timer_set(TIMER_SEC, TIME_SEC_MS);
 8000aae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ab2:	2002      	movs	r0, #2
 8000ab4:	f000 fb98 	bl	80011e8 <timer_set>
			counter_way1_s = red_time_s;
 8000ab8:	4b56      	ldr	r3, [pc, #344]	; (8000c14 <fsm_manual_run+0x1d8>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a56      	ldr	r2, [pc, #344]	; (8000c18 <fsm_manual_run+0x1dc>)
 8000abe:	6013      	str	r3, [r2, #0]
			counter_way2_s = green_time_s;
 8000ac0:	4b56      	ldr	r3, [pc, #344]	; (8000c1c <fsm_manual_run+0x1e0>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a56      	ldr	r2, [pc, #344]	; (8000c20 <fsm_manual_run+0x1e4>)
 8000ac6:	6013      	str	r3, [r2, #0]
			led_7_seg_set(counter_way1_s, counter_way2_s);
 8000ac8:	4b53      	ldr	r3, [pc, #332]	; (8000c18 <fsm_manual_run+0x1dc>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	461a      	mov	r2, r3
 8000ace:	4b54      	ldr	r3, [pc, #336]	; (8000c20 <fsm_manual_run+0x1e4>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4610      	mov	r0, r2
 8000ad6:	f000 fa05 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_RED_GREEN;
 8000ada:	4b52      	ldr	r3, [pc, #328]	; (8000c24 <fsm_manual_run+0x1e8>)
 8000adc:	2204      	movs	r2, #4
 8000ade:	701a      	strb	r2, [r3, #0]
			manual_status = MAN_IDLE;
 8000ae0:	4b47      	ldr	r3, [pc, #284]	; (8000c00 <fsm_manual_run+0x1c4>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
		}
		if (is_long_pressed(&button_1)) {
 8000ae6:	4850      	ldr	r0, [pc, #320]	; (8000c28 <fsm_manual_run+0x1ec>)
 8000ae8:	f7ff fba0 	bl	800022c <is_long_pressed>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d07c      	beq.n	8000bec <fsm_manual_run+0x1b0>
			clear_long_press(&button_1);
 8000af2:	484d      	ldr	r0, [pc, #308]	; (8000c28 <fsm_manual_run+0x1ec>)
 8000af4:	f7ff fbad 	bl	8000252 <clear_long_press>
			traffic_light_turn_off_all();
 8000af8:	f000 fd06 	bl	8001508 <traffic_light_turn_off_all>
			manual_status_prev = MAN_AMBER_RED;
 8000afc:	4b4b      	ldr	r3, [pc, #300]	; (8000c2c <fsm_manual_run+0x1f0>)
 8000afe:	2202      	movs	r2, #2
 8000b00:	701a      	strb	r2, [r3, #0]
			manual_status = MAN_IDLE;
 8000b02:	4b3f      	ldr	r3, [pc, #252]	; (8000c00 <fsm_manual_run+0x1c4>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]
			config_status = CONF_INIT;
 8000b08:	4b49      	ldr	r3, [pc, #292]	; (8000c30 <fsm_manual_run+0x1f4>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000b0e:	e06d      	b.n	8000bec <fsm_manual_run+0x1b0>
	case MAN_RED_AMBER:
		red_amber_display();
 8000b10:	f000 fcd2 	bl	80014b8 <red_amber_display>
		if (timer_is_expired(TIMER_COUNTDOWN)) {
 8000b14:	2000      	movs	r0, #0
 8000b16:	f000 fbb3 	bl	8001280 <timer_is_expired>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d067      	beq.n	8000bf0 <fsm_manual_run+0x1b4>
			manual_status = MAN_GREEN_RED;
 8000b20:	4b37      	ldr	r3, [pc, #220]	; (8000c00 <fsm_manual_run+0x1c4>)
 8000b22:	2203      	movs	r2, #3
 8000b24:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000b26:	e063      	b.n	8000bf0 <fsm_manual_run+0x1b4>
	case MAN_GREEN_RED:
		green_red_display();
 8000b28:	f000 fc76 	bl	8001418 <green_red_display>
		if (is_pressed(&button_2)) {
 8000b2c:	4835      	ldr	r0, [pc, #212]	; (8000c04 <fsm_manual_run+0x1c8>)
 8000b2e:	f7ff fb61 	bl	80001f4 <is_pressed>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d00b      	beq.n	8000b50 <fsm_manual_run+0x114>
			clear_press(&button_2);
 8000b38:	4832      	ldr	r0, [pc, #200]	; (8000c04 <fsm_manual_run+0x1c8>)
 8000b3a:	f7ff fb6b 	bl	8000214 <clear_press>
			timer_set(TIMER_COUNTDOWN, amber_time_ms);
 8000b3e:	4b32      	ldr	r3, [pc, #200]	; (8000c08 <fsm_manual_run+0x1cc>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4619      	mov	r1, r3
 8000b44:	2000      	movs	r0, #0
 8000b46:	f000 fb4f 	bl	80011e8 <timer_set>
			manual_status = MAN_AMBER_RED;
 8000b4a:	4b2d      	ldr	r3, [pc, #180]	; (8000c00 <fsm_manual_run+0x1c4>)
 8000b4c:	2202      	movs	r2, #2
 8000b4e:	701a      	strb	r2, [r3, #0]
		}
		if (is_long_pressed(&button_3)) {
 8000b50:	482e      	ldr	r0, [pc, #184]	; (8000c0c <fsm_manual_run+0x1d0>)
 8000b52:	f7ff fb6b 	bl	800022c <is_long_pressed>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d024      	beq.n	8000ba6 <fsm_manual_run+0x16a>
			clear_long_press(&button_3);
 8000b5c:	482b      	ldr	r0, [pc, #172]	; (8000c0c <fsm_manual_run+0x1d0>)
 8000b5e:	f7ff fb78 	bl	8000252 <clear_long_press>
			timer_set(TIMER_COUNTDOWN, green_time_ms);
 8000b62:	4b2b      	ldr	r3, [pc, #172]	; (8000c10 <fsm_manual_run+0x1d4>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4619      	mov	r1, r3
 8000b68:	2000      	movs	r0, #0
 8000b6a:	f000 fb3d 	bl	80011e8 <timer_set>
			timer_set(TIMER_SEC, TIME_SEC_MS);
 8000b6e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b72:	2002      	movs	r0, #2
 8000b74:	f000 fb38 	bl	80011e8 <timer_set>
			counter_way1_s = green_time_s;
 8000b78:	4b28      	ldr	r3, [pc, #160]	; (8000c1c <fsm_manual_run+0x1e0>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a26      	ldr	r2, [pc, #152]	; (8000c18 <fsm_manual_run+0x1dc>)
 8000b7e:	6013      	str	r3, [r2, #0]
			counter_way2_s = red_time_s;
 8000b80:	4b24      	ldr	r3, [pc, #144]	; (8000c14 <fsm_manual_run+0x1d8>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a26      	ldr	r2, [pc, #152]	; (8000c20 <fsm_manual_run+0x1e4>)
 8000b86:	6013      	str	r3, [r2, #0]
			led_7_seg_set(counter_way1_s, counter_way2_s);
 8000b88:	4b23      	ldr	r3, [pc, #140]	; (8000c18 <fsm_manual_run+0x1dc>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	4b24      	ldr	r3, [pc, #144]	; (8000c20 <fsm_manual_run+0x1e4>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4619      	mov	r1, r3
 8000b94:	4610      	mov	r0, r2
 8000b96:	f000 f9a5 	bl	8000ee4 <led_7_seg_set>
			auto_status = AUTO_GREEN_RED;
 8000b9a:	4b22      	ldr	r3, [pc, #136]	; (8000c24 <fsm_manual_run+0x1e8>)
 8000b9c:	2202      	movs	r2, #2
 8000b9e:	701a      	strb	r2, [r3, #0]
			manual_status = MAN_IDLE;
 8000ba0:	4b17      	ldr	r3, [pc, #92]	; (8000c00 <fsm_manual_run+0x1c4>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]
		}
		if (is_long_pressed(&button_1)) {
 8000ba6:	4820      	ldr	r0, [pc, #128]	; (8000c28 <fsm_manual_run+0x1ec>)
 8000ba8:	f7ff fb40 	bl	800022c <is_long_pressed>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d020      	beq.n	8000bf4 <fsm_manual_run+0x1b8>
			clear_long_press(&button_1);
 8000bb2:	481d      	ldr	r0, [pc, #116]	; (8000c28 <fsm_manual_run+0x1ec>)
 8000bb4:	f7ff fb4d 	bl	8000252 <clear_long_press>
			traffic_light_turn_off_all();
 8000bb8:	f000 fca6 	bl	8001508 <traffic_light_turn_off_all>
			manual_status_prev = MAN_GREEN_RED;
 8000bbc:	4b1b      	ldr	r3, [pc, #108]	; (8000c2c <fsm_manual_run+0x1f0>)
 8000bbe:	2203      	movs	r2, #3
 8000bc0:	701a      	strb	r2, [r3, #0]
			manual_status = MAN_IDLE;
 8000bc2:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <fsm_manual_run+0x1c4>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	701a      	strb	r2, [r3, #0]
			config_status = CONF_INIT;
 8000bc8:	4b19      	ldr	r3, [pc, #100]	; (8000c30 <fsm_manual_run+0x1f4>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000bce:	e011      	b.n	8000bf4 <fsm_manual_run+0x1b8>
	case MAN_AMBER_RED:
		amber_red_display();
 8000bd0:	f000 fc4a 	bl	8001468 <amber_red_display>
		if (timer_is_expired(TIMER_COUNTDOWN)) {
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	f000 fb53 	bl	8001280 <timer_is_expired>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d00b      	beq.n	8000bf8 <fsm_manual_run+0x1bc>
			manual_status = MAN_RED_GREEN;
 8000be0:	4b07      	ldr	r3, [pc, #28]	; (8000c00 <fsm_manual_run+0x1c4>)
 8000be2:	2205      	movs	r2, #5
 8000be4:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000be6:	e007      	b.n	8000bf8 <fsm_manual_run+0x1bc>
	default:
		break;
 8000be8:	bf00      	nop
 8000bea:	e006      	b.n	8000bfa <fsm_manual_run+0x1be>
		break;
 8000bec:	bf00      	nop
 8000bee:	e004      	b.n	8000bfa <fsm_manual_run+0x1be>
		break;
 8000bf0:	bf00      	nop
 8000bf2:	e002      	b.n	8000bfa <fsm_manual_run+0x1be>
		break;
 8000bf4:	bf00      	nop
 8000bf6:	e000      	b.n	8000bfa <fsm_manual_run+0x1be>
		break;
 8000bf8:	bf00      	nop
	}
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	200000b8 	.word	0x200000b8
 8000c04:	20000014 	.word	0x20000014
 8000c08:	20000044 	.word	0x20000044
 8000c0c:	20000028 	.word	0x20000028
 8000c10:	20000040 	.word	0x20000040
 8000c14:	20000048 	.word	0x20000048
 8000c18:	20000054 	.word	0x20000054
 8000c1c:	2000004c 	.word	0x2000004c
 8000c20:	20000058 	.word	0x20000058
 8000c24:	200000a8 	.word	0x200000a8
 8000c28:	20000000 	.word	0x20000000
 8000c2c:	200000b9 	.word	0x200000b9
 8000c30:	200000a9 	.word	0x200000a9

08000c34 <led_7_seg_scan>:
	0x07, // 7: a b c
	0x7F, // 8: a b c d e f g
	0x6F  // 9: a b c d   f g
};

void led_7_seg_scan() { //scan every 250 ms
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
	if (led_7seg_index == 0) {
 8000c38:	4b3c      	ldr	r3, [pc, #240]	; (8000d2c <led_7_seg_scan+0xf8>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d132      	bne.n	8000ca6 <led_7_seg_scan+0x72>
		HAL_GPIO_WritePin(way1_digit1_port, way1_digit1_pin, LED_OFF);
 8000c40:	4b3b      	ldr	r3, [pc, #236]	; (8000d30 <led_7_seg_scan+0xfc>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a3b      	ldr	r2, [pc, #236]	; (8000d34 <led_7_seg_scan+0x100>)
 8000c46:	8811      	ldrh	r1, [r2, #0]
 8000c48:	2201      	movs	r2, #1
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f001 f8dd 	bl	8001e0a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(way2_digit1_port, way2_digit1_pin, LED_OFF);
 8000c50:	4b39      	ldr	r3, [pc, #228]	; (8000d38 <led_7_seg_scan+0x104>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a39      	ldr	r2, [pc, #228]	; (8000d3c <led_7_seg_scan+0x108>)
 8000c56:	8811      	ldrh	r1, [r2, #0]
 8000c58:	2201      	movs	r2, #1
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f001 f8d5 	bl	8001e0a <HAL_GPIO_WritePin>
		led_7_seg_display(led7seg[led_7seg_index], led7seg[led_7seg_index + 2]);
 8000c60:	4b32      	ldr	r3, [pc, #200]	; (8000d2c <led_7_seg_scan+0xf8>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a36      	ldr	r2, [pc, #216]	; (8000d40 <led_7_seg_scan+0x10c>)
 8000c66:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c6a:	4b30      	ldr	r3, [pc, #192]	; (8000d2c <led_7_seg_scan+0xf8>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	3302      	adds	r3, #2
 8000c70:	4933      	ldr	r1, [pc, #204]	; (8000d40 <led_7_seg_scan+0x10c>)
 8000c72:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c76:	4619      	mov	r1, r3
 8000c78:	4610      	mov	r0, r2
 8000c7a:	f000 f86b 	bl	8000d54 <led_7_seg_display>
		HAL_GPIO_WritePin(way1_digit0_port, way1_digit0_pin, LED_ON);
 8000c7e:	4b31      	ldr	r3, [pc, #196]	; (8000d44 <led_7_seg_scan+0x110>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a31      	ldr	r2, [pc, #196]	; (8000d48 <led_7_seg_scan+0x114>)
 8000c84:	8811      	ldrh	r1, [r2, #0]
 8000c86:	2200      	movs	r2, #0
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f001 f8be 	bl	8001e0a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(way2_digit0_port, way2_digit0_pin, LED_ON);
 8000c8e:	4b2f      	ldr	r3, [pc, #188]	; (8000d4c <led_7_seg_scan+0x118>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a2f      	ldr	r2, [pc, #188]	; (8000d50 <led_7_seg_scan+0x11c>)
 8000c94:	8811      	ldrh	r1, [r2, #0]
 8000c96:	2200      	movs	r2, #0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f001 f8b6 	bl	8001e0a <HAL_GPIO_WritePin>
		led_7seg_index = 1;
 8000c9e:	4b23      	ldr	r3, [pc, #140]	; (8000d2c <led_7_seg_scan+0xf8>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	601a      	str	r2, [r3, #0]

		if(led7seg[led_7seg_index] != 0) HAL_GPIO_WritePin(way1_digit1_port, way1_digit1_pin, LED_ON);
		if(led7seg[led_7seg_index + 2] != 0) HAL_GPIO_WritePin(way2_digit1_port, way2_digit1_pin, LED_ON);
		led_7seg_index = 0;
	}
}
 8000ca4:	e040      	b.n	8000d28 <led_7_seg_scan+0xf4>
		HAL_GPIO_WritePin(way1_digit0_port, way1_digit0_pin, LED_OFF);
 8000ca6:	4b27      	ldr	r3, [pc, #156]	; (8000d44 <led_7_seg_scan+0x110>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a27      	ldr	r2, [pc, #156]	; (8000d48 <led_7_seg_scan+0x114>)
 8000cac:	8811      	ldrh	r1, [r2, #0]
 8000cae:	2201      	movs	r2, #1
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f001 f8aa 	bl	8001e0a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(way2_digit0_port, way2_digit0_pin, LED_OFF);
 8000cb6:	4b25      	ldr	r3, [pc, #148]	; (8000d4c <led_7_seg_scan+0x118>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a25      	ldr	r2, [pc, #148]	; (8000d50 <led_7_seg_scan+0x11c>)
 8000cbc:	8811      	ldrh	r1, [r2, #0]
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f001 f8a2 	bl	8001e0a <HAL_GPIO_WritePin>
		led_7_seg_display(led7seg[led_7seg_index], led7seg[led_7seg_index + 2]);
 8000cc6:	4b19      	ldr	r3, [pc, #100]	; (8000d2c <led_7_seg_scan+0xf8>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a1d      	ldr	r2, [pc, #116]	; (8000d40 <led_7_seg_scan+0x10c>)
 8000ccc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cd0:	4b16      	ldr	r3, [pc, #88]	; (8000d2c <led_7_seg_scan+0xf8>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	3302      	adds	r3, #2
 8000cd6:	491a      	ldr	r1, [pc, #104]	; (8000d40 <led_7_seg_scan+0x10c>)
 8000cd8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4610      	mov	r0, r2
 8000ce0:	f000 f838 	bl	8000d54 <led_7_seg_display>
		if(led7seg[led_7seg_index] != 0) HAL_GPIO_WritePin(way1_digit1_port, way1_digit1_pin, LED_ON);
 8000ce4:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <led_7_seg_scan+0xf8>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a15      	ldr	r2, [pc, #84]	; (8000d40 <led_7_seg_scan+0x10c>)
 8000cea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d007      	beq.n	8000d02 <led_7_seg_scan+0xce>
 8000cf2:	4b0f      	ldr	r3, [pc, #60]	; (8000d30 <led_7_seg_scan+0xfc>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a0f      	ldr	r2, [pc, #60]	; (8000d34 <led_7_seg_scan+0x100>)
 8000cf8:	8811      	ldrh	r1, [r2, #0]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f001 f884 	bl	8001e0a <HAL_GPIO_WritePin>
		if(led7seg[led_7seg_index + 2] != 0) HAL_GPIO_WritePin(way2_digit1_port, way2_digit1_pin, LED_ON);
 8000d02:	4b0a      	ldr	r3, [pc, #40]	; (8000d2c <led_7_seg_scan+0xf8>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	3302      	adds	r3, #2
 8000d08:	4a0d      	ldr	r2, [pc, #52]	; (8000d40 <led_7_seg_scan+0x10c>)
 8000d0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d007      	beq.n	8000d22 <led_7_seg_scan+0xee>
 8000d12:	4b09      	ldr	r3, [pc, #36]	; (8000d38 <led_7_seg_scan+0x104>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a09      	ldr	r2, [pc, #36]	; (8000d3c <led_7_seg_scan+0x108>)
 8000d18:	8811      	ldrh	r1, [r2, #0]
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f001 f874 	bl	8001e0a <HAL_GPIO_WritePin>
		led_7seg_index = 0;
 8000d22:	4b02      	ldr	r3, [pc, #8]	; (8000d2c <led_7_seg_scan+0xf8>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	200000bc 	.word	0x200000bc
 8000d30:	20000060 	.word	0x20000060
 8000d34:	2000006e 	.word	0x2000006e
 8000d38:	20000068 	.word	0x20000068
 8000d3c:	20000072 	.word	0x20000072
 8000d40:	200000c0 	.word	0x200000c0
 8000d44:	2000005c 	.word	0x2000005c
 8000d48:	2000006c 	.word	0x2000006c
 8000d4c:	20000064 	.word	0x20000064
 8000d50:	20000070 	.word	0x20000070

08000d54 <led_7_seg_display>:

void led_7_seg_display(int digit_way1, int digit_way2) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	6039      	str	r1, [r7, #0]
	uint8_t pattern_way1 = (digit_way1 >= 0 && digit_way1 <= 9) ? numArray[digit_way1] : 0x79;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	db07      	blt.n	8000d74 <led_7_seg_display+0x20>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2b09      	cmp	r3, #9
 8000d68:	dc04      	bgt.n	8000d74 <led_7_seg_display+0x20>
 8000d6a:	4a5b      	ldr	r2, [pc, #364]	; (8000ed8 <led_7_seg_display+0x184>)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4413      	add	r3, r2
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	e000      	b.n	8000d76 <led_7_seg_display+0x22>
 8000d74:	2379      	movs	r3, #121	; 0x79
 8000d76:	73fb      	strb	r3, [r7, #15]
	uint8_t pattern_way2 = (digit_way2 >= 0 && digit_way2 <= 9) ? numArray[digit_way2] : 0x79;
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	db07      	blt.n	8000d8e <led_7_seg_display+0x3a>
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	2b09      	cmp	r3, #9
 8000d82:	dc04      	bgt.n	8000d8e <led_7_seg_display+0x3a>
 8000d84:	4a54      	ldr	r2, [pc, #336]	; (8000ed8 <led_7_seg_display+0x184>)
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	4413      	add	r3, r2
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	e000      	b.n	8000d90 <led_7_seg_display+0x3c>
 8000d8e:	2379      	movs	r3, #121	; 0x79
 8000d90:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(SEG0_WAY1_GPIO_Port, SEG0_WAY1_Pin, (pattern_way1 & (0x01 << 0)) ? SEG_ON : SEG_OFF); // a
 8000d92:	7bfb      	ldrb	r3, [r7, #15]
 8000d94:	f003 0301 	and.w	r3, r3, #1
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	2108      	movs	r1, #8
 8000d9e:	484f      	ldr	r0, [pc, #316]	; (8000edc <led_7_seg_display+0x188>)
 8000da0:	f001 f833 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_WAY1_GPIO_Port, SEG1_WAY1_Pin, (pattern_way1 & (0x01 << 1)) ? SEG_ON : SEG_OFF); // b
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	105b      	asrs	r3, r3, #1
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	461a      	mov	r2, r3
 8000db2:	2110      	movs	r1, #16
 8000db4:	4849      	ldr	r0, [pc, #292]	; (8000edc <led_7_seg_display+0x188>)
 8000db6:	f001 f828 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2_WAY1_GPIO_Port, SEG2_WAY1_Pin, (pattern_way1 & (0x01 << 2)) ? SEG_ON : SEG_OFF); // c
 8000dba:	7bfb      	ldrb	r3, [r7, #15]
 8000dbc:	109b      	asrs	r3, r3, #2
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	f003 0301 	and.w	r3, r3, #1
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	2120      	movs	r1, #32
 8000dca:	4844      	ldr	r0, [pc, #272]	; (8000edc <led_7_seg_display+0x188>)
 8000dcc:	f001 f81d 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG3_WAY1_GPIO_Port, SEG3_WAY1_Pin, (pattern_way1 & (0x01 << 3)) ? SEG_ON : SEG_OFF); // d
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
 8000dd2:	10db      	asrs	r3, r3, #3
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	f003 0301 	and.w	r3, r3, #1
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	461a      	mov	r2, r3
 8000dde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000de2:	483e      	ldr	r0, [pc, #248]	; (8000edc <led_7_seg_display+0x188>)
 8000de4:	f001 f811 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG4_WAY1_GPIO_Port, SEG4_WAY1_Pin, (pattern_way1 & (0x01 << 4)) ? SEG_ON : SEG_OFF); // e
 8000de8:	7bfb      	ldrb	r3, [r7, #15]
 8000dea:	111b      	asrs	r3, r3, #4
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	461a      	mov	r2, r3
 8000df6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dfa:	4838      	ldr	r0, [pc, #224]	; (8000edc <led_7_seg_display+0x188>)
 8000dfc:	f001 f805 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG5_WAY1_GPIO_Port, SEG5_WAY1_Pin, (pattern_way1 & (0x01 << 5)) ? SEG_ON : SEG_OFF); // f
 8000e00:	7bfb      	ldrb	r3, [r7, #15]
 8000e02:	115b      	asrs	r3, r3, #5
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e12:	4832      	ldr	r0, [pc, #200]	; (8000edc <led_7_seg_display+0x188>)
 8000e14:	f000 fff9 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG6_WAY1_GPIO_Port, SEG6_WAY1_Pin, (pattern_way1 & (0x01 << 6)) ? SEG_ON : SEG_OFF); // g
 8000e18:	7bfb      	ldrb	r3, [r7, #15]
 8000e1a:	119b      	asrs	r3, r3, #6
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	461a      	mov	r2, r3
 8000e26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e2a:	482c      	ldr	r0, [pc, #176]	; (8000edc <led_7_seg_display+0x188>)
 8000e2c:	f000 ffed 	bl	8001e0a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(SEG0_WAY2_GPIO_Port, SEG0_WAY2_Pin, (pattern_way2 & (0x01 << 0)) ? SEG_ON : SEG_OFF); // a
 8000e30:	7bbb      	ldrb	r3, [r7, #14]
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	461a      	mov	r2, r3
 8000e3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e3e:	4828      	ldr	r0, [pc, #160]	; (8000ee0 <led_7_seg_display+0x18c>)
 8000e40:	f000 ffe3 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_WAY2_GPIO_Port, SEG1_WAY2_Pin, (pattern_way2 & (0x01 << 1)) ? SEG_ON : SEG_OFF); // b
 8000e44:	7bbb      	ldrb	r3, [r7, #14]
 8000e46:	105b      	asrs	r3, r3, #1
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	461a      	mov	r2, r3
 8000e52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e56:	4822      	ldr	r0, [pc, #136]	; (8000ee0 <led_7_seg_display+0x18c>)
 8000e58:	f000 ffd7 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2_WAY2_GPIO_Port, SEG2_WAY2_Pin, (pattern_way2 & (0x01 << 2)) ? SEG_ON : SEG_OFF); // c
 8000e5c:	7bbb      	ldrb	r3, [r7, #14]
 8000e5e:	109b      	asrs	r3, r3, #2
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	461a      	mov	r2, r3
 8000e6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e6e:	481c      	ldr	r0, [pc, #112]	; (8000ee0 <led_7_seg_display+0x18c>)
 8000e70:	f000 ffcb 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG3_WAY2_GPIO_Port, SEG3_WAY2_Pin, (pattern_way2 & (0x01 << 3)) ? SEG_ON : SEG_OFF); // d
 8000e74:	7bbb      	ldrb	r3, [r7, #14]
 8000e76:	10db      	asrs	r3, r3, #3
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	461a      	mov	r2, r3
 8000e82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e86:	4816      	ldr	r0, [pc, #88]	; (8000ee0 <led_7_seg_display+0x18c>)
 8000e88:	f000 ffbf 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG4_WAY2_GPIO_Port, SEG4_WAY2_Pin, (pattern_way2 & (0x01 << 4)) ? SEG_ON : SEG_OFF); // e
 8000e8c:	7bbb      	ldrb	r3, [r7, #14]
 8000e8e:	111b      	asrs	r3, r3, #4
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	461a      	mov	r2, r3
 8000e9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e9e:	4810      	ldr	r0, [pc, #64]	; (8000ee0 <led_7_seg_display+0x18c>)
 8000ea0:	f000 ffb3 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG5_WAY2_GPIO_Port, SEG5_WAY2_Pin, (pattern_way2 & (0x01 << 5)) ? SEG_ON : SEG_OFF); // f
 8000ea4:	7bbb      	ldrb	r3, [r7, #14]
 8000ea6:	115b      	asrs	r3, r3, #5
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	2140      	movs	r1, #64	; 0x40
 8000eb4:	4809      	ldr	r0, [pc, #36]	; (8000edc <led_7_seg_display+0x188>)
 8000eb6:	f000 ffa8 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG6_WAY2_GPIO_Port, SEG6_WAY2_Pin, (pattern_way2 & (0x01 << 6)) ? SEG_ON : SEG_OFF); // g
 8000eba:	7bbb      	ldrb	r3, [r7, #14]
 8000ebc:	119b      	asrs	r3, r3, #6
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	f003 0301 	and.w	r3, r3, #1
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	2180      	movs	r1, #128	; 0x80
 8000eca:	4804      	ldr	r0, [pc, #16]	; (8000edc <led_7_seg_display+0x188>)
 8000ecc:	f000 ff9d 	bl	8001e0a <HAL_GPIO_WritePin>
}
 8000ed0:	bf00      	nop
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000074 	.word	0x20000074
 8000edc:	40010c00 	.word	0x40010c00
 8000ee0:	40010800 	.word	0x40010800

08000ee4 <led_7_seg_set>:

void led_7_seg_set(int counter_way1, int counter_way2) {
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
	led7seg[0] = counter_way1 % 10;
 8000eee:	6879      	ldr	r1, [r7, #4]
 8000ef0:	4b18      	ldr	r3, [pc, #96]	; (8000f54 <led_7_seg_set+0x70>)
 8000ef2:	fb83 2301 	smull	r2, r3, r3, r1
 8000ef6:	109a      	asrs	r2, r3, #2
 8000ef8:	17cb      	asrs	r3, r1, #31
 8000efa:	1ad2      	subs	r2, r2, r3
 8000efc:	4613      	mov	r3, r2
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	4413      	add	r3, r2
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	1aca      	subs	r2, r1, r3
 8000f06:	4b14      	ldr	r3, [pc, #80]	; (8000f58 <led_7_seg_set+0x74>)
 8000f08:	601a      	str	r2, [r3, #0]
	led7seg[1] = counter_way1 / 10;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a11      	ldr	r2, [pc, #68]	; (8000f54 <led_7_seg_set+0x70>)
 8000f0e:	fb82 1203 	smull	r1, r2, r2, r3
 8000f12:	1092      	asrs	r2, r2, #2
 8000f14:	17db      	asrs	r3, r3, #31
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	4a0f      	ldr	r2, [pc, #60]	; (8000f58 <led_7_seg_set+0x74>)
 8000f1a:	6053      	str	r3, [r2, #4]
	led7seg[2] = counter_way2 % 10;
 8000f1c:	6839      	ldr	r1, [r7, #0]
 8000f1e:	4b0d      	ldr	r3, [pc, #52]	; (8000f54 <led_7_seg_set+0x70>)
 8000f20:	fb83 2301 	smull	r2, r3, r3, r1
 8000f24:	109a      	asrs	r2, r3, #2
 8000f26:	17cb      	asrs	r3, r1, #31
 8000f28:	1ad2      	subs	r2, r2, r3
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	4413      	add	r3, r2
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	1aca      	subs	r2, r1, r3
 8000f34:	4b08      	ldr	r3, [pc, #32]	; (8000f58 <led_7_seg_set+0x74>)
 8000f36:	609a      	str	r2, [r3, #8]
	led7seg[3] = counter_way2 / 10;
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	4a06      	ldr	r2, [pc, #24]	; (8000f54 <led_7_seg_set+0x70>)
 8000f3c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f40:	1092      	asrs	r2, r2, #2
 8000f42:	17db      	asrs	r3, r3, #31
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	4a04      	ldr	r2, [pc, #16]	; (8000f58 <led_7_seg_set+0x74>)
 8000f48:	60d3      	str	r3, [r2, #12]
}
 8000f4a:	bf00      	nop
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr
 8000f54:	66666667 	.word	0x66666667
 8000f58:	200000c0 	.word	0x200000c0

08000f5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f60:	f000 fc52 	bl	8001808 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f64:	f000 f819 	bl	8000f9a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8000f68:	f000 f852 	bl	8001010 <MX_TIM2_Init>
  MX_GPIO_Init();
 8000f6c:	f000 f89c 	bl	80010a8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  init_system();
 8000f70:	f000 f8fc 	bl	800116c <init_system>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  fsm_auto_run();
 8000f74:	f7ff f97a 	bl	800026c <fsm_auto_run>
	  fsm_manual_run();
 8000f78:	f7ff fd60 	bl	8000a3c <fsm_manual_run>
	  fsm_config_run();
 8000f7c:	f7ff fb44 	bl	8000608 <fsm_config_run>
	  if (timer_is_expired(TIMER_LED_7_SEG_SCAN)) {
 8000f80:	2001      	movs	r0, #1
 8000f82:	f000 f97d 	bl	8001280 <timer_is_expired>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d0f3      	beq.n	8000f74 <main+0x18>
		  led_7_seg_scan();
 8000f8c:	f7ff fe52 	bl	8000c34 <led_7_seg_scan>
		  timer_set(TIMER_LED_7_SEG_SCAN, TIME_LED_7_SEG_SCAN);
 8000f90:	21fa      	movs	r1, #250	; 0xfa
 8000f92:	2001      	movs	r0, #1
 8000f94:	f000 f928 	bl	80011e8 <timer_set>
	  fsm_auto_run();
 8000f98:	e7ec      	b.n	8000f74 <main+0x18>

08000f9a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b090      	sub	sp, #64	; 0x40
 8000f9e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa0:	f107 0318 	add.w	r3, r7, #24
 8000fa4:	2228      	movs	r2, #40	; 0x28
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f001 ff3b 	bl	8002e24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fc4:	2310      	movs	r3, #16
 8000fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fcc:	f107 0318 	add.w	r3, r7, #24
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 ff4b 	bl	8001e6c <HAL_RCC_OscConfig>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000fdc:	f000 f8fe 	bl	80011dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fec:	2300      	movs	r3, #0
 8000fee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f001 f9b7 	bl	800236c <HAL_RCC_ClockConfig>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001004:	f000 f8ea 	bl	80011dc <Error_Handler>
  }
}
 8001008:	bf00      	nop
 800100a:	3740      	adds	r7, #64	; 0x40
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]
 8001022:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001024:	463b      	mov	r3, r7
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800102c:	4b1d      	ldr	r3, [pc, #116]	; (80010a4 <MX_TIM2_Init+0x94>)
 800102e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001032:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000 - 1;
 8001034:	4b1b      	ldr	r3, [pc, #108]	; (80010a4 <MX_TIM2_Init+0x94>)
 8001036:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800103a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800103c:	4b19      	ldr	r3, [pc, #100]	; (80010a4 <MX_TIM2_Init+0x94>)
 800103e:	2200      	movs	r2, #0
 8001040:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10 - 1;
 8001042:	4b18      	ldr	r3, [pc, #96]	; (80010a4 <MX_TIM2_Init+0x94>)
 8001044:	2209      	movs	r2, #9
 8001046:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001048:	4b16      	ldr	r3, [pc, #88]	; (80010a4 <MX_TIM2_Init+0x94>)
 800104a:	2200      	movs	r2, #0
 800104c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800104e:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <MX_TIM2_Init+0x94>)
 8001050:	2200      	movs	r2, #0
 8001052:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001054:	4813      	ldr	r0, [pc, #76]	; (80010a4 <MX_TIM2_Init+0x94>)
 8001056:	f001 fae5 	bl	8002624 <HAL_TIM_Base_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001060:	f000 f8bc 	bl	80011dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001064:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001068:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800106a:	f107 0308 	add.w	r3, r7, #8
 800106e:	4619      	mov	r1, r3
 8001070:	480c      	ldr	r0, [pc, #48]	; (80010a4 <MX_TIM2_Init+0x94>)
 8001072:	f001 fc63 	bl	800293c <HAL_TIM_ConfigClockSource>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800107c:	f000 f8ae 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001080:	2300      	movs	r3, #0
 8001082:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001084:	2300      	movs	r3, #0
 8001086:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001088:	463b      	mov	r3, r7
 800108a:	4619      	mov	r1, r3
 800108c:	4805      	ldr	r0, [pc, #20]	; (80010a4 <MX_TIM2_Init+0x94>)
 800108e:	f001 fe3b 	bl	8002d08 <HAL_TIMEx_MasterConfigSynchronization>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001098:	f000 f8a0 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800109c:	bf00      	nop
 800109e:	3718      	adds	r7, #24
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000100 	.word	0x20000100

080010a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ae:	f107 0308 	add.w	r3, r7, #8
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
 80010ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010bc:	4b28      	ldr	r3, [pc, #160]	; (8001160 <MX_GPIO_Init+0xb8>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	4a27      	ldr	r2, [pc, #156]	; (8001160 <MX_GPIO_Init+0xb8>)
 80010c2:	f043 0304 	orr.w	r3, r3, #4
 80010c6:	6193      	str	r3, [r2, #24]
 80010c8:	4b25      	ldr	r3, [pc, #148]	; (8001160 <MX_GPIO_Init+0xb8>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	f003 0304 	and.w	r3, r3, #4
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d4:	4b22      	ldr	r3, [pc, #136]	; (8001160 <MX_GPIO_Init+0xb8>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	4a21      	ldr	r2, [pc, #132]	; (8001160 <MX_GPIO_Init+0xb8>)
 80010da:	f043 0308 	orr.w	r3, r3, #8
 80010de:	6193      	str	r3, [r2, #24]
 80010e0:	4b1f      	ldr	r3, [pc, #124]	; (8001160 <MX_GPIO_Init+0xb8>)
 80010e2:	699b      	ldr	r3, [r3, #24]
 80010e4:	f003 0308 	and.w	r3, r3, #8
 80010e8:	603b      	str	r3, [r7, #0]
 80010ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, tsst_Pin|RED_WAY_1_Pin|GREEN_WAY_1_Pin|AMBER_WAY_1_Pin
 80010ec:	2200      	movs	r2, #0
 80010ee:	f64f 713d 	movw	r1, #65341	; 0xff3d
 80010f2:	481c      	ldr	r0, [pc, #112]	; (8001164 <MX_GPIO_Init+0xbc>)
 80010f4:	f000 fe89 	bl	8001e0a <HAL_GPIO_WritePin>
                          |TEST_LED_Pin|RED_WAY_2_Pin|GREEN_WAY_2_Pin|AMBER_WAY_2_Pin
                          |SEG0_WAY2_Pin|SEG1_WAY2_Pin|SEG2_WAY2_Pin|SEG3_WAY2_Pin
                          |SEG4_WAY2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN2_Pin|EN3_Pin|SEG3_WAY1_Pin|SEG4_WAY1_Pin
 80010f8:	2200      	movs	r2, #0
 80010fa:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 80010fe:	481a      	ldr	r0, [pc, #104]	; (8001168 <MX_GPIO_Init+0xc0>)
 8001100:	f000 fe83 	bl	8001e0a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : tsst_Pin RED_WAY_1_Pin GREEN_WAY_1_Pin AMBER_WAY_1_Pin
                           TEST_LED_Pin RED_WAY_2_Pin GREEN_WAY_2_Pin AMBER_WAY_2_Pin
                           SEG0_WAY2_Pin SEG1_WAY2_Pin SEG2_WAY2_Pin SEG3_WAY2_Pin
                           SEG4_WAY2_Pin */
  GPIO_InitStruct.Pin = tsst_Pin|RED_WAY_1_Pin|GREEN_WAY_1_Pin|AMBER_WAY_1_Pin
 8001104:	f64f 733d 	movw	r3, #65341	; 0xff3d
 8001108:	60bb      	str	r3, [r7, #8]
                          |TEST_LED_Pin|RED_WAY_2_Pin|GREEN_WAY_2_Pin|AMBER_WAY_2_Pin
                          |SEG0_WAY2_Pin|SEG1_WAY2_Pin|SEG2_WAY2_Pin|SEG3_WAY2_Pin
                          |SEG4_WAY2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110a:	2301      	movs	r3, #1
 800110c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001112:	2302      	movs	r3, #2
 8001114:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	4619      	mov	r1, r3
 800111c:	4811      	ldr	r0, [pc, #68]	; (8001164 <MX_GPIO_Init+0xbc>)
 800111e:	f000 fce3 	bl	8001ae8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin|BTN3_Pin;
 8001122:	2307      	movs	r3, #7
 8001124:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800112a:	2301      	movs	r3, #1
 800112c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112e:	f107 0308 	add.w	r3, r7, #8
 8001132:	4619      	mov	r1, r3
 8001134:	480c      	ldr	r0, [pc, #48]	; (8001168 <MX_GPIO_Init+0xc0>)
 8001136:	f000 fcd7 	bl	8001ae8 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN2_Pin EN3_Pin SEG3_WAY1_Pin SEG4_WAY1_Pin
                           SEG5_WAY1_Pin SEG6_WAY1_Pin SEG0_WAY1_Pin SEG1_WAY1_Pin
                           SEG2_WAY1_Pin SEG5_WAY2_Pin SEG6_WAY2_Pin EN0_Pin
                           EN1_Pin */
  GPIO_InitStruct.Pin = EN2_Pin|EN3_Pin|SEG3_WAY1_Pin|SEG4_WAY1_Pin
 800113a:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800113e:	60bb      	str	r3, [r7, #8]
                          |SEG5_WAY1_Pin|SEG6_WAY1_Pin|SEG0_WAY1_Pin|SEG1_WAY1_Pin
                          |SEG2_WAY1_Pin|SEG5_WAY2_Pin|SEG6_WAY2_Pin|EN0_Pin
                          |EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001140:	2301      	movs	r3, #1
 8001142:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001148:	2302      	movs	r3, #2
 800114a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	4619      	mov	r1, r3
 8001152:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_GPIO_Init+0xc0>)
 8001154:	f000 fcc8 	bl	8001ae8 <HAL_GPIO_Init>

}
 8001158:	bf00      	nop
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40021000 	.word	0x40021000
 8001164:	40010800 	.word	0x40010800
 8001168:	40010c00 	.word	0x40010c00

0800116c <init_system>:

/* USER CODE BEGIN 4 */
void init_system() {
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	timer_set(TIMER_LED_7_SEG_SCAN, TIME_LED_7_SEG_SCAN);
 8001170:	21fa      	movs	r1, #250	; 0xfa
 8001172:	2001      	movs	r0, #1
 8001174:	f000 f838 	bl	80011e8 <timer_set>
	led_7_seg_set(red_time_s, green_time_s);
 8001178:	4b06      	ldr	r3, [pc, #24]	; (8001194 <init_system+0x28>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	461a      	mov	r2, r3
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <init_system+0x2c>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4619      	mov	r1, r3
 8001184:	4610      	mov	r0, r2
 8001186:	f7ff fead 	bl	8000ee4 <led_7_seg_set>
	HAL_TIM_Base_Start_IT(&htim2);
 800118a:	4804      	ldr	r0, [pc, #16]	; (800119c <init_system+0x30>)
 800118c:	f001 fa9a 	bl	80026c4 <HAL_TIM_Base_Start_IT>
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000048 	.word	0x20000048
 8001198:	2000004c 	.word	0x2000004c
 800119c:	20000100 	.word	0x20000100

080011a0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {              // <- thm dng ny
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011b0:	d10a      	bne.n	80011c8 <HAL_TIM_PeriodElapsedCallback+0x28>
		get_key_input(&button_1);
 80011b2:	4807      	ldr	r0, [pc, #28]	; (80011d0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80011b4:	f7fe ffca 	bl	800014c <get_key_input>
		get_key_input(&button_2);
 80011b8:	4806      	ldr	r0, [pc, #24]	; (80011d4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80011ba:	f7fe ffc7 	bl	800014c <get_key_input>
		get_key_input(&button_3);
 80011be:	4806      	ldr	r0, [pc, #24]	; (80011d8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80011c0:	f7fe ffc4 	bl	800014c <get_key_input>
		timer_run();
 80011c4:	f000 f82e 	bl	8001224 <timer_run>
	}
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000000 	.word	0x20000000
 80011d4:	20000014 	.word	0x20000014
 80011d8:	20000028 	.word	0x20000028

080011dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e4:	e7fe      	b.n	80011e4 <Error_Handler+0x8>
	...

080011e8 <timer_set>:

#include "software_timer.h"

static sw_timer_t sw_timers[TIMER_NUM];

void timer_set(uint8_t index, uint32_t duration) {
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	6039      	str	r1, [r7, #0]
 80011f2:	71fb      	strb	r3, [r7, #7]
	sw_timers[index].timer_flag = 0;
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	4a09      	ldr	r2, [pc, #36]	; (800121c <timer_set+0x34>)
 80011f8:	00db      	lsls	r3, r3, #3
 80011fa:	4413      	add	r3, r2
 80011fc:	2200      	movs	r2, #0
 80011fe:	711a      	strb	r2, [r3, #4]
	sw_timers[index].timer_counter = duration / TIME_CYCLE; // 10ms -> 1ms
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	683a      	ldr	r2, [r7, #0]
 8001204:	4906      	ldr	r1, [pc, #24]	; (8001220 <timer_set+0x38>)
 8001206:	fba1 1202 	umull	r1, r2, r1, r2
 800120a:	08d2      	lsrs	r2, r2, #3
 800120c:	4903      	ldr	r1, [pc, #12]	; (800121c <timer_set+0x34>)
 800120e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr
 800121c:	200000d0 	.word	0x200000d0
 8001220:	cccccccd 	.word	0xcccccccd

08001224 <timer_run>:

void timer_run() {
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < TIMER_NUM; i++) {
 800122a:	2300      	movs	r3, #0
 800122c:	71fb      	strb	r3, [r7, #7]
 800122e:	e01c      	b.n	800126a <timer_run+0x46>
		if(sw_timers[i].timer_counter > 0) {
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	4a12      	ldr	r2, [pc, #72]	; (800127c <timer_run+0x58>)
 8001234:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d013      	beq.n	8001264 <timer_run+0x40>
			sw_timers[i].timer_counter--;
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	4a0f      	ldr	r2, [pc, #60]	; (800127c <timer_run+0x58>)
 8001240:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001244:	3a01      	subs	r2, #1
 8001246:	490d      	ldr	r1, [pc, #52]	; (800127c <timer_run+0x58>)
 8001248:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			if(sw_timers[i].timer_counter <= 0) {
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	4a0b      	ldr	r2, [pc, #44]	; (800127c <timer_run+0x58>)
 8001250:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d105      	bne.n	8001264 <timer_run+0x40>
				sw_timers[i].timer_flag = 1;
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	4a08      	ldr	r2, [pc, #32]	; (800127c <timer_run+0x58>)
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	4413      	add	r3, r2
 8001260:	2201      	movs	r2, #1
 8001262:	711a      	strb	r2, [r3, #4]
	for(uint8_t i = 0; i < TIMER_NUM; i++) {
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	3301      	adds	r3, #1
 8001268:	71fb      	strb	r3, [r7, #7]
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	2b05      	cmp	r3, #5
 800126e:	d9df      	bls.n	8001230 <timer_run+0xc>
			}
		}
	}
}
 8001270:	bf00      	nop
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	bc80      	pop	{r7}
 800127a:	4770      	bx	lr
 800127c:	200000d0 	.word	0x200000d0

08001280 <timer_is_expired>:

uint8_t timer_is_expired(uint8_t index) {
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
	if(sw_timers[index].timer_flag == 1) {
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <timer_is_expired+0x28>)
 800128e:	00db      	lsls	r3, r3, #3
 8001290:	4413      	add	r3, r2
 8001292:	791b      	ldrb	r3, [r3, #4]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d101      	bne.n	800129c <timer_is_expired+0x1c>
		return 1;
 8001298:	2301      	movs	r3, #1
 800129a:	e000      	b.n	800129e <timer_is_expired+0x1e>
	}
	return 0;
 800129c:	2300      	movs	r3, #0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr
 80012a8:	200000d0 	.word	0x200000d0

080012ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012b2:	4b15      	ldr	r3, [pc, #84]	; (8001308 <HAL_MspInit+0x5c>)
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	4a14      	ldr	r2, [pc, #80]	; (8001308 <HAL_MspInit+0x5c>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6193      	str	r3, [r2, #24]
 80012be:	4b12      	ldr	r3, [pc, #72]	; (8001308 <HAL_MspInit+0x5c>)
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ca:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <HAL_MspInit+0x5c>)
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	4a0e      	ldr	r2, [pc, #56]	; (8001308 <HAL_MspInit+0x5c>)
 80012d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012d4:	61d3      	str	r3, [r2, #28]
 80012d6:	4b0c      	ldr	r3, [pc, #48]	; (8001308 <HAL_MspInit+0x5c>)
 80012d8:	69db      	ldr	r3, [r3, #28]
 80012da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80012e2:	4b0a      	ldr	r3, [pc, #40]	; (800130c <HAL_MspInit+0x60>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	4a04      	ldr	r2, [pc, #16]	; (800130c <HAL_MspInit+0x60>)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012fe:	bf00      	nop
 8001300:	3714      	adds	r7, #20
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr
 8001308:	40021000 	.word	0x40021000
 800130c:	40010000 	.word	0x40010000

08001310 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001320:	d113      	bne.n	800134a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001322:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <HAL_TIM_Base_MspInit+0x44>)
 8001324:	69db      	ldr	r3, [r3, #28]
 8001326:	4a0b      	ldr	r2, [pc, #44]	; (8001354 <HAL_TIM_Base_MspInit+0x44>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	61d3      	str	r3, [r2, #28]
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <HAL_TIM_Base_MspInit+0x44>)
 8001330:	69db      	ldr	r3, [r3, #28]
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2100      	movs	r1, #0
 800133e:	201c      	movs	r0, #28
 8001340:	f000 fb9b 	bl	8001a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001344:	201c      	movs	r0, #28
 8001346:	f000 fbb4 	bl	8001ab2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800134a:	bf00      	nop
 800134c:	3710      	adds	r7, #16
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40021000 	.word	0x40021000

08001358 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800135c:	e7fe      	b.n	800135c <NMI_Handler+0x4>

0800135e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800135e:	b480      	push	{r7}
 8001360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001362:	e7fe      	b.n	8001362 <HardFault_Handler+0x4>

08001364 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001368:	e7fe      	b.n	8001368 <MemManage_Handler+0x4>

0800136a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800136a:	b480      	push	{r7}
 800136c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800136e:	e7fe      	b.n	800136e <BusFault_Handler+0x4>

08001370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001374:	e7fe      	b.n	8001374 <UsageFault_Handler+0x4>

08001376 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001376:	b480      	push	{r7}
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr

08001382 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr

0800138e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	46bd      	mov	sp, r7
 8001396:	bc80      	pop	{r7}
 8001398:	4770      	bx	lr

0800139a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800139e:	f000 fa79 	bl	8001894 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013ac:	4802      	ldr	r0, [pc, #8]	; (80013b8 <TIM2_IRQHandler+0x10>)
 80013ae:	f001 f9d5 	bl	800275c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000100 	.word	0x20000100

080013bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr

080013c8 <red_green_display>:

#include "traffic_light.h"



void red_green_display() {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port   , RED_WAY_1_Pin   , ON);
 80013cc:	2200      	movs	r2, #0
 80013ce:	2104      	movs	r1, #4
 80013d0:	4810      	ldr	r0, [pc, #64]	; (8001414 <red_green_display+0x4c>)
 80013d2:	f000 fd1a 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port , GREEN_WAY_1_Pin , OFF);
 80013d6:	2201      	movs	r2, #1
 80013d8:	2108      	movs	r1, #8
 80013da:	480e      	ldr	r0, [pc, #56]	; (8001414 <red_green_display+0x4c>)
 80013dc:	f000 fd15 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port , AMBER_WAY_1_Pin , OFF);
 80013e0:	2201      	movs	r2, #1
 80013e2:	2110      	movs	r1, #16
 80013e4:	480b      	ldr	r0, [pc, #44]	; (8001414 <red_green_display+0x4c>)
 80013e6:	f000 fd10 	bl	8001e0a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port   , RED_WAY_2_Pin   , OFF);
 80013ea:	2201      	movs	r2, #1
 80013ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013f0:	4808      	ldr	r0, [pc, #32]	; (8001414 <red_green_display+0x4c>)
 80013f2:	f000 fd0a 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port , GREEN_WAY_2_Pin , ON);
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013fc:	4805      	ldr	r0, [pc, #20]	; (8001414 <red_green_display+0x4c>)
 80013fe:	f000 fd04 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_2_GPIO_Port , AMBER_WAY_2_Pin , OFF);
 8001402:	2201      	movs	r2, #1
 8001404:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001408:	4802      	ldr	r0, [pc, #8]	; (8001414 <red_green_display+0x4c>)
 800140a:	f000 fcfe 	bl	8001e0a <HAL_GPIO_WritePin>
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40010800 	.word	0x40010800

08001418 <green_red_display>:

void green_red_display() {
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port   , RED_WAY_1_Pin   , OFF);
 800141c:	2201      	movs	r2, #1
 800141e:	2104      	movs	r1, #4
 8001420:	4810      	ldr	r0, [pc, #64]	; (8001464 <green_red_display+0x4c>)
 8001422:	f000 fcf2 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port , GREEN_WAY_1_Pin , ON);
 8001426:	2200      	movs	r2, #0
 8001428:	2108      	movs	r1, #8
 800142a:	480e      	ldr	r0, [pc, #56]	; (8001464 <green_red_display+0x4c>)
 800142c:	f000 fced 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port , AMBER_WAY_1_Pin , OFF);
 8001430:	2201      	movs	r2, #1
 8001432:	2110      	movs	r1, #16
 8001434:	480b      	ldr	r0, [pc, #44]	; (8001464 <green_red_display+0x4c>)
 8001436:	f000 fce8 	bl	8001e0a <HAL_GPIO_WritePin>

	// Way 2: RED
	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port   , RED_WAY_2_Pin   , ON);
 800143a:	2200      	movs	r2, #0
 800143c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001440:	4808      	ldr	r0, [pc, #32]	; (8001464 <green_red_display+0x4c>)
 8001442:	f000 fce2 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port , GREEN_WAY_2_Pin , OFF);
 8001446:	2201      	movs	r2, #1
 8001448:	f44f 7100 	mov.w	r1, #512	; 0x200
 800144c:	4805      	ldr	r0, [pc, #20]	; (8001464 <green_red_display+0x4c>)
 800144e:	f000 fcdc 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_2_GPIO_Port , AMBER_WAY_2_Pin , OFF);
 8001452:	2201      	movs	r2, #1
 8001454:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001458:	4802      	ldr	r0, [pc, #8]	; (8001464 <green_red_display+0x4c>)
 800145a:	f000 fcd6 	bl	8001e0a <HAL_GPIO_WritePin>
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40010800 	.word	0x40010800

08001468 <amber_red_display>:
void amber_red_display() {
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
	// Way 1: AMBER
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port   , RED_WAY_1_Pin   , OFF);
 800146c:	2201      	movs	r2, #1
 800146e:	2104      	movs	r1, #4
 8001470:	4810      	ldr	r0, [pc, #64]	; (80014b4 <amber_red_display+0x4c>)
 8001472:	f000 fcca 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port , GREEN_WAY_1_Pin , OFF);
 8001476:	2201      	movs	r2, #1
 8001478:	2108      	movs	r1, #8
 800147a:	480e      	ldr	r0, [pc, #56]	; (80014b4 <amber_red_display+0x4c>)
 800147c:	f000 fcc5 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port , AMBER_WAY_1_Pin , ON);
 8001480:	2200      	movs	r2, #0
 8001482:	2110      	movs	r1, #16
 8001484:	480b      	ldr	r0, [pc, #44]	; (80014b4 <amber_red_display+0x4c>)
 8001486:	f000 fcc0 	bl	8001e0a <HAL_GPIO_WritePin>

	// Way 2: RED
	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port   , RED_WAY_2_Pin   , ON);
 800148a:	2200      	movs	r2, #0
 800148c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001490:	4808      	ldr	r0, [pc, #32]	; (80014b4 <amber_red_display+0x4c>)
 8001492:	f000 fcba 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port , GREEN_WAY_2_Pin , OFF);
 8001496:	2201      	movs	r2, #1
 8001498:	f44f 7100 	mov.w	r1, #512	; 0x200
 800149c:	4805      	ldr	r0, [pc, #20]	; (80014b4 <amber_red_display+0x4c>)
 800149e:	f000 fcb4 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_2_GPIO_Port , AMBER_WAY_2_Pin , OFF);
 80014a2:	2201      	movs	r2, #1
 80014a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014a8:	4802      	ldr	r0, [pc, #8]	; (80014b4 <amber_red_display+0x4c>)
 80014aa:	f000 fcae 	bl	8001e0a <HAL_GPIO_WritePin>
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40010800 	.word	0x40010800

080014b8 <red_amber_display>:
void red_amber_display() {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
    // Way 1: RED
    HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port   , RED_WAY_1_Pin   , ON);
 80014bc:	2200      	movs	r2, #0
 80014be:	2104      	movs	r1, #4
 80014c0:	4810      	ldr	r0, [pc, #64]	; (8001504 <red_amber_display+0x4c>)
 80014c2:	f000 fca2 	bl	8001e0a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port , GREEN_WAY_1_Pin , OFF);
 80014c6:	2201      	movs	r2, #1
 80014c8:	2108      	movs	r1, #8
 80014ca:	480e      	ldr	r0, [pc, #56]	; (8001504 <red_amber_display+0x4c>)
 80014cc:	f000 fc9d 	bl	8001e0a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port , AMBER_WAY_1_Pin , OFF);
 80014d0:	2201      	movs	r2, #1
 80014d2:	2110      	movs	r1, #16
 80014d4:	480b      	ldr	r0, [pc, #44]	; (8001504 <red_amber_display+0x4c>)
 80014d6:	f000 fc98 	bl	8001e0a <HAL_GPIO_WritePin>

    // Way 2: AMBER
    HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port   , RED_WAY_2_Pin   , OFF);
 80014da:	2201      	movs	r2, #1
 80014dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014e0:	4808      	ldr	r0, [pc, #32]	; (8001504 <red_amber_display+0x4c>)
 80014e2:	f000 fc92 	bl	8001e0a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port , GREEN_WAY_2_Pin , OFF);
 80014e6:	2201      	movs	r2, #1
 80014e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014ec:	4805      	ldr	r0, [pc, #20]	; (8001504 <red_amber_display+0x4c>)
 80014ee:	f000 fc8c 	bl	8001e0a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AMBER_WAY_2_GPIO_Port , AMBER_WAY_2_Pin , ON);
 80014f2:	2200      	movs	r2, #0
 80014f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014f8:	4802      	ldr	r0, [pc, #8]	; (8001504 <red_amber_display+0x4c>)
 80014fa:	f000 fc86 	bl	8001e0a <HAL_GPIO_WritePin>
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40010800 	.word	0x40010800

08001508 <traffic_light_turn_off_all>:
void traffic_light_turn_off_all() {
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port, RED_WAY_1_Pin, OFF);
 800150c:	2201      	movs	r2, #1
 800150e:	2104      	movs	r1, #4
 8001510:	4810      	ldr	r0, [pc, #64]	; (8001554 <traffic_light_turn_off_all+0x4c>)
 8001512:	f000 fc7a 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port, GREEN_WAY_1_Pin, OFF);
 8001516:	2201      	movs	r2, #1
 8001518:	2108      	movs	r1, #8
 800151a:	480e      	ldr	r0, [pc, #56]	; (8001554 <traffic_light_turn_off_all+0x4c>)
 800151c:	f000 fc75 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port, AMBER_WAY_1_Pin, OFF);
 8001520:	2201      	movs	r2, #1
 8001522:	2110      	movs	r1, #16
 8001524:	480b      	ldr	r0, [pc, #44]	; (8001554 <traffic_light_turn_off_all+0x4c>)
 8001526:	f000 fc70 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port, RED_WAY_2_Pin, OFF);
 800152a:	2201      	movs	r2, #1
 800152c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001530:	4808      	ldr	r0, [pc, #32]	; (8001554 <traffic_light_turn_off_all+0x4c>)
 8001532:	f000 fc6a 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port, GREEN_WAY_2_Pin, OFF);
 8001536:	2201      	movs	r2, #1
 8001538:	f44f 7100 	mov.w	r1, #512	; 0x200
 800153c:	4805      	ldr	r0, [pc, #20]	; (8001554 <traffic_light_turn_off_all+0x4c>)
 800153e:	f000 fc64 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port, AMBER_WAY_2_Pin, OFF);
 8001542:	2201      	movs	r2, #1
 8001544:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <traffic_light_turn_off_all+0x4c>)
 800154a:	f000 fc5e 	bl	8001e0a <HAL_GPIO_WritePin>
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40010800 	.word	0x40010800

08001558 <traffic_light_turn_on_all>:

void traffic_light_turn_on_all() {
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port, RED_WAY_1_Pin, ON);
 800155c:	2200      	movs	r2, #0
 800155e:	2104      	movs	r1, #4
 8001560:	4810      	ldr	r0, [pc, #64]	; (80015a4 <traffic_light_turn_on_all+0x4c>)
 8001562:	f000 fc52 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port, GREEN_WAY_1_Pin, ON);
 8001566:	2200      	movs	r2, #0
 8001568:	2108      	movs	r1, #8
 800156a:	480e      	ldr	r0, [pc, #56]	; (80015a4 <traffic_light_turn_on_all+0x4c>)
 800156c:	f000 fc4d 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port, AMBER_WAY_1_Pin, ON);
 8001570:	2200      	movs	r2, #0
 8001572:	2110      	movs	r1, #16
 8001574:	480b      	ldr	r0, [pc, #44]	; (80015a4 <traffic_light_turn_on_all+0x4c>)
 8001576:	f000 fc48 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port, RED_WAY_2_Pin, ON);
 800157a:	2200      	movs	r2, #0
 800157c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001580:	4808      	ldr	r0, [pc, #32]	; (80015a4 <traffic_light_turn_on_all+0x4c>)
 8001582:	f000 fc42 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port, GREEN_WAY_2_Pin, ON);
 8001586:	2200      	movs	r2, #0
 8001588:	f44f 7100 	mov.w	r1, #512	; 0x200
 800158c:	4805      	ldr	r0, [pc, #20]	; (80015a4 <traffic_light_turn_on_all+0x4c>)
 800158e:	f000 fc3c 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port, AMBER_WAY_2_Pin, ON);
 8001592:	2200      	movs	r2, #0
 8001594:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001598:	4802      	ldr	r0, [pc, #8]	; (80015a4 <traffic_light_turn_on_all+0x4c>)
 800159a:	f000 fc36 	bl	8001e0a <HAL_GPIO_WritePin>
}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40010800 	.word	0x40010800

080015a8 <traffic_light_blink_amber>:
void traffic_light_blink_amber() {
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(AMBER_WAY_1_GPIO_Port, AMBER_WAY_1_Pin);
 80015ac:	2110      	movs	r1, #16
 80015ae:	4805      	ldr	r0, [pc, #20]	; (80015c4 <traffic_light_blink_amber+0x1c>)
 80015b0:	f000 fc43 	bl	8001e3a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(AMBER_WAY_2_GPIO_Port, AMBER_WAY_2_Pin);
 80015b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015b8:	4802      	ldr	r0, [pc, #8]	; (80015c4 <traffic_light_blink_amber+0x1c>)
 80015ba:	f000 fc3e 	bl	8001e3a <HAL_GPIO_TogglePin>
}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40010800 	.word	0x40010800

080015c8 <traffic_light_blink_green>:
void traffic_light_blink_green() {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN_WAY_1_GPIO_Port, GREEN_WAY_1_Pin);
 80015cc:	2108      	movs	r1, #8
 80015ce:	4805      	ldr	r0, [pc, #20]	; (80015e4 <traffic_light_blink_green+0x1c>)
 80015d0:	f000 fc33 	bl	8001e3a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GREEN_WAY_2_GPIO_Port, GREEN_WAY_2_Pin);
 80015d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015d8:	4802      	ldr	r0, [pc, #8]	; (80015e4 <traffic_light_blink_green+0x1c>)
 80015da:	f000 fc2e 	bl	8001e3a <HAL_GPIO_TogglePin>
}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40010800 	.word	0x40010800

080015e8 <traffic_light_blink_red>:
void traffic_light_blink_red() {
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED_WAY_1_GPIO_Port, RED_WAY_1_Pin);
 80015ec:	2104      	movs	r1, #4
 80015ee:	4805      	ldr	r0, [pc, #20]	; (8001604 <traffic_light_blink_red+0x1c>)
 80015f0:	f000 fc23 	bl	8001e3a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(RED_WAY_2_GPIO_Port, RED_WAY_2_Pin);
 80015f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015f8:	4802      	ldr	r0, [pc, #8]	; (8001604 <traffic_light_blink_red+0x1c>)
 80015fa:	f000 fc1e 	bl	8001e3a <HAL_GPIO_TogglePin>
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40010800 	.word	0x40010800

08001608 <traffic_light_turn_on_red>:

void traffic_light_turn_on_red() {
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port   , RED_WAY_1_Pin   , ON);
 800160c:	2200      	movs	r2, #0
 800160e:	2104      	movs	r1, #4
 8001610:	4805      	ldr	r0, [pc, #20]	; (8001628 <traffic_light_turn_on_red+0x20>)
 8001612:	f000 fbfa 	bl	8001e0a <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port , GREEN_WAY_1_Pin , OFF);
//	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port , AMBER_WAY_1_Pin , OFF);

	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port   , RED_WAY_2_Pin   , ON);
 8001616:	2200      	movs	r2, #0
 8001618:	f44f 7180 	mov.w	r1, #256	; 0x100
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <traffic_light_turn_on_red+0x20>)
 800161e:	f000 fbf4 	bl	8001e0a <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port , GREEN_WAY_2_Pin , OFF);
//	HAL_GPIO_WritePin(AMBER_WAY_2_GPIO_Port , AMBER_WAY_2_Pin , OFF);
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40010800 	.word	0x40010800

0800162c <traffic_light_turn_on_amber>:


void traffic_light_turn_on_amber() {
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port   , RED_WAY_1_Pin   , OFF);
 8001630:	2201      	movs	r2, #1
 8001632:	2104      	movs	r1, #4
 8001634:	4810      	ldr	r0, [pc, #64]	; (8001678 <traffic_light_turn_on_amber+0x4c>)
 8001636:	f000 fbe8 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port , GREEN_WAY_1_Pin , OFF);
 800163a:	2201      	movs	r2, #1
 800163c:	2108      	movs	r1, #8
 800163e:	480e      	ldr	r0, [pc, #56]	; (8001678 <traffic_light_turn_on_amber+0x4c>)
 8001640:	f000 fbe3 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port , AMBER_WAY_1_Pin , ON);
 8001644:	2200      	movs	r2, #0
 8001646:	2110      	movs	r1, #16
 8001648:	480b      	ldr	r0, [pc, #44]	; (8001678 <traffic_light_turn_on_amber+0x4c>)
 800164a:	f000 fbde 	bl	8001e0a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port   , RED_WAY_2_Pin   , OFF);
 800164e:	2201      	movs	r2, #1
 8001650:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001654:	4808      	ldr	r0, [pc, #32]	; (8001678 <traffic_light_turn_on_amber+0x4c>)
 8001656:	f000 fbd8 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port , GREEN_WAY_2_Pin , OFF);
 800165a:	2201      	movs	r2, #1
 800165c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001660:	4805      	ldr	r0, [pc, #20]	; (8001678 <traffic_light_turn_on_amber+0x4c>)
 8001662:	f000 fbd2 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_2_GPIO_Port , AMBER_WAY_2_Pin , ON);
 8001666:	2200      	movs	r2, #0
 8001668:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800166c:	4802      	ldr	r0, [pc, #8]	; (8001678 <traffic_light_turn_on_amber+0x4c>)
 800166e:	f000 fbcc 	bl	8001e0a <HAL_GPIO_WritePin>
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40010800 	.word	0x40010800

0800167c <traffic_light_turn_on_green>:


void traffic_light_turn_on_green() {
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port   , RED_WAY_1_Pin   , OFF);
 8001680:	2201      	movs	r2, #1
 8001682:	2104      	movs	r1, #4
 8001684:	4810      	ldr	r0, [pc, #64]	; (80016c8 <traffic_light_turn_on_green+0x4c>)
 8001686:	f000 fbc0 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port , GREEN_WAY_1_Pin , ON);
 800168a:	2200      	movs	r2, #0
 800168c:	2108      	movs	r1, #8
 800168e:	480e      	ldr	r0, [pc, #56]	; (80016c8 <traffic_light_turn_on_green+0x4c>)
 8001690:	f000 fbbb 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port , AMBER_WAY_1_Pin , OFF);
 8001694:	2201      	movs	r2, #1
 8001696:	2110      	movs	r1, #16
 8001698:	480b      	ldr	r0, [pc, #44]	; (80016c8 <traffic_light_turn_on_green+0x4c>)
 800169a:	f000 fbb6 	bl	8001e0a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port   , RED_WAY_2_Pin   , OFF);
 800169e:	2201      	movs	r2, #1
 80016a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016a4:	4808      	ldr	r0, [pc, #32]	; (80016c8 <traffic_light_turn_on_green+0x4c>)
 80016a6:	f000 fbb0 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port , GREEN_WAY_2_Pin , ON);
 80016aa:	2200      	movs	r2, #0
 80016ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016b0:	4805      	ldr	r0, [pc, #20]	; (80016c8 <traffic_light_turn_on_green+0x4c>)
 80016b2:	f000 fbaa 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_2_GPIO_Port , AMBER_WAY_2_Pin , OFF);
 80016b6:	2201      	movs	r2, #1
 80016b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016bc:	4802      	ldr	r0, [pc, #8]	; (80016c8 <traffic_light_turn_on_green+0x4c>)
 80016be:	f000 fba4 	bl	8001e0a <HAL_GPIO_WritePin>
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40010800 	.word	0x40010800

080016cc <traffic_light_blink_red_init>:

void traffic_light_blink_red_init() {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port   , RED_WAY_1_Pin   , ON);
 80016d0:	2200      	movs	r2, #0
 80016d2:	2104      	movs	r1, #4
 80016d4:	4810      	ldr	r0, [pc, #64]	; (8001718 <traffic_light_blink_red_init+0x4c>)
 80016d6:	f000 fb98 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port , GREEN_WAY_1_Pin , OFF);
 80016da:	2201      	movs	r2, #1
 80016dc:	2108      	movs	r1, #8
 80016de:	480e      	ldr	r0, [pc, #56]	; (8001718 <traffic_light_blink_red_init+0x4c>)
 80016e0:	f000 fb93 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port , AMBER_WAY_1_Pin , OFF);
 80016e4:	2201      	movs	r2, #1
 80016e6:	2110      	movs	r1, #16
 80016e8:	480b      	ldr	r0, [pc, #44]	; (8001718 <traffic_light_blink_red_init+0x4c>)
 80016ea:	f000 fb8e 	bl	8001e0a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port   , RED_WAY_2_Pin   , OFF);
 80016ee:	2201      	movs	r2, #1
 80016f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016f4:	4808      	ldr	r0, [pc, #32]	; (8001718 <traffic_light_blink_red_init+0x4c>)
 80016f6:	f000 fb88 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port , GREEN_WAY_2_Pin , OFF);
 80016fa:	2201      	movs	r2, #1
 80016fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001700:	4805      	ldr	r0, [pc, #20]	; (8001718 <traffic_light_blink_red_init+0x4c>)
 8001702:	f000 fb82 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_2_GPIO_Port , AMBER_WAY_2_Pin , OFF);
 8001706:	2201      	movs	r2, #1
 8001708:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800170c:	4802      	ldr	r0, [pc, #8]	; (8001718 <traffic_light_blink_red_init+0x4c>)
 800170e:	f000 fb7c 	bl	8001e0a <HAL_GPIO_WritePin>
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40010800 	.word	0x40010800

0800171c <traffic_light_blink_green_init>:

void traffic_light_blink_green_init() {
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port   , RED_WAY_1_Pin   , OFF);
 8001720:	2201      	movs	r2, #1
 8001722:	2104      	movs	r1, #4
 8001724:	4810      	ldr	r0, [pc, #64]	; (8001768 <traffic_light_blink_green_init+0x4c>)
 8001726:	f000 fb70 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port , GREEN_WAY_1_Pin , ON);
 800172a:	2200      	movs	r2, #0
 800172c:	2108      	movs	r1, #8
 800172e:	480e      	ldr	r0, [pc, #56]	; (8001768 <traffic_light_blink_green_init+0x4c>)
 8001730:	f000 fb6b 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port , AMBER_WAY_1_Pin , OFF);
 8001734:	2201      	movs	r2, #1
 8001736:	2110      	movs	r1, #16
 8001738:	480b      	ldr	r0, [pc, #44]	; (8001768 <traffic_light_blink_green_init+0x4c>)
 800173a:	f000 fb66 	bl	8001e0a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port   , RED_WAY_2_Pin   , OFF);
 800173e:	2201      	movs	r2, #1
 8001740:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001744:	4808      	ldr	r0, [pc, #32]	; (8001768 <traffic_light_blink_green_init+0x4c>)
 8001746:	f000 fb60 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port , GREEN_WAY_2_Pin , OFF);
 800174a:	2201      	movs	r2, #1
 800174c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001750:	4805      	ldr	r0, [pc, #20]	; (8001768 <traffic_light_blink_green_init+0x4c>)
 8001752:	f000 fb5a 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_2_GPIO_Port , AMBER_WAY_2_Pin , OFF);
 8001756:	2201      	movs	r2, #1
 8001758:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800175c:	4802      	ldr	r0, [pc, #8]	; (8001768 <traffic_light_blink_green_init+0x4c>)
 800175e:	f000 fb54 	bl	8001e0a <HAL_GPIO_WritePin>
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40010800 	.word	0x40010800

0800176c <traffic_light_blink_amber_init>:

void traffic_light_blink_amber_init() {
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_WAY_1_GPIO_Port   , RED_WAY_1_Pin   , OFF);
 8001770:	2201      	movs	r2, #1
 8001772:	2104      	movs	r1, #4
 8001774:	4810      	ldr	r0, [pc, #64]	; (80017b8 <traffic_light_blink_amber_init+0x4c>)
 8001776:	f000 fb48 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_1_GPIO_Port , GREEN_WAY_1_Pin , OFF);
 800177a:	2201      	movs	r2, #1
 800177c:	2108      	movs	r1, #8
 800177e:	480e      	ldr	r0, [pc, #56]	; (80017b8 <traffic_light_blink_amber_init+0x4c>)
 8001780:	f000 fb43 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_1_GPIO_Port , AMBER_WAY_1_Pin , ON);
 8001784:	2200      	movs	r2, #0
 8001786:	2110      	movs	r1, #16
 8001788:	480b      	ldr	r0, [pc, #44]	; (80017b8 <traffic_light_blink_amber_init+0x4c>)
 800178a:	f000 fb3e 	bl	8001e0a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_WAY_2_GPIO_Port   , RED_WAY_2_Pin   , OFF);
 800178e:	2201      	movs	r2, #1
 8001790:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001794:	4808      	ldr	r0, [pc, #32]	; (80017b8 <traffic_light_blink_amber_init+0x4c>)
 8001796:	f000 fb38 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_WAY_2_GPIO_Port , GREEN_WAY_2_Pin , OFF);
 800179a:	2201      	movs	r2, #1
 800179c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017a0:	4805      	ldr	r0, [pc, #20]	; (80017b8 <traffic_light_blink_amber_init+0x4c>)
 80017a2:	f000 fb32 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMBER_WAY_2_GPIO_Port , AMBER_WAY_2_Pin , OFF);
 80017a6:	2201      	movs	r2, #1
 80017a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017ac:	4802      	ldr	r0, [pc, #8]	; (80017b8 <traffic_light_blink_amber_init+0x4c>)
 80017ae:	f000 fb2c 	bl	8001e0a <HAL_GPIO_WritePin>
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40010800 	.word	0x40010800

080017bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017bc:	f7ff fdfe 	bl	80013bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017c0:	480b      	ldr	r0, [pc, #44]	; (80017f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017c2:	490c      	ldr	r1, [pc, #48]	; (80017f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017c4:	4a0c      	ldr	r2, [pc, #48]	; (80017f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80017c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017c8:	e002      	b.n	80017d0 <LoopCopyDataInit>

080017ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ce:	3304      	adds	r3, #4

080017d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d4:	d3f9      	bcc.n	80017ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017d6:	4a09      	ldr	r2, [pc, #36]	; (80017fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017d8:	4c09      	ldr	r4, [pc, #36]	; (8001800 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017dc:	e001      	b.n	80017e2 <LoopFillZerobss>

080017de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017e0:	3204      	adds	r2, #4

080017e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e4:	d3fb      	bcc.n	80017de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017e6:	f001 faf9 	bl	8002ddc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ea:	f7ff fbb7 	bl	8000f5c <main>
  bx lr
 80017ee:	4770      	bx	lr
  ldr r0, =_sdata
 80017f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f4:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80017f8:	08002e78 	.word	0x08002e78
  ldr r2, =_sbss
 80017fc:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001800:	2000014c 	.word	0x2000014c

08001804 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001804:	e7fe      	b.n	8001804 <ADC1_2_IRQHandler>
	...

08001808 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800180c:	4b08      	ldr	r3, [pc, #32]	; (8001830 <HAL_Init+0x28>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a07      	ldr	r2, [pc, #28]	; (8001830 <HAL_Init+0x28>)
 8001812:	f043 0310 	orr.w	r3, r3, #16
 8001816:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001818:	2003      	movs	r0, #3
 800181a:	f000 f923 	bl	8001a64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800181e:	200f      	movs	r0, #15
 8001820:	f000 f808 	bl	8001834 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001824:	f7ff fd42 	bl	80012ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40022000 	.word	0x40022000

08001834 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800183c:	4b12      	ldr	r3, [pc, #72]	; (8001888 <HAL_InitTick+0x54>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4b12      	ldr	r3, [pc, #72]	; (800188c <HAL_InitTick+0x58>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	4619      	mov	r1, r3
 8001846:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800184a:	fbb3 f3f1 	udiv	r3, r3, r1
 800184e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001852:	4618      	mov	r0, r3
 8001854:	f000 f93b 	bl	8001ace <HAL_SYSTICK_Config>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e00e      	b.n	8001880 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2b0f      	cmp	r3, #15
 8001866:	d80a      	bhi.n	800187e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001868:	2200      	movs	r2, #0
 800186a:	6879      	ldr	r1, [r7, #4]
 800186c:	f04f 30ff 	mov.w	r0, #4294967295
 8001870:	f000 f903 	bl	8001a7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001874:	4a06      	ldr	r2, [pc, #24]	; (8001890 <HAL_InitTick+0x5c>)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800187a:	2300      	movs	r3, #0
 800187c:	e000      	b.n	8001880 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
}
 8001880:	4618      	mov	r0, r3
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000080 	.word	0x20000080
 800188c:	20000088 	.word	0x20000088
 8001890:	20000084 	.word	0x20000084

08001894 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001898:	4b05      	ldr	r3, [pc, #20]	; (80018b0 <HAL_IncTick+0x1c>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	461a      	mov	r2, r3
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <HAL_IncTick+0x20>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4413      	add	r3, r2
 80018a4:	4a03      	ldr	r2, [pc, #12]	; (80018b4 <HAL_IncTick+0x20>)
 80018a6:	6013      	str	r3, [r2, #0]
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr
 80018b0:	20000088 	.word	0x20000088
 80018b4:	20000148 	.word	0x20000148

080018b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  return uwTick;
 80018bc:	4b02      	ldr	r3, [pc, #8]	; (80018c8 <HAL_GetTick+0x10>)
 80018be:	681b      	ldr	r3, [r3, #0]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr
 80018c8:	20000148 	.word	0x20000148

080018cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e8:	4013      	ands	r3, r2
 80018ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018fe:	4a04      	ldr	r2, [pc, #16]	; (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	60d3      	str	r3, [r2, #12]
}
 8001904:	bf00      	nop
 8001906:	3714      	adds	r7, #20
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001918:	4b04      	ldr	r3, [pc, #16]	; (800192c <__NVIC_GetPriorityGrouping+0x18>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	f003 0307 	and.w	r3, r3, #7
}
 8001922:	4618      	mov	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	2b00      	cmp	r3, #0
 8001940:	db0b      	blt.n	800195a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	f003 021f 	and.w	r2, r3, #31
 8001948:	4906      	ldr	r1, [pc, #24]	; (8001964 <__NVIC_EnableIRQ+0x34>)
 800194a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194e:	095b      	lsrs	r3, r3, #5
 8001950:	2001      	movs	r0, #1
 8001952:	fa00 f202 	lsl.w	r2, r0, r2
 8001956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr
 8001964:	e000e100 	.word	0xe000e100

08001968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	6039      	str	r1, [r7, #0]
 8001972:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001978:	2b00      	cmp	r3, #0
 800197a:	db0a      	blt.n	8001992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	b2da      	uxtb	r2, r3
 8001980:	490c      	ldr	r1, [pc, #48]	; (80019b4 <__NVIC_SetPriority+0x4c>)
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	0112      	lsls	r2, r2, #4
 8001988:	b2d2      	uxtb	r2, r2
 800198a:	440b      	add	r3, r1
 800198c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001990:	e00a      	b.n	80019a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	b2da      	uxtb	r2, r3
 8001996:	4908      	ldr	r1, [pc, #32]	; (80019b8 <__NVIC_SetPriority+0x50>)
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	f003 030f 	and.w	r3, r3, #15
 800199e:	3b04      	subs	r3, #4
 80019a0:	0112      	lsls	r2, r2, #4
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	440b      	add	r3, r1
 80019a6:	761a      	strb	r2, [r3, #24]
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000e100 	.word	0xe000e100
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019bc:	b480      	push	{r7}
 80019be:	b089      	sub	sp, #36	; 0x24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	f1c3 0307 	rsb	r3, r3, #7
 80019d6:	2b04      	cmp	r3, #4
 80019d8:	bf28      	it	cs
 80019da:	2304      	movcs	r3, #4
 80019dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3304      	adds	r3, #4
 80019e2:	2b06      	cmp	r3, #6
 80019e4:	d902      	bls.n	80019ec <NVIC_EncodePriority+0x30>
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	3b03      	subs	r3, #3
 80019ea:	e000      	b.n	80019ee <NVIC_EncodePriority+0x32>
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f0:	f04f 32ff 	mov.w	r2, #4294967295
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43da      	mvns	r2, r3
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	401a      	ands	r2, r3
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a04:	f04f 31ff 	mov.w	r1, #4294967295
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0e:	43d9      	mvns	r1, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a14:	4313      	orrs	r3, r2
         );
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3724      	adds	r7, #36	; 0x24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr

08001a20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a30:	d301      	bcc.n	8001a36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a32:	2301      	movs	r3, #1
 8001a34:	e00f      	b.n	8001a56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a36:	4a0a      	ldr	r2, [pc, #40]	; (8001a60 <SysTick_Config+0x40>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a3e:	210f      	movs	r1, #15
 8001a40:	f04f 30ff 	mov.w	r0, #4294967295
 8001a44:	f7ff ff90 	bl	8001968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a48:	4b05      	ldr	r3, [pc, #20]	; (8001a60 <SysTick_Config+0x40>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a4e:	4b04      	ldr	r3, [pc, #16]	; (8001a60 <SysTick_Config+0x40>)
 8001a50:	2207      	movs	r2, #7
 8001a52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	e000e010 	.word	0xe000e010

08001a64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7ff ff2d 	bl	80018cc <__NVIC_SetPriorityGrouping>
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b086      	sub	sp, #24
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	4603      	mov	r3, r0
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	607a      	str	r2, [r7, #4]
 8001a86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a8c:	f7ff ff42 	bl	8001914 <__NVIC_GetPriorityGrouping>
 8001a90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	68b9      	ldr	r1, [r7, #8]
 8001a96:	6978      	ldr	r0, [r7, #20]
 8001a98:	f7ff ff90 	bl	80019bc <NVIC_EncodePriority>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa2:	4611      	mov	r1, r2
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff ff5f 	bl	8001968 <__NVIC_SetPriority>
}
 8001aaa:	bf00      	nop
 8001aac:	3718      	adds	r7, #24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b082      	sub	sp, #8
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	4603      	mov	r3, r0
 8001aba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff ff35 	bl	8001930 <__NVIC_EnableIRQ>
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b082      	sub	sp, #8
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff ffa2 	bl	8001a20 <SysTick_Config>
 8001adc:	4603      	mov	r3, r0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
	...

08001ae8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b08b      	sub	sp, #44	; 0x2c
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001af2:	2300      	movs	r3, #0
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001af6:	2300      	movs	r3, #0
 8001af8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afa:	e148      	b.n	8001d8e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001afc:	2201      	movs	r2, #1
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	69fa      	ldr	r2, [r7, #28]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	f040 8137 	bne.w	8001d88 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	4aa3      	ldr	r2, [pc, #652]	; (8001dac <HAL_GPIO_Init+0x2c4>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d05e      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
 8001b24:	4aa1      	ldr	r2, [pc, #644]	; (8001dac <HAL_GPIO_Init+0x2c4>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d875      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b2a:	4aa1      	ldr	r2, [pc, #644]	; (8001db0 <HAL_GPIO_Init+0x2c8>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d058      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
 8001b30:	4a9f      	ldr	r2, [pc, #636]	; (8001db0 <HAL_GPIO_Init+0x2c8>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d86f      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b36:	4a9f      	ldr	r2, [pc, #636]	; (8001db4 <HAL_GPIO_Init+0x2cc>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d052      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
 8001b3c:	4a9d      	ldr	r2, [pc, #628]	; (8001db4 <HAL_GPIO_Init+0x2cc>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d869      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b42:	4a9d      	ldr	r2, [pc, #628]	; (8001db8 <HAL_GPIO_Init+0x2d0>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d04c      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
 8001b48:	4a9b      	ldr	r2, [pc, #620]	; (8001db8 <HAL_GPIO_Init+0x2d0>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d863      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b4e:	4a9b      	ldr	r2, [pc, #620]	; (8001dbc <HAL_GPIO_Init+0x2d4>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d046      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
 8001b54:	4a99      	ldr	r2, [pc, #612]	; (8001dbc <HAL_GPIO_Init+0x2d4>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d85d      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b5a:	2b12      	cmp	r3, #18
 8001b5c:	d82a      	bhi.n	8001bb4 <HAL_GPIO_Init+0xcc>
 8001b5e:	2b12      	cmp	r3, #18
 8001b60:	d859      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b62:	a201      	add	r2, pc, #4	; (adr r2, 8001b68 <HAL_GPIO_Init+0x80>)
 8001b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b68:	08001be3 	.word	0x08001be3
 8001b6c:	08001bbd 	.word	0x08001bbd
 8001b70:	08001bcf 	.word	0x08001bcf
 8001b74:	08001c11 	.word	0x08001c11
 8001b78:	08001c17 	.word	0x08001c17
 8001b7c:	08001c17 	.word	0x08001c17
 8001b80:	08001c17 	.word	0x08001c17
 8001b84:	08001c17 	.word	0x08001c17
 8001b88:	08001c17 	.word	0x08001c17
 8001b8c:	08001c17 	.word	0x08001c17
 8001b90:	08001c17 	.word	0x08001c17
 8001b94:	08001c17 	.word	0x08001c17
 8001b98:	08001c17 	.word	0x08001c17
 8001b9c:	08001c17 	.word	0x08001c17
 8001ba0:	08001c17 	.word	0x08001c17
 8001ba4:	08001c17 	.word	0x08001c17
 8001ba8:	08001c17 	.word	0x08001c17
 8001bac:	08001bc5 	.word	0x08001bc5
 8001bb0:	08001bd9 	.word	0x08001bd9
 8001bb4:	4a82      	ldr	r2, [pc, #520]	; (8001dc0 <HAL_GPIO_Init+0x2d8>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d013      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bba:	e02c      	b.n	8001c16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	623b      	str	r3, [r7, #32]
          break;
 8001bc2:	e029      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	3304      	adds	r3, #4
 8001bca:	623b      	str	r3, [r7, #32]
          break;
 8001bcc:	e024      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	3308      	adds	r3, #8
 8001bd4:	623b      	str	r3, [r7, #32]
          break;
 8001bd6:	e01f      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	330c      	adds	r3, #12
 8001bde:	623b      	str	r3, [r7, #32]
          break;
 8001be0:	e01a      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d102      	bne.n	8001bf0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bea:	2304      	movs	r3, #4
 8001bec:	623b      	str	r3, [r7, #32]
          break;
 8001bee:	e013      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d105      	bne.n	8001c04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bf8:	2308      	movs	r3, #8
 8001bfa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	69fa      	ldr	r2, [r7, #28]
 8001c00:	611a      	str	r2, [r3, #16]
          break;
 8001c02:	e009      	b.n	8001c18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c04:	2308      	movs	r3, #8
 8001c06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	69fa      	ldr	r2, [r7, #28]
 8001c0c:	615a      	str	r2, [r3, #20]
          break;
 8001c0e:	e003      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c10:	2300      	movs	r3, #0
 8001c12:	623b      	str	r3, [r7, #32]
          break;
 8001c14:	e000      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          break;
 8001c16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	2bff      	cmp	r3, #255	; 0xff
 8001c1c:	d801      	bhi.n	8001c22 <HAL_GPIO_Init+0x13a>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	e001      	b.n	8001c26 <HAL_GPIO_Init+0x13e>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3304      	adds	r3, #4
 8001c26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	2bff      	cmp	r3, #255	; 0xff
 8001c2c:	d802      	bhi.n	8001c34 <HAL_GPIO_Init+0x14c>
 8001c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	e002      	b.n	8001c3a <HAL_GPIO_Init+0x152>
 8001c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c36:	3b08      	subs	r3, #8
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	210f      	movs	r1, #15
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	fa01 f303 	lsl.w	r3, r1, r3
 8001c48:	43db      	mvns	r3, r3
 8001c4a:	401a      	ands	r2, r3
 8001c4c:	6a39      	ldr	r1, [r7, #32]
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	fa01 f303 	lsl.w	r3, r1, r3
 8001c54:	431a      	orrs	r2, r3
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f000 8090 	beq.w	8001d88 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c68:	4b56      	ldr	r3, [pc, #344]	; (8001dc4 <HAL_GPIO_Init+0x2dc>)
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	4a55      	ldr	r2, [pc, #340]	; (8001dc4 <HAL_GPIO_Init+0x2dc>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	6193      	str	r3, [r2, #24]
 8001c74:	4b53      	ldr	r3, [pc, #332]	; (8001dc4 <HAL_GPIO_Init+0x2dc>)
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	60bb      	str	r3, [r7, #8]
 8001c7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c80:	4a51      	ldr	r2, [pc, #324]	; (8001dc8 <HAL_GPIO_Init+0x2e0>)
 8001c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c84:	089b      	lsrs	r3, r3, #2
 8001c86:	3302      	adds	r3, #2
 8001c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	f003 0303 	and.w	r3, r3, #3
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	220f      	movs	r2, #15
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a49      	ldr	r2, [pc, #292]	; (8001dcc <HAL_GPIO_Init+0x2e4>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d00d      	beq.n	8001cc8 <HAL_GPIO_Init+0x1e0>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a48      	ldr	r2, [pc, #288]	; (8001dd0 <HAL_GPIO_Init+0x2e8>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d007      	beq.n	8001cc4 <HAL_GPIO_Init+0x1dc>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a47      	ldr	r2, [pc, #284]	; (8001dd4 <HAL_GPIO_Init+0x2ec>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d101      	bne.n	8001cc0 <HAL_GPIO_Init+0x1d8>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	e004      	b.n	8001cca <HAL_GPIO_Init+0x1e2>
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e002      	b.n	8001cca <HAL_GPIO_Init+0x1e2>
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <HAL_GPIO_Init+0x1e2>
 8001cc8:	2300      	movs	r3, #0
 8001cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ccc:	f002 0203 	and.w	r2, r2, #3
 8001cd0:	0092      	lsls	r2, r2, #2
 8001cd2:	4093      	lsls	r3, r2
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cda:	493b      	ldr	r1, [pc, #236]	; (8001dc8 <HAL_GPIO_Init+0x2e0>)
 8001cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cde:	089b      	lsrs	r3, r3, #2
 8001ce0:	3302      	adds	r3, #2
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d006      	beq.n	8001d02 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cf4:	4b38      	ldr	r3, [pc, #224]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	4937      	ldr	r1, [pc, #220]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	608b      	str	r3, [r1, #8]
 8001d00:	e006      	b.n	8001d10 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d02:	4b35      	ldr	r3, [pc, #212]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d04:	689a      	ldr	r2, [r3, #8]
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	43db      	mvns	r3, r3
 8001d0a:	4933      	ldr	r1, [pc, #204]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d006      	beq.n	8001d2a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d1c:	4b2e      	ldr	r3, [pc, #184]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d1e:	68da      	ldr	r2, [r3, #12]
 8001d20:	492d      	ldr	r1, [pc, #180]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	60cb      	str	r3, [r1, #12]
 8001d28:	e006      	b.n	8001d38 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d2a:	4b2b      	ldr	r3, [pc, #172]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d2c:	68da      	ldr	r2, [r3, #12]
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	43db      	mvns	r3, r3
 8001d32:	4929      	ldr	r1, [pc, #164]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d34:	4013      	ands	r3, r2
 8001d36:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d006      	beq.n	8001d52 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d44:	4b24      	ldr	r3, [pc, #144]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d46:	685a      	ldr	r2, [r3, #4]
 8001d48:	4923      	ldr	r1, [pc, #140]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	604b      	str	r3, [r1, #4]
 8001d50:	e006      	b.n	8001d60 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d52:	4b21      	ldr	r3, [pc, #132]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	491f      	ldr	r1, [pc, #124]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d006      	beq.n	8001d7a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d6c:	4b1a      	ldr	r3, [pc, #104]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	4919      	ldr	r1, [pc, #100]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	600b      	str	r3, [r1, #0]
 8001d78:	e006      	b.n	8001d88 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d7a:	4b17      	ldr	r3, [pc, #92]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	4915      	ldr	r1, [pc, #84]	; (8001dd8 <HAL_GPIO_Init+0x2f0>)
 8001d84:	4013      	ands	r3, r2
 8001d86:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d94:	fa22 f303 	lsr.w	r3, r2, r3
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f47f aeaf 	bne.w	8001afc <HAL_GPIO_Init+0x14>
  }
}
 8001d9e:	bf00      	nop
 8001da0:	bf00      	nop
 8001da2:	372c      	adds	r7, #44	; 0x2c
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	10320000 	.word	0x10320000
 8001db0:	10310000 	.word	0x10310000
 8001db4:	10220000 	.word	0x10220000
 8001db8:	10210000 	.word	0x10210000
 8001dbc:	10120000 	.word	0x10120000
 8001dc0:	10110000 	.word	0x10110000
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40010000 	.word	0x40010000
 8001dcc:	40010800 	.word	0x40010800
 8001dd0:	40010c00 	.word	0x40010c00
 8001dd4:	40011000 	.word	0x40011000
 8001dd8:	40010400 	.word	0x40010400

08001ddc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	460b      	mov	r3, r1
 8001de6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	887b      	ldrh	r3, [r7, #2]
 8001dee:	4013      	ands	r3, r2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d002      	beq.n	8001dfa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001df4:	2301      	movs	r3, #1
 8001df6:	73fb      	strb	r3, [r7, #15]
 8001df8:	e001      	b.n	8001dfe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3714      	adds	r7, #20
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bc80      	pop	{r7}
 8001e08:	4770      	bx	lr

08001e0a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
 8001e12:	460b      	mov	r3, r1
 8001e14:	807b      	strh	r3, [r7, #2]
 8001e16:	4613      	mov	r3, r2
 8001e18:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e1a:	787b      	ldrb	r3, [r7, #1]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e20:	887a      	ldrh	r2, [r7, #2]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e26:	e003      	b.n	8001e30 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e28:	887b      	ldrh	r3, [r7, #2]
 8001e2a:	041a      	lsls	r2, r3, #16
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	611a      	str	r2, [r3, #16]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr

08001e3a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b085      	sub	sp, #20
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
 8001e42:	460b      	mov	r3, r1
 8001e44:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e4c:	887a      	ldrh	r2, [r7, #2]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	4013      	ands	r3, r2
 8001e52:	041a      	lsls	r2, r3, #16
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	43d9      	mvns	r1, r3
 8001e58:	887b      	ldrh	r3, [r7, #2]
 8001e5a:	400b      	ands	r3, r1
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	611a      	str	r2, [r3, #16]
}
 8001e62:	bf00      	nop
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr

08001e6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e26c      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	f000 8087 	beq.w	8001f9a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e8c:	4b92      	ldr	r3, [pc, #584]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f003 030c 	and.w	r3, r3, #12
 8001e94:	2b04      	cmp	r3, #4
 8001e96:	d00c      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e98:	4b8f      	ldr	r3, [pc, #572]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f003 030c 	and.w	r3, r3, #12
 8001ea0:	2b08      	cmp	r3, #8
 8001ea2:	d112      	bne.n	8001eca <HAL_RCC_OscConfig+0x5e>
 8001ea4:	4b8c      	ldr	r3, [pc, #560]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eb0:	d10b      	bne.n	8001eca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eb2:	4b89      	ldr	r3, [pc, #548]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d06c      	beq.n	8001f98 <HAL_RCC_OscConfig+0x12c>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d168      	bne.n	8001f98 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e246      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ed2:	d106      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x76>
 8001ed4:	4b80      	ldr	r3, [pc, #512]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a7f      	ldr	r2, [pc, #508]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ede:	6013      	str	r3, [r2, #0]
 8001ee0:	e02e      	b.n	8001f40 <HAL_RCC_OscConfig+0xd4>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10c      	bne.n	8001f04 <HAL_RCC_OscConfig+0x98>
 8001eea:	4b7b      	ldr	r3, [pc, #492]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a7a      	ldr	r2, [pc, #488]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ef4:	6013      	str	r3, [r2, #0]
 8001ef6:	4b78      	ldr	r3, [pc, #480]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a77      	ldr	r2, [pc, #476]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001efc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f00:	6013      	str	r3, [r2, #0]
 8001f02:	e01d      	b.n	8001f40 <HAL_RCC_OscConfig+0xd4>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f0c:	d10c      	bne.n	8001f28 <HAL_RCC_OscConfig+0xbc>
 8001f0e:	4b72      	ldr	r3, [pc, #456]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a71      	ldr	r2, [pc, #452]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f18:	6013      	str	r3, [r2, #0]
 8001f1a:	4b6f      	ldr	r3, [pc, #444]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a6e      	ldr	r2, [pc, #440]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001f20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f24:	6013      	str	r3, [r2, #0]
 8001f26:	e00b      	b.n	8001f40 <HAL_RCC_OscConfig+0xd4>
 8001f28:	4b6b      	ldr	r3, [pc, #428]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a6a      	ldr	r2, [pc, #424]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f32:	6013      	str	r3, [r2, #0]
 8001f34:	4b68      	ldr	r3, [pc, #416]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a67      	ldr	r2, [pc, #412]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001f3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d013      	beq.n	8001f70 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f48:	f7ff fcb6 	bl	80018b8 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f50:	f7ff fcb2 	bl	80018b8 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b64      	cmp	r3, #100	; 0x64
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e1fa      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f62:	4b5d      	ldr	r3, [pc, #372]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d0f0      	beq.n	8001f50 <HAL_RCC_OscConfig+0xe4>
 8001f6e:	e014      	b.n	8001f9a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f70:	f7ff fca2 	bl	80018b8 <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f78:	f7ff fc9e 	bl	80018b8 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b64      	cmp	r3, #100	; 0x64
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e1e6      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f8a:	4b53      	ldr	r3, [pc, #332]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1f0      	bne.n	8001f78 <HAL_RCC_OscConfig+0x10c>
 8001f96:	e000      	b.n	8001f9a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d063      	beq.n	800206e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fa6:	4b4c      	ldr	r3, [pc, #304]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f003 030c 	and.w	r3, r3, #12
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d00b      	beq.n	8001fca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fb2:	4b49      	ldr	r3, [pc, #292]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f003 030c 	and.w	r3, r3, #12
 8001fba:	2b08      	cmp	r3, #8
 8001fbc:	d11c      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x18c>
 8001fbe:	4b46      	ldr	r3, [pc, #280]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d116      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fca:	4b43      	ldr	r3, [pc, #268]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d005      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x176>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d001      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e1ba      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fe2:	4b3d      	ldr	r3, [pc, #244]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	4939      	ldr	r1, [pc, #228]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ff6:	e03a      	b.n	800206e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	691b      	ldr	r3, [r3, #16]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d020      	beq.n	8002042 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002000:	4b36      	ldr	r3, [pc, #216]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8002002:	2201      	movs	r2, #1
 8002004:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002006:	f7ff fc57 	bl	80018b8 <HAL_GetTick>
 800200a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800200c:	e008      	b.n	8002020 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800200e:	f7ff fc53 	bl	80018b8 <HAL_GetTick>
 8002012:	4602      	mov	r2, r0
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	2b02      	cmp	r3, #2
 800201a:	d901      	bls.n	8002020 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800201c:	2303      	movs	r3, #3
 800201e:	e19b      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002020:	4b2d      	ldr	r3, [pc, #180]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d0f0      	beq.n	800200e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800202c:	4b2a      	ldr	r3, [pc, #168]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	695b      	ldr	r3, [r3, #20]
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	4927      	ldr	r1, [pc, #156]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 800203c:	4313      	orrs	r3, r2
 800203e:	600b      	str	r3, [r1, #0]
 8002040:	e015      	b.n	800206e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002042:	4b26      	ldr	r3, [pc, #152]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002048:	f7ff fc36 	bl	80018b8 <HAL_GetTick>
 800204c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800204e:	e008      	b.n	8002062 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002050:	f7ff fc32 	bl	80018b8 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b02      	cmp	r3, #2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e17a      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002062:	4b1d      	ldr	r3, [pc, #116]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1f0      	bne.n	8002050 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0308 	and.w	r3, r3, #8
 8002076:	2b00      	cmp	r3, #0
 8002078:	d03a      	beq.n	80020f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d019      	beq.n	80020b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002082:	4b17      	ldr	r3, [pc, #92]	; (80020e0 <HAL_RCC_OscConfig+0x274>)
 8002084:	2201      	movs	r2, #1
 8002086:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002088:	f7ff fc16 	bl	80018b8 <HAL_GetTick>
 800208c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800208e:	e008      	b.n	80020a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002090:	f7ff fc12 	bl	80018b8 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e15a      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020a2:	4b0d      	ldr	r3, [pc, #52]	; (80020d8 <HAL_RCC_OscConfig+0x26c>)
 80020a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d0f0      	beq.n	8002090 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020ae:	2001      	movs	r0, #1
 80020b0:	f000 fa9a 	bl	80025e8 <RCC_Delay>
 80020b4:	e01c      	b.n	80020f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020b6:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <HAL_RCC_OscConfig+0x274>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020bc:	f7ff fbfc 	bl	80018b8 <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020c2:	e00f      	b.n	80020e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020c4:	f7ff fbf8 	bl	80018b8 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d908      	bls.n	80020e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e140      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
 80020d6:	bf00      	nop
 80020d8:	40021000 	.word	0x40021000
 80020dc:	42420000 	.word	0x42420000
 80020e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020e4:	4b9e      	ldr	r3, [pc, #632]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80020e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1e9      	bne.n	80020c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0304 	and.w	r3, r3, #4
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f000 80a6 	beq.w	800224a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020fe:	2300      	movs	r3, #0
 8002100:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002102:	4b97      	ldr	r3, [pc, #604]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d10d      	bne.n	800212a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800210e:	4b94      	ldr	r3, [pc, #592]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002110:	69db      	ldr	r3, [r3, #28]
 8002112:	4a93      	ldr	r2, [pc, #588]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002114:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002118:	61d3      	str	r3, [r2, #28]
 800211a:	4b91      	ldr	r3, [pc, #580]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002122:	60bb      	str	r3, [r7, #8]
 8002124:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002126:	2301      	movs	r3, #1
 8002128:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800212a:	4b8e      	ldr	r3, [pc, #568]	; (8002364 <HAL_RCC_OscConfig+0x4f8>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002132:	2b00      	cmp	r3, #0
 8002134:	d118      	bne.n	8002168 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002136:	4b8b      	ldr	r3, [pc, #556]	; (8002364 <HAL_RCC_OscConfig+0x4f8>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a8a      	ldr	r2, [pc, #552]	; (8002364 <HAL_RCC_OscConfig+0x4f8>)
 800213c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002140:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002142:	f7ff fbb9 	bl	80018b8 <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002148:	e008      	b.n	800215c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800214a:	f7ff fbb5 	bl	80018b8 <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b64      	cmp	r3, #100	; 0x64
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e0fd      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800215c:	4b81      	ldr	r3, [pc, #516]	; (8002364 <HAL_RCC_OscConfig+0x4f8>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0f0      	beq.n	800214a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d106      	bne.n	800217e <HAL_RCC_OscConfig+0x312>
 8002170:	4b7b      	ldr	r3, [pc, #492]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002172:	6a1b      	ldr	r3, [r3, #32]
 8002174:	4a7a      	ldr	r2, [pc, #488]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002176:	f043 0301 	orr.w	r3, r3, #1
 800217a:	6213      	str	r3, [r2, #32]
 800217c:	e02d      	b.n	80021da <HAL_RCC_OscConfig+0x36e>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10c      	bne.n	80021a0 <HAL_RCC_OscConfig+0x334>
 8002186:	4b76      	ldr	r3, [pc, #472]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002188:	6a1b      	ldr	r3, [r3, #32]
 800218a:	4a75      	ldr	r2, [pc, #468]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 800218c:	f023 0301 	bic.w	r3, r3, #1
 8002190:	6213      	str	r3, [r2, #32]
 8002192:	4b73      	ldr	r3, [pc, #460]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002194:	6a1b      	ldr	r3, [r3, #32]
 8002196:	4a72      	ldr	r2, [pc, #456]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002198:	f023 0304 	bic.w	r3, r3, #4
 800219c:	6213      	str	r3, [r2, #32]
 800219e:	e01c      	b.n	80021da <HAL_RCC_OscConfig+0x36e>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	2b05      	cmp	r3, #5
 80021a6:	d10c      	bne.n	80021c2 <HAL_RCC_OscConfig+0x356>
 80021a8:	4b6d      	ldr	r3, [pc, #436]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	4a6c      	ldr	r2, [pc, #432]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80021ae:	f043 0304 	orr.w	r3, r3, #4
 80021b2:	6213      	str	r3, [r2, #32]
 80021b4:	4b6a      	ldr	r3, [pc, #424]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	4a69      	ldr	r2, [pc, #420]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80021ba:	f043 0301 	orr.w	r3, r3, #1
 80021be:	6213      	str	r3, [r2, #32]
 80021c0:	e00b      	b.n	80021da <HAL_RCC_OscConfig+0x36e>
 80021c2:	4b67      	ldr	r3, [pc, #412]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80021c4:	6a1b      	ldr	r3, [r3, #32]
 80021c6:	4a66      	ldr	r2, [pc, #408]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80021c8:	f023 0301 	bic.w	r3, r3, #1
 80021cc:	6213      	str	r3, [r2, #32]
 80021ce:	4b64      	ldr	r3, [pc, #400]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	4a63      	ldr	r2, [pc, #396]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80021d4:	f023 0304 	bic.w	r3, r3, #4
 80021d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d015      	beq.n	800220e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e2:	f7ff fb69 	bl	80018b8 <HAL_GetTick>
 80021e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021e8:	e00a      	b.n	8002200 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ea:	f7ff fb65 	bl	80018b8 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e0ab      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002200:	4b57      	ldr	r3, [pc, #348]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d0ee      	beq.n	80021ea <HAL_RCC_OscConfig+0x37e>
 800220c:	e014      	b.n	8002238 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800220e:	f7ff fb53 	bl	80018b8 <HAL_GetTick>
 8002212:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002214:	e00a      	b.n	800222c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002216:	f7ff fb4f 	bl	80018b8 <HAL_GetTick>
 800221a:	4602      	mov	r2, r0
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	f241 3288 	movw	r2, #5000	; 0x1388
 8002224:	4293      	cmp	r3, r2
 8002226:	d901      	bls.n	800222c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002228:	2303      	movs	r3, #3
 800222a:	e095      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800222c:	4b4c      	ldr	r3, [pc, #304]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1ee      	bne.n	8002216 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002238:	7dfb      	ldrb	r3, [r7, #23]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d105      	bne.n	800224a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800223e:	4b48      	ldr	r3, [pc, #288]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	4a47      	ldr	r2, [pc, #284]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002244:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002248:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	2b00      	cmp	r3, #0
 8002250:	f000 8081 	beq.w	8002356 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002254:	4b42      	ldr	r3, [pc, #264]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f003 030c 	and.w	r3, r3, #12
 800225c:	2b08      	cmp	r3, #8
 800225e:	d061      	beq.n	8002324 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	69db      	ldr	r3, [r3, #28]
 8002264:	2b02      	cmp	r3, #2
 8002266:	d146      	bne.n	80022f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002268:	4b3f      	ldr	r3, [pc, #252]	; (8002368 <HAL_RCC_OscConfig+0x4fc>)
 800226a:	2200      	movs	r2, #0
 800226c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226e:	f7ff fb23 	bl	80018b8 <HAL_GetTick>
 8002272:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002274:	e008      	b.n	8002288 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002276:	f7ff fb1f 	bl	80018b8 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2b02      	cmp	r3, #2
 8002282:	d901      	bls.n	8002288 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e067      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002288:	4b35      	ldr	r3, [pc, #212]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d1f0      	bne.n	8002276 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800229c:	d108      	bne.n	80022b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800229e:	4b30      	ldr	r3, [pc, #192]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	492d      	ldr	r1, [pc, #180]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80022ac:	4313      	orrs	r3, r2
 80022ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022b0:	4b2b      	ldr	r3, [pc, #172]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a19      	ldr	r1, [r3, #32]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c0:	430b      	orrs	r3, r1
 80022c2:	4927      	ldr	r1, [pc, #156]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022c8:	4b27      	ldr	r3, [pc, #156]	; (8002368 <HAL_RCC_OscConfig+0x4fc>)
 80022ca:	2201      	movs	r2, #1
 80022cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ce:	f7ff faf3 	bl	80018b8 <HAL_GetTick>
 80022d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022d4:	e008      	b.n	80022e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022d6:	f7ff faef 	bl	80018b8 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e037      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022e8:	4b1d      	ldr	r3, [pc, #116]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d0f0      	beq.n	80022d6 <HAL_RCC_OscConfig+0x46a>
 80022f4:	e02f      	b.n	8002356 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022f6:	4b1c      	ldr	r3, [pc, #112]	; (8002368 <HAL_RCC_OscConfig+0x4fc>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022fc:	f7ff fadc 	bl	80018b8 <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002302:	e008      	b.n	8002316 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002304:	f7ff fad8 	bl	80018b8 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b02      	cmp	r3, #2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e020      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002316:	4b12      	ldr	r3, [pc, #72]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1f0      	bne.n	8002304 <HAL_RCC_OscConfig+0x498>
 8002322:	e018      	b.n	8002356 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d101      	bne.n	8002330 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e013      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002330:	4b0b      	ldr	r3, [pc, #44]	; (8002360 <HAL_RCC_OscConfig+0x4f4>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	429a      	cmp	r2, r3
 8002342:	d106      	bne.n	8002352 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800234e:	429a      	cmp	r2, r3
 8002350:	d001      	beq.n	8002356 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3718      	adds	r7, #24
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40021000 	.word	0x40021000
 8002364:	40007000 	.word	0x40007000
 8002368:	42420060 	.word	0x42420060

0800236c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d101      	bne.n	8002380 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e0d0      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002380:	4b6a      	ldr	r3, [pc, #424]	; (800252c <HAL_RCC_ClockConfig+0x1c0>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0307 	and.w	r3, r3, #7
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d910      	bls.n	80023b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238e:	4b67      	ldr	r3, [pc, #412]	; (800252c <HAL_RCC_ClockConfig+0x1c0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f023 0207 	bic.w	r2, r3, #7
 8002396:	4965      	ldr	r1, [pc, #404]	; (800252c <HAL_RCC_ClockConfig+0x1c0>)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	4313      	orrs	r3, r2
 800239c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800239e:	4b63      	ldr	r3, [pc, #396]	; (800252c <HAL_RCC_ClockConfig+0x1c0>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d001      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0b8      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d020      	beq.n	80023fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023c8:	4b59      	ldr	r3, [pc, #356]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	4a58      	ldr	r2, [pc, #352]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0308 	and.w	r3, r3, #8
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023e0:	4b53      	ldr	r3, [pc, #332]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	4a52      	ldr	r2, [pc, #328]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80023ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ec:	4b50      	ldr	r3, [pc, #320]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	494d      	ldr	r1, [pc, #308]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d040      	beq.n	800248c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d107      	bne.n	8002422 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002412:	4b47      	ldr	r3, [pc, #284]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d115      	bne.n	800244a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e07f      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b02      	cmp	r3, #2
 8002428:	d107      	bne.n	800243a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800242a:	4b41      	ldr	r3, [pc, #260]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d109      	bne.n	800244a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e073      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800243a:	4b3d      	ldr	r3, [pc, #244]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e06b      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800244a:	4b39      	ldr	r3, [pc, #228]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f023 0203 	bic.w	r2, r3, #3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	4936      	ldr	r1, [pc, #216]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 8002458:	4313      	orrs	r3, r2
 800245a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800245c:	f7ff fa2c 	bl	80018b8 <HAL_GetTick>
 8002460:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002462:	e00a      	b.n	800247a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002464:	f7ff fa28 	bl	80018b8 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002472:	4293      	cmp	r3, r2
 8002474:	d901      	bls.n	800247a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e053      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800247a:	4b2d      	ldr	r3, [pc, #180]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f003 020c 	and.w	r2, r3, #12
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	429a      	cmp	r2, r3
 800248a:	d1eb      	bne.n	8002464 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800248c:	4b27      	ldr	r3, [pc, #156]	; (800252c <HAL_RCC_ClockConfig+0x1c0>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0307 	and.w	r3, r3, #7
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d210      	bcs.n	80024bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800249a:	4b24      	ldr	r3, [pc, #144]	; (800252c <HAL_RCC_ClockConfig+0x1c0>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f023 0207 	bic.w	r2, r3, #7
 80024a2:	4922      	ldr	r1, [pc, #136]	; (800252c <HAL_RCC_ClockConfig+0x1c0>)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024aa:	4b20      	ldr	r3, [pc, #128]	; (800252c <HAL_RCC_ClockConfig+0x1c0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0307 	and.w	r3, r3, #7
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d001      	beq.n	80024bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e032      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d008      	beq.n	80024da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c8:	4b19      	ldr	r3, [pc, #100]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	4916      	ldr	r1, [pc, #88]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d009      	beq.n	80024fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024e6:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	490e      	ldr	r1, [pc, #56]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024fa:	f000 f821 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 80024fe:	4602      	mov	r2, r0
 8002500:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	091b      	lsrs	r3, r3, #4
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	490a      	ldr	r1, [pc, #40]	; (8002534 <HAL_RCC_ClockConfig+0x1c8>)
 800250c:	5ccb      	ldrb	r3, [r1, r3]
 800250e:	fa22 f303 	lsr.w	r3, r2, r3
 8002512:	4a09      	ldr	r2, [pc, #36]	; (8002538 <HAL_RCC_ClockConfig+0x1cc>)
 8002514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002516:	4b09      	ldr	r3, [pc, #36]	; (800253c <HAL_RCC_ClockConfig+0x1d0>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff f98a 	bl	8001834 <HAL_InitTick>

  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40022000 	.word	0x40022000
 8002530:	40021000 	.word	0x40021000
 8002534:	08002e4c 	.word	0x08002e4c
 8002538:	20000080 	.word	0x20000080
 800253c:	20000084 	.word	0x20000084

08002540 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002540:	b480      	push	{r7}
 8002542:	b087      	sub	sp, #28
 8002544:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002546:	2300      	movs	r3, #0
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	2300      	movs	r3, #0
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	2300      	movs	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	2300      	movs	r3, #0
 8002554:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800255a:	4b1e      	ldr	r3, [pc, #120]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f003 030c 	and.w	r3, r3, #12
 8002566:	2b04      	cmp	r3, #4
 8002568:	d002      	beq.n	8002570 <HAL_RCC_GetSysClockFreq+0x30>
 800256a:	2b08      	cmp	r3, #8
 800256c:	d003      	beq.n	8002576 <HAL_RCC_GetSysClockFreq+0x36>
 800256e:	e027      	b.n	80025c0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002570:	4b19      	ldr	r3, [pc, #100]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002572:	613b      	str	r3, [r7, #16]
      break;
 8002574:	e027      	b.n	80025c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	0c9b      	lsrs	r3, r3, #18
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	4a17      	ldr	r2, [pc, #92]	; (80025dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002580:	5cd3      	ldrb	r3, [r2, r3]
 8002582:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d010      	beq.n	80025b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800258e:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	0c5b      	lsrs	r3, r3, #17
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	4a11      	ldr	r2, [pc, #68]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800259a:	5cd3      	ldrb	r3, [r2, r3]
 800259c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a0d      	ldr	r2, [pc, #52]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80025a2:	fb02 f203 	mul.w	r2, r2, r3
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	e004      	b.n	80025ba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a0c      	ldr	r2, [pc, #48]	; (80025e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80025b4:	fb02 f303 	mul.w	r3, r2, r3
 80025b8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	613b      	str	r3, [r7, #16]
      break;
 80025be:	e002      	b.n	80025c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025c0:	4b05      	ldr	r3, [pc, #20]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80025c2:	613b      	str	r3, [r7, #16]
      break;
 80025c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025c6:	693b      	ldr	r3, [r7, #16]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	371c      	adds	r7, #28
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bc80      	pop	{r7}
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	40021000 	.word	0x40021000
 80025d8:	007a1200 	.word	0x007a1200
 80025dc:	08002e5c 	.word	0x08002e5c
 80025e0:	08002e6c 	.word	0x08002e6c
 80025e4:	003d0900 	.word	0x003d0900

080025e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025f0:	4b0a      	ldr	r3, [pc, #40]	; (800261c <RCC_Delay+0x34>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a0a      	ldr	r2, [pc, #40]	; (8002620 <RCC_Delay+0x38>)
 80025f6:	fba2 2303 	umull	r2, r3, r2, r3
 80025fa:	0a5b      	lsrs	r3, r3, #9
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	fb02 f303 	mul.w	r3, r2, r3
 8002602:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002604:	bf00      	nop
  }
  while (Delay --);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	1e5a      	subs	r2, r3, #1
 800260a:	60fa      	str	r2, [r7, #12]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1f9      	bne.n	8002604 <RCC_Delay+0x1c>
}
 8002610:	bf00      	nop
 8002612:	bf00      	nop
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr
 800261c:	20000080 	.word	0x20000080
 8002620:	10624dd3 	.word	0x10624dd3

08002624 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e041      	b.n	80026ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d106      	bne.n	8002650 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7fe fe60 	bl	8001310 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2202      	movs	r2, #2
 8002654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	3304      	adds	r3, #4
 8002660:	4619      	mov	r1, r3
 8002662:	4610      	mov	r0, r2
 8002664:	f000 fa56 	bl	8002b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d001      	beq.n	80026dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e035      	b.n	8002748 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f042 0201 	orr.w	r2, r2, #1
 80026f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a16      	ldr	r2, [pc, #88]	; (8002754 <HAL_TIM_Base_Start_IT+0x90>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d009      	beq.n	8002712 <HAL_TIM_Base_Start_IT+0x4e>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002706:	d004      	beq.n	8002712 <HAL_TIM_Base_Start_IT+0x4e>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a12      	ldr	r2, [pc, #72]	; (8002758 <HAL_TIM_Base_Start_IT+0x94>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d111      	bne.n	8002736 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f003 0307 	and.w	r3, r3, #7
 800271c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2b06      	cmp	r3, #6
 8002722:	d010      	beq.n	8002746 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f042 0201 	orr.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002734:	e007      	b.n	8002746 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f042 0201 	orr.w	r2, r2, #1
 8002744:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3714      	adds	r7, #20
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40012c00 	.word	0x40012c00
 8002758:	40000400 	.word	0x40000400

0800275c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d020      	beq.n	80027c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d01b      	beq.n	80027c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f06f 0202 	mvn.w	r2, #2
 8002790:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	f003 0303 	and.w	r3, r3, #3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f998 	bl	8002adc <HAL_TIM_IC_CaptureCallback>
 80027ac:	e005      	b.n	80027ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f98b 	bl	8002aca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 f99a 	bl	8002aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	f003 0304 	and.w	r3, r3, #4
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d020      	beq.n	800280c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d01b      	beq.n	800280c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f06f 0204 	mvn.w	r2, #4
 80027dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2202      	movs	r2, #2
 80027e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	699b      	ldr	r3, [r3, #24]
 80027ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 f972 	bl	8002adc <HAL_TIM_IC_CaptureCallback>
 80027f8:	e005      	b.n	8002806 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f965 	bl	8002aca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 f974 	bl	8002aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	2b00      	cmp	r3, #0
 8002814:	d020      	beq.n	8002858 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f003 0308 	and.w	r3, r3, #8
 800281c:	2b00      	cmp	r3, #0
 800281e:	d01b      	beq.n	8002858 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f06f 0208 	mvn.w	r2, #8
 8002828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2204      	movs	r2, #4
 800282e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	69db      	ldr	r3, [r3, #28]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 f94c 	bl	8002adc <HAL_TIM_IC_CaptureCallback>
 8002844:	e005      	b.n	8002852 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 f93f 	bl	8002aca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 f94e 	bl	8002aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	f003 0310 	and.w	r3, r3, #16
 800285e:	2b00      	cmp	r3, #0
 8002860:	d020      	beq.n	80028a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f003 0310 	and.w	r3, r3, #16
 8002868:	2b00      	cmp	r3, #0
 800286a:	d01b      	beq.n	80028a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f06f 0210 	mvn.w	r2, #16
 8002874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2208      	movs	r2, #8
 800287a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	69db      	ldr	r3, [r3, #28]
 8002882:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 f926 	bl	8002adc <HAL_TIM_IC_CaptureCallback>
 8002890:	e005      	b.n	800289e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f919 	bl	8002aca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f000 f928 	bl	8002aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00c      	beq.n	80028c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d007      	beq.n	80028c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f06f 0201 	mvn.w	r2, #1
 80028c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f7fe fc6c 	bl	80011a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d00c      	beq.n	80028ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d007      	beq.n	80028ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 fa6f 	bl	8002dca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d00c      	beq.n	8002910 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d007      	beq.n	8002910 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 f8f8 	bl	8002b00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	f003 0320 	and.w	r3, r3, #32
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00c      	beq.n	8002934 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f003 0320 	and.w	r3, r3, #32
 8002920:	2b00      	cmp	r3, #0
 8002922:	d007      	beq.n	8002934 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f06f 0220 	mvn.w	r2, #32
 800292c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 fa42 	bl	8002db8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002934:	bf00      	nop
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002950:	2b01      	cmp	r3, #1
 8002952:	d101      	bne.n	8002958 <HAL_TIM_ConfigClockSource+0x1c>
 8002954:	2302      	movs	r3, #2
 8002956:	e0b4      	b.n	8002ac2 <HAL_TIM_ConfigClockSource+0x186>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2202      	movs	r2, #2
 8002964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002976:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800297e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68ba      	ldr	r2, [r7, #8]
 8002986:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002990:	d03e      	beq.n	8002a10 <HAL_TIM_ConfigClockSource+0xd4>
 8002992:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002996:	f200 8087 	bhi.w	8002aa8 <HAL_TIM_ConfigClockSource+0x16c>
 800299a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800299e:	f000 8086 	beq.w	8002aae <HAL_TIM_ConfigClockSource+0x172>
 80029a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029a6:	d87f      	bhi.n	8002aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80029a8:	2b70      	cmp	r3, #112	; 0x70
 80029aa:	d01a      	beq.n	80029e2 <HAL_TIM_ConfigClockSource+0xa6>
 80029ac:	2b70      	cmp	r3, #112	; 0x70
 80029ae:	d87b      	bhi.n	8002aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80029b0:	2b60      	cmp	r3, #96	; 0x60
 80029b2:	d050      	beq.n	8002a56 <HAL_TIM_ConfigClockSource+0x11a>
 80029b4:	2b60      	cmp	r3, #96	; 0x60
 80029b6:	d877      	bhi.n	8002aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80029b8:	2b50      	cmp	r3, #80	; 0x50
 80029ba:	d03c      	beq.n	8002a36 <HAL_TIM_ConfigClockSource+0xfa>
 80029bc:	2b50      	cmp	r3, #80	; 0x50
 80029be:	d873      	bhi.n	8002aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80029c0:	2b40      	cmp	r3, #64	; 0x40
 80029c2:	d058      	beq.n	8002a76 <HAL_TIM_ConfigClockSource+0x13a>
 80029c4:	2b40      	cmp	r3, #64	; 0x40
 80029c6:	d86f      	bhi.n	8002aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80029c8:	2b30      	cmp	r3, #48	; 0x30
 80029ca:	d064      	beq.n	8002a96 <HAL_TIM_ConfigClockSource+0x15a>
 80029cc:	2b30      	cmp	r3, #48	; 0x30
 80029ce:	d86b      	bhi.n	8002aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80029d0:	2b20      	cmp	r3, #32
 80029d2:	d060      	beq.n	8002a96 <HAL_TIM_ConfigClockSource+0x15a>
 80029d4:	2b20      	cmp	r3, #32
 80029d6:	d867      	bhi.n	8002aa8 <HAL_TIM_ConfigClockSource+0x16c>
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d05c      	beq.n	8002a96 <HAL_TIM_ConfigClockSource+0x15a>
 80029dc:	2b10      	cmp	r3, #16
 80029de:	d05a      	beq.n	8002a96 <HAL_TIM_ConfigClockSource+0x15a>
 80029e0:	e062      	b.n	8002aa8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6818      	ldr	r0, [r3, #0]
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	6899      	ldr	r1, [r3, #8]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	f000 f96a 	bl	8002cca <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68ba      	ldr	r2, [r7, #8]
 8002a0c:	609a      	str	r2, [r3, #8]
      break;
 8002a0e:	e04f      	b.n	8002ab0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6818      	ldr	r0, [r3, #0]
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	6899      	ldr	r1, [r3, #8]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	f000 f953 	bl	8002cca <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689a      	ldr	r2, [r3, #8]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a32:	609a      	str	r2, [r3, #8]
      break;
 8002a34:	e03c      	b.n	8002ab0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6818      	ldr	r0, [r3, #0]
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	6859      	ldr	r1, [r3, #4]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	461a      	mov	r2, r3
 8002a44:	f000 f8ca 	bl	8002bdc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2150      	movs	r1, #80	; 0x50
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f000 f921 	bl	8002c96 <TIM_ITRx_SetConfig>
      break;
 8002a54:	e02c      	b.n	8002ab0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6818      	ldr	r0, [r3, #0]
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	6859      	ldr	r1, [r3, #4]
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	461a      	mov	r2, r3
 8002a64:	f000 f8e8 	bl	8002c38 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2160      	movs	r1, #96	; 0x60
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f000 f911 	bl	8002c96 <TIM_ITRx_SetConfig>
      break;
 8002a74:	e01c      	b.n	8002ab0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6818      	ldr	r0, [r3, #0]
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	6859      	ldr	r1, [r3, #4]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	461a      	mov	r2, r3
 8002a84:	f000 f8aa 	bl	8002bdc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2140      	movs	r1, #64	; 0x40
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f000 f901 	bl	8002c96 <TIM_ITRx_SetConfig>
      break;
 8002a94:	e00c      	b.n	8002ab0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	4610      	mov	r0, r2
 8002aa2:	f000 f8f8 	bl	8002c96 <TIM_ITRx_SetConfig>
      break;
 8002aa6:	e003      	b.n	8002ab0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	73fb      	strb	r3, [r7, #15]
      break;
 8002aac:	e000      	b.n	8002ab0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002aae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aca:	b480      	push	{r7}
 8002acc:	b083      	sub	sp, #12
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ad2:	bf00      	nop
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr

08002adc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr

08002aee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr

08002b00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bc80      	pop	{r7}
 8002b10:	4770      	bx	lr
	...

08002b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a2b      	ldr	r2, [pc, #172]	; (8002bd4 <TIM_Base_SetConfig+0xc0>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d007      	beq.n	8002b3c <TIM_Base_SetConfig+0x28>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b32:	d003      	beq.n	8002b3c <TIM_Base_SetConfig+0x28>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a28      	ldr	r2, [pc, #160]	; (8002bd8 <TIM_Base_SetConfig+0xc4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d108      	bne.n	8002b4e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a20      	ldr	r2, [pc, #128]	; (8002bd4 <TIM_Base_SetConfig+0xc0>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d007      	beq.n	8002b66 <TIM_Base_SetConfig+0x52>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b5c:	d003      	beq.n	8002b66 <TIM_Base_SetConfig+0x52>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a1d      	ldr	r2, [pc, #116]	; (8002bd8 <TIM_Base_SetConfig+0xc4>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d108      	bne.n	8002b78 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4a0d      	ldr	r2, [pc, #52]	; (8002bd4 <TIM_Base_SetConfig+0xc0>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d103      	bne.n	8002bac <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	691a      	ldr	r2, [r3, #16]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d005      	beq.n	8002bca <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	f023 0201 	bic.w	r2, r3, #1
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	611a      	str	r2, [r3, #16]
  }
}
 8002bca:	bf00      	nop
 8002bcc:	3714      	adds	r7, #20
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr
 8002bd4:	40012c00 	.word	0x40012c00
 8002bd8:	40000400 	.word	0x40000400

08002bdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b087      	sub	sp, #28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6a1b      	ldr	r3, [r3, #32]
 8002bec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	f023 0201 	bic.w	r2, r3, #1
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	f023 030a 	bic.w	r3, r3, #10
 8002c18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	621a      	str	r2, [r3, #32]
}
 8002c2e:	bf00      	nop
 8002c30:	371c      	adds	r7, #28
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr

08002c38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b087      	sub	sp, #28
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6a1b      	ldr	r3, [r3, #32]
 8002c48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	f023 0210 	bic.w	r2, r3, #16
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	031b      	lsls	r3, r3, #12
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c74:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	011b      	lsls	r3, r3, #4
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	693a      	ldr	r2, [r7, #16]
 8002c84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	697a      	ldr	r2, [r7, #20]
 8002c8a:	621a      	str	r2, [r3, #32]
}
 8002c8c:	bf00      	nop
 8002c8e:	371c      	adds	r7, #28
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr

08002c96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b085      	sub	sp, #20
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
 8002c9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	f043 0307 	orr.w	r3, r3, #7
 8002cb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	609a      	str	r2, [r3, #8]
}
 8002cc0:	bf00      	nop
 8002cc2:	3714      	adds	r7, #20
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bc80      	pop	{r7}
 8002cc8:	4770      	bx	lr

08002cca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b087      	sub	sp, #28
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	60f8      	str	r0, [r7, #12]
 8002cd2:	60b9      	str	r1, [r7, #8]
 8002cd4:	607a      	str	r2, [r7, #4]
 8002cd6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ce4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	021a      	lsls	r2, r3, #8
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	431a      	orrs	r2, r3
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	697a      	ldr	r2, [r7, #20]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	609a      	str	r2, [r3, #8]
}
 8002cfe:	bf00      	nop
 8002d00:	371c      	adds	r7, #28
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr

08002d08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d101      	bne.n	8002d20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	e041      	b.n	8002da4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68fa      	ldr	r2, [r7, #12]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	68fa      	ldr	r2, [r7, #12]
 8002d58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a14      	ldr	r2, [pc, #80]	; (8002db0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d009      	beq.n	8002d78 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d6c:	d004      	beq.n	8002d78 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a10      	ldr	r2, [pc, #64]	; (8002db4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d10c      	bne.n	8002d92 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3714      	adds	r7, #20
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	40012c00 	.word	0x40012c00
 8002db4:	40000400 	.word	0x40000400

08002db8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bc80      	pop	{r7}
 8002dc8:	4770      	bx	lr

08002dca <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b083      	sub	sp, #12
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr

08002ddc <__libc_init_array>:
 8002ddc:	b570      	push	{r4, r5, r6, lr}
 8002dde:	2600      	movs	r6, #0
 8002de0:	4d0c      	ldr	r5, [pc, #48]	; (8002e14 <__libc_init_array+0x38>)
 8002de2:	4c0d      	ldr	r4, [pc, #52]	; (8002e18 <__libc_init_array+0x3c>)
 8002de4:	1b64      	subs	r4, r4, r5
 8002de6:	10a4      	asrs	r4, r4, #2
 8002de8:	42a6      	cmp	r6, r4
 8002dea:	d109      	bne.n	8002e00 <__libc_init_array+0x24>
 8002dec:	f000 f822 	bl	8002e34 <_init>
 8002df0:	2600      	movs	r6, #0
 8002df2:	4d0a      	ldr	r5, [pc, #40]	; (8002e1c <__libc_init_array+0x40>)
 8002df4:	4c0a      	ldr	r4, [pc, #40]	; (8002e20 <__libc_init_array+0x44>)
 8002df6:	1b64      	subs	r4, r4, r5
 8002df8:	10a4      	asrs	r4, r4, #2
 8002dfa:	42a6      	cmp	r6, r4
 8002dfc:	d105      	bne.n	8002e0a <__libc_init_array+0x2e>
 8002dfe:	bd70      	pop	{r4, r5, r6, pc}
 8002e00:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e04:	4798      	blx	r3
 8002e06:	3601      	adds	r6, #1
 8002e08:	e7ee      	b.n	8002de8 <__libc_init_array+0xc>
 8002e0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e0e:	4798      	blx	r3
 8002e10:	3601      	adds	r6, #1
 8002e12:	e7f2      	b.n	8002dfa <__libc_init_array+0x1e>
 8002e14:	08002e70 	.word	0x08002e70
 8002e18:	08002e70 	.word	0x08002e70
 8002e1c:	08002e70 	.word	0x08002e70
 8002e20:	08002e74 	.word	0x08002e74

08002e24 <memset>:
 8002e24:	4603      	mov	r3, r0
 8002e26:	4402      	add	r2, r0
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d100      	bne.n	8002e2e <memset+0xa>
 8002e2c:	4770      	bx	lr
 8002e2e:	f803 1b01 	strb.w	r1, [r3], #1
 8002e32:	e7f9      	b.n	8002e28 <memset+0x4>

08002e34 <_init>:
 8002e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e36:	bf00      	nop
 8002e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e3a:	bc08      	pop	{r3}
 8002e3c:	469e      	mov	lr, r3
 8002e3e:	4770      	bx	lr

08002e40 <_fini>:
 8002e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e42:	bf00      	nop
 8002e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e46:	bc08      	pop	{r3}
 8002e48:	469e      	mov	lr, r3
 8002e4a:	4770      	bx	lr
