---
outline: 2
---

# ULA <Badge type="info" text="MODULE_ALU.vhd"/>

::: danger TO DO

Diagrama de portas

:::

[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/MODULE_ALU.vhd).

## Interface genérica

::: danger TO DO

Work in progress.

:::

## Interface de portas

::: danger TO DO

Diagrama a nível de registradores

:::

## Diagrama RTL

<img src="../../public/images/referencia/componentes/module_alu_netlist.svg" alt="Diagrama de RTL da ULA" style="width: 100%; background-color: white;">

## Casos de teste

`test_MODULE_ALU.py`.
[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_MODULE_ALU.py).

::: danger TO DO

Work in progress.

:::
