// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Sat Jun 14 08:54:50 2025
// Host        : rogDesktop running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,feedforward,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "feedforward,Vivado 2024.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_stream_TDATA,
    input_stream_TDEST,
    input_stream_TID,
    input_stream_TKEEP,
    input_stream_TLAST,
    input_stream_TREADY,
    input_stream_TSTRB,
    input_stream_TUSER,
    input_stream_TVALID,
    output_stream_TDATA,
    output_stream_TDEST,
    output_stream_TID,
    output_stream_TKEEP,
    output_stream_TLAST,
    output_stream_TREADY,
    output_stream_TSTRB,
    output_stream_TUSER,
    output_stream_TVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [3:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input_stream:output_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_stream, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 8, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]input_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TDEST" *) input [7:0]input_stream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TID" *) input [4:0]input_stream_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TKEEP" *) input [3:0]input_stream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TLAST" *) input [0:0]input_stream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TREADY" *) output input_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TSTRB" *) input [3:0]input_stream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TUSER" *) input [1:0]input_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TVALID" *) input input_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_stream, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 8, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]output_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TDEST" *) output [7:0]output_stream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TID" *) output [4:0]output_stream_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TKEEP" *) output [3:0]output_stream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TLAST" *) output [0:0]output_stream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TREADY" *) input output_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TSTRB" *) output [3:0]output_stream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TUSER" *) output [1:0]output_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TVALID" *) output output_stream_TVALID;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]input_stream_TDATA;
  wire input_stream_TREADY;
  wire input_stream_TVALID;
  wire interrupt;
  wire [31:0]output_stream_TDATA;
  wire [7:0]output_stream_TDEST;
  wire [3:0]output_stream_TKEEP;
  wire [0:0]output_stream_TLAST;
  wire output_stream_TREADY;
  wire [3:0]output_stream_TSTRB;
  wire [1:0]output_stream_TUSER;
  wire output_stream_TVALID;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [9:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [4:0]NLW_inst_output_stream_TID_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [31:4]NLW_inst_s_axi_control_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign output_stream_TID[4] = \<const0> ;
  assign output_stream_TID[3] = \<const0> ;
  assign output_stream_TID[2] = \<const0> ;
  assign output_stream_TID[1] = \<const0> ;
  assign output_stream_TID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \^s_axi_control_RDATA [9];
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "22'b0000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "22'b0000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "22'b0000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "22'b0000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "22'b0000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "22'b0000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "22'b0000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "22'b0000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "22'b0000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "22'b0000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "22'b0001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "22'b0000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "22'b0010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "22'b0100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "22'b1000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "22'b0000000000000000000100" *) 
  (* ap_ST_fsm_state4 = "22'b0000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "22'b0000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "22'b0000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "22'b0000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "22'b0000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "22'b0000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_stream_TDATA({1'b0,input_stream_TDATA[30:6],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TDEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TID({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TLAST(1'b0),
        .input_stream_TREADY(input_stream_TREADY),
        .input_stream_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TUSER({1'b0,1'b0}),
        .input_stream_TVALID(input_stream_TVALID),
        .interrupt(interrupt),
        .output_stream_TDATA(output_stream_TDATA),
        .output_stream_TDEST(output_stream_TDEST),
        .output_stream_TID(NLW_inst_output_stream_TID_UNCONNECTED[4:0]),
        .output_stream_TKEEP(output_stream_TKEEP),
        .output_stream_TLAST(output_stream_TLAST),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TSTRB(output_stream_TSTRB),
        .output_stream_TUSER(output_stream_TUSER),
        .output_stream_TVALID(output_stream_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({NLW_inst_s_axi_control_RDATA_UNCONNECTED[31:10],\^s_axi_control_RDATA }),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[7],1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[1:0]}),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB({1'b0,1'b0,1'b0,s_axi_control_WSTRB[0]}),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "22'b0000000000000000000001" *) 
(* ap_ST_fsm_state10 = "22'b0000000000001000000000" *) (* ap_ST_fsm_state11 = "22'b0000000000010000000000" *) (* ap_ST_fsm_state12 = "22'b0000000000100000000000" *) 
(* ap_ST_fsm_state13 = "22'b0000000001000000000000" *) (* ap_ST_fsm_state14 = "22'b0000000010000000000000" *) (* ap_ST_fsm_state15 = "22'b0000000100000000000000" *) 
(* ap_ST_fsm_state16 = "22'b0000001000000000000000" *) (* ap_ST_fsm_state17 = "22'b0000010000000000000000" *) (* ap_ST_fsm_state18 = "22'b0000100000000000000000" *) 
(* ap_ST_fsm_state19 = "22'b0001000000000000000000" *) (* ap_ST_fsm_state2 = "22'b0000000000000000000010" *) (* ap_ST_fsm_state20 = "22'b0010000000000000000000" *) 
(* ap_ST_fsm_state21 = "22'b0100000000000000000000" *) (* ap_ST_fsm_state22 = "22'b1000000000000000000000" *) (* ap_ST_fsm_state3 = "22'b0000000000000000000100" *) 
(* ap_ST_fsm_state4 = "22'b0000000000000000001000" *) (* ap_ST_fsm_state5 = "22'b0000000000000000010000" *) (* ap_ST_fsm_state6 = "22'b0000000000000000100000" *) 
(* ap_ST_fsm_state7 = "22'b0000000000000001000000" *) (* ap_ST_fsm_state8 = "22'b0000000000000010000000" *) (* ap_ST_fsm_state9 = "22'b0000000000000100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward
   (ap_clk,
    ap_rst_n,
    input_stream_TDATA,
    input_stream_TVALID,
    input_stream_TREADY,
    input_stream_TKEEP,
    input_stream_TSTRB,
    input_stream_TUSER,
    input_stream_TLAST,
    input_stream_TID,
    input_stream_TDEST,
    output_stream_TDATA,
    output_stream_TVALID,
    output_stream_TREADY,
    output_stream_TKEEP,
    output_stream_TSTRB,
    output_stream_TUSER,
    output_stream_TLAST,
    output_stream_TID,
    output_stream_TDEST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [31:0]input_stream_TDATA;
  input input_stream_TVALID;
  output input_stream_TREADY;
  input [3:0]input_stream_TKEEP;
  input [3:0]input_stream_TSTRB;
  input [1:0]input_stream_TUSER;
  input [0:0]input_stream_TLAST;
  input [4:0]input_stream_TID;
  input [7:0]input_stream_TDEST;
  output [31:0]output_stream_TDATA;
  output output_stream_TVALID;
  input output_stream_TREADY;
  output [3:0]output_stream_TKEEP;
  output [3:0]output_stream_TSTRB;
  output [1:0]output_stream_TUSER;
  output [0:0]output_stream_TLAST;
  output [4:0]output_stream_TID;
  output [7:0]output_stream_TDEST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [3:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [3:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [2:0]add_ln51_101_fu_14824_p2;
  wire [2:0]add_ln51_106_fu_14862_p2;
  wire [2:0]add_ln51_112_fu_14900_p2;
  wire [2:0]add_ln51_117_fu_14938_p2;
  wire [2:0]add_ln51_124_fu_14976_p2;
  wire [2:1]add_ln51_127_fu_2878_p2;
  wire [2:0]add_ln51_129_fu_15014_p2;
  wire [2:1]add_ln51_130_fu_2904_p2;
  wire [2:1]add_ln51_134_fu_2930_p2;
  wire [2:0]add_ln51_135_fu_15052_p2;
  wire [1:0]add_ln51_137_fu_15064_p2;
  wire [2:1]add_ln51_137_fu_2956_p2;
  wire [1:0]add_ln51_138_fu_15070_p2;
  wire [1:0]add_ln51_139_fu_15076_p2;
  wire [2:1]add_ln51_142_fu_2982_p2;
  wire [2:1]add_ln51_145_fu_3008_p2;
  wire [2:0]add_ln51_149_fu_15114_p2;
  wire [2:1]add_ln51_149_fu_3034_p2;
  wire [2:1]add_ln51_152_fu_3060_p2;
  wire [2:0]add_ln51_154_fu_15152_p2;
  wire [2:1]add_ln51_158_fu_3086_p2;
  wire [2:0]add_ln51_15_fu_14320_p2;
  wire [2:0]add_ln51_160_fu_15190_p2;
  wire [2:1]add_ln51_161_fu_3112_p2;
  wire [2:0]add_ln51_165_fu_15228_p2;
  wire [2:1]add_ln51_165_fu_3138_p2;
  wire [2:1]add_ln51_168_fu_3164_p2;
  wire [2:0]add_ln51_172_fu_15266_p2;
  wire [2:1]add_ln51_173_fu_3190_p2;
  wire [2:1]add_ln51_176_fu_3216_p2;
  wire [2:0]add_ln51_177_fu_15304_p2;
  wire [2:1]add_ln51_180_fu_3242_p2;
  wire [2:0]add_ln51_183_fu_15342_p2;
  wire [2:1]add_ln51_183_fu_3268_p2;
  wire [1:0]add_ln51_185_fu_15354_p2;
  wire [1:0]add_ln51_186_fu_15360_p2;
  wire [1:0]add_ln51_187_fu_15366_p2;
  wire [2:0]add_ln51_199_fu_15404_p2;
  wire [2:0]add_ln51_204_fu_15442_p2;
  wire [2:0]add_ln51_20_fu_14358_p2;
  wire [2:0]add_ln51_210_fu_15480_p2;
  wire [2:0]add_ln51_215_fu_15518_p2;
  wire [2:0]add_ln51_222_fu_15556_p2;
  wire [2:0]add_ln51_227_fu_15594_p2;
  wire [2:0]add_ln51_233_fu_15632_p2;
  wire [1:0]add_ln51_235_fu_15644_p2;
  wire [1:0]add_ln51_236_fu_15650_p2;
  wire [1:0]add_ln51_237_fu_15656_p2;
  wire [2:0]add_ln51_247_fu_15694_p2;
  wire [2:0]add_ln51_252_fu_15732_p2;
  wire [2:0]add_ln51_258_fu_15770_p2;
  wire [2:0]add_ln51_263_fu_15808_p2;
  wire [2:0]add_ln51_270_fu_15846_p2;
  wire [2:0]add_ln51_275_fu_15884_p2;
  wire [2:0]add_ln51_27_fu_14396_p2;
  wire [2:0]add_ln51_281_fu_15922_p2;
  wire [1:0]add_ln51_283_fu_15934_p2;
  wire [1:0]add_ln51_284_fu_15940_p2;
  wire [1:0]add_ln51_285_fu_15946_p2;
  wire [2:0]add_ln51_296_fu_15984_p2;
  wire [2:0]add_ln51_301_fu_16022_p2;
  wire [2:0]add_ln51_307_fu_16060_p2;
  wire [2:0]add_ln51_312_fu_16098_p2;
  wire [2:0]add_ln51_319_fu_16136_p2;
  wire [2:0]add_ln51_324_fu_16174_p2;
  wire [2:0]add_ln51_32_fu_14434_p2;
  wire [2:0]add_ln51_330_fu_16212_p2;
  wire [1:0]add_ln51_332_fu_16224_p2;
  wire [1:0]add_ln51_333_fu_16230_p2;
  wire [1:0]add_ln51_334_fu_16236_p2;
  wire [2:0]add_ln51_33_fu_1447_p2;
  wire [2:0]add_ln51_344_fu_16274_p2;
  wire [2:0]add_ln51_349_fu_16312_p2;
  wire [2:0]add_ln51_355_fu_16350_p2;
  wire [2:0]add_ln51_360_fu_16388_p2;
  wire [2:0]add_ln51_367_fu_16426_p2;
  wire [2:1]add_ln51_36_fu_1473_p2;
  wire [2:0]add_ln51_372_fu_16464_p2;
  wire [2:0]add_ln51_378_fu_16502_p2;
  wire [1:0]add_ln51_380_fu_16514_p2;
  wire [1:0]add_ln51_381_fu_16520_p2;
  wire [1:0]add_ln51_382_fu_16526_p2;
  wire [2:0]add_ln51_38_fu_14472_p2;
  wire [2:0]add_ln51_395_fu_16564_p2;
  wire [2:0]add_ln51_400_fu_16602_p2;
  wire [2:0]add_ln51_406_fu_16640_p2;
  wire [1:0]add_ln51_40_fu_14484_p2;
  wire [2:1]add_ln51_40_fu_1499_p2;
  wire [2:0]add_ln51_411_fu_16678_p2;
  wire [2:0]add_ln51_418_fu_16716_p2;
  wire [1:0]add_ln51_41_fu_14490_p2;
  wire [2:0]add_ln51_423_fu_16754_p2;
  wire [2:0]add_ln51_429_fu_16792_p2;
  wire [1:0]add_ln51_42_fu_14496_p2;
  wire [1:1]add_ln51_431_fu_16804_p2;
  wire [2:1]add_ln51_43_fu_1525_p2;
  wire [2:0]add_ln51_443_fu_16854_p2;
  wire [2:0]add_ln51_448_fu_16892_p2;
  wire [2:0]add_ln51_454_fu_16930_p2;
  wire [2:0]add_ln51_459_fu_16968_p2;
  wire [2:0]add_ln51_466_fu_17006_p2;
  wire [2:0]add_ln51_471_fu_17044_p2;
  wire [2:0]add_ln51_477_fu_17082_p2;
  wire [1:1]add_ln51_479_fu_17094_p2;
  wire [2:1]add_ln51_48_fu_1551_p2;
  wire [2:0]add_ln51_492_fu_17144_p2;
  wire [2:0]add_ln51_497_fu_17182_p2;
  wire [2:0]add_ln51_4_fu_14244_p2;
  wire [2:0]add_ln51_503_fu_17220_p2;
  wire [2:0]add_ln51_508_fu_17258_p2;
  wire [2:0]add_ln51_515_fu_17296_p2;
  wire [2:1]add_ln51_51_fu_1577_p2;
  wire [2:0]add_ln51_520_fu_17334_p2;
  wire [2:0]add_ln51_526_fu_17372_p2;
  wire [1:1]add_ln51_528_fu_17384_p2;
  wire [2:0]add_ln51_52_fu_14534_p2;
  wire [2:0]add_ln51_540_fu_17434_p2;
  wire [2:0]add_ln51_545_fu_17472_p2;
  wire [2:0]add_ln51_551_fu_17510_p2;
  wire [2:0]add_ln51_556_fu_17548_p2;
  wire [2:1]add_ln51_55_fu_1603_p2;
  wire [2:0]add_ln51_563_fu_17586_p2;
  wire [2:0]add_ln51_568_fu_17624_p2;
  wire [2:0]add_ln51_574_fu_17662_p2;
  wire [1:1]add_ln51_576_fu_17674_p2;
  wire [2:0]add_ln51_57_fu_14572_p2;
  wire [2:1]add_ln51_58_fu_1629_p2;
  wire [2:0]add_ln51_590_fu_17724_p2;
  wire [2:0]add_ln51_595_fu_17762_p2;
  wire [2:0]add_ln51_601_fu_17800_p2;
  wire [2:0]add_ln51_606_fu_17838_p2;
  wire [2:0]add_ln51_613_fu_17876_p2;
  wire [2:0]add_ln51_618_fu_17914_p2;
  wire [2:0]add_ln51_624_fu_17952_p2;
  wire [1:1]add_ln51_626_fu_17964_p2;
  wire [2:0]add_ln51_638_fu_18014_p2;
  wire [2:0]add_ln51_63_fu_14610_p2;
  wire [2:0]add_ln51_643_fu_18052_p2;
  wire [2:0]add_ln51_649_fu_18090_p2;
  wire [2:0]add_ln51_654_fu_18128_p2;
  wire [2:0]add_ln51_661_fu_18166_p2;
  wire [2:0]add_ln51_666_fu_18204_p2;
  wire [2:0]add_ln51_672_fu_18242_p2;
  wire [1:1]add_ln51_674_fu_18254_p2;
  wire [2:0]add_ln51_687_fu_18304_p2;
  wire [2:0]add_ln51_68_fu_14648_p2;
  wire [2:0]add_ln51_692_fu_18342_p2;
  wire [2:0]add_ln51_698_fu_18380_p2;
  wire [2:0]add_ln51_703_fu_18418_p2;
  wire [2:0]add_ln51_710_fu_18456_p2;
  wire [2:0]add_ln51_715_fu_18494_p2;
  wire [2:0]add_ln51_721_fu_18532_p2;
  wire [1:1]add_ln51_723_fu_18544_p2;
  wire [2:0]add_ln51_735_fu_18594_p2;
  wire [2:0]add_ln51_740_fu_18632_p2;
  wire [2:0]add_ln51_746_fu_18670_p2;
  wire [2:0]add_ln51_751_fu_18708_p2;
  wire [2:0]add_ln51_758_fu_18746_p2;
  wire [2:0]add_ln51_75_fu_14686_p2;
  wire [2:0]add_ln51_763_fu_18784_p2;
  wire [2:0]add_ln51_769_fu_18822_p2;
  wire [1:1]add_ln51_771_fu_18834_p2;
  wire [2:0]add_ln51_80_fu_14724_p2;
  wire [2:0]add_ln51_86_fu_14762_p2;
  wire [1:0]add_ln51_88_fu_14774_p2;
  wire [1:0]add_ln51_89_fu_14780_p2;
  wire [1:0]add_ln51_90_fu_14786_p2;
  wire [2:1]add_ln51_95_fu_2670_p2;
  wire [2:1]add_ln51_98_fu_2696_p2;
  wire [2:0]add_ln51_9_fu_14282_p2;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[1] ;
  wire \ap_CS_fsm_reg_n_5_[2] ;
  wire \ap_CS_fsm_reg_n_5_[3] ;
  wire \ap_CS_fsm_reg_n_5_[4] ;
  wire \ap_CS_fsm_reg_n_5_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [21:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_3;
  wire ap_enable_reg_pp0_iter1_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [28:5]d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_61;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_70;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_71;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_72;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_73;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_74;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_75;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_76;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_77;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_78;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_79;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_80;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_81;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_82;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_83;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_84;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_85;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_86;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_87;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_88;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg;
  wire [31:30]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0;
  wire [31:30]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  wire [31:30]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0;
  wire [31:30]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_10;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_100;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_101;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_102;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_103;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_104;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_105;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_106;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_107;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_108;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_11;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_111;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_12;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_13;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_14;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_15;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_16;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_17;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_18;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_19;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_20;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_21;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_22;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_23;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_24;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_25;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_26;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_27;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_28;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_29;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_30;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_33;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_34;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_35;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_36;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_37;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_38;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_39;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_40;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_41;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_42;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_43;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_44;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_45;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_46;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_47;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_48;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_49;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_50;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_51;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_52;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_53;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_54;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_55;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_56;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_59;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_60;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_61;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_62;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_63;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_64;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_65;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_66;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_67;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_68;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_69;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_7;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_70;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_71;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_72;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_73;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_74;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_75;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_76;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_77;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_78;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_79;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_8;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_80;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_81;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_82;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_85;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_86;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_87;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_88;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_89;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_9;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_90;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_91;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_92;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_93;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_94;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_95;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_96;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_97;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_98;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_99;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_11;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_12;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_13;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_14;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_15;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_16;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_17;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_18;
  wire grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0;
  wire [31:29]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_n_34;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_n_26;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0;
  wire [7:1]grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_12;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0;
  wire [6:1]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_8;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_9;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0;
  wire [9:1]grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_16;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_26;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_14;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_15;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_16;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_17;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_18;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_19;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_20;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_21;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_22;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_23;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_24;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_25;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_26;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_27;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_28;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_29;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_30;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_31;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_32;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_33;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_34;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_35;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_36;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_37;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_38;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_39;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_40;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_41;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_42;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_43;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_44;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_45;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_46;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_47;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_48;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_49;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_50;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_51;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_52;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_53;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_56;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_ce0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_10;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_11;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_12;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_13;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_14;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_15;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_16;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_17;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_18;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_19;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_20;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_21;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_22;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_23;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_24;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_25;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_26;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_27;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_28;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_29;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_30;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_38;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_39;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_40;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_41;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_42;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_43;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_44;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_45;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_46;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_47;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_48;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_49;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_50;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_51;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_52;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_53;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_54;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_55;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_56;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_57;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_58;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_59;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_67;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_9;
  wire [31:0]input_stream_TDATA;
  wire [30:6]input_stream_TDATA_int_regslice;
  wire input_stream_TREADY;
  wire input_stream_TVALID;
  wire input_stream_TVALID_int_regslice;
  wire interrupt;
  wire [9:3]layer1_activations_1_d0;
  wire layer1_activations_1_we0;
  wire [5:0]layer1_activations_address0;
  wire layer1_activations_ce0;
  wire layer1_activations_ce1;
  wire [9:3]layer1_activations_d0;
  wire [31:0]layer1_activations_q0;
  wire layer1_activations_we0;
  wire layer1_quant_128_fu_2040_p2;
  wire [31:0]layer2_activations_1_q0;
  wire [30:5]layer2_activations_1_q1;
  wire [31:0]layer2_activations_2_q0;
  wire [30:5]layer2_activations_2_q1;
  wire [3:0]layer2_activations_3_address0;
  wire layer2_activations_3_ce1;
  wire [31:0]layer2_activations_3_q0;
  wire [30:5]layer2_activations_3_q1;
  wire layer2_activations_ce0;
  wire [31:0]layer2_activations_q0;
  wire [30:5]layer2_activations_q1;
  wire [3:0]layer3_activations_address0;
  wire layer3_activations_ce0;
  wire [31:0]layer3_activations_q0;
  wire [30:4]layer3_activations_q1;
  wire load_p2;
  wire load_p2_0;
  wire load_p2_1;
  wire load_p2_2;
  wire [31:0]output_stream_TDATA;
  wire [31:0]output_stream_TDATA_reg;
  wire output_stream_TDATA_reg1;
  wire [7:0]output_stream_TDEST;
  wire [7:0]output_stream_TDEST_int_regslice;
  wire [7:0]output_stream_TDEST_reg;
  wire [2:2]\^output_stream_TKEEP ;
  wire [0:0]output_stream_TLAST;
  wire output_stream_TLAST_reg;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [2:2]\^output_stream_TSTRB ;
  wire [1:0]output_stream_TUSER;
  wire output_stream_TVALID;
  wire p_0_in;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__2;
  wire p_0_in__3;
  wire regslice_both_input_stream_V_data_V_U_n_10;
  wire regslice_both_input_stream_V_data_V_U_n_36;
  wire regslice_both_input_stream_V_data_V_U_n_37;
  wire regslice_both_input_stream_V_data_V_U_n_38;
  wire regslice_both_input_stream_V_data_V_U_n_39;
  wire regslice_both_input_stream_V_data_V_U_n_40;
  wire regslice_both_input_stream_V_data_V_U_n_41;
  wire regslice_both_input_stream_V_data_V_U_n_42;
  wire regslice_both_input_stream_V_data_V_U_n_43;
  wire regslice_both_input_stream_V_data_V_U_n_44;
  wire regslice_both_input_stream_V_data_V_U_n_45;
  wire regslice_both_input_stream_V_data_V_U_n_46;
  wire regslice_both_input_stream_V_data_V_U_n_47;
  wire regslice_both_input_stream_V_data_V_U_n_48;
  wire regslice_both_input_stream_V_data_V_U_n_49;
  wire regslice_both_input_stream_V_data_V_U_n_50;
  wire regslice_both_input_stream_V_data_V_U_n_51;
  wire regslice_both_input_stream_V_data_V_U_n_52;
  wire regslice_both_input_stream_V_data_V_U_n_53;
  wire regslice_both_input_stream_V_data_V_U_n_54;
  wire regslice_both_input_stream_V_data_V_U_n_7;
  wire regslice_both_input_stream_V_data_V_U_n_8;
  wire regslice_both_input_stream_V_data_V_U_n_9;
  wire regslice_both_output_stream_V_data_V_U_n_7;
  wire regslice_both_output_stream_V_dest_V_U_n_5;
  wire regslice_both_output_stream_V_keep_V_U_n_6;
  wire regslice_both_output_stream_V_strb_V_U_n_6;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [9:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:3]shl_ln102_1_fu_131_p2;
  wire [31:3]shl_ln102_fu_119_p2;

  assign output_stream_TID[4] = \<const0> ;
  assign output_stream_TID[3] = \<const0> ;
  assign output_stream_TID[2] = \<const0> ;
  assign output_stream_TID[1] = \<const0> ;
  assign output_stream_TID[0] = \<const0> ;
  assign output_stream_TKEEP[3] = \^output_stream_TKEEP [2];
  assign output_stream_TKEEP[2] = \^output_stream_TKEEP [2];
  assign output_stream_TKEEP[1] = \^output_stream_TKEEP [2];
  assign output_stream_TKEEP[0] = \^output_stream_TKEEP [2];
  assign output_stream_TSTRB[3] = \^output_stream_TSTRB [2];
  assign output_stream_TSTRB[2] = \^output_stream_TSTRB [2];
  assign output_stream_TSTRB[1] = \^output_stream_TSTRB [2];
  assign output_stream_TSTRB[0] = \^output_stream_TSTRB [2];
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \^s_axi_control_RDATA [9];
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[3:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({\^s_axi_control_RDATA [9],\^s_axi_control_RDATA [7],\^s_axi_control_RDATA [3:0]}),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({s_axi_control_WDATA[7],s_axi_control_WDATA[1:0]}),
        .s_axi_control_WSTRB(s_axi_control_WSTRB[0]),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_106_3 grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610
       (.ADDRARDADDR(layer1_activations_address0),
        .CO(layer1_quant_128_fu_2040_p2),
        .D(ap_NS_fsm[9:8]),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,\ap_CS_fsm_reg_n_5_[6] }),
        .add_ln51_127_fu_2878_p2(add_ln51_127_fu_2878_p2),
        .add_ln51_130_fu_2904_p2(add_ln51_130_fu_2904_p2),
        .add_ln51_134_fu_2930_p2(add_ln51_134_fu_2930_p2),
        .add_ln51_137_fu_2956_p2(add_ln51_137_fu_2956_p2),
        .add_ln51_142_fu_2982_p2(add_ln51_142_fu_2982_p2),
        .add_ln51_145_fu_3008_p2(add_ln51_145_fu_3008_p2),
        .add_ln51_149_fu_3034_p2(add_ln51_149_fu_3034_p2),
        .add_ln51_152_fu_3060_p2(add_ln51_152_fu_3060_p2),
        .add_ln51_158_fu_3086_p2(add_ln51_158_fu_3086_p2),
        .add_ln51_161_fu_3112_p2(add_ln51_161_fu_3112_p2),
        .add_ln51_165_fu_3138_p2(add_ln51_165_fu_3138_p2),
        .add_ln51_168_fu_3164_p2(add_ln51_168_fu_3164_p2),
        .add_ln51_173_fu_3190_p2(add_ln51_173_fu_3190_p2),
        .add_ln51_176_fu_3216_p2(add_ln51_176_fu_3216_p2),
        .add_ln51_180_fu_3242_p2(add_ln51_180_fu_3242_p2),
        .add_ln51_183_fu_3268_p2(add_ln51_183_fu_3268_p2),
        .add_ln51_95_fu_2670_p2(add_ln51_95_fu_2670_p2),
        .add_ln51_98_fu_2696_p2(add_ln51_98_fu_2696_p2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_88),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0),
        .\layer1_quant_105_fu_970_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_76),
        .\layer1_quant_109_fu_986_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_85),
        .\layer1_quant_111_fu_994_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_75),
        .\layer1_quant_123_fu_1042_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_74),
        .\layer1_quant_25_fu_650_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_70),
        .\layer1_quant_37_fu_698_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_80),
        .\layer1_quant_38_fu_702_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_83),
        .\layer1_quant_39_fu_706_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_72),
        .\layer1_quant_40_fu_710_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_81),
        .\layer1_quant_44_fu_726_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_77),
        .\layer1_quant_46_fu_734_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_79),
        .\layer1_quant_47_fu_738_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_71),
        .\layer1_quant_48_fu_742_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_82),
        .\layer1_quant_50_fu_750_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_87),
        .\layer1_quant_73_fu_842_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_73),
        .\layer1_quant_74_fu_846_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_86),
        .\layer1_quant_81_fu_874_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_84),
        .\layer1_quant_9_fu_586_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_78),
        .\trunc_ln106_1_reg_3985_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_61));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_88),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_117_4 grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880
       (.D(ap_NS_fsm[13:12]),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .add_ln120_1_fu_180_p2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0),
        .add_ln120_2_fu_193_p2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0),
        .add_ln120_3_fu_206_p2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0),
        .add_ln120_fu_167_p2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0),
        .\ap_CS_fsm_reg[11] (grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_111),
        .\ap_CS_fsm_reg[12] ({grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_33,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_34,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_35,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_36,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_37,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_38,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_39,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_40,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_41,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_42,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_43,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_44,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_45,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_46,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_47,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_48,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_49,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_50,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_51,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_52,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_53,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_54,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_55,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_56}),
        .\ap_CS_fsm_reg[12]_0 ({grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_59,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_60,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_61,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_62,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_63,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_64,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_65,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_66,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_67,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_68,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_69,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_70,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_71,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_72,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_73,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_74,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_75,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_76,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_77,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_78,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_79,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_80,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_81,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_82}),
        .\ap_CS_fsm_reg[12]_1 ({grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_85,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_86,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_87,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_88,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_89,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_90,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_91,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_92,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_93,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_94,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_95,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_96,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_97,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_98,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_99,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_100,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_101,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_102,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_103,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_104,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_105,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_106,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_107,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_108}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnt_2_fu_3680_p2(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0[7:6]),
        .d0({grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_7,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_8,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_9,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_10,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_11,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_12,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_13,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_14,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_15,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_16,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_17,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_18,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_19,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_20,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_21,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_22,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_23,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_24,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_25,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_26,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_27,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_28,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_29,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_30}),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0),
        .layer2_activations_ce0(layer2_activations_ce0),
        .q1(layer2_activations_2_q1),
        .ram_reg_0_15_30_30_i_2_0(layer2_activations_3_q1),
        .ram_reg_0_15_30_30_i_2__1_0(layer2_activations_1_q1),
        .ram_reg_0_15_30_30_i_2__2_0(layer2_activations_q1));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_111),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_124_5 grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888
       (.D(ap_NS_fsm[15:14]),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .add_ln51_33_fu_1447_p2(add_ln51_33_fu_1447_p2),
        .add_ln51_36_fu_1473_p2(add_ln51_36_fu_1473_p2),
        .add_ln51_40_fu_1499_p2(add_ln51_40_fu_1499_p2),
        .add_ln51_43_fu_1525_p2(add_ln51_43_fu_1525_p2),
        .add_ln51_48_fu_1551_p2(add_ln51_48_fu_1551_p2),
        .add_ln51_51_fu_1577_p2(add_ln51_51_fu_1577_p2),
        .add_ln51_55_fu_1603_p2(add_ln51_55_fu_1603_p2),
        .add_ln51_58_fu_1629_p2(add_ln51_58_fu_1629_p2),
        .\ap_CS_fsm_reg[13] (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0),
        .layer2_activations_3_address0(layer2_activations_3_address0),
        .\layer2_quant_11_fu_356_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_14),
        .\layer2_quant_12_fu_360_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_12),
        .\layer2_quant_30_fu_432_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_15),
        .\layer2_quant_3_fu_324_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_16),
        .\layer2_quant_57_fu_540_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_17),
        .\layer2_quant_5_fu_332_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_18),
        .\layer2_quant_60_fu_552_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_13),
        .\layer2_quant_63_fu_564_reg[0]_i_2_0 (layer2_activations_3_q0),
        .\layer2_quant_63_fu_564_reg[0]_i_2_1 (layer2_activations_q0),
        .\layer2_quant_63_fu_564_reg[0]_i_2_2 (layer2_activations_1_q0),
        .q0(layer2_activations_2_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_11),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_134_6 grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029
       (.D(ap_NS_fsm[19:18]),
        .Q({ap_CS_fsm_state19,ap_CS_fsm_state18}),
        .add_ln137_fu_87_p2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0),
        .\ap_CS_fsm_reg[17] (grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_n_34),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(d0),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0[6:5]),
        .ram_reg_0_15_29_29_i_2_0(layer3_activations_q1));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_n_34),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_143_7 grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034
       (.D(ap_NS_fsm[21:20]),
        .E(load_p2_2),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19}),
        .\ap_CS_fsm_reg[19] (grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_n_26),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(load_p2),
        .ap_loop_init_int_reg(regslice_both_output_stream_V_data_V_U_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[3] (regslice_both_output_stream_V_strb_V_U_n_6),
        .\data_p2_reg[3]_0 (regslice_both_output_stream_V_keep_V_U_n_6),
        .\data_p2_reg[7] (regslice_both_output_stream_V_dest_V_U_n_5),
        .\data_p2_reg[7]_0 (output_stream_TDEST_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0),
        .layer3_activations_address0(layer3_activations_address0),
        .load_p2(load_p2_1),
        .load_p2_0(load_p2_0),
        .output_stream_TDATA_reg1(output_stream_TDATA_reg1),
        .\output_stream_TDEST_reg_reg[7] (output_stream_TDEST_int_regslice),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_n_26),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_11 grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744
       (.D(ap_NS_fsm[11:10]),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .add_ln51_127_fu_2878_p2(add_ln51_127_fu_2878_p2),
        .\add_ln51_127_reg_3794_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_72),
        .add_ln51_130_fu_2904_p2(add_ln51_130_fu_2904_p2),
        .\add_ln51_130_reg_3799_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_74),
        .add_ln51_134_fu_2930_p2(add_ln51_134_fu_2930_p2),
        .\add_ln51_134_reg_3804_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_73),
        .add_ln51_137_fu_2956_p2(add_ln51_137_fu_2956_p2),
        .\add_ln51_137_reg_3809_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_78),
        .add_ln51_142_fu_2982_p2(add_ln51_142_fu_2982_p2),
        .\add_ln51_142_reg_3814_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_75),
        .add_ln51_145_fu_3008_p2(add_ln51_145_fu_3008_p2),
        .\add_ln51_145_reg_3819_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_77),
        .add_ln51_149_fu_3034_p2(add_ln51_149_fu_3034_p2),
        .\add_ln51_149_reg_3824_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_76),
        .add_ln51_152_fu_3060_p2(add_ln51_152_fu_3060_p2),
        .\add_ln51_152_reg_3829_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_86),
        .add_ln51_158_fu_3086_p2(add_ln51_158_fu_3086_p2),
        .\add_ln51_158_reg_3834_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_79),
        .add_ln51_161_fu_3112_p2(add_ln51_161_fu_3112_p2),
        .\add_ln51_161_reg_3839_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_81),
        .add_ln51_165_fu_3138_p2(add_ln51_165_fu_3138_p2),
        .\add_ln51_165_reg_3844_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_80),
        .add_ln51_168_fu_3164_p2(add_ln51_168_fu_3164_p2),
        .\add_ln51_168_reg_3849_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_85),
        .add_ln51_173_fu_3190_p2(add_ln51_173_fu_3190_p2),
        .\add_ln51_173_reg_3854_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_82),
        .add_ln51_176_fu_3216_p2(add_ln51_176_fu_3216_p2),
        .\add_ln51_176_reg_3859_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_84),
        .add_ln51_180_fu_3242_p2(add_ln51_180_fu_3242_p2),
        .\add_ln51_180_reg_3864_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_83),
        .add_ln51_183_fu_3268_p2(add_ln51_183_fu_3268_p2),
        .\add_ln51_183_reg_3869_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_87),
        .add_ln51_95_fu_2670_p2(add_ln51_95_fu_2670_p2),
        .\add_ln51_95_reg_3754_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_70),
        .add_ln51_98_fu_2696_p2(add_ln51_98_fu_2696_p2),
        .\add_ln51_98_reg_3759_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_71),
        .\ap_CS_fsm_reg[9] (grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnt_2_fu_3680_p2(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0),
        .d0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0),
        .layer2_activations_ce0(layer2_activations_ce0),
        .p_0_in__0(p_0_in__0),
        .p_0_in__1(p_0_in__1),
        .p_0_in__2(p_0_in__2),
        .p_0_in__3(p_0_in__3));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_12),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_12 grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960
       (.D(ap_NS_fsm[17:16]),
        .Q({ap_CS_fsm_state19,ap_CS_fsm_state17,ap_CS_fsm_state16}),
        .add_ln51_33_fu_1447_p2(add_ln51_33_fu_1447_p2),
        .add_ln51_36_fu_1473_p2(add_ln51_36_fu_1473_p2),
        .\add_ln51_36_reg_1903_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_13),
        .add_ln51_40_fu_1499_p2(add_ln51_40_fu_1499_p2),
        .\add_ln51_40_reg_1908_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_12),
        .add_ln51_43_fu_1525_p2(add_ln51_43_fu_1525_p2),
        .\add_ln51_43_reg_1913_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_17),
        .add_ln51_48_fu_1551_p2(add_ln51_48_fu_1551_p2),
        .\add_ln51_48_reg_1918_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_14),
        .add_ln51_51_fu_1577_p2(add_ln51_51_fu_1577_p2),
        .\add_ln51_51_reg_1923_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_16),
        .add_ln51_55_fu_1603_p2(add_ln51_55_fu_1603_p2),
        .\add_ln51_55_reg_1928_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_15),
        .add_ln51_58_fu_1629_p2(add_ln51_58_fu_1629_p2),
        .\add_ln51_58_reg_1933_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_n_18),
        .\ap_CS_fsm_reg[15] (grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cnt_1_reg_1938_reg[6]_0 (grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0),
        .d0(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_9),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_8),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_1 grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814
       (.D(ap_NS_fsm[5:4]),
        .DIADI(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_16),
        .Q({\ap_CS_fsm_reg_n_5_[6] ,\ap_CS_fsm_reg_n_5_[4] ,\ap_CS_fsm_reg_n_5_[3] }),
        .WEA(layer1_activations_1_we0),
        .add_ln51_101_fu_14824_p2(add_ln51_101_fu_14824_p2),
        .add_ln51_106_fu_14862_p2(add_ln51_106_fu_14862_p2),
        .add_ln51_112_fu_14900_p2(add_ln51_112_fu_14900_p2),
        .add_ln51_117_fu_14938_p2(add_ln51_117_fu_14938_p2),
        .add_ln51_124_fu_14976_p2(add_ln51_124_fu_14976_p2),
        .add_ln51_129_fu_15014_p2(add_ln51_129_fu_15014_p2),
        .add_ln51_135_fu_15052_p2(add_ln51_135_fu_15052_p2),
        .add_ln51_137_fu_15064_p2(add_ln51_137_fu_15064_p2),
        .add_ln51_138_fu_15070_p2(add_ln51_138_fu_15070_p2),
        .add_ln51_139_fu_15076_p2(add_ln51_139_fu_15076_p2),
        .add_ln51_149_fu_15114_p2(add_ln51_149_fu_15114_p2),
        .add_ln51_154_fu_15152_p2(add_ln51_154_fu_15152_p2),
        .add_ln51_15_fu_14320_p2(add_ln51_15_fu_14320_p2),
        .add_ln51_160_fu_15190_p2(add_ln51_160_fu_15190_p2),
        .add_ln51_165_fu_15228_p2(add_ln51_165_fu_15228_p2),
        .add_ln51_172_fu_15266_p2(add_ln51_172_fu_15266_p2),
        .add_ln51_177_fu_15304_p2(add_ln51_177_fu_15304_p2),
        .add_ln51_183_fu_15342_p2(add_ln51_183_fu_15342_p2),
        .add_ln51_185_fu_15354_p2(add_ln51_185_fu_15354_p2),
        .add_ln51_186_fu_15360_p2(add_ln51_186_fu_15360_p2),
        .add_ln51_187_fu_15366_p2(add_ln51_187_fu_15366_p2),
        .add_ln51_199_fu_15404_p2(add_ln51_199_fu_15404_p2),
        .add_ln51_204_fu_15442_p2(add_ln51_204_fu_15442_p2),
        .add_ln51_20_fu_14358_p2(add_ln51_20_fu_14358_p2),
        .add_ln51_210_fu_15480_p2(add_ln51_210_fu_15480_p2),
        .add_ln51_215_fu_15518_p2(add_ln51_215_fu_15518_p2),
        .add_ln51_222_fu_15556_p2(add_ln51_222_fu_15556_p2),
        .add_ln51_227_fu_15594_p2(add_ln51_227_fu_15594_p2),
        .add_ln51_233_fu_15632_p2(add_ln51_233_fu_15632_p2),
        .add_ln51_235_fu_15644_p2(add_ln51_235_fu_15644_p2),
        .add_ln51_236_fu_15650_p2(add_ln51_236_fu_15650_p2),
        .add_ln51_237_fu_15656_p2(add_ln51_237_fu_15656_p2),
        .add_ln51_247_fu_15694_p2(add_ln51_247_fu_15694_p2),
        .add_ln51_252_fu_15732_p2(add_ln51_252_fu_15732_p2),
        .add_ln51_258_fu_15770_p2(add_ln51_258_fu_15770_p2),
        .add_ln51_263_fu_15808_p2(add_ln51_263_fu_15808_p2),
        .add_ln51_270_fu_15846_p2(add_ln51_270_fu_15846_p2),
        .add_ln51_275_fu_15884_p2(add_ln51_275_fu_15884_p2),
        .add_ln51_27_fu_14396_p2(add_ln51_27_fu_14396_p2),
        .add_ln51_281_fu_15922_p2(add_ln51_281_fu_15922_p2),
        .add_ln51_283_fu_15934_p2(add_ln51_283_fu_15934_p2),
        .add_ln51_284_fu_15940_p2(add_ln51_284_fu_15940_p2),
        .add_ln51_285_fu_15946_p2(add_ln51_285_fu_15946_p2),
        .add_ln51_296_fu_15984_p2(add_ln51_296_fu_15984_p2),
        .add_ln51_301_fu_16022_p2(add_ln51_301_fu_16022_p2),
        .add_ln51_307_fu_16060_p2(add_ln51_307_fu_16060_p2),
        .add_ln51_312_fu_16098_p2(add_ln51_312_fu_16098_p2),
        .add_ln51_319_fu_16136_p2(add_ln51_319_fu_16136_p2),
        .add_ln51_324_fu_16174_p2(add_ln51_324_fu_16174_p2),
        .add_ln51_32_fu_14434_p2(add_ln51_32_fu_14434_p2),
        .add_ln51_330_fu_16212_p2(add_ln51_330_fu_16212_p2),
        .add_ln51_332_fu_16224_p2(add_ln51_332_fu_16224_p2),
        .add_ln51_333_fu_16230_p2(add_ln51_333_fu_16230_p2),
        .add_ln51_334_fu_16236_p2(add_ln51_334_fu_16236_p2),
        .add_ln51_344_fu_16274_p2(add_ln51_344_fu_16274_p2),
        .add_ln51_349_fu_16312_p2(add_ln51_349_fu_16312_p2),
        .add_ln51_355_fu_16350_p2(add_ln51_355_fu_16350_p2),
        .add_ln51_360_fu_16388_p2(add_ln51_360_fu_16388_p2),
        .add_ln51_367_fu_16426_p2(add_ln51_367_fu_16426_p2),
        .add_ln51_372_fu_16464_p2(add_ln51_372_fu_16464_p2),
        .add_ln51_378_fu_16502_p2(add_ln51_378_fu_16502_p2),
        .add_ln51_380_fu_16514_p2(add_ln51_380_fu_16514_p2),
        .add_ln51_381_fu_16520_p2(add_ln51_381_fu_16520_p2),
        .add_ln51_382_fu_16526_p2(add_ln51_382_fu_16526_p2),
        .add_ln51_38_fu_14472_p2(add_ln51_38_fu_14472_p2),
        .add_ln51_395_fu_16564_p2(add_ln51_395_fu_16564_p2),
        .add_ln51_400_fu_16602_p2(add_ln51_400_fu_16602_p2),
        .add_ln51_406_fu_16640_p2(add_ln51_406_fu_16640_p2),
        .add_ln51_40_fu_14484_p2(add_ln51_40_fu_14484_p2),
        .add_ln51_411_fu_16678_p2(add_ln51_411_fu_16678_p2),
        .add_ln51_418_fu_16716_p2(add_ln51_418_fu_16716_p2),
        .add_ln51_41_fu_14490_p2(add_ln51_41_fu_14490_p2),
        .add_ln51_423_fu_16754_p2(add_ln51_423_fu_16754_p2),
        .add_ln51_429_fu_16792_p2(add_ln51_429_fu_16792_p2),
        .add_ln51_42_fu_14496_p2(add_ln51_42_fu_14496_p2),
        .add_ln51_431_fu_16804_p2(add_ln51_431_fu_16804_p2),
        .\add_ln51_431_reg_21289_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_16),
        .\add_ln51_432_reg_21294_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_14),
        .\add_ln51_432_reg_21294_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_15),
        .\add_ln51_433_reg_21299_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_17),
        .\add_ln51_433_reg_21299_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_18),
        .add_ln51_443_fu_16854_p2(add_ln51_443_fu_16854_p2),
        .add_ln51_448_fu_16892_p2(add_ln51_448_fu_16892_p2),
        .add_ln51_454_fu_16930_p2(add_ln51_454_fu_16930_p2),
        .add_ln51_459_fu_16968_p2(add_ln51_459_fu_16968_p2),
        .add_ln51_466_fu_17006_p2(add_ln51_466_fu_17006_p2),
        .add_ln51_471_fu_17044_p2(add_ln51_471_fu_17044_p2),
        .add_ln51_477_fu_17082_p2(add_ln51_477_fu_17082_p2),
        .add_ln51_479_fu_17094_p2(add_ln51_479_fu_17094_p2),
        .\add_ln51_479_reg_21339_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_26),
        .\add_ln51_480_reg_21344_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_24),
        .\add_ln51_480_reg_21344_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_25),
        .\add_ln51_481_reg_21349_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_27),
        .\add_ln51_481_reg_21349_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_28),
        .add_ln51_492_fu_17144_p2(add_ln51_492_fu_17144_p2),
        .add_ln51_497_fu_17182_p2(add_ln51_497_fu_17182_p2),
        .add_ln51_4_fu_14244_p2(add_ln51_4_fu_14244_p2),
        .add_ln51_503_fu_17220_p2(add_ln51_503_fu_17220_p2),
        .add_ln51_508_fu_17258_p2(add_ln51_508_fu_17258_p2),
        .add_ln51_515_fu_17296_p2(add_ln51_515_fu_17296_p2),
        .add_ln51_520_fu_17334_p2(add_ln51_520_fu_17334_p2),
        .add_ln51_526_fu_17372_p2(add_ln51_526_fu_17372_p2),
        .add_ln51_528_fu_17384_p2(add_ln51_528_fu_17384_p2),
        .\add_ln51_528_reg_21389_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_21),
        .\add_ln51_529_reg_21394_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_19),
        .\add_ln51_529_reg_21394_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_20),
        .add_ln51_52_fu_14534_p2(add_ln51_52_fu_14534_p2),
        .\add_ln51_530_reg_21399_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_22),
        .\add_ln51_530_reg_21399_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_23),
        .add_ln51_540_fu_17434_p2(add_ln51_540_fu_17434_p2),
        .add_ln51_545_fu_17472_p2(add_ln51_545_fu_17472_p2),
        .add_ln51_551_fu_17510_p2(add_ln51_551_fu_17510_p2),
        .add_ln51_556_fu_17548_p2(add_ln51_556_fu_17548_p2),
        .add_ln51_563_fu_17586_p2(add_ln51_563_fu_17586_p2),
        .add_ln51_568_fu_17624_p2(add_ln51_568_fu_17624_p2),
        .add_ln51_574_fu_17662_p2(add_ln51_574_fu_17662_p2),
        .add_ln51_576_fu_17674_p2(add_ln51_576_fu_17674_p2),
        .\add_ln51_576_reg_21439_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_31),
        .\add_ln51_577_reg_21444_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_29),
        .\add_ln51_577_reg_21444_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_30),
        .\add_ln51_578_reg_21449_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_32),
        .\add_ln51_578_reg_21449_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_33),
        .add_ln51_57_fu_14572_p2(add_ln51_57_fu_14572_p2),
        .add_ln51_590_fu_17724_p2(add_ln51_590_fu_17724_p2),
        .add_ln51_595_fu_17762_p2(add_ln51_595_fu_17762_p2),
        .add_ln51_601_fu_17800_p2(add_ln51_601_fu_17800_p2),
        .add_ln51_606_fu_17838_p2(add_ln51_606_fu_17838_p2),
        .add_ln51_613_fu_17876_p2(add_ln51_613_fu_17876_p2),
        .add_ln51_618_fu_17914_p2(add_ln51_618_fu_17914_p2),
        .add_ln51_624_fu_17952_p2(add_ln51_624_fu_17952_p2),
        .add_ln51_626_fu_17964_p2(add_ln51_626_fu_17964_p2),
        .\add_ln51_626_reg_21489_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_36),
        .\add_ln51_627_reg_21494_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_34),
        .\add_ln51_627_reg_21494_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_35),
        .\add_ln51_628_reg_21499_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_37),
        .\add_ln51_628_reg_21499_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_38),
        .add_ln51_638_fu_18014_p2(add_ln51_638_fu_18014_p2),
        .add_ln51_63_fu_14610_p2(add_ln51_63_fu_14610_p2),
        .add_ln51_643_fu_18052_p2(add_ln51_643_fu_18052_p2),
        .add_ln51_649_fu_18090_p2(add_ln51_649_fu_18090_p2),
        .add_ln51_654_fu_18128_p2(add_ln51_654_fu_18128_p2),
        .add_ln51_661_fu_18166_p2(add_ln51_661_fu_18166_p2),
        .add_ln51_666_fu_18204_p2(add_ln51_666_fu_18204_p2),
        .add_ln51_672_fu_18242_p2(add_ln51_672_fu_18242_p2),
        .add_ln51_674_fu_18254_p2(add_ln51_674_fu_18254_p2),
        .\add_ln51_674_reg_21539_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_46),
        .\add_ln51_675_reg_21544_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_44),
        .\add_ln51_675_reg_21544_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_45),
        .\add_ln51_676_reg_21549_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_47),
        .\add_ln51_676_reg_21549_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_48),
        .add_ln51_687_fu_18304_p2(add_ln51_687_fu_18304_p2),
        .add_ln51_68_fu_14648_p2(add_ln51_68_fu_14648_p2),
        .add_ln51_692_fu_18342_p2(add_ln51_692_fu_18342_p2),
        .add_ln51_698_fu_18380_p2(add_ln51_698_fu_18380_p2),
        .add_ln51_703_fu_18418_p2(add_ln51_703_fu_18418_p2),
        .add_ln51_710_fu_18456_p2(add_ln51_710_fu_18456_p2),
        .add_ln51_715_fu_18494_p2(add_ln51_715_fu_18494_p2),
        .add_ln51_721_fu_18532_p2(add_ln51_721_fu_18532_p2),
        .add_ln51_723_fu_18544_p2(add_ln51_723_fu_18544_p2),
        .\add_ln51_723_reg_21589_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_41),
        .\add_ln51_724_reg_21594_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_39),
        .\add_ln51_724_reg_21594_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_40),
        .\add_ln51_725_reg_21599_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_42),
        .\add_ln51_725_reg_21599_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_43),
        .add_ln51_735_fu_18594_p2(add_ln51_735_fu_18594_p2),
        .add_ln51_740_fu_18632_p2(add_ln51_740_fu_18632_p2),
        .add_ln51_746_fu_18670_p2(add_ln51_746_fu_18670_p2),
        .add_ln51_751_fu_18708_p2(add_ln51_751_fu_18708_p2),
        .add_ln51_758_fu_18746_p2(add_ln51_758_fu_18746_p2),
        .add_ln51_75_fu_14686_p2(add_ln51_75_fu_14686_p2),
        .add_ln51_763_fu_18784_p2(add_ln51_763_fu_18784_p2),
        .add_ln51_769_fu_18822_p2(add_ln51_769_fu_18822_p2),
        .add_ln51_771_fu_18834_p2(add_ln51_771_fu_18834_p2),
        .\add_ln51_771_reg_21639_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_51),
        .\add_ln51_772_reg_21644_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_49),
        .\add_ln51_772_reg_21644_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_50),
        .\add_ln51_773_reg_21649_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_53),
        .\add_ln51_773_reg_21649_reg[1]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_52),
        .add_ln51_80_fu_14724_p2(add_ln51_80_fu_14724_p2),
        .add_ln51_86_fu_14762_p2(add_ln51_86_fu_14762_p2),
        .add_ln51_88_fu_14774_p2(add_ln51_88_fu_14774_p2),
        .add_ln51_89_fu_14780_p2(add_ln51_89_fu_14780_p2),
        .add_ln51_90_fu_14786_p2(add_ln51_90_fu_14786_p2),
        .add_ln51_9_fu_14282_p2(add_ln51_9_fu_14282_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(layer1_activations_we0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnt_3_fu_20822_p2(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_26),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0),
        .layer1_activations_ce0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_26),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_88_1 grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012
       (.D(ap_NS_fsm[3:2]),
        .E(ap_block_pp0_stage0_subdone),
        .Q(input_stream_TDATA_int_regslice),
        .S({regslice_both_input_stream_V_data_V_U_n_52,regslice_both_input_stream_V_data_V_U_n_53,regslice_both_input_stream_V_data_V_U_n_54}),
        .\X0_input_155_fu_3808_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_17),
        .\X0_input_167_fu_3856_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_52),
        .\X0_input_190_fu_3948_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_42),
        .\X0_input_218_fu_4060_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_44),
        .\X0_input_278_fu_4300_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_14),
        .\X0_input_280_fu_4308_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_33),
        .\X0_input_290_fu_4348_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_29),
        .\X0_input_291_fu_4352_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_38),
        .\X0_input_295_fu_4368_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_36),
        .\X0_input_349_fu_4584_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_30),
        .\X0_input_359_fu_4624_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_53),
        .\X0_input_367_fu_4656_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_34),
        .\X0_input_40_fu_3348_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_40),
        .\X0_input_417_fu_4856_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_27),
        .\X0_input_41_fu_3352_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_26),
        .\X0_input_447_fu_4976_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_47),
        .\X0_input_449_fu_4984_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_22),
        .\X0_input_479_fu_5104_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_28),
        .\X0_input_4_fu_3204_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_51),
        .\X0_input_557_fu_5416_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_45),
        .\X0_input_560_fu_5428_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_24),
        .\X0_input_568_fu_5460_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_35),
        .\X0_input_56_fu_3412_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_15),
        .\X0_input_575_fu_5488_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_16),
        .\X0_input_596_fu_5572_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_19),
        .\X0_input_597_fu_5576_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_46),
        .\X0_input_617_fu_5656_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_39),
        .\X0_input_621_fu_5672_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_25),
        .\X0_input_631_fu_5712_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_43),
        .\X0_input_650_fu_5788_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_31),
        .\X0_input_659_fu_5824_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_20),
        .\X0_input_668_fu_5860_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_32),
        .\X0_input_710_fu_6028_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_50),
        .\X0_input_724_fu_6084_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_49),
        .\X0_input_736_fu_6132_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_18),
        .\X0_input_738_fu_6140_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_21),
        .\X0_input_745_fu_6168_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_37),
        .\X0_input_753_fu_6200_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_48),
        .\X0_input_754_fu_6204_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_23),
        .\X0_input_767_fu_6256_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_41),
        .add_ln51_101_fu_14824_p2(add_ln51_101_fu_14824_p2),
        .add_ln51_106_fu_14862_p2(add_ln51_106_fu_14862_p2),
        .add_ln51_112_fu_14900_p2(add_ln51_112_fu_14900_p2),
        .add_ln51_117_fu_14938_p2(add_ln51_117_fu_14938_p2),
        .add_ln51_124_fu_14976_p2(add_ln51_124_fu_14976_p2),
        .add_ln51_129_fu_15014_p2(add_ln51_129_fu_15014_p2),
        .add_ln51_135_fu_15052_p2(add_ln51_135_fu_15052_p2),
        .add_ln51_137_fu_15064_p2(add_ln51_137_fu_15064_p2),
        .add_ln51_138_fu_15070_p2(add_ln51_138_fu_15070_p2),
        .add_ln51_139_fu_15076_p2(add_ln51_139_fu_15076_p2),
        .add_ln51_149_fu_15114_p2(add_ln51_149_fu_15114_p2),
        .add_ln51_154_fu_15152_p2(add_ln51_154_fu_15152_p2),
        .add_ln51_15_fu_14320_p2(add_ln51_15_fu_14320_p2),
        .add_ln51_160_fu_15190_p2(add_ln51_160_fu_15190_p2),
        .add_ln51_165_fu_15228_p2(add_ln51_165_fu_15228_p2),
        .add_ln51_172_fu_15266_p2(add_ln51_172_fu_15266_p2),
        .add_ln51_177_fu_15304_p2(add_ln51_177_fu_15304_p2),
        .add_ln51_183_fu_15342_p2(add_ln51_183_fu_15342_p2),
        .add_ln51_185_fu_15354_p2(add_ln51_185_fu_15354_p2),
        .add_ln51_186_fu_15360_p2(add_ln51_186_fu_15360_p2),
        .add_ln51_187_fu_15366_p2(add_ln51_187_fu_15366_p2),
        .add_ln51_199_fu_15404_p2(add_ln51_199_fu_15404_p2),
        .add_ln51_204_fu_15442_p2(add_ln51_204_fu_15442_p2),
        .add_ln51_20_fu_14358_p2(add_ln51_20_fu_14358_p2),
        .add_ln51_210_fu_15480_p2(add_ln51_210_fu_15480_p2),
        .add_ln51_215_fu_15518_p2(add_ln51_215_fu_15518_p2),
        .add_ln51_222_fu_15556_p2(add_ln51_222_fu_15556_p2),
        .add_ln51_227_fu_15594_p2(add_ln51_227_fu_15594_p2),
        .add_ln51_233_fu_15632_p2(add_ln51_233_fu_15632_p2),
        .add_ln51_235_fu_15644_p2(add_ln51_235_fu_15644_p2),
        .add_ln51_236_fu_15650_p2(add_ln51_236_fu_15650_p2),
        .add_ln51_237_fu_15656_p2(add_ln51_237_fu_15656_p2),
        .add_ln51_247_fu_15694_p2(add_ln51_247_fu_15694_p2),
        .add_ln51_252_fu_15732_p2(add_ln51_252_fu_15732_p2),
        .add_ln51_258_fu_15770_p2(add_ln51_258_fu_15770_p2),
        .add_ln51_263_fu_15808_p2(add_ln51_263_fu_15808_p2),
        .add_ln51_270_fu_15846_p2(add_ln51_270_fu_15846_p2),
        .add_ln51_275_fu_15884_p2(add_ln51_275_fu_15884_p2),
        .add_ln51_27_fu_14396_p2(add_ln51_27_fu_14396_p2),
        .add_ln51_281_fu_15922_p2(add_ln51_281_fu_15922_p2),
        .add_ln51_283_fu_15934_p2(add_ln51_283_fu_15934_p2),
        .add_ln51_284_fu_15940_p2(add_ln51_284_fu_15940_p2),
        .add_ln51_285_fu_15946_p2(add_ln51_285_fu_15946_p2),
        .add_ln51_296_fu_15984_p2(add_ln51_296_fu_15984_p2),
        .add_ln51_301_fu_16022_p2(add_ln51_301_fu_16022_p2),
        .add_ln51_307_fu_16060_p2(add_ln51_307_fu_16060_p2),
        .add_ln51_312_fu_16098_p2(add_ln51_312_fu_16098_p2),
        .add_ln51_319_fu_16136_p2(add_ln51_319_fu_16136_p2),
        .add_ln51_324_fu_16174_p2(add_ln51_324_fu_16174_p2),
        .add_ln51_32_fu_14434_p2(add_ln51_32_fu_14434_p2),
        .add_ln51_330_fu_16212_p2(add_ln51_330_fu_16212_p2),
        .add_ln51_332_fu_16224_p2(add_ln51_332_fu_16224_p2),
        .add_ln51_333_fu_16230_p2(add_ln51_333_fu_16230_p2),
        .add_ln51_334_fu_16236_p2(add_ln51_334_fu_16236_p2),
        .add_ln51_344_fu_16274_p2(add_ln51_344_fu_16274_p2),
        .add_ln51_349_fu_16312_p2(add_ln51_349_fu_16312_p2),
        .add_ln51_355_fu_16350_p2(add_ln51_355_fu_16350_p2),
        .add_ln51_360_fu_16388_p2(add_ln51_360_fu_16388_p2),
        .add_ln51_367_fu_16426_p2(add_ln51_367_fu_16426_p2),
        .add_ln51_372_fu_16464_p2(add_ln51_372_fu_16464_p2),
        .add_ln51_378_fu_16502_p2(add_ln51_378_fu_16502_p2),
        .add_ln51_380_fu_16514_p2(add_ln51_380_fu_16514_p2),
        .add_ln51_381_fu_16520_p2(add_ln51_381_fu_16520_p2),
        .add_ln51_382_fu_16526_p2(add_ln51_382_fu_16526_p2),
        .add_ln51_38_fu_14472_p2(add_ln51_38_fu_14472_p2),
        .add_ln51_395_fu_16564_p2(add_ln51_395_fu_16564_p2),
        .add_ln51_400_fu_16602_p2(add_ln51_400_fu_16602_p2),
        .add_ln51_406_fu_16640_p2(add_ln51_406_fu_16640_p2),
        .add_ln51_40_fu_14484_p2(add_ln51_40_fu_14484_p2),
        .add_ln51_411_fu_16678_p2(add_ln51_411_fu_16678_p2),
        .add_ln51_418_fu_16716_p2(add_ln51_418_fu_16716_p2),
        .add_ln51_41_fu_14490_p2(add_ln51_41_fu_14490_p2),
        .add_ln51_423_fu_16754_p2(add_ln51_423_fu_16754_p2),
        .add_ln51_429_fu_16792_p2(add_ln51_429_fu_16792_p2),
        .add_ln51_42_fu_14496_p2(add_ln51_42_fu_14496_p2),
        .add_ln51_431_fu_16804_p2(add_ln51_431_fu_16804_p2),
        .add_ln51_443_fu_16854_p2(add_ln51_443_fu_16854_p2),
        .add_ln51_448_fu_16892_p2(add_ln51_448_fu_16892_p2),
        .add_ln51_454_fu_16930_p2(add_ln51_454_fu_16930_p2),
        .add_ln51_459_fu_16968_p2(add_ln51_459_fu_16968_p2),
        .add_ln51_466_fu_17006_p2(add_ln51_466_fu_17006_p2),
        .add_ln51_471_fu_17044_p2(add_ln51_471_fu_17044_p2),
        .add_ln51_477_fu_17082_p2(add_ln51_477_fu_17082_p2),
        .add_ln51_479_fu_17094_p2(add_ln51_479_fu_17094_p2),
        .add_ln51_492_fu_17144_p2(add_ln51_492_fu_17144_p2),
        .add_ln51_497_fu_17182_p2(add_ln51_497_fu_17182_p2),
        .add_ln51_4_fu_14244_p2(add_ln51_4_fu_14244_p2),
        .add_ln51_503_fu_17220_p2(add_ln51_503_fu_17220_p2),
        .add_ln51_508_fu_17258_p2(add_ln51_508_fu_17258_p2),
        .add_ln51_515_fu_17296_p2(add_ln51_515_fu_17296_p2),
        .add_ln51_520_fu_17334_p2(add_ln51_520_fu_17334_p2),
        .add_ln51_526_fu_17372_p2(add_ln51_526_fu_17372_p2),
        .add_ln51_528_fu_17384_p2(add_ln51_528_fu_17384_p2),
        .add_ln51_52_fu_14534_p2(add_ln51_52_fu_14534_p2),
        .add_ln51_540_fu_17434_p2(add_ln51_540_fu_17434_p2),
        .add_ln51_545_fu_17472_p2(add_ln51_545_fu_17472_p2),
        .add_ln51_551_fu_17510_p2(add_ln51_551_fu_17510_p2),
        .add_ln51_556_fu_17548_p2(add_ln51_556_fu_17548_p2),
        .add_ln51_563_fu_17586_p2(add_ln51_563_fu_17586_p2),
        .add_ln51_568_fu_17624_p2(add_ln51_568_fu_17624_p2),
        .add_ln51_574_fu_17662_p2(add_ln51_574_fu_17662_p2),
        .add_ln51_576_fu_17674_p2(add_ln51_576_fu_17674_p2),
        .add_ln51_57_fu_14572_p2(add_ln51_57_fu_14572_p2),
        .add_ln51_590_fu_17724_p2(add_ln51_590_fu_17724_p2),
        .add_ln51_595_fu_17762_p2(add_ln51_595_fu_17762_p2),
        .add_ln51_601_fu_17800_p2(add_ln51_601_fu_17800_p2),
        .add_ln51_606_fu_17838_p2(add_ln51_606_fu_17838_p2),
        .add_ln51_613_fu_17876_p2(add_ln51_613_fu_17876_p2),
        .add_ln51_618_fu_17914_p2(add_ln51_618_fu_17914_p2),
        .add_ln51_624_fu_17952_p2(add_ln51_624_fu_17952_p2),
        .add_ln51_626_fu_17964_p2(add_ln51_626_fu_17964_p2),
        .add_ln51_638_fu_18014_p2(add_ln51_638_fu_18014_p2),
        .add_ln51_63_fu_14610_p2(add_ln51_63_fu_14610_p2),
        .add_ln51_643_fu_18052_p2(add_ln51_643_fu_18052_p2),
        .add_ln51_649_fu_18090_p2(add_ln51_649_fu_18090_p2),
        .add_ln51_654_fu_18128_p2(add_ln51_654_fu_18128_p2),
        .add_ln51_661_fu_18166_p2(add_ln51_661_fu_18166_p2),
        .add_ln51_666_fu_18204_p2(add_ln51_666_fu_18204_p2),
        .add_ln51_672_fu_18242_p2(add_ln51_672_fu_18242_p2),
        .add_ln51_674_fu_18254_p2(add_ln51_674_fu_18254_p2),
        .add_ln51_687_fu_18304_p2(add_ln51_687_fu_18304_p2),
        .add_ln51_68_fu_14648_p2(add_ln51_68_fu_14648_p2),
        .add_ln51_692_fu_18342_p2(add_ln51_692_fu_18342_p2),
        .add_ln51_698_fu_18380_p2(add_ln51_698_fu_18380_p2),
        .add_ln51_703_fu_18418_p2(add_ln51_703_fu_18418_p2),
        .add_ln51_710_fu_18456_p2(add_ln51_710_fu_18456_p2),
        .add_ln51_715_fu_18494_p2(add_ln51_715_fu_18494_p2),
        .add_ln51_721_fu_18532_p2(add_ln51_721_fu_18532_p2),
        .add_ln51_723_fu_18544_p2(add_ln51_723_fu_18544_p2),
        .add_ln51_735_fu_18594_p2(add_ln51_735_fu_18594_p2),
        .add_ln51_740_fu_18632_p2(add_ln51_740_fu_18632_p2),
        .add_ln51_746_fu_18670_p2(add_ln51_746_fu_18670_p2),
        .add_ln51_751_fu_18708_p2(add_ln51_751_fu_18708_p2),
        .add_ln51_758_fu_18746_p2(add_ln51_758_fu_18746_p2),
        .add_ln51_75_fu_14686_p2(add_ln51_75_fu_14686_p2),
        .add_ln51_763_fu_18784_p2(add_ln51_763_fu_18784_p2),
        .add_ln51_769_fu_18822_p2(add_ln51_769_fu_18822_p2),
        .add_ln51_771_fu_18834_p2(add_ln51_771_fu_18834_p2),
        .add_ln51_80_fu_14724_p2(add_ln51_80_fu_14724_p2),
        .add_ln51_86_fu_14762_p2(add_ln51_86_fu_14762_p2),
        .add_ln51_88_fu_14774_p2(add_ln51_88_fu_14774_p2),
        .add_ln51_89_fu_14780_p2(add_ln51_89_fu_14780_p2),
        .add_ln51_90_fu_14786_p2(add_ln51_90_fu_14786_p2),
        .add_ln51_9_fu_14282_p2(add_ln51_9_fu_14282_p2),
        .add_ln92_fu_11865_p2_carry__1_0({regslice_both_input_stream_V_data_V_U_n_48,regslice_both_input_stream_V_data_V_U_n_49,regslice_both_input_stream_V_data_V_U_n_50,regslice_both_input_stream_V_data_V_U_n_51}),
        .add_ln92_fu_11865_p2_carry__2_0({regslice_both_input_stream_V_data_V_U_n_44,regslice_both_input_stream_V_data_V_U_n_45,regslice_both_input_stream_V_data_V_U_n_46,regslice_both_input_stream_V_data_V_U_n_47}),
        .add_ln92_fu_11865_p2_carry__3_0({regslice_both_input_stream_V_data_V_U_n_40,regslice_both_input_stream_V_data_V_U_n_41,regslice_both_input_stream_V_data_V_U_n_42,regslice_both_input_stream_V_data_V_U_n_43}),
        .add_ln92_fu_11865_p2_carry__4_0({regslice_both_input_stream_V_data_V_U_n_36,regslice_both_input_stream_V_data_V_U_n_37,regslice_both_input_stream_V_data_V_U_n_38,regslice_both_input_stream_V_data_V_U_n_39}),
        .add_ln92_fu_11865_p2_carry__5_0({regslice_both_input_stream_V_data_V_U_n_7,regslice_both_input_stream_V_data_V_U_n_8,regslice_both_input_stream_V_data_V_U_n_9,regslice_both_input_stream_V_data_V_U_n_10}),
        .\ap_CS_fsm_reg[2] ({\ap_CS_fsm_reg_n_5_[2] ,\ap_CS_fsm_reg_n_5_[1] }),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(input_stream_TVALID_int_regslice),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_56));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_n_56),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_99_2 grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604
       (.ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address1),
        .D(ap_NS_fsm[7:6]),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_9,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_10,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_11,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_12,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_13,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_14,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_15,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_16,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_17,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_18,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_19,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_20,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_21,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_22,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_23,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_24,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_25,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_26,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_27,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_28,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_29,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_30,layer1_activations_1_d0}),
        .DOBDO(shl_ln102_1_fu_131_p2),
        .Q({ap_CS_fsm_state9,\ap_CS_fsm_reg_n_5_[6] ,ap_CS_fsm_state6,\ap_CS_fsm_reg_n_5_[4] }),
        .\ap_CS_fsm_reg[5] (grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_67),
        .\ap_CS_fsm_reg[6] ({grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_38,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_39,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_40,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_41,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_42,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_43,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_44,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_45,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_46,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_47,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_48,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_49,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_50,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_51,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_52,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_53,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_54,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_55,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_56,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_57,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_58,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_59,layer1_activations_d0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_enable_reg_pp0_iter2_reg_0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_ce0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnt_3_fu_20822_p2(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0[9:3]),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0),
        .grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0),
        .layer1_activations_ce0(layer1_activations_ce0),
        .ram_reg_i_33__0_0(shl_ln102_fu_119_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_67),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W layer1_activations_1_U
       (.ADDRARDADDR(layer1_activations_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address1),
        .CO(layer1_quant_128_fu_2040_p2),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_9,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_10,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_11,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_12,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_13,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_14,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_15,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_16,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_17,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_18,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_19,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_20,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_21,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_22,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_23,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_24,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_25,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_26,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_27,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_28,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_29,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_30,layer1_activations_1_d0,grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_16}),
        .DOADO(layer1_activations_q0),
        .DOBDO(shl_ln102_1_fu_131_p2),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .WEA(layer1_activations_1_we0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .cnt_3_fu_20822_p2(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0[2:1]),
        .layer1_activations_ce0(layer1_activations_ce0),
        .layer1_activations_ce1(layer1_activations_ce1),
        .\layer1_quant_127_fu_1058_reg[0]_i_2_0 (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_n_61));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 layer1_activations_U
       (.ADDRARDADDR(layer1_activations_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address1),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_38,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_39,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_40,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_41,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_42,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_43,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_44,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_45,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_46,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_47,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_48,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_49,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_50,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_51,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_52,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_53,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_54,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_55,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_56,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_57,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_58,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_n_59,layer1_activations_d0,grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_n_16}),
        .DOADO(layer1_activations_q0),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .cnt_3_fu_20822_p2(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0[2:1]),
        .grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .layer1_activations_ce0(layer1_activations_ce0),
        .layer1_activations_ce1(layer1_activations_ce1),
        .ram_reg_0(shl_ln102_fu_119_p2),
        .ram_reg_1(layer1_activations_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W layer2_activations_1_U
       (.E(layer2_activations_3_ce1),
        .Q(ap_CS_fsm_state13),
        .add_ln120_1_fu_180_p2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0),
        .ap_clk(ap_clk),
        .cnt_2_fu_3680_p2(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0[5:1]),
        .d0({grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_59,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_60,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_61,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_62,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_63,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_64,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_65,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_66,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_67,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_68,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_69,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_70,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_71,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_72,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_73,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_74,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_75,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_76,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_77,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_78,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_79,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_80,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_81,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_82,grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13}),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1),
        .layer2_activations_3_address0(layer2_activations_3_address0),
        .p_0_in__2(p_0_in__2),
        .q0(layer2_activations_1_q0),
        .\q0_reg[0]_0 (layer2_activations_ce0),
        .q1(layer2_activations_1_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 layer2_activations_2_U
       (.E(layer2_activations_3_ce1),
        .Q(ap_CS_fsm_state13),
        .add_ln120_2_fu_193_p2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0),
        .ap_clk(ap_clk),
        .cnt_2_fu_3680_p2(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0[5:1]),
        .d0({grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_33,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_34,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_35,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_36,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_37,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_38,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_39,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_40,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_41,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_42,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_43,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_44,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_45,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_46,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_47,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_48,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_49,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_50,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_51,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_52,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_53,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_54,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_55,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_56,grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13}),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1),
        .layer2_activations_3_address0(layer2_activations_3_address0),
        .p_0_in__1(p_0_in__1),
        .q0(layer2_activations_2_q0),
        .\q0_reg[0]_0 (layer2_activations_ce0),
        .q1(layer2_activations_2_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 layer2_activations_3_U
       (.E(layer2_activations_3_ce1),
        .Q(ap_CS_fsm_state13),
        .add_ln120_3_fu_206_p2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0),
        .ap_clk(ap_clk),
        .cnt_2_fu_3680_p2(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0[5:1]),
        .d0({grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_85,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_86,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_87,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_88,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_89,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_90,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_91,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_92,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_93,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_94,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_95,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_96,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_97,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_98,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_99,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_100,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_101,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_102,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_103,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_104,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_105,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_106,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_107,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_108,grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13}),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1),
        .layer2_activations_3_address0(layer2_activations_3_address0),
        .layer2_activations_ce0(layer2_activations_ce0),
        .p_0_in__0(p_0_in__0),
        .q0(layer2_activations_3_q0),
        .q1(layer2_activations_3_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 layer2_activations_U
       (.E(layer2_activations_3_ce1),
        .Q(ap_CS_fsm_state13),
        .add_ln120_fu_167_p2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0),
        .ap_clk(ap_clk),
        .cnt_2_fu_3680_p2(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0[5:1]),
        .d0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_n_13),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1),
        .layer2_activations_3_address0(layer2_activations_3_address0),
        .layer2_activations_ce0(layer2_activations_ce0),
        .p_0_in__3(p_0_in__3),
        .q0(layer2_activations_q0),
        .q1(layer2_activations_q1),
        .\q1_reg[29]_0 ({grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_7,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_8,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_9,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_10,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_11,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_12,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_13,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_14,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_15,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_16,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_17,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_18,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_19,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_20,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_21,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_22,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_23,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_24,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_25,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_26,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_27,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_28,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_29,grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_n_30}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W layer3_activations_U
       (.E(layer3_activations_ce0),
        .Q(ap_CS_fsm_state19),
        .add_ln137_fu_87_p2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0),
        .ap_clk(ap_clk),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1),
        .layer3_activations_address0(layer3_activations_address0),
        .p_0_in(p_0_in),
        .q0(layer3_activations_q0),
        .q1(layer3_activations_q1),
        .\q1_reg[28]_0 ({d0,grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_n_9}),
        .\q1_reg[4]_0 (grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0[4:1]));
  FDRE \output_stream_TDATA_reg_reg[0] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[0]),
        .Q(output_stream_TDATA_reg[0]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[10] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[10]),
        .Q(output_stream_TDATA_reg[10]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[11] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[11]),
        .Q(output_stream_TDATA_reg[11]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[12] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[12]),
        .Q(output_stream_TDATA_reg[12]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[13] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[13]),
        .Q(output_stream_TDATA_reg[13]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[14] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[14]),
        .Q(output_stream_TDATA_reg[14]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[15] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[15]),
        .Q(output_stream_TDATA_reg[15]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[16] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[16]),
        .Q(output_stream_TDATA_reg[16]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[17] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[17]),
        .Q(output_stream_TDATA_reg[17]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[18] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[18]),
        .Q(output_stream_TDATA_reg[18]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[19] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[19]),
        .Q(output_stream_TDATA_reg[19]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[1] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[1]),
        .Q(output_stream_TDATA_reg[1]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[20] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[20]),
        .Q(output_stream_TDATA_reg[20]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[21] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[21]),
        .Q(output_stream_TDATA_reg[21]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[22] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[22]),
        .Q(output_stream_TDATA_reg[22]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[23] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[23]),
        .Q(output_stream_TDATA_reg[23]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[24] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[24]),
        .Q(output_stream_TDATA_reg[24]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[25] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[25]),
        .Q(output_stream_TDATA_reg[25]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[26] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[26]),
        .Q(output_stream_TDATA_reg[26]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[27] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[27]),
        .Q(output_stream_TDATA_reg[27]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[28] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[28]),
        .Q(output_stream_TDATA_reg[28]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[29] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[29]),
        .Q(output_stream_TDATA_reg[29]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[2] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[2]),
        .Q(output_stream_TDATA_reg[2]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[30] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[30]),
        .Q(output_stream_TDATA_reg[30]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[31] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[31]),
        .Q(output_stream_TDATA_reg[31]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[3] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[3]),
        .Q(output_stream_TDATA_reg[3]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[4] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[4]),
        .Q(output_stream_TDATA_reg[4]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[5] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[5]),
        .Q(output_stream_TDATA_reg[5]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[6] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[6]),
        .Q(output_stream_TDATA_reg[6]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[7] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[7]),
        .Q(output_stream_TDATA_reg[7]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[8] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[8]),
        .Q(output_stream_TDATA_reg[8]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[9] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[9]),
        .Q(output_stream_TDATA_reg[9]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[0]),
        .Q(output_stream_TDEST_reg[0]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[1]),
        .Q(output_stream_TDEST_reg[1]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[2]),
        .Q(output_stream_TDEST_reg[2]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[3]),
        .Q(output_stream_TDEST_reg[3]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[4]),
        .Q(output_stream_TDEST_reg[4]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[5]),
        .Q(output_stream_TDEST_reg[5]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[6]),
        .Q(output_stream_TDEST_reg[6]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[7]),
        .Q(output_stream_TDEST_reg[7]),
        .R(1'b0));
  FDRE \output_stream_TLAST_reg_reg[0] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST),
        .Q(output_stream_TLAST_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both regslice_both_input_stream_V_data_V_U
       (.E(ap_block_pp0_stage0_subdone),
        .Q(\ap_CS_fsm_reg_n_5_[2] ),
        .S({regslice_both_input_stream_V_data_V_U_n_52,regslice_both_input_stream_V_data_V_U_n_53,regslice_both_input_stream_V_data_V_U_n_54}),
        .ack_in_t_reg_0(input_stream_TREADY),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_out(input_stream_TDATA_int_regslice),
        .\data_p1_reg[13]_0 ({regslice_both_input_stream_V_data_V_U_n_48,regslice_both_input_stream_V_data_V_U_n_49,regslice_both_input_stream_V_data_V_U_n_50,regslice_both_input_stream_V_data_V_U_n_51}),
        .\data_p1_reg[17]_0 ({regslice_both_input_stream_V_data_V_U_n_44,regslice_both_input_stream_V_data_V_U_n_45,regslice_both_input_stream_V_data_V_U_n_46,regslice_both_input_stream_V_data_V_U_n_47}),
        .\data_p1_reg[21]_0 ({regslice_both_input_stream_V_data_V_U_n_40,regslice_both_input_stream_V_data_V_U_n_41,regslice_both_input_stream_V_data_V_U_n_42,regslice_both_input_stream_V_data_V_U_n_43}),
        .\data_p1_reg[25]_0 ({regslice_both_input_stream_V_data_V_U_n_36,regslice_both_input_stream_V_data_V_U_n_37,regslice_both_input_stream_V_data_V_U_n_38,regslice_both_input_stream_V_data_V_U_n_39}),
        .\data_p1_reg[29]_0 ({regslice_both_input_stream_V_data_V_U_n_7,regslice_both_input_stream_V_data_V_U_n_8,regslice_both_input_stream_V_data_V_U_n_9,regslice_both_input_stream_V_data_V_U_n_10}),
        .input_stream_TDATA(input_stream_TDATA[30:6]),
        .input_stream_TVALID(input_stream_TVALID),
        .vld_out(input_stream_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 regslice_both_output_stream_V_data_V_U
       (.D(ap_NS_fsm[0]),
        .E(layer3_activations_ce0),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state19,ap_CS_fsm_state17,\ap_CS_fsm_reg_n_5_[0] }),
        .ack_in_t_reg_0(regslice_both_output_stream_V_data_V_U_n_7),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\data_p2_reg[31]_0 (load_p2),
        .\data_p2_reg[31]_1 (layer3_activations_q0),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0),
        .output_stream_TDATA(output_stream_TDATA),
        .output_stream_TDATA_reg(output_stream_TDATA_reg),
        .output_stream_TDATA_reg1(output_stream_TDATA_reg1),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .output_stream_TVALID(output_stream_TVALID),
        .p_0_in(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4 regslice_both_output_stream_V_dest_V_U
       (.D(output_stream_TDEST_int_regslice),
        .E(load_p2_2),
        .Q(ap_CS_fsm_state21),
        .ack_in_t_reg_0(regslice_both_output_stream_V_dest_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[7]_0 (output_stream_TDEST_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .output_stream_TDATA_reg1(output_stream_TDATA_reg1),
        .output_stream_TDEST(output_stream_TDEST),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0 regslice_both_output_stream_V_keep_V_U
       (.Q(ap_CS_fsm_state21),
        .ack_in_t_reg_0(regslice_both_output_stream_V_keep_V_U_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .load_p2(load_p2_0),
        .output_stream_TKEEP(\^output_stream_TKEEP ),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2 regslice_both_output_stream_V_last_V_U
       (.Q(ap_CS_fsm_state21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .output_stream_TDATA_reg1(output_stream_TDATA_reg1),
        .output_stream_TLAST(output_stream_TLAST),
        .output_stream_TLAST_reg(output_stream_TLAST_reg),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5 regslice_both_output_stream_V_strb_V_U
       (.Q(ap_CS_fsm_state21),
        .ack_in_t_reg_0(regslice_both_output_stream_V_strb_V_U_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .load_p2(load_p2_1),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .output_stream_TSTRB(\^output_stream_TSTRB ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1 regslice_both_output_stream_V_user_V_U
       (.Q(ap_CS_fsm_state21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .output_stream_TUSER(output_stream_TUSER));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi
   (D,
    ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_rst_n_inv,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    s_axi_control_RDATA,
    interrupt,
    Q,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    ap_rst_n,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    ap_done,
    s_axi_control_WDATA,
    s_axi_control_RREADY,
    s_axi_control_WSTRB,
    s_axi_control_BREADY);
  output [0:0]D;
  output ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_rst_n_inv;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [5:0]s_axi_control_RDATA;
  output interrupt;
  input [0:0]Q;
  input s_axi_control_ARVALID;
  input [3:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input ap_rst_n;
  input ap_clk;
  input [1:0]s_axi_control_AWADDR;
  input s_axi_control_AWVALID;
  input ap_done;
  input [2:0]s_axi_control_WDATA;
  input s_axi_control_RREADY;
  input [0:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_reg_n_5;
  wire int_ier10_out;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire interrupt;
  wire [7:2]p_0_in;
  wire p_0_in__0;
  wire \rdata[0]_i_1_n_5 ;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[1]_i_1_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[9]_i_1_n_5 ;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [1:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [5:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [2:0]s_axi_control_WDATA;
  wire [0:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \waddr[2]_i_1_n_5 ;
  wire \waddr[3]_i_1_n_5 ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ack_in_t_i_1__5
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q),
        .I1(ap_start),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_0_in[7]),
        .I1(ap_start),
        .I2(Q),
        .I3(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_0_in[7]),
        .I1(ap_done),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_5_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[2]),
        .I1(int_ap_start1),
        .I2(p_0_in[7]),
        .O(int_auto_restart_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(s_axi_control_WSTRB),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(int_gie_i_2_n_5),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h08)) 
    int_gie_i_2
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_5_[3] ),
        .O(int_gie_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier10_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier10_out),
        .I2(p_0_in__0),
        .O(\int_ier[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .O(int_ier10_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(p_0_in__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\waddr_reg_n_5_[2] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in__0),
        .I3(ap_done),
        .I4(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_5),
        .I1(p_0_in[2]),
        .I2(ap_idle),
        .I3(ap_done),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h10FFFFFF10000000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[0]_i_2_n_5 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(int_gie_reg_n_5),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h10FFFFFF10000000)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[1]_i_2_n_5 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_2 
       (.I0(\int_isr_reg_n_5_[1] ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_0_in__0),
        .I3(s_axi_control_ARADDR[3]),
        .I4(int_task_ap_done__0),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_5 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(int_ap_ready__0),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_5 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[7]),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[9]_i_1_n_5 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(interrupt),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[9]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[2]_i_1 
       (.I0(s_axi_control_AWADDR[0]),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\waddr_reg_n_5_[2] ),
        .O(\waddr[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[3]_i_1 
       (.I0(s_axi_control_AWADDR[1]),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\waddr[3]_i_1_n_5 ));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[2]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[3]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_106_3
   (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out,
    \trunc_ln106_1_reg_3985_reg[0]_0 ,
    D,
    ADDRARDADDR,
    \layer1_quant_25_fu_650_reg[0]_0 ,
    \layer1_quant_47_fu_738_reg[0]_0 ,
    \layer1_quant_39_fu_706_reg[0]_0 ,
    \layer1_quant_73_fu_842_reg[0]_0 ,
    \layer1_quant_123_fu_1042_reg[0]_0 ,
    \layer1_quant_111_fu_994_reg[0]_0 ,
    \layer1_quant_105_fu_970_reg[0]_0 ,
    \layer1_quant_44_fu_726_reg[0]_0 ,
    \layer1_quant_9_fu_586_reg[0]_0 ,
    \layer1_quant_46_fu_734_reg[0]_0 ,
    \layer1_quant_37_fu_698_reg[0]_0 ,
    \layer1_quant_40_fu_710_reg[0]_0 ,
    \layer1_quant_48_fu_742_reg[0]_0 ,
    \layer1_quant_38_fu_702_reg[0]_0 ,
    \layer1_quant_81_fu_874_reg[0]_0 ,
    \layer1_quant_109_fu_986_reg[0]_0 ,
    \layer1_quant_74_fu_846_reg[0]_0 ,
    \layer1_quant_50_fu_750_reg[0]_0 ,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg,
    add_ln51_95_fu_2670_p2,
    add_ln51_98_fu_2696_p2,
    add_ln51_127_fu_2878_p2,
    add_ln51_134_fu_2930_p2,
    add_ln51_130_fu_2904_p2,
    add_ln51_142_fu_2982_p2,
    add_ln51_149_fu_3034_p2,
    add_ln51_145_fu_3008_p2,
    add_ln51_137_fu_2956_p2,
    add_ln51_158_fu_3086_p2,
    add_ln51_165_fu_3138_p2,
    add_ln51_161_fu_3112_p2,
    add_ln51_173_fu_3190_p2,
    add_ln51_180_fu_3242_p2,
    add_ln51_176_fu_3216_p2,
    add_ln51_168_fu_3164_p2,
    add_ln51_152_fu_3060_p2,
    add_ln51_183_fu_3268_p2,
    ap_clk,
    ap_rst_n_inv,
    CO,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0,
    ap_rst_n);
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out;
  output \trunc_ln106_1_reg_3985_reg[0]_0 ;
  output [1:0]D;
  output [5:0]ADDRARDADDR;
  output \layer1_quant_25_fu_650_reg[0]_0 ;
  output \layer1_quant_47_fu_738_reg[0]_0 ;
  output \layer1_quant_39_fu_706_reg[0]_0 ;
  output \layer1_quant_73_fu_842_reg[0]_0 ;
  output \layer1_quant_123_fu_1042_reg[0]_0 ;
  output \layer1_quant_111_fu_994_reg[0]_0 ;
  output \layer1_quant_105_fu_970_reg[0]_0 ;
  output \layer1_quant_44_fu_726_reg[0]_0 ;
  output \layer1_quant_9_fu_586_reg[0]_0 ;
  output \layer1_quant_46_fu_734_reg[0]_0 ;
  output \layer1_quant_37_fu_698_reg[0]_0 ;
  output \layer1_quant_40_fu_710_reg[0]_0 ;
  output \layer1_quant_48_fu_742_reg[0]_0 ;
  output \layer1_quant_38_fu_702_reg[0]_0 ;
  output \layer1_quant_81_fu_874_reg[0]_0 ;
  output \layer1_quant_109_fu_986_reg[0]_0 ;
  output \layer1_quant_74_fu_846_reg[0]_0 ;
  output \layer1_quant_50_fu_750_reg[0]_0 ;
  output grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg;
  output [1:0]add_ln51_95_fu_2670_p2;
  output [1:0]add_ln51_98_fu_2696_p2;
  output [1:0]add_ln51_127_fu_2878_p2;
  output [1:0]add_ln51_134_fu_2930_p2;
  output [1:0]add_ln51_130_fu_2904_p2;
  output [1:0]add_ln51_142_fu_2982_p2;
  output [1:0]add_ln51_149_fu_3034_p2;
  output [1:0]add_ln51_145_fu_3008_p2;
  output [1:0]add_ln51_137_fu_2956_p2;
  output [1:0]add_ln51_158_fu_3086_p2;
  output [1:0]add_ln51_165_fu_3138_p2;
  output [1:0]add_ln51_161_fu_3112_p2;
  output [1:0]add_ln51_173_fu_3190_p2;
  output [1:0]add_ln51_180_fu_3242_p2;
  output [1:0]add_ln51_176_fu_3216_p2;
  output [1:0]add_ln51_168_fu_3164_p2;
  output [1:0]add_ln51_152_fu_3060_p2;
  output [1:0]add_ln51_183_fu_3268_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]CO;
  input [2:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg;
  input [5:0]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0;
  input [5:0]grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0;
  input ap_rst_n;

  wire [5:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire [7:0]add_ln106_fu_1998_p2;
  wire [1:0]add_ln51_127_fu_2878_p2;
  wire [1:0]add_ln51_130_fu_2904_p2;
  wire [1:0]add_ln51_134_fu_2930_p2;
  wire [1:0]add_ln51_137_fu_2956_p2;
  wire [1:0]add_ln51_142_fu_2982_p2;
  wire [1:0]add_ln51_145_fu_3008_p2;
  wire [1:0]add_ln51_149_fu_3034_p2;
  wire [1:0]add_ln51_152_fu_3060_p2;
  wire [1:0]add_ln51_158_fu_3086_p2;
  wire [1:0]add_ln51_161_fu_3112_p2;
  wire [1:0]add_ln51_165_fu_3138_p2;
  wire [1:0]add_ln51_168_fu_3164_p2;
  wire [1:0]add_ln51_173_fu_3190_p2;
  wire [1:0]add_ln51_176_fu_3216_p2;
  wire [1:0]add_ln51_180_fu_3242_p2;
  wire [1:0]add_ln51_183_fu_3268_p2;
  wire [1:0]add_ln51_95_fu_2670_p2;
  wire [1:0]add_ln51_98_fu_2696_p2;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_i;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0;
  wire i_2_fu_5460;
  wire \i_2_fu_546_reg_n_5_[0] ;
  wire \i_2_fu_546_reg_n_5_[1] ;
  wire \i_2_fu_546_reg_n_5_[2] ;
  wire \i_2_fu_546_reg_n_5_[3] ;
  wire \i_2_fu_546_reg_n_5_[4] ;
  wire \i_2_fu_546_reg_n_5_[5] ;
  wire \i_2_fu_546_reg_n_5_[6] ;
  wire \i_2_fu_546_reg_n_5_[7] ;
  wire \layer1_quant_100_fu_950[0]_i_1_n_5 ;
  wire \layer1_quant_101_fu_954[0]_i_1_n_5 ;
  wire \layer1_quant_101_fu_954[0]_i_2_n_5 ;
  wire \layer1_quant_102_fu_958[0]_i_1_n_5 ;
  wire \layer1_quant_103_fu_962[0]_i_1_n_5 ;
  wire \layer1_quant_103_fu_962[0]_i_2_n_5 ;
  wire \layer1_quant_104_fu_966[0]_i_1_n_5 ;
  wire \layer1_quant_105_fu_970[0]_i_1_n_5 ;
  wire \layer1_quant_105_fu_970[0]_i_2_n_5 ;
  wire \layer1_quant_105_fu_970_reg[0]_0 ;
  wire \layer1_quant_106_fu_974[0]_i_1_n_5 ;
  wire \layer1_quant_107_fu_978[0]_i_1_n_5 ;
  wire \layer1_quant_107_fu_978[0]_i_2_n_5 ;
  wire \layer1_quant_108_fu_982[0]_i_1_n_5 ;
  wire \layer1_quant_109_fu_986[0]_i_1_n_5 ;
  wire \layer1_quant_109_fu_986[0]_i_2_n_5 ;
  wire \layer1_quant_109_fu_986_reg[0]_0 ;
  wire \layer1_quant_10_fu_590[0]_i_1_n_5 ;
  wire \layer1_quant_110_fu_990[0]_i_1_n_5 ;
  wire \layer1_quant_111_fu_994[0]_i_1_n_5 ;
  wire \layer1_quant_111_fu_994[0]_i_2_n_5 ;
  wire \layer1_quant_111_fu_994_reg[0]_0 ;
  wire \layer1_quant_112_fu_998[0]_i_1_n_5 ;
  wire \layer1_quant_113_fu_1002[0]_i_1_n_5 ;
  wire \layer1_quant_113_fu_1002[0]_i_2_n_5 ;
  wire \layer1_quant_114_fu_1006[0]_i_1_n_5 ;
  wire \layer1_quant_115_fu_1010[0]_i_1_n_5 ;
  wire \layer1_quant_115_fu_1010[0]_i_2_n_5 ;
  wire \layer1_quant_116_fu_1014[0]_i_1_n_5 ;
  wire \layer1_quant_117_fu_1018[0]_i_1_n_5 ;
  wire \layer1_quant_117_fu_1018[0]_i_2_n_5 ;
  wire \layer1_quant_118_fu_1022[0]_i_1_n_5 ;
  wire \layer1_quant_119_fu_1026[0]_i_1_n_5 ;
  wire \layer1_quant_119_fu_1026[0]_i_2_n_5 ;
  wire \layer1_quant_11_fu_594[0]_i_1_n_5 ;
  wire \layer1_quant_120_fu_1030[0]_i_1_n_5 ;
  wire \layer1_quant_121_fu_1034[0]_i_1_n_5 ;
  wire \layer1_quant_121_fu_1034[0]_i_2_n_5 ;
  wire \layer1_quant_122_fu_1038[0]_i_1_n_5 ;
  wire \layer1_quant_123_fu_1042[0]_i_1_n_5 ;
  wire \layer1_quant_123_fu_1042[0]_i_2_n_5 ;
  wire \layer1_quant_123_fu_1042_reg[0]_0 ;
  wire \layer1_quant_124_fu_1046[0]_i_1_n_5 ;
  wire \layer1_quant_125_fu_1050[0]_i_1_n_5 ;
  wire \layer1_quant_125_fu_1050[0]_i_2_n_5 ;
  wire \layer1_quant_126_fu_1054[0]_i_1_n_5 ;
  wire \layer1_quant_126_fu_1054[0]_i_2_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_1_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_3_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_4_n_5 ;
  wire \layer1_quant_12_fu_598[0]_i_1_n_5 ;
  wire \layer1_quant_13_fu_602[0]_i_1_n_5 ;
  wire \layer1_quant_14_fu_606[0]_i_1_n_5 ;
  wire \layer1_quant_15_fu_610[0]_i_1_n_5 ;
  wire \layer1_quant_16_fu_614[0]_i_1_n_5 ;
  wire \layer1_quant_17_fu_618[0]_i_1_n_5 ;
  wire \layer1_quant_18_fu_622[0]_i_1_n_5 ;
  wire \layer1_quant_19_fu_626[0]_i_1_n_5 ;
  wire \layer1_quant_1_fu_554[0]_i_1_n_5 ;
  wire \layer1_quant_20_fu_630[0]_i_1_n_5 ;
  wire \layer1_quant_21_fu_634[0]_i_1_n_5 ;
  wire \layer1_quant_22_fu_638[0]_i_1_n_5 ;
  wire \layer1_quant_23_fu_642[0]_i_1_n_5 ;
  wire \layer1_quant_24_fu_646[0]_i_1_n_5 ;
  wire \layer1_quant_25_fu_650[0]_i_1_n_5 ;
  wire \layer1_quant_25_fu_650_reg[0]_0 ;
  wire \layer1_quant_26_fu_654[0]_i_1_n_5 ;
  wire \layer1_quant_27_fu_658[0]_i_1_n_5 ;
  wire \layer1_quant_28_fu_662[0]_i_1_n_5 ;
  wire \layer1_quant_29_fu_666[0]_i_1_n_5 ;
  wire \layer1_quant_2_fu_558[0]_i_1_n_5 ;
  wire \layer1_quant_30_fu_670[0]_i_1_n_5 ;
  wire \layer1_quant_30_fu_670[0]_i_2_n_5 ;
  wire \layer1_quant_31_fu_674[0]_i_1_n_5 ;
  wire \layer1_quant_31_fu_674[0]_i_2_n_5 ;
  wire \layer1_quant_32_fu_678[0]_i_1_n_5 ;
  wire \layer1_quant_33_fu_682[0]_i_1_n_5 ;
  wire \layer1_quant_34_fu_686[0]_i_1_n_5 ;
  wire \layer1_quant_35_fu_690[0]_i_1_n_5 ;
  wire \layer1_quant_36_fu_694[0]_i_1_n_5 ;
  wire \layer1_quant_37_fu_698[0]_i_1_n_5 ;
  wire \layer1_quant_37_fu_698_reg[0]_0 ;
  wire \layer1_quant_38_fu_702[0]_i_1_n_5 ;
  wire \layer1_quant_38_fu_702_reg[0]_0 ;
  wire \layer1_quant_39_fu_706[0]_i_1_n_5 ;
  wire \layer1_quant_39_fu_706_reg[0]_0 ;
  wire \layer1_quant_3_fu_562[0]_i_1_n_5 ;
  wire \layer1_quant_40_fu_710[0]_i_1_n_5 ;
  wire \layer1_quant_40_fu_710_reg[0]_0 ;
  wire \layer1_quant_41_fu_714[0]_i_1_n_5 ;
  wire \layer1_quant_42_fu_718[0]_i_1_n_5 ;
  wire \layer1_quant_43_fu_722[0]_i_1_n_5 ;
  wire \layer1_quant_44_fu_726[0]_i_1_n_5 ;
  wire \layer1_quant_44_fu_726_reg[0]_0 ;
  wire \layer1_quant_45_fu_730[0]_i_1_n_5 ;
  wire \layer1_quant_46_fu_734[0]_i_1_n_5 ;
  wire \layer1_quant_46_fu_734_reg[0]_0 ;
  wire \layer1_quant_47_fu_738[0]_i_1_n_5 ;
  wire \layer1_quant_47_fu_738_reg[0]_0 ;
  wire \layer1_quant_48_fu_742[0]_i_1_n_5 ;
  wire \layer1_quant_48_fu_742_reg[0]_0 ;
  wire \layer1_quant_49_fu_746[0]_i_1_n_5 ;
  wire \layer1_quant_4_fu_566[0]_i_1_n_5 ;
  wire \layer1_quant_50_fu_750[0]_i_1_n_5 ;
  wire \layer1_quant_50_fu_750_reg[0]_0 ;
  wire \layer1_quant_51_fu_754[0]_i_1_n_5 ;
  wire \layer1_quant_52_fu_758[0]_i_1_n_5 ;
  wire \layer1_quant_53_fu_762[0]_i_1_n_5 ;
  wire \layer1_quant_54_fu_766[0]_i_1_n_5 ;
  wire \layer1_quant_55_fu_770[0]_i_1_n_5 ;
  wire \layer1_quant_56_fu_774[0]_i_1_n_5 ;
  wire \layer1_quant_57_fu_778[0]_i_1_n_5 ;
  wire \layer1_quant_58_fu_782[0]_i_1_n_5 ;
  wire \layer1_quant_59_fu_786[0]_i_1_n_5 ;
  wire \layer1_quant_5_fu_570[0]_i_1_n_5 ;
  wire \layer1_quant_60_fu_790[0]_i_1_n_5 ;
  wire \layer1_quant_61_fu_794[0]_i_1_n_5 ;
  wire \layer1_quant_62_fu_798[0]_i_1_n_5 ;
  wire \layer1_quant_62_fu_798[0]_i_2_n_5 ;
  wire \layer1_quant_63_fu_802[0]_i_1_n_5 ;
  wire \layer1_quant_63_fu_802[0]_i_2_n_5 ;
  wire \layer1_quant_64_fu_806[0]_i_1_n_5 ;
  wire \layer1_quant_65_fu_810[0]_i_1_n_5 ;
  wire \layer1_quant_66_fu_814[0]_i_1_n_5 ;
  wire \layer1_quant_67_fu_818[0]_i_1_n_5 ;
  wire \layer1_quant_68_fu_822[0]_i_1_n_5 ;
  wire \layer1_quant_69_fu_826[0]_i_1_n_5 ;
  wire \layer1_quant_6_fu_574[0]_i_1_n_5 ;
  wire \layer1_quant_70_fu_830[0]_i_1_n_5 ;
  wire \layer1_quant_71_fu_834[0]_i_1_n_5 ;
  wire \layer1_quant_72_fu_838[0]_i_1_n_5 ;
  wire \layer1_quant_73_fu_842[0]_i_1_n_5 ;
  wire \layer1_quant_73_fu_842_reg[0]_0 ;
  wire \layer1_quant_74_fu_846[0]_i_1_n_5 ;
  wire \layer1_quant_74_fu_846_reg[0]_0 ;
  wire \layer1_quant_75_fu_850[0]_i_1_n_5 ;
  wire \layer1_quant_76_fu_854[0]_i_1_n_5 ;
  wire \layer1_quant_77_fu_858[0]_i_1_n_5 ;
  wire \layer1_quant_78_fu_862[0]_i_1_n_5 ;
  wire \layer1_quant_79_fu_866[0]_i_1_n_5 ;
  wire \layer1_quant_7_fu_578[0]_i_1_n_5 ;
  wire \layer1_quant_80_fu_870[0]_i_1_n_5 ;
  wire \layer1_quant_81_fu_874[0]_i_1_n_5 ;
  wire \layer1_quant_81_fu_874_reg[0]_0 ;
  wire \layer1_quant_82_fu_878[0]_i_1_n_5 ;
  wire \layer1_quant_83_fu_882[0]_i_1_n_5 ;
  wire \layer1_quant_84_fu_886[0]_i_1_n_5 ;
  wire \layer1_quant_85_fu_890[0]_i_1_n_5 ;
  wire \layer1_quant_86_fu_894[0]_i_1_n_5 ;
  wire \layer1_quant_87_fu_898[0]_i_1_n_5 ;
  wire \layer1_quant_88_fu_902[0]_i_1_n_5 ;
  wire \layer1_quant_89_fu_906[0]_i_1_n_5 ;
  wire \layer1_quant_8_fu_582[0]_i_1_n_5 ;
  wire \layer1_quant_90_fu_910[0]_i_1_n_5 ;
  wire \layer1_quant_91_fu_914[0]_i_1_n_5 ;
  wire \layer1_quant_92_fu_918[0]_i_1_n_5 ;
  wire \layer1_quant_93_fu_922[0]_i_1_n_5 ;
  wire \layer1_quant_94_fu_926[0]_i_1_n_5 ;
  wire \layer1_quant_94_fu_926[0]_i_2_n_5 ;
  wire \layer1_quant_95_fu_930[0]_i_1_n_5 ;
  wire \layer1_quant_95_fu_930[0]_i_2_n_5 ;
  wire \layer1_quant_96_fu_934[0]_i_1_n_5 ;
  wire \layer1_quant_97_fu_938[0]_i_1_n_5 ;
  wire \layer1_quant_97_fu_938[0]_i_2_n_5 ;
  wire \layer1_quant_98_fu_942[0]_i_1_n_5 ;
  wire \layer1_quant_99_fu_946[0]_i_1_n_5 ;
  wire \layer1_quant_99_fu_946[0]_i_2_n_5 ;
  wire \layer1_quant_9_fu_586[0]_i_1_n_5 ;
  wire \layer1_quant_9_fu_586_reg[0]_0 ;
  wire \layer1_quant_fu_550[0]_i_1_n_5 ;
  wire [7:7]p_0_in;
  wire \trunc_ln106_1_reg_3985_reg[0]_0 ;
  wire \trunc_ln106_1_reg_3985_reg_n_5_[1] ;
  wire \trunc_ln106_1_reg_3985_reg_n_5_[2] ;
  wire \trunc_ln106_1_reg_3985_reg_n_5_[3] ;
  wire \trunc_ln106_1_reg_3985_reg_n_5_[4] ;
  wire \trunc_ln106_1_reg_3985_reg_n_5_[5] ;
  wire \trunc_ln106_1_reg_3985_reg_n_5_[6] ;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_127_reg_3794[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out),
        .O(\layer1_quant_39_fu_706_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_127_reg_3794[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out),
        .O(add_ln51_127_fu_2878_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_127_reg_3794[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out),
        .O(add_ln51_127_fu_2878_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_130_reg_3799[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out),
        .O(\layer1_quant_123_fu_1042_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_130_reg_3799[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out),
        .O(add_ln51_130_fu_2904_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_130_reg_3799[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out),
        .O(add_ln51_130_fu_2904_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_134_reg_3804[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out),
        .O(\layer1_quant_73_fu_842_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_134_reg_3804[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out),
        .O(add_ln51_134_fu_2930_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_134_reg_3804[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out),
        .O(add_ln51_134_fu_2930_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_137_reg_3809[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out),
        .O(\layer1_quant_9_fu_586_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_137_reg_3809[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out),
        .O(add_ln51_137_fu_2956_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_137_reg_3809[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out),
        .O(add_ln51_137_fu_2956_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_142_reg_3814[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out),
        .O(\layer1_quant_111_fu_994_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_142_reg_3814[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out),
        .O(add_ln51_142_fu_2982_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_142_reg_3814[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out),
        .O(add_ln51_142_fu_2982_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_145_reg_3819[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out),
        .O(\layer1_quant_44_fu_726_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_145_reg_3819[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out),
        .O(add_ln51_145_fu_3008_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_145_reg_3819[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out),
        .O(add_ln51_145_fu_3008_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_149_reg_3824[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out),
        .O(\layer1_quant_105_fu_970_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_149_reg_3824[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out),
        .O(add_ln51_149_fu_3034_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_149_reg_3824[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out),
        .O(add_ln51_149_fu_3034_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_152_reg_3829[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out),
        .O(\layer1_quant_74_fu_846_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_152_reg_3829[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out),
        .O(add_ln51_152_fu_3060_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_152_reg_3829[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out),
        .O(add_ln51_152_fu_3060_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_158_reg_3834[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out),
        .O(\layer1_quant_46_fu_734_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_158_reg_3834[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out),
        .O(add_ln51_158_fu_3086_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_158_reg_3834[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out),
        .O(add_ln51_158_fu_3086_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_161_reg_3839[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out),
        .O(\layer1_quant_40_fu_710_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_161_reg_3839[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out),
        .O(add_ln51_161_fu_3112_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_161_reg_3839[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out),
        .O(add_ln51_161_fu_3112_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_165_reg_3844[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out),
        .O(\layer1_quant_37_fu_698_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_165_reg_3844[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out),
        .O(add_ln51_165_fu_3138_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_165_reg_3844[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out),
        .O(add_ln51_165_fu_3138_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_168_reg_3849[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out),
        .O(\layer1_quant_109_fu_986_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_168_reg_3849[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out),
        .O(add_ln51_168_fu_3164_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_168_reg_3849[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out),
        .O(add_ln51_168_fu_3164_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_173_reg_3854[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out),
        .O(\layer1_quant_48_fu_742_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_173_reg_3854[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out),
        .O(add_ln51_173_fu_3190_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_173_reg_3854[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out),
        .O(add_ln51_173_fu_3190_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_176_reg_3859[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out),
        .O(\layer1_quant_81_fu_874_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_176_reg_3859[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out),
        .O(add_ln51_176_fu_3216_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_176_reg_3859[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out),
        .O(add_ln51_176_fu_3216_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_180_reg_3864[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out),
        .O(\layer1_quant_38_fu_702_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_180_reg_3864[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out),
        .O(add_ln51_180_fu_3242_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_180_reg_3864[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out),
        .O(add_ln51_180_fu_3242_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln51_183_reg_3869[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out),
        .O(\layer1_quant_50_fu_750_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h71E7)) 
    \add_ln51_183_reg_3869[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out),
        .O(add_ln51_183_fu_3268_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \add_ln51_183_reg_3869[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out),
        .O(add_ln51_183_fu_3268_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_95_reg_3754[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out),
        .O(\layer1_quant_25_fu_650_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_95_reg_3754[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out),
        .O(add_ln51_95_fu_2670_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_95_reg_3754[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out),
        .O(add_ln51_95_fu_2670_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_98_reg_3759[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out),
        .O(\layer1_quant_47_fu_738_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_98_reg_3759[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out),
        .O(add_ln51_98_fu_2696_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_98_reg_3759[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out),
        .O(add_ln51_98_fu_2696_p2[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(p_0_in),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .Q(Q),
        .add_ln106_fu_1998_p2(add_ln106_fu_1998_p2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i(ap_sig_allocacmp_i),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_28),
        .grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0),
        .i_2_fu_5460(i_2_fu_5460),
        .\i_2_fu_546_reg[4] (\i_2_fu_546_reg_n_5_[1] ),
        .\i_2_fu_546_reg[4]_0 (\i_2_fu_546_reg_n_5_[3] ),
        .\i_2_fu_546_reg[4]_1 (\i_2_fu_546_reg_n_5_[4] ),
        .\i_2_fu_546_reg[4]_2 (\i_2_fu_546_reg_n_5_[2] ),
        .\i_2_fu_546_reg[4]_3 (\i_2_fu_546_reg_n_5_[0] ),
        .\i_2_fu_546_reg[7] (\i_2_fu_546_reg_n_5_[7] ),
        .ram_reg(\i_2_fu_546_reg_n_5_[6] ),
        .ram_reg_0(\i_2_fu_546_reg_n_5_[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_546_reg[0] 
       (.C(ap_clk),
        .CE(i_2_fu_5460),
        .D(add_ln106_fu_1998_p2[0]),
        .Q(\i_2_fu_546_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_546_reg[1] 
       (.C(ap_clk),
        .CE(i_2_fu_5460),
        .D(add_ln106_fu_1998_p2[1]),
        .Q(\i_2_fu_546_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_546_reg[2] 
       (.C(ap_clk),
        .CE(i_2_fu_5460),
        .D(add_ln106_fu_1998_p2[2]),
        .Q(\i_2_fu_546_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_546_reg[3] 
       (.C(ap_clk),
        .CE(i_2_fu_5460),
        .D(add_ln106_fu_1998_p2[3]),
        .Q(\i_2_fu_546_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_546_reg[4] 
       (.C(ap_clk),
        .CE(i_2_fu_5460),
        .D(add_ln106_fu_1998_p2[4]),
        .Q(\i_2_fu_546_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_546_reg[5] 
       (.C(ap_clk),
        .CE(i_2_fu_5460),
        .D(add_ln106_fu_1998_p2[5]),
        .Q(\i_2_fu_546_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_546_reg[6] 
       (.C(ap_clk),
        .CE(i_2_fu_5460),
        .D(add_ln106_fu_1998_p2[6]),
        .Q(\i_2_fu_546_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_546_reg[7] 
       (.C(ap_clk),
        .CE(i_2_fu_5460),
        .D(add_ln106_fu_1998_p2[7]),
        .Q(\i_2_fu_546_reg_n_5_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_100_fu_950[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_954[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out),
        .O(\layer1_quant_100_fu_950[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_100_fu_950_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_100_fu_950[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_101_fu_954[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_954[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out),
        .O(\layer1_quant_101_fu_954[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \layer1_quant_101_fu_954[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .O(\layer1_quant_101_fu_954[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_101_fu_954_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_101_fu_954[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_102_fu_958[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_962[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out),
        .O(\layer1_quant_102_fu_958[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_102_fu_958_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_102_fu_958[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_102_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_103_fu_962[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_962[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out),
        .O(\layer1_quant_103_fu_962[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \layer1_quant_103_fu_962[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_103_fu_962[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_103_fu_962_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_103_fu_962[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_104_fu_966[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_970[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out),
        .O(\layer1_quant_104_fu_966[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_104_fu_966_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_104_fu_966[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_105_fu_970[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_970[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out),
        .O(\layer1_quant_105_fu_970[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \layer1_quant_105_fu_970[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_105_fu_970[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_105_fu_970_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_105_fu_970[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_105_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_106_fu_974[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_978[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out),
        .O(\layer1_quant_106_fu_974[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_106_fu_974_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_106_fu_974[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_107_fu_978[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_978[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out),
        .O(\layer1_quant_107_fu_978[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_107_fu_978[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_107_fu_978[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_107_fu_978_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_107_fu_978[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_108_fu_982[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_986[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out),
        .O(\layer1_quant_108_fu_982[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_108_fu_982_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_108_fu_982[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_108_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_109_fu_986[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_986[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out),
        .O(\layer1_quant_109_fu_986[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_109_fu_986[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .O(\layer1_quant_109_fu_986[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_109_fu_986_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_109_fu_986[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_109_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_10_fu_590[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_978[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out),
        .O(\layer1_quant_10_fu_590[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_10_fu_590_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_10_fu_590[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_10_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_110_fu_990[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_994[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out),
        .O(\layer1_quant_110_fu_990[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_110_fu_990_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_110_fu_990[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_110_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_111_fu_994[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_994[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out),
        .O(\layer1_quant_111_fu_994[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \layer1_quant_111_fu_994[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_111_fu_994[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_111_fu_994_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_111_fu_994[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_111_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_112_fu_998[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1002[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out),
        .O(\layer1_quant_112_fu_998[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_112_fu_998_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_112_fu_998[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_112_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_113_fu_1002[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1002[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out),
        .O(\layer1_quant_113_fu_1002[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \layer1_quant_113_fu_1002[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_113_fu_1002[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_113_fu_1002_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_113_fu_1002[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_114_fu_1006[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1010[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out),
        .O(\layer1_quant_114_fu_1006[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_114_fu_1006_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_114_fu_1006[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_114_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_115_fu_1010[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1010[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out),
        .O(\layer1_quant_115_fu_1010[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_115_fu_1010[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_115_fu_1010[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_115_fu_1010_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_115_fu_1010[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_115_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_116_fu_1014[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1018[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out),
        .O(\layer1_quant_116_fu_1014[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_116_fu_1014_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_116_fu_1014[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_117_fu_1018[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1018[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out),
        .O(\layer1_quant_117_fu_1018[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_117_fu_1018[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .O(\layer1_quant_117_fu_1018[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_117_fu_1018_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_117_fu_1018[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_117_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_118_fu_1022[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1026[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out),
        .O(\layer1_quant_118_fu_1022[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_118_fu_1022_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_118_fu_1022[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_118_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_119_fu_1026[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1026[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out),
        .O(\layer1_quant_119_fu_1026[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \layer1_quant_119_fu_1026[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_119_fu_1026[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_119_fu_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_119_fu_1026[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_119_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_11_fu_594[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_978[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out),
        .O(\layer1_quant_11_fu_594[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_11_fu_594_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_11_fu_594[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_11_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_120_fu_1030[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1034[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out),
        .O(\layer1_quant_120_fu_1030[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_120_fu_1030_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_120_fu_1030[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_120_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_121_fu_1034[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1034[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out),
        .O(\layer1_quant_121_fu_1034[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \layer1_quant_121_fu_1034[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_121_fu_1034[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_121_fu_1034_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_121_fu_1034[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_121_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_122_fu_1038[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1042[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out),
        .O(\layer1_quant_122_fu_1038[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_122_fu_1038_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_122_fu_1038[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_122_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_123_fu_1042[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1042[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out),
        .O(\layer1_quant_123_fu_1042[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \layer1_quant_123_fu_1042[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_123_fu_1042[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_123_fu_1042_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_123_fu_1042[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_123_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_124_fu_1046[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1050[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out),
        .O(\layer1_quant_124_fu_1046[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_124_fu_1046_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_124_fu_1046[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_125_fu_1050[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1050[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out),
        .O(\layer1_quant_125_fu_1050[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \layer1_quant_125_fu_1050[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .O(\layer1_quant_125_fu_1050[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_125_fu_1050_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_125_fu_1050[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_126_fu_1054[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1058[0]_i_3_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out),
        .O(\layer1_quant_126_fu_1054[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \layer1_quant_126_fu_1054[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[6] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[5] ),
        .I2(\trunc_ln106_1_reg_3985_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_126_fu_1054[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_126_fu_1054_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_126_fu_1054[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_127_fu_1058[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1058[0]_i_3_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out),
        .O(\layer1_quant_127_fu_1058[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \layer1_quant_127_fu_1058[0]_i_3 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_127_fu_1058[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \layer1_quant_127_fu_1058[0]_i_4 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[6] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[5] ),
        .I2(\trunc_ln106_1_reg_3985_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_127_fu_1058[0]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_127_fu_1058_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_127_fu_1058[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_12_fu_598[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_986[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out),
        .O(\layer1_quant_12_fu_598[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_12_fu_598_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_12_fu_598[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_13_fu_602[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_986[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out),
        .O(\layer1_quant_13_fu_602[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_13_fu_602_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_13_fu_602[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_14_fu_606[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_994[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out),
        .O(\layer1_quant_14_fu_606[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_14_fu_606_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_14_fu_606[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_15_fu_610[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_994[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out),
        .O(\layer1_quant_15_fu_610[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_15_fu_610_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_15_fu_610[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_16_fu_614[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1002[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out),
        .O(\layer1_quant_16_fu_614[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_16_fu_614_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_16_fu_614[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_16_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_17_fu_618[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1002[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out),
        .O(\layer1_quant_17_fu_618[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_17_fu_618_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_17_fu_618[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_18_fu_622[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1010[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out),
        .O(\layer1_quant_18_fu_622[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_18_fu_622_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_18_fu_622[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_18_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_19_fu_626[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1010[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out),
        .O(\layer1_quant_19_fu_626[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_19_fu_626_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_19_fu_626[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_1_fu_554[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_938[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out),
        .O(\layer1_quant_1_fu_554[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_1_fu_554_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_1_fu_554[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_20_fu_630[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1018[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out),
        .O(\layer1_quant_20_fu_630[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_20_fu_630_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_20_fu_630[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_20_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_21_fu_634[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1018[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out),
        .O(\layer1_quant_21_fu_634[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_21_fu_634_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_21_fu_634[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_22_fu_638[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1026[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out),
        .O(\layer1_quant_22_fu_638[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_22_fu_638_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_22_fu_638[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_22_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_23_fu_642[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1026[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out),
        .O(\layer1_quant_23_fu_642[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_23_fu_642_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_23_fu_642[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_24_fu_646[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1034[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out),
        .O(\layer1_quant_24_fu_646[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_24_fu_646_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_24_fu_646[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_25_fu_650[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1034[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out),
        .O(\layer1_quant_25_fu_650[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_25_fu_650_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_25_fu_650[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_25_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_26_fu_654[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1042[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out),
        .O(\layer1_quant_26_fu_654[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_26_fu_654_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_26_fu_654[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_26_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_27_fu_658[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1042[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out),
        .O(\layer1_quant_27_fu_658[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_27_fu_658_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_27_fu_658[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_27_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_28_fu_662[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1050[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out),
        .O(\layer1_quant_28_fu_662[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_28_fu_662_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_28_fu_662[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_28_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_29_fu_666[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1050[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out),
        .O(\layer1_quant_29_fu_666[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_29_fu_666_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_29_fu_666[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_29_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_2_fu_558[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_946[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out),
        .O(\layer1_quant_2_fu_558[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_2_fu_558_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_2_fu_558[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_30_fu_670[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1058[0]_i_3_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out),
        .O(\layer1_quant_30_fu_670[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \layer1_quant_30_fu_670[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[6] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[5] ),
        .I2(\trunc_ln106_1_reg_3985_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_30_fu_670[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_30_fu_670_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_30_fu_670[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_31_fu_674[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1058[0]_i_3_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out),
        .O(\layer1_quant_31_fu_674[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \layer1_quant_31_fu_674[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[6] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[5] ),
        .I2(\trunc_ln106_1_reg_3985_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_31_fu_674[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_31_fu_674_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_31_fu_674[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_32_fu_678[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_938[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out),
        .O(\layer1_quant_32_fu_678[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_32_fu_678_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_32_fu_678[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_32_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_33_fu_682[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_938[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out),
        .O(\layer1_quant_33_fu_682[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_33_fu_682_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_33_fu_682[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_33_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_34_fu_686[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_946[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out),
        .O(\layer1_quant_34_fu_686[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_34_fu_686_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_34_fu_686[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_35_fu_690[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_946[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out),
        .O(\layer1_quant_35_fu_690[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_35_fu_690_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_35_fu_690[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_35_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_36_fu_694[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_954[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out),
        .O(\layer1_quant_36_fu_694[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_36_fu_694_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_36_fu_694[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_37_fu_698[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_954[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out),
        .O(\layer1_quant_37_fu_698[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_37_fu_698_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_37_fu_698[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_37_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_38_fu_702[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_962[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out),
        .O(\layer1_quant_38_fu_702[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_38_fu_702_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_38_fu_702[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_38_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_39_fu_706[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_962[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out),
        .O(\layer1_quant_39_fu_706[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_39_fu_706_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_39_fu_706[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_39_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_3_fu_562[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_946[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out),
        .O(\layer1_quant_3_fu_562[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_3_fu_562_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_3_fu_562[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_40_fu_710[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_970[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out),
        .O(\layer1_quant_40_fu_710[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_40_fu_710_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_40_fu_710[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_40_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_41_fu_714[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_970[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out),
        .O(\layer1_quant_41_fu_714[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_41_fu_714_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_41_fu_714[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_42_fu_718[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_978[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out),
        .O(\layer1_quant_42_fu_718[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_42_fu_718_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_42_fu_718[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_42_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_43_fu_722[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_978[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out),
        .O(\layer1_quant_43_fu_722[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_43_fu_722_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_43_fu_722[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_43_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_44_fu_726[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_986[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out),
        .O(\layer1_quant_44_fu_726[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_44_fu_726_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_44_fu_726[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_44_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_45_fu_730[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_986[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out),
        .O(\layer1_quant_45_fu_730[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_45_fu_730_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_45_fu_730[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_46_fu_734[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_994[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out),
        .O(\layer1_quant_46_fu_734[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_46_fu_734_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_46_fu_734[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_46_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_47_fu_738[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_994[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out),
        .O(\layer1_quant_47_fu_738[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_47_fu_738_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_47_fu_738[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_47_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_48_fu_742[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1002[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out),
        .O(\layer1_quant_48_fu_742[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_48_fu_742_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_48_fu_742[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_48_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_49_fu_746[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1002[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out),
        .O(\layer1_quant_49_fu_746[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_49_fu_746_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_49_fu_746[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_49_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_4_fu_566[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_954[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out),
        .O(\layer1_quant_4_fu_566[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_4_fu_566_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_4_fu_566[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_4_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_50_fu_750[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1010[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out),
        .O(\layer1_quant_50_fu_750[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_50_fu_750_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_50_fu_750[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_50_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_51_fu_754[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1010[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out),
        .O(\layer1_quant_51_fu_754[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_51_fu_754_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_51_fu_754[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_51_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_52_fu_758[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1018[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out),
        .O(\layer1_quant_52_fu_758[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_52_fu_758_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_52_fu_758[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_53_fu_762[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1018[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out),
        .O(\layer1_quant_53_fu_762[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_53_fu_762_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_53_fu_762[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_54_fu_766[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1026[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out),
        .O(\layer1_quant_54_fu_766[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_54_fu_766_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_54_fu_766[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_54_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_55_fu_770[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1026[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out),
        .O(\layer1_quant_55_fu_770[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_55_fu_770_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_55_fu_770[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_55_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_56_fu_774[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1034[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out),
        .O(\layer1_quant_56_fu_774[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_56_fu_774_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_56_fu_774[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_57_fu_778[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1034[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out),
        .O(\layer1_quant_57_fu_778[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_57_fu_778_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_57_fu_778[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_58_fu_782[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1042[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out),
        .O(\layer1_quant_58_fu_782[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_58_fu_782_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_58_fu_782[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_59_fu_786[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1042[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out),
        .O(\layer1_quant_59_fu_786[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_59_fu_786_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_59_fu_786[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_59_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_5_fu_570[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_954[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out),
        .O(\layer1_quant_5_fu_570[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_5_fu_570_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_5_fu_570[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_5_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_60_fu_790[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1050[0]_i_2_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out),
        .O(\layer1_quant_60_fu_790[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_60_fu_790_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_60_fu_790[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_61_fu_794[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1050[0]_i_2_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out),
        .O(\layer1_quant_61_fu_794[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_61_fu_794_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_61_fu_794[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_62_fu_798[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1058[0]_i_3_n_5 ),
        .I2(\layer1_quant_62_fu_798[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out),
        .O(\layer1_quant_62_fu_798[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_62_fu_798[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[6] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[5] ),
        .I2(\trunc_ln106_1_reg_3985_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_62_fu_798[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_62_fu_798_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_62_fu_798[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_62_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_63_fu_802[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1058[0]_i_3_n_5 ),
        .I2(\layer1_quant_63_fu_802[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out),
        .O(\layer1_quant_63_fu_802[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \layer1_quant_63_fu_802[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[6] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[5] ),
        .I2(\trunc_ln106_1_reg_3985_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_63_fu_802[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_63_fu_802_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_63_fu_802[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_63_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_64_fu_806[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_938[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out),
        .O(\layer1_quant_64_fu_806[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_64_fu_806_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_64_fu_806[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_65_fu_810[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_938[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out),
        .O(\layer1_quant_65_fu_810[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_65_fu_810_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_65_fu_810[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_66_fu_814[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_946[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out),
        .O(\layer1_quant_66_fu_814[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_66_fu_814_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_66_fu_814[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_67_fu_818[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_946[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out),
        .O(\layer1_quant_67_fu_818[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_67_fu_818_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_67_fu_818[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_67_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_68_fu_822[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_954[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out),
        .O(\layer1_quant_68_fu_822[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_68_fu_822_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_68_fu_822[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_69_fu_826[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_101_fu_954[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out),
        .O(\layer1_quant_69_fu_826[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_69_fu_826_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_69_fu_826[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_69_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_6_fu_574[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_962[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out),
        .O(\layer1_quant_6_fu_574[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_6_fu_574_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_6_fu_574[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_70_fu_830[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_962[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out),
        .O(\layer1_quant_70_fu_830[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_70_fu_830_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_70_fu_830[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_70_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_71_fu_834[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_962[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out),
        .O(\layer1_quant_71_fu_834[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_71_fu_834_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_71_fu_834[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_71_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_72_fu_838[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_970[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out),
        .O(\layer1_quant_72_fu_838[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_72_fu_838_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_72_fu_838[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_73_fu_842[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_970[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out),
        .O(\layer1_quant_73_fu_842[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_73_fu_842_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_73_fu_842[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_73_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_74_fu_846[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_978[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out),
        .O(\layer1_quant_74_fu_846[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_74_fu_846_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_74_fu_846[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_74_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_75_fu_850[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_107_fu_978[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out),
        .O(\layer1_quant_75_fu_850[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_75_fu_850_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_75_fu_850[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_76_fu_854[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_986[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out),
        .O(\layer1_quant_76_fu_854[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_76_fu_854_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_76_fu_854[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_77_fu_858[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_109_fu_986[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out),
        .O(\layer1_quant_77_fu_858[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_77_fu_858_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_77_fu_858[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_78_fu_862[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_994[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out),
        .O(\layer1_quant_78_fu_862[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_78_fu_862_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_78_fu_862[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_78_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_79_fu_866[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_111_fu_994[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out),
        .O(\layer1_quant_79_fu_866[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_79_fu_866_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_79_fu_866[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_7_fu_578[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_103_fu_962[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out),
        .O(\layer1_quant_7_fu_578[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_7_fu_578_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_7_fu_578[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_7_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_80_fu_870[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1002[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out),
        .O(\layer1_quant_80_fu_870[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_80_fu_870_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_80_fu_870[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_81_fu_874[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_113_fu_1002[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out),
        .O(\layer1_quant_81_fu_874[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_81_fu_874_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_81_fu_874[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_81_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_82_fu_878[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1010[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out),
        .O(\layer1_quant_82_fu_878[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_82_fu_878_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_82_fu_878[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_82_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_83_fu_882[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_115_fu_1010[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out),
        .O(\layer1_quant_83_fu_882[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_83_fu_882_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_83_fu_882[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_83_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_84_fu_886[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1018[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out),
        .O(\layer1_quant_84_fu_886[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_84_fu_886_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_84_fu_886[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_84_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_85_fu_890[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_117_fu_1018[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out),
        .O(\layer1_quant_85_fu_890[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_85_fu_890_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_85_fu_890[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_86_fu_894[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1026[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out),
        .O(\layer1_quant_86_fu_894[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_86_fu_894_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_86_fu_894[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_86_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_87_fu_898[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_119_fu_1026[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out),
        .O(\layer1_quant_87_fu_898[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_87_fu_898_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_87_fu_898[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_87_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_88_fu_902[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1034[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out),
        .O(\layer1_quant_88_fu_902[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_88_fu_902_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_88_fu_902[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_89_fu_906[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_121_fu_1034[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out),
        .O(\layer1_quant_89_fu_906[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_89_fu_906_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_89_fu_906[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_8_fu_582[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_970[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out),
        .O(\layer1_quant_8_fu_582[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_8_fu_582_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_8_fu_582[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_8_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_90_fu_910[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1042[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out),
        .O(\layer1_quant_90_fu_910[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_90_fu_910_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_90_fu_910[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_91_fu_914[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_123_fu_1042[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out),
        .O(\layer1_quant_91_fu_914[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_91_fu_914_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_91_fu_914[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_92_fu_918[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1050[0]_i_2_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out),
        .O(\layer1_quant_92_fu_918[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_92_fu_918_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_92_fu_918[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_93_fu_922[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_125_fu_1050[0]_i_2_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out),
        .O(\layer1_quant_93_fu_922[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_93_fu_922_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_93_fu_922[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_94_fu_926[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1058[0]_i_3_n_5 ),
        .I2(\layer1_quant_94_fu_926[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out),
        .O(\layer1_quant_94_fu_926[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \layer1_quant_94_fu_926[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[5] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[6] ),
        .I2(\trunc_ln106_1_reg_3985_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_94_fu_926[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_94_fu_926_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_94_fu_926[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_94_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_95_fu_930[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_127_fu_1058[0]_i_3_n_5 ),
        .I2(\layer1_quant_95_fu_930[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out),
        .O(\layer1_quant_95_fu_930[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \layer1_quant_95_fu_930[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[5] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[6] ),
        .I2(\trunc_ln106_1_reg_3985_reg[0]_0 ),
        .I3(p_0_in),
        .O(\layer1_quant_95_fu_930[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_95_fu_930_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_95_fu_930[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_95_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_96_fu_934[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_938[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out),
        .O(\layer1_quant_96_fu_934[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_96_fu_934_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_96_fu_934[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_96_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_97_fu_938[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_938[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out),
        .O(\layer1_quant_97_fu_938[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \layer1_quant_97_fu_938[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_97_fu_938[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_97_fu_938_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_97_fu_938[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_98_fu_942[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_946[0]_i_2_n_5 ),
        .I2(\layer1_quant_126_fu_1054[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out),
        .O(\layer1_quant_98_fu_942[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_98_fu_942_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_98_fu_942[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_98_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_99_fu_946[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_99_fu_946[0]_i_2_n_5 ),
        .I2(\layer1_quant_127_fu_1058[0]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out),
        .O(\layer1_quant_99_fu_946[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \layer1_quant_99_fu_946[0]_i_2 
       (.I0(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .I1(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .I2(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .I3(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .O(\layer1_quant_99_fu_946[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_99_fu_946_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_99_fu_946[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_99_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_9_fu_586[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_105_fu_970[0]_i_2_n_5 ),
        .I2(\layer1_quant_31_fu_674[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out),
        .O(\layer1_quant_9_fu_586[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_9_fu_586_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_9_fu_586[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_9_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \layer1_quant_fu_550[0]_i_1 
       (.I0(CO),
        .I1(\layer1_quant_97_fu_938[0]_i_2_n_5 ),
        .I2(\layer1_quant_30_fu_670[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out),
        .O(\layer1_quant_fu_550[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer1_quant_fu_550_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer1_quant_fu_550[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_out),
        .R(1'b0));
  FDRE \trunc_ln106_1_reg_3985_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i),
        .Q(\trunc_ln106_1_reg_3985_reg[0]_0 ),
        .R(1'b0));
  FDRE \trunc_ln106_1_reg_3985_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[0]),
        .Q(\trunc_ln106_1_reg_3985_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \trunc_ln106_1_reg_3985_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[1]),
        .Q(\trunc_ln106_1_reg_3985_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \trunc_ln106_1_reg_3985_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[2]),
        .Q(\trunc_ln106_1_reg_3985_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \trunc_ln106_1_reg_3985_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[3]),
        .Q(\trunc_ln106_1_reg_3985_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \trunc_ln106_1_reg_3985_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[4]),
        .Q(\trunc_ln106_1_reg_3985_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \trunc_ln106_1_reg_3985_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[5]),
        .Q(\trunc_ln106_1_reg_3985_reg_n_5_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_117_4
   (D,
    d0,
    add_ln120_fu_167_p2,
    \ap_CS_fsm_reg[12] ,
    add_ln120_2_fu_193_p2,
    \ap_CS_fsm_reg[12]_0 ,
    add_ln120_1_fu_180_p2,
    \ap_CS_fsm_reg[12]_1 ,
    add_ln120_3_fu_206_p2,
    \ap_CS_fsm_reg[11] ,
    layer2_activations_ce0,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
    cnt_2_fu_3680_p2,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0,
    ap_clk,
    ram_reg_0_15_30_30_i_2_0,
    q1,
    ram_reg_0_15_30_30_i_2__1_0,
    ram_reg_0_15_30_30_i_2__2_0,
    ap_rst_n,
    ap_rst_n_inv);
  output [1:0]D;
  output [23:0]d0;
  output [1:0]add_ln120_fu_167_p2;
  output [23:0]\ap_CS_fsm_reg[12] ;
  output [1:0]add_ln120_2_fu_193_p2;
  output [23:0]\ap_CS_fsm_reg[12]_0 ;
  output [1:0]add_ln120_1_fu_180_p2;
  output [23:0]\ap_CS_fsm_reg[12]_1 ;
  output [1:0]add_ln120_3_fu_206_p2;
  output \ap_CS_fsm_reg[11] ;
  output layer2_activations_ce0;
  output grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  input [3:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg;
  input [1:0]cnt_2_fu_3680_p2;
  input grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0;
  input ap_clk;
  input [25:0]ram_reg_0_15_30_30_i_2_0;
  input [25:0]q1;
  input [25:0]ram_reg_0_15_30_30_i_2__1_0;
  input [25:0]ram_reg_0_15_30_30_i_2__2_0;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [3:0]Q;
  wire [6:2]add_ln117_fu_150_p2;
  wire [1:0]add_ln120_1_fu_180_p2;
  wire [1:0]add_ln120_2_fu_193_p2;
  wire [1:0]add_ln120_3_fu_206_p2;
  wire [1:0]add_ln120_fu_167_p2;
  wire \ap_CS_fsm_reg[11] ;
  wire [23:0]\ap_CS_fsm_reg[12] ;
  wire [23:0]\ap_CS_fsm_reg[12]_0 ;
  wire [23:0]\ap_CS_fsm_reg[12]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]cnt_2_fu_3680_p2;
  wire [23:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg;
  wire [29:6]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0;
  wire [29:6]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  wire [29:6]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0;
  wire [29:6]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0;
  wire i_3_fu_440;
  wire \i_3_fu_44_reg_n_5_[2] ;
  wire \i_3_fu_44_reg_n_5_[3] ;
  wire \i_3_fu_44_reg_n_5_[4] ;
  wire \i_3_fu_44_reg_n_5_[5] ;
  wire \i_3_fu_44_reg_n_5_[6] ;
  wire layer2_activations_ce0;
  wire [25:0]q1;
  wire ram_reg_0_15_10_10_i_2__0_n_5;
  wire ram_reg_0_15_10_10_i_2__0_n_6;
  wire ram_reg_0_15_10_10_i_2__0_n_7;
  wire ram_reg_0_15_10_10_i_2__0_n_8;
  wire ram_reg_0_15_10_10_i_2__1_n_5;
  wire ram_reg_0_15_10_10_i_2__1_n_6;
  wire ram_reg_0_15_10_10_i_2__1_n_7;
  wire ram_reg_0_15_10_10_i_2__1_n_8;
  wire ram_reg_0_15_10_10_i_2__2_n_5;
  wire ram_reg_0_15_10_10_i_2__2_n_6;
  wire ram_reg_0_15_10_10_i_2__2_n_7;
  wire ram_reg_0_15_10_10_i_2__2_n_8;
  wire ram_reg_0_15_10_10_i_2_n_5;
  wire ram_reg_0_15_10_10_i_2_n_6;
  wire ram_reg_0_15_10_10_i_2_n_7;
  wire ram_reg_0_15_10_10_i_2_n_8;
  wire ram_reg_0_15_10_10_i_3__0_n_5;
  wire ram_reg_0_15_10_10_i_3__1_n_5;
  wire ram_reg_0_15_10_10_i_3__2_n_5;
  wire ram_reg_0_15_10_10_i_3_n_5;
  wire ram_reg_0_15_10_10_i_4__0_n_5;
  wire ram_reg_0_15_10_10_i_4__1_n_5;
  wire ram_reg_0_15_10_10_i_4__2_n_5;
  wire ram_reg_0_15_10_10_i_4_n_5;
  wire ram_reg_0_15_10_10_i_5__0_n_5;
  wire ram_reg_0_15_10_10_i_5__1_n_5;
  wire ram_reg_0_15_10_10_i_5__2_n_5;
  wire ram_reg_0_15_10_10_i_5_n_5;
  wire ram_reg_0_15_10_10_i_6__0_n_5;
  wire ram_reg_0_15_10_10_i_6__1_n_5;
  wire ram_reg_0_15_10_10_i_6__2_n_5;
  wire ram_reg_0_15_10_10_i_6_n_5;
  wire ram_reg_0_15_14_14_i_2__0_n_5;
  wire ram_reg_0_15_14_14_i_2__0_n_6;
  wire ram_reg_0_15_14_14_i_2__0_n_7;
  wire ram_reg_0_15_14_14_i_2__0_n_8;
  wire ram_reg_0_15_14_14_i_2__1_n_5;
  wire ram_reg_0_15_14_14_i_2__1_n_6;
  wire ram_reg_0_15_14_14_i_2__1_n_7;
  wire ram_reg_0_15_14_14_i_2__1_n_8;
  wire ram_reg_0_15_14_14_i_2__2_n_5;
  wire ram_reg_0_15_14_14_i_2__2_n_6;
  wire ram_reg_0_15_14_14_i_2__2_n_7;
  wire ram_reg_0_15_14_14_i_2__2_n_8;
  wire ram_reg_0_15_14_14_i_2_n_5;
  wire ram_reg_0_15_14_14_i_2_n_6;
  wire ram_reg_0_15_14_14_i_2_n_7;
  wire ram_reg_0_15_14_14_i_2_n_8;
  wire ram_reg_0_15_14_14_i_3__0_n_5;
  wire ram_reg_0_15_14_14_i_3__1_n_5;
  wire ram_reg_0_15_14_14_i_3__2_n_5;
  wire ram_reg_0_15_14_14_i_3_n_5;
  wire ram_reg_0_15_14_14_i_4__0_n_5;
  wire ram_reg_0_15_14_14_i_4__1_n_5;
  wire ram_reg_0_15_14_14_i_4__2_n_5;
  wire ram_reg_0_15_14_14_i_4_n_5;
  wire ram_reg_0_15_14_14_i_5__0_n_5;
  wire ram_reg_0_15_14_14_i_5__1_n_5;
  wire ram_reg_0_15_14_14_i_5__2_n_5;
  wire ram_reg_0_15_14_14_i_5_n_5;
  wire ram_reg_0_15_14_14_i_6__0_n_5;
  wire ram_reg_0_15_14_14_i_6__1_n_5;
  wire ram_reg_0_15_14_14_i_6__2_n_5;
  wire ram_reg_0_15_14_14_i_6_n_5;
  wire ram_reg_0_15_18_18_i_2__0_n_5;
  wire ram_reg_0_15_18_18_i_2__0_n_6;
  wire ram_reg_0_15_18_18_i_2__0_n_7;
  wire ram_reg_0_15_18_18_i_2__0_n_8;
  wire ram_reg_0_15_18_18_i_2__1_n_5;
  wire ram_reg_0_15_18_18_i_2__1_n_6;
  wire ram_reg_0_15_18_18_i_2__1_n_7;
  wire ram_reg_0_15_18_18_i_2__1_n_8;
  wire ram_reg_0_15_18_18_i_2__2_n_5;
  wire ram_reg_0_15_18_18_i_2__2_n_6;
  wire ram_reg_0_15_18_18_i_2__2_n_7;
  wire ram_reg_0_15_18_18_i_2__2_n_8;
  wire ram_reg_0_15_18_18_i_2_n_5;
  wire ram_reg_0_15_18_18_i_2_n_6;
  wire ram_reg_0_15_18_18_i_2_n_7;
  wire ram_reg_0_15_18_18_i_2_n_8;
  wire ram_reg_0_15_18_18_i_3__0_n_5;
  wire ram_reg_0_15_18_18_i_3__1_n_5;
  wire ram_reg_0_15_18_18_i_3__2_n_5;
  wire ram_reg_0_15_18_18_i_3_n_5;
  wire ram_reg_0_15_18_18_i_4__0_n_5;
  wire ram_reg_0_15_18_18_i_4__1_n_5;
  wire ram_reg_0_15_18_18_i_4__2_n_5;
  wire ram_reg_0_15_18_18_i_4_n_5;
  wire ram_reg_0_15_18_18_i_5__0_n_5;
  wire ram_reg_0_15_18_18_i_5__1_n_5;
  wire ram_reg_0_15_18_18_i_5__2_n_5;
  wire ram_reg_0_15_18_18_i_5_n_5;
  wire ram_reg_0_15_18_18_i_6__0_n_5;
  wire ram_reg_0_15_18_18_i_6__1_n_5;
  wire ram_reg_0_15_18_18_i_6__2_n_5;
  wire ram_reg_0_15_18_18_i_6_n_5;
  wire ram_reg_0_15_22_22_i_2__0_n_5;
  wire ram_reg_0_15_22_22_i_2__0_n_6;
  wire ram_reg_0_15_22_22_i_2__0_n_7;
  wire ram_reg_0_15_22_22_i_2__0_n_8;
  wire ram_reg_0_15_22_22_i_2__1_n_5;
  wire ram_reg_0_15_22_22_i_2__1_n_6;
  wire ram_reg_0_15_22_22_i_2__1_n_7;
  wire ram_reg_0_15_22_22_i_2__1_n_8;
  wire ram_reg_0_15_22_22_i_2__2_n_5;
  wire ram_reg_0_15_22_22_i_2__2_n_6;
  wire ram_reg_0_15_22_22_i_2__2_n_7;
  wire ram_reg_0_15_22_22_i_2__2_n_8;
  wire ram_reg_0_15_22_22_i_2_n_5;
  wire ram_reg_0_15_22_22_i_2_n_6;
  wire ram_reg_0_15_22_22_i_2_n_7;
  wire ram_reg_0_15_22_22_i_2_n_8;
  wire ram_reg_0_15_22_22_i_3__0_n_5;
  wire ram_reg_0_15_22_22_i_3__1_n_5;
  wire ram_reg_0_15_22_22_i_3__2_n_5;
  wire ram_reg_0_15_22_22_i_3_n_5;
  wire ram_reg_0_15_22_22_i_4__0_n_5;
  wire ram_reg_0_15_22_22_i_4__1_n_5;
  wire ram_reg_0_15_22_22_i_4__2_n_5;
  wire ram_reg_0_15_22_22_i_4_n_5;
  wire ram_reg_0_15_22_22_i_5__0_n_5;
  wire ram_reg_0_15_22_22_i_5__1_n_5;
  wire ram_reg_0_15_22_22_i_5__2_n_5;
  wire ram_reg_0_15_22_22_i_5_n_5;
  wire ram_reg_0_15_22_22_i_6__0_n_5;
  wire ram_reg_0_15_22_22_i_6__1_n_5;
  wire ram_reg_0_15_22_22_i_6__2_n_5;
  wire ram_reg_0_15_22_22_i_6_n_5;
  wire ram_reg_0_15_26_26_i_2__0_n_5;
  wire ram_reg_0_15_26_26_i_2__0_n_6;
  wire ram_reg_0_15_26_26_i_2__0_n_7;
  wire ram_reg_0_15_26_26_i_2__0_n_8;
  wire ram_reg_0_15_26_26_i_2__1_n_5;
  wire ram_reg_0_15_26_26_i_2__1_n_6;
  wire ram_reg_0_15_26_26_i_2__1_n_7;
  wire ram_reg_0_15_26_26_i_2__1_n_8;
  wire ram_reg_0_15_26_26_i_2__2_n_5;
  wire ram_reg_0_15_26_26_i_2__2_n_6;
  wire ram_reg_0_15_26_26_i_2__2_n_7;
  wire ram_reg_0_15_26_26_i_2__2_n_8;
  wire ram_reg_0_15_26_26_i_2_n_5;
  wire ram_reg_0_15_26_26_i_2_n_6;
  wire ram_reg_0_15_26_26_i_2_n_7;
  wire ram_reg_0_15_26_26_i_2_n_8;
  wire ram_reg_0_15_26_26_i_3__0_n_5;
  wire ram_reg_0_15_26_26_i_3__1_n_5;
  wire ram_reg_0_15_26_26_i_3__2_n_5;
  wire ram_reg_0_15_26_26_i_3_n_5;
  wire ram_reg_0_15_26_26_i_4__0_n_5;
  wire ram_reg_0_15_26_26_i_4__1_n_5;
  wire ram_reg_0_15_26_26_i_4__2_n_5;
  wire ram_reg_0_15_26_26_i_4_n_5;
  wire ram_reg_0_15_26_26_i_5__0_n_5;
  wire ram_reg_0_15_26_26_i_5__1_n_5;
  wire ram_reg_0_15_26_26_i_5__2_n_5;
  wire ram_reg_0_15_26_26_i_5_n_5;
  wire ram_reg_0_15_26_26_i_6__0_n_5;
  wire ram_reg_0_15_26_26_i_6__1_n_5;
  wire ram_reg_0_15_26_26_i_6__2_n_5;
  wire ram_reg_0_15_26_26_i_6_n_5;
  wire [25:0]ram_reg_0_15_30_30_i_2_0;
  wire ram_reg_0_15_30_30_i_2__0_n_8;
  wire [25:0]ram_reg_0_15_30_30_i_2__1_0;
  wire ram_reg_0_15_30_30_i_2__1_n_8;
  wire [25:0]ram_reg_0_15_30_30_i_2__2_0;
  wire ram_reg_0_15_30_30_i_2__2_n_8;
  wire ram_reg_0_15_30_30_i_2_n_8;
  wire ram_reg_0_15_30_30_i_3__0_n_5;
  wire ram_reg_0_15_30_30_i_3__1_n_5;
  wire ram_reg_0_15_30_30_i_3__2_n_5;
  wire ram_reg_0_15_30_30_i_3_n_5;
  wire ram_reg_0_15_30_30_i_4__0_n_5;
  wire ram_reg_0_15_30_30_i_4__1_n_5;
  wire ram_reg_0_15_30_30_i_4__2_n_5;
  wire ram_reg_0_15_30_30_i_4_n_5;
  wire ram_reg_0_15_6_6_i_2__0_n_5;
  wire ram_reg_0_15_6_6_i_2__0_n_6;
  wire ram_reg_0_15_6_6_i_2__0_n_7;
  wire ram_reg_0_15_6_6_i_2__0_n_8;
  wire ram_reg_0_15_6_6_i_2__1_n_5;
  wire ram_reg_0_15_6_6_i_2__1_n_6;
  wire ram_reg_0_15_6_6_i_2__1_n_7;
  wire ram_reg_0_15_6_6_i_2__1_n_8;
  wire ram_reg_0_15_6_6_i_2__2_n_5;
  wire ram_reg_0_15_6_6_i_2__2_n_6;
  wire ram_reg_0_15_6_6_i_2__2_n_7;
  wire ram_reg_0_15_6_6_i_2__2_n_8;
  wire ram_reg_0_15_6_6_i_2_n_5;
  wire ram_reg_0_15_6_6_i_2_n_6;
  wire ram_reg_0_15_6_6_i_2_n_7;
  wire ram_reg_0_15_6_6_i_2_n_8;
  wire ram_reg_0_15_6_6_i_3__0_n_5;
  wire ram_reg_0_15_6_6_i_3__1_n_5;
  wire ram_reg_0_15_6_6_i_3__2_n_5;
  wire ram_reg_0_15_6_6_i_3_n_5;
  wire ram_reg_0_15_6_6_i_4__0_n_5;
  wire ram_reg_0_15_6_6_i_4__1_n_5;
  wire ram_reg_0_15_6_6_i_4__2_n_5;
  wire ram_reg_0_15_6_6_i_4_n_5;
  wire ram_reg_0_15_6_6_i_5__0_n_5;
  wire ram_reg_0_15_6_6_i_5__1_n_5;
  wire ram_reg_0_15_6_6_i_5__2_n_5;
  wire ram_reg_0_15_6_6_i_5_n_5;
  wire [3:1]NLW_ram_reg_0_15_30_30_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_15_30_30_i_2_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_15_30_30_i_2__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_15_30_30_i_2__0_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_15_30_30_i_2__1_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_15_30_30_i_2__1_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_15_30_30_i_2__2_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_15_30_30_i_2__2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[2:1]),
        .add_ln117_fu_150_p2(add_ln117_fu_150_p2),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg(\i_3_fu_44_reg_n_5_[6] ),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1),
        .i_3_fu_440(i_3_fu_440),
        .\i_3_fu_44_reg[5] (\i_3_fu_44_reg_n_5_[3] ),
        .\i_3_fu_44_reg[5]_0 (\i_3_fu_44_reg_n_5_[2] ),
        .\layer2_activations_1_addr_reg_229_reg[2] (\i_3_fu_44_reg_n_5_[4] ),
        .\layer2_activations_1_addr_reg_229_reg[3] (\i_3_fu_44_reg_n_5_[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(i_3_fu_440),
        .D(add_ln117_fu_150_p2[2]),
        .Q(\i_3_fu_44_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(i_3_fu_440),
        .D(add_ln117_fu_150_p2[3]),
        .Q(\i_3_fu_44_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(i_3_fu_440),
        .D(add_ln117_fu_150_p2[4]),
        .Q(\i_3_fu_44_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(i_3_fu_440),
        .D(add_ln117_fu_150_p2[5]),
        .Q(\i_3_fu_44_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(i_3_fu_440),
        .D(add_ln117_fu_150_p2[6]),
        .Q(\i_3_fu_44_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \layer2_activations_1_addr_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0[0]),
        .R(1'b0));
  FDRE \layer2_activations_1_addr_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0[1]),
        .R(1'b0));
  FDRE \layer2_activations_1_addr_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0[2]),
        .R(1'b0));
  FDRE \layer2_activations_1_addr_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[31]_i_1__0 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .I1(Q[3]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0),
        .O(layer2_activations_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_10_10_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[10]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_10_10_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[10]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_10_10_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[10]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_10_10_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[10]),
        .I1(Q[2]),
        .O(d0[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_10_10_i_2
       (.CI(ram_reg_0_15_6_6_i_2_n_5),
        .CO({ram_reg_0_15_10_10_i_2_n_5,ram_reg_0_15_10_10_i_2_n_6,ram_reg_0_15_10_10_i_2_n_7,ram_reg_0_15_10_10_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2_0[7:4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[13:10]),
        .S({ram_reg_0_15_10_10_i_3_n_5,ram_reg_0_15_10_10_i_4_n_5,ram_reg_0_15_10_10_i_5_n_5,ram_reg_0_15_10_10_i_6_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_10_10_i_2__0
       (.CI(ram_reg_0_15_6_6_i_2__0_n_5),
        .CO({ram_reg_0_15_10_10_i_2__0_n_5,ram_reg_0_15_10_10_i_2__0_n_6,ram_reg_0_15_10_10_i_2__0_n_7,ram_reg_0_15_10_10_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI(q1[7:4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[13:10]),
        .S({ram_reg_0_15_10_10_i_3__0_n_5,ram_reg_0_15_10_10_i_4__0_n_5,ram_reg_0_15_10_10_i_5__0_n_5,ram_reg_0_15_10_10_i_6__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_10_10_i_2__1
       (.CI(ram_reg_0_15_6_6_i_2__1_n_5),
        .CO({ram_reg_0_15_10_10_i_2__1_n_5,ram_reg_0_15_10_10_i_2__1_n_6,ram_reg_0_15_10_10_i_2__1_n_7,ram_reg_0_15_10_10_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__1_0[7:4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[13:10]),
        .S({ram_reg_0_15_10_10_i_3__1_n_5,ram_reg_0_15_10_10_i_4__1_n_5,ram_reg_0_15_10_10_i_5__1_n_5,ram_reg_0_15_10_10_i_6__1_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_10_10_i_2__2
       (.CI(ram_reg_0_15_6_6_i_2__2_n_5),
        .CO({ram_reg_0_15_10_10_i_2__2_n_5,ram_reg_0_15_10_10_i_2__2_n_6,ram_reg_0_15_10_10_i_2__2_n_7,ram_reg_0_15_10_10_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__2_0[7:4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[13:10]),
        .S({ram_reg_0_15_10_10_i_3__2_n_5,ram_reg_0_15_10_10_i_4__2_n_5,ram_reg_0_15_10_10_i_5__2_n_5,ram_reg_0_15_10_10_i_6__2_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[7]),
        .O(ram_reg_0_15_10_10_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_3__0
       (.I0(q1[7]),
        .O(ram_reg_0_15_10_10_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[7]),
        .O(ram_reg_0_15_10_10_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[7]),
        .O(ram_reg_0_15_10_10_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[6]),
        .O(ram_reg_0_15_10_10_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_4__0
       (.I0(q1[6]),
        .O(ram_reg_0_15_10_10_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[6]),
        .O(ram_reg_0_15_10_10_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[6]),
        .O(ram_reg_0_15_10_10_i_4__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_5
       (.I0(ram_reg_0_15_30_30_i_2_0[5]),
        .O(ram_reg_0_15_10_10_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_5__0
       (.I0(q1[5]),
        .O(ram_reg_0_15_10_10_i_5__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_5__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[5]),
        .O(ram_reg_0_15_10_10_i_5__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_5__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[5]),
        .O(ram_reg_0_15_10_10_i_5__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_6
       (.I0(ram_reg_0_15_30_30_i_2_0[4]),
        .O(ram_reg_0_15_10_10_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_6__0
       (.I0(q1[4]),
        .O(ram_reg_0_15_10_10_i_6__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_6__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[4]),
        .O(ram_reg_0_15_10_10_i_6__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_10_10_i_6__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[4]),
        .O(ram_reg_0_15_10_10_i_6__2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_11_11_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[11]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_11_11_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[11]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_11_11_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[11]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_11_11_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[11]),
        .I1(Q[2]),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_12_12_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[12]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_12_12_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[12]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_12_12_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[12]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_12_12_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[12]),
        .I1(Q[2]),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_13_13_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[13]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_13_13_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[13]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_13_13_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[13]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_13_13_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[13]),
        .I1(Q[2]),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_14_14_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[14]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_14_14_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[14]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_14_14_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[14]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_14_14_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[14]),
        .I1(Q[2]),
        .O(d0[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_14_14_i_2
       (.CI(ram_reg_0_15_10_10_i_2_n_5),
        .CO({ram_reg_0_15_14_14_i_2_n_5,ram_reg_0_15_14_14_i_2_n_6,ram_reg_0_15_14_14_i_2_n_7,ram_reg_0_15_14_14_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[17:14]),
        .S({ram_reg_0_15_14_14_i_3_n_5,ram_reg_0_15_14_14_i_4_n_5,ram_reg_0_15_14_14_i_5_n_5,ram_reg_0_15_14_14_i_6_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_14_14_i_2__0
       (.CI(ram_reg_0_15_10_10_i_2__0_n_5),
        .CO({ram_reg_0_15_14_14_i_2__0_n_5,ram_reg_0_15_14_14_i_2__0_n_6,ram_reg_0_15_14_14_i_2__0_n_7,ram_reg_0_15_14_14_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI(q1[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[17:14]),
        .S({ram_reg_0_15_14_14_i_3__0_n_5,ram_reg_0_15_14_14_i_4__0_n_5,ram_reg_0_15_14_14_i_5__0_n_5,ram_reg_0_15_14_14_i_6__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_14_14_i_2__1
       (.CI(ram_reg_0_15_10_10_i_2__1_n_5),
        .CO({ram_reg_0_15_14_14_i_2__1_n_5,ram_reg_0_15_14_14_i_2__1_n_6,ram_reg_0_15_14_14_i_2__1_n_7,ram_reg_0_15_14_14_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__1_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[17:14]),
        .S({ram_reg_0_15_14_14_i_3__1_n_5,ram_reg_0_15_14_14_i_4__1_n_5,ram_reg_0_15_14_14_i_5__1_n_5,ram_reg_0_15_14_14_i_6__1_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_14_14_i_2__2
       (.CI(ram_reg_0_15_10_10_i_2__2_n_5),
        .CO({ram_reg_0_15_14_14_i_2__2_n_5,ram_reg_0_15_14_14_i_2__2_n_6,ram_reg_0_15_14_14_i_2__2_n_7,ram_reg_0_15_14_14_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__2_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[17:14]),
        .S({ram_reg_0_15_14_14_i_3__2_n_5,ram_reg_0_15_14_14_i_4__2_n_5,ram_reg_0_15_14_14_i_5__2_n_5,ram_reg_0_15_14_14_i_6__2_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[11]),
        .O(ram_reg_0_15_14_14_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_3__0
       (.I0(q1[11]),
        .O(ram_reg_0_15_14_14_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[11]),
        .O(ram_reg_0_15_14_14_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[11]),
        .O(ram_reg_0_15_14_14_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[10]),
        .O(ram_reg_0_15_14_14_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_4__0
       (.I0(q1[10]),
        .O(ram_reg_0_15_14_14_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[10]),
        .O(ram_reg_0_15_14_14_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[10]),
        .O(ram_reg_0_15_14_14_i_4__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_5
       (.I0(ram_reg_0_15_30_30_i_2_0[9]),
        .O(ram_reg_0_15_14_14_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_5__0
       (.I0(q1[9]),
        .O(ram_reg_0_15_14_14_i_5__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_5__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[9]),
        .O(ram_reg_0_15_14_14_i_5__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_5__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[9]),
        .O(ram_reg_0_15_14_14_i_5__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_6
       (.I0(ram_reg_0_15_30_30_i_2_0[8]),
        .O(ram_reg_0_15_14_14_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_6__0
       (.I0(q1[8]),
        .O(ram_reg_0_15_14_14_i_6__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_6__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[8]),
        .O(ram_reg_0_15_14_14_i_6__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_6__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[8]),
        .O(ram_reg_0_15_14_14_i_6__2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_15_15_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[15]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_15_15_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[15]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_15_15_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[15]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_15_15_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[15]),
        .I1(Q[2]),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_16_16_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[16]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_16_16_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[16]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_16_16_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[16]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_16_16_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[16]),
        .I1(Q[2]),
        .O(d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_17_17_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[17]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_17_17_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[17]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_17_17_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[17]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_17_17_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[17]),
        .I1(Q[2]),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_18_18_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[18]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_18_18_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[18]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_18_18_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[18]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_18_18_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[18]),
        .I1(Q[2]),
        .O(d0[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_18_18_i_2
       (.CI(ram_reg_0_15_14_14_i_2_n_5),
        .CO({ram_reg_0_15_18_18_i_2_n_5,ram_reg_0_15_18_18_i_2_n_6,ram_reg_0_15_18_18_i_2_n_7,ram_reg_0_15_18_18_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[21:18]),
        .S({ram_reg_0_15_18_18_i_3_n_5,ram_reg_0_15_18_18_i_4_n_5,ram_reg_0_15_18_18_i_5_n_5,ram_reg_0_15_18_18_i_6_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_18_18_i_2__0
       (.CI(ram_reg_0_15_14_14_i_2__0_n_5),
        .CO({ram_reg_0_15_18_18_i_2__0_n_5,ram_reg_0_15_18_18_i_2__0_n_6,ram_reg_0_15_18_18_i_2__0_n_7,ram_reg_0_15_18_18_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI(q1[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[21:18]),
        .S({ram_reg_0_15_18_18_i_3__0_n_5,ram_reg_0_15_18_18_i_4__0_n_5,ram_reg_0_15_18_18_i_5__0_n_5,ram_reg_0_15_18_18_i_6__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_18_18_i_2__1
       (.CI(ram_reg_0_15_14_14_i_2__1_n_5),
        .CO({ram_reg_0_15_18_18_i_2__1_n_5,ram_reg_0_15_18_18_i_2__1_n_6,ram_reg_0_15_18_18_i_2__1_n_7,ram_reg_0_15_18_18_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__1_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[21:18]),
        .S({ram_reg_0_15_18_18_i_3__1_n_5,ram_reg_0_15_18_18_i_4__1_n_5,ram_reg_0_15_18_18_i_5__1_n_5,ram_reg_0_15_18_18_i_6__1_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_18_18_i_2__2
       (.CI(ram_reg_0_15_14_14_i_2__2_n_5),
        .CO({ram_reg_0_15_18_18_i_2__2_n_5,ram_reg_0_15_18_18_i_2__2_n_6,ram_reg_0_15_18_18_i_2__2_n_7,ram_reg_0_15_18_18_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__2_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[21:18]),
        .S({ram_reg_0_15_18_18_i_3__2_n_5,ram_reg_0_15_18_18_i_4__2_n_5,ram_reg_0_15_18_18_i_5__2_n_5,ram_reg_0_15_18_18_i_6__2_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[15]),
        .O(ram_reg_0_15_18_18_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_3__0
       (.I0(q1[15]),
        .O(ram_reg_0_15_18_18_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[15]),
        .O(ram_reg_0_15_18_18_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[15]),
        .O(ram_reg_0_15_18_18_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[14]),
        .O(ram_reg_0_15_18_18_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_4__0
       (.I0(q1[14]),
        .O(ram_reg_0_15_18_18_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[14]),
        .O(ram_reg_0_15_18_18_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[14]),
        .O(ram_reg_0_15_18_18_i_4__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_5
       (.I0(ram_reg_0_15_30_30_i_2_0[13]),
        .O(ram_reg_0_15_18_18_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_5__0
       (.I0(q1[13]),
        .O(ram_reg_0_15_18_18_i_5__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_5__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[13]),
        .O(ram_reg_0_15_18_18_i_5__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_5__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[13]),
        .O(ram_reg_0_15_18_18_i_5__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_6
       (.I0(ram_reg_0_15_30_30_i_2_0[12]),
        .O(ram_reg_0_15_18_18_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_6__0
       (.I0(q1[12]),
        .O(ram_reg_0_15_18_18_i_6__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_6__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[12]),
        .O(ram_reg_0_15_18_18_i_6__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_6__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[12]),
        .O(ram_reg_0_15_18_18_i_6__2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_19_19_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[19]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_19_19_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[19]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_19_19_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[19]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_19_19_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[19]),
        .I1(Q[2]),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_20_20_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[20]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_20_20_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[20]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_20_20_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[20]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_20_20_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[20]),
        .I1(Q[2]),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_21_21_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[21]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_21_21_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[21]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_21_21_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[21]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_21_21_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[21]),
        .I1(Q[2]),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_22_22_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[22]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [16]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_22_22_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[22]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [16]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_22_22_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[22]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [16]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_22_22_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[22]),
        .I1(Q[2]),
        .O(d0[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_22_22_i_2
       (.CI(ram_reg_0_15_18_18_i_2_n_5),
        .CO({ram_reg_0_15_22_22_i_2_n_5,ram_reg_0_15_22_22_i_2_n_6,ram_reg_0_15_22_22_i_2_n_7,ram_reg_0_15_22_22_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2_0[19:16]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[25:22]),
        .S({ram_reg_0_15_22_22_i_3_n_5,ram_reg_0_15_22_22_i_4_n_5,ram_reg_0_15_22_22_i_5_n_5,ram_reg_0_15_22_22_i_6_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_22_22_i_2__0
       (.CI(ram_reg_0_15_18_18_i_2__0_n_5),
        .CO({ram_reg_0_15_22_22_i_2__0_n_5,ram_reg_0_15_22_22_i_2__0_n_6,ram_reg_0_15_22_22_i_2__0_n_7,ram_reg_0_15_22_22_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI(q1[19:16]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[25:22]),
        .S({ram_reg_0_15_22_22_i_3__0_n_5,ram_reg_0_15_22_22_i_4__0_n_5,ram_reg_0_15_22_22_i_5__0_n_5,ram_reg_0_15_22_22_i_6__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_22_22_i_2__1
       (.CI(ram_reg_0_15_18_18_i_2__1_n_5),
        .CO({ram_reg_0_15_22_22_i_2__1_n_5,ram_reg_0_15_22_22_i_2__1_n_6,ram_reg_0_15_22_22_i_2__1_n_7,ram_reg_0_15_22_22_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__1_0[19:16]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[25:22]),
        .S({ram_reg_0_15_22_22_i_3__1_n_5,ram_reg_0_15_22_22_i_4__1_n_5,ram_reg_0_15_22_22_i_5__1_n_5,ram_reg_0_15_22_22_i_6__1_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_22_22_i_2__2
       (.CI(ram_reg_0_15_18_18_i_2__2_n_5),
        .CO({ram_reg_0_15_22_22_i_2__2_n_5,ram_reg_0_15_22_22_i_2__2_n_6,ram_reg_0_15_22_22_i_2__2_n_7,ram_reg_0_15_22_22_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__2_0[19:16]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[25:22]),
        .S({ram_reg_0_15_22_22_i_3__2_n_5,ram_reg_0_15_22_22_i_4__2_n_5,ram_reg_0_15_22_22_i_5__2_n_5,ram_reg_0_15_22_22_i_6__2_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[19]),
        .O(ram_reg_0_15_22_22_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_3__0
       (.I0(q1[19]),
        .O(ram_reg_0_15_22_22_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[19]),
        .O(ram_reg_0_15_22_22_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[19]),
        .O(ram_reg_0_15_22_22_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[18]),
        .O(ram_reg_0_15_22_22_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_4__0
       (.I0(q1[18]),
        .O(ram_reg_0_15_22_22_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[18]),
        .O(ram_reg_0_15_22_22_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[18]),
        .O(ram_reg_0_15_22_22_i_4__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_5
       (.I0(ram_reg_0_15_30_30_i_2_0[17]),
        .O(ram_reg_0_15_22_22_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_5__0
       (.I0(q1[17]),
        .O(ram_reg_0_15_22_22_i_5__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_5__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[17]),
        .O(ram_reg_0_15_22_22_i_5__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_5__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[17]),
        .O(ram_reg_0_15_22_22_i_5__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_6
       (.I0(ram_reg_0_15_30_30_i_2_0[16]),
        .O(ram_reg_0_15_22_22_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_6__0
       (.I0(q1[16]),
        .O(ram_reg_0_15_22_22_i_6__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_6__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[16]),
        .O(ram_reg_0_15_22_22_i_6__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_6__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[16]),
        .O(ram_reg_0_15_22_22_i_6__2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_23_23_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[23]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_23_23_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[23]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_23_23_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[23]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_23_23_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[23]),
        .I1(Q[2]),
        .O(d0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_24_24_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[24]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_24_24_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[24]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_24_24_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[24]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_24_24_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[24]),
        .I1(Q[2]),
        .O(d0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_25_25_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[25]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_25_25_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[25]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_25_25_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[25]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_25_25_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[25]),
        .I1(Q[2]),
        .O(d0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_26_26_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[26]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_26_26_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[26]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_26_26_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[26]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_26_26_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[26]),
        .I1(Q[2]),
        .O(d0[20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_26_26_i_2
       (.CI(ram_reg_0_15_22_22_i_2_n_5),
        .CO({ram_reg_0_15_26_26_i_2_n_5,ram_reg_0_15_26_26_i_2_n_6,ram_reg_0_15_26_26_i_2_n_7,ram_reg_0_15_26_26_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2_0[23:20]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[29:26]),
        .S({ram_reg_0_15_26_26_i_3_n_5,ram_reg_0_15_26_26_i_4_n_5,ram_reg_0_15_26_26_i_5_n_5,ram_reg_0_15_26_26_i_6_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_26_26_i_2__0
       (.CI(ram_reg_0_15_22_22_i_2__0_n_5),
        .CO({ram_reg_0_15_26_26_i_2__0_n_5,ram_reg_0_15_26_26_i_2__0_n_6,ram_reg_0_15_26_26_i_2__0_n_7,ram_reg_0_15_26_26_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI(q1[23:20]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[29:26]),
        .S({ram_reg_0_15_26_26_i_3__0_n_5,ram_reg_0_15_26_26_i_4__0_n_5,ram_reg_0_15_26_26_i_5__0_n_5,ram_reg_0_15_26_26_i_6__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_26_26_i_2__1
       (.CI(ram_reg_0_15_22_22_i_2__1_n_5),
        .CO({ram_reg_0_15_26_26_i_2__1_n_5,ram_reg_0_15_26_26_i_2__1_n_6,ram_reg_0_15_26_26_i_2__1_n_7,ram_reg_0_15_26_26_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__1_0[23:20]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[29:26]),
        .S({ram_reg_0_15_26_26_i_3__1_n_5,ram_reg_0_15_26_26_i_4__1_n_5,ram_reg_0_15_26_26_i_5__1_n_5,ram_reg_0_15_26_26_i_6__1_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_26_26_i_2__2
       (.CI(ram_reg_0_15_22_22_i_2__2_n_5),
        .CO({ram_reg_0_15_26_26_i_2__2_n_5,ram_reg_0_15_26_26_i_2__2_n_6,ram_reg_0_15_26_26_i_2__2_n_7,ram_reg_0_15_26_26_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__2_0[23:20]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[29:26]),
        .S({ram_reg_0_15_26_26_i_3__2_n_5,ram_reg_0_15_26_26_i_4__2_n_5,ram_reg_0_15_26_26_i_5__2_n_5,ram_reg_0_15_26_26_i_6__2_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[23]),
        .O(ram_reg_0_15_26_26_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_3__0
       (.I0(q1[23]),
        .O(ram_reg_0_15_26_26_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[23]),
        .O(ram_reg_0_15_26_26_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[23]),
        .O(ram_reg_0_15_26_26_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[22]),
        .O(ram_reg_0_15_26_26_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_4__0
       (.I0(q1[22]),
        .O(ram_reg_0_15_26_26_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[22]),
        .O(ram_reg_0_15_26_26_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[22]),
        .O(ram_reg_0_15_26_26_i_4__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_5
       (.I0(ram_reg_0_15_30_30_i_2_0[21]),
        .O(ram_reg_0_15_26_26_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_5__0
       (.I0(q1[21]),
        .O(ram_reg_0_15_26_26_i_5__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_5__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[21]),
        .O(ram_reg_0_15_26_26_i_5__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_5__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[21]),
        .O(ram_reg_0_15_26_26_i_5__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_6
       (.I0(ram_reg_0_15_30_30_i_2_0[20]),
        .O(ram_reg_0_15_26_26_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_6__0
       (.I0(q1[20]),
        .O(ram_reg_0_15_26_26_i_6__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_6__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[20]),
        .O(ram_reg_0_15_26_26_i_6__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_6__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[20]),
        .O(ram_reg_0_15_26_26_i_6__2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_27_27_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[27]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_27_27_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[27]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_27_27_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[27]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_27_27_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[27]),
        .I1(Q[2]),
        .O(d0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_28_28_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[28]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_28_28_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[28]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_28_28_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[28]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_28_28_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[28]),
        .I1(Q[2]),
        .O(d0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_29_29_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[29]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_29_29_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[29]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_29_29_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[29]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_29_29_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[29]),
        .I1(Q[2]),
        .O(d0[23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_30_30_i_2
       (.CI(ram_reg_0_15_26_26_i_2_n_5),
        .CO({NLW_ram_reg_0_15_30_30_i_2_CO_UNCONNECTED[3:1],ram_reg_0_15_30_30_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_15_30_30_i_2_0[24]}),
        .O({NLW_ram_reg_0_15_30_30_i_2_O_UNCONNECTED[3:2],add_ln120_3_fu_206_p2}),
        .S({1'b0,1'b0,ram_reg_0_15_30_30_i_3_n_5,ram_reg_0_15_30_30_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_30_30_i_2__0
       (.CI(ram_reg_0_15_26_26_i_2__0_n_5),
        .CO({NLW_ram_reg_0_15_30_30_i_2__0_CO_UNCONNECTED[3:1],ram_reg_0_15_30_30_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q1[24]}),
        .O({NLW_ram_reg_0_15_30_30_i_2__0_O_UNCONNECTED[3:2],add_ln120_2_fu_193_p2}),
        .S({1'b0,1'b0,ram_reg_0_15_30_30_i_3__0_n_5,ram_reg_0_15_30_30_i_4__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_30_30_i_2__1
       (.CI(ram_reg_0_15_26_26_i_2__1_n_5),
        .CO({NLW_ram_reg_0_15_30_30_i_2__1_CO_UNCONNECTED[3:1],ram_reg_0_15_30_30_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_15_30_30_i_2__1_0[24]}),
        .O({NLW_ram_reg_0_15_30_30_i_2__1_O_UNCONNECTED[3:2],add_ln120_1_fu_180_p2}),
        .S({1'b0,1'b0,ram_reg_0_15_30_30_i_3__1_n_5,ram_reg_0_15_30_30_i_4__1_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_30_30_i_2__2
       (.CI(ram_reg_0_15_26_26_i_2__2_n_5),
        .CO({NLW_ram_reg_0_15_30_30_i_2__2_CO_UNCONNECTED[3:1],ram_reg_0_15_30_30_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_15_30_30_i_2__2_0[24]}),
        .O({NLW_ram_reg_0_15_30_30_i_2__2_O_UNCONNECTED[3:2],add_ln120_fu_167_p2}),
        .S({1'b0,1'b0,ram_reg_0_15_30_30_i_3__2_n_5,ram_reg_0_15_30_30_i_4__2_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[25]),
        .O(ram_reg_0_15_30_30_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_3__0
       (.I0(q1[25]),
        .O(ram_reg_0_15_30_30_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[25]),
        .O(ram_reg_0_15_30_30_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[25]),
        .O(ram_reg_0_15_30_30_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[24]),
        .O(ram_reg_0_15_30_30_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_4__0
       (.I0(q1[24]),
        .O(ram_reg_0_15_30_30_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[24]),
        .O(ram_reg_0_15_30_30_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[24]),
        .O(ram_reg_0_15_30_30_i_4__2_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_6_6_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[6]),
        .I1(cnt_2_fu_3680_p2[0]),
        .I2(Q[2]),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_6_6_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[6]),
        .I1(cnt_2_fu_3680_p2[0]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_6_6_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[6]),
        .I1(cnt_2_fu_3680_p2[0]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_6_6_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[6]),
        .I1(cnt_2_fu_3680_p2[0]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_6_6_i_2
       (.CI(1'b0),
        .CO({ram_reg_0_15_6_6_i_2_n_5,ram_reg_0_15_6_6_i_2_n_6,ram_reg_0_15_6_6_i_2_n_7,ram_reg_0_15_6_6_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_30_30_i_2_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[9:6]),
        .S({ram_reg_0_15_6_6_i_3_n_5,ram_reg_0_15_6_6_i_4_n_5,ram_reg_0_15_6_6_i_5_n_5,ram_reg_0_15_30_30_i_2_0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_6_6_i_2__0
       (.CI(1'b0),
        .CO({ram_reg_0_15_6_6_i_2__0_n_5,ram_reg_0_15_6_6_i_2__0_n_6,ram_reg_0_15_6_6_i_2__0_n_7,ram_reg_0_15_6_6_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI({q1[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[9:6]),
        .S({ram_reg_0_15_6_6_i_3__0_n_5,ram_reg_0_15_6_6_i_4__0_n_5,ram_reg_0_15_6_6_i_5__0_n_5,q1[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_6_6_i_2__1
       (.CI(1'b0),
        .CO({ram_reg_0_15_6_6_i_2__1_n_5,ram_reg_0_15_6_6_i_2__1_n_6,ram_reg_0_15_6_6_i_2__1_n_7,ram_reg_0_15_6_6_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_30_30_i_2__1_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[9:6]),
        .S({ram_reg_0_15_6_6_i_3__1_n_5,ram_reg_0_15_6_6_i_4__1_n_5,ram_reg_0_15_6_6_i_5__1_n_5,ram_reg_0_15_30_30_i_2__1_0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_6_6_i_2__2
       (.CI(1'b0),
        .CO({ram_reg_0_15_6_6_i_2__2_n_5,ram_reg_0_15_6_6_i_2__2_n_6,ram_reg_0_15_6_6_i_2__2_n_7,ram_reg_0_15_6_6_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_30_30_i_2__2_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[9:6]),
        .S({ram_reg_0_15_6_6_i_3__2_n_5,ram_reg_0_15_6_6_i_4__2_n_5,ram_reg_0_15_6_6_i_5__2_n_5,ram_reg_0_15_30_30_i_2__2_0[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[3]),
        .O(ram_reg_0_15_6_6_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_3__0
       (.I0(q1[3]),
        .O(ram_reg_0_15_6_6_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[3]),
        .O(ram_reg_0_15_6_6_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[3]),
        .O(ram_reg_0_15_6_6_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[2]),
        .O(ram_reg_0_15_6_6_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_4__0
       (.I0(q1[2]),
        .O(ram_reg_0_15_6_6_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[2]),
        .O(ram_reg_0_15_6_6_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[2]),
        .O(ram_reg_0_15_6_6_i_4__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_5
       (.I0(ram_reg_0_15_30_30_i_2_0[1]),
        .O(ram_reg_0_15_6_6_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_5__0
       (.I0(q1[1]),
        .O(ram_reg_0_15_6_6_i_5__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_5__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[1]),
        .O(ram_reg_0_15_6_6_i_5__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_6_6_i_5__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[1]),
        .O(ram_reg_0_15_6_6_i_5__2_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_7_7_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[7]),
        .I1(cnt_2_fu_3680_p2[1]),
        .I2(Q[2]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_7_7_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[7]),
        .I1(cnt_2_fu_3680_p2[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_7_7_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[7]),
        .I1(cnt_2_fu_3680_p2[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_7_7_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[7]),
        .I1(cnt_2_fu_3680_p2[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_8_8_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[8]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_8_8_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[8]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_8_8_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[8]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_8_8_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[8]),
        .I1(Q[2]),
        .O(d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_9_9_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_d0[9]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_9_9_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_d0[9]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_9_9_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_1_d0[9]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_9_9_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_d0[9]),
        .I1(Q[2]),
        .O(d0[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_124_5
   (D,
    layer2_activations_3_address0,
    \ap_CS_fsm_reg[13] ,
    \layer2_quant_12_fu_360_reg[0]_0 ,
    \layer2_quant_60_fu_552_reg[0]_0 ,
    \layer2_quant_11_fu_356_reg[0]_0 ,
    \layer2_quant_30_fu_432_reg[0]_0 ,
    \layer2_quant_3_fu_324_reg[0]_0 ,
    \layer2_quant_57_fu_540_reg[0]_0 ,
    \layer2_quant_5_fu_332_reg[0]_0 ,
    add_ln51_33_fu_1447_p2,
    add_ln51_40_fu_1499_p2,
    add_ln51_36_fu_1473_p2,
    add_ln51_48_fu_1551_p2,
    add_ln51_55_fu_1603_p2,
    add_ln51_51_fu_1577_p2,
    add_ln51_43_fu_1525_p2,
    add_ln51_58_fu_1629_p2,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0,
    ap_clk,
    ap_rst_n,
    q0,
    \layer2_quant_63_fu_564_reg[0]_i_2_0 ,
    \layer2_quant_63_fu_564_reg[0]_i_2_1 ,
    \layer2_quant_63_fu_564_reg[0]_i_2_2 ,
    ap_rst_n_inv);
  output [1:0]D;
  output [3:0]layer2_activations_3_address0;
  output \ap_CS_fsm_reg[13] ;
  output \layer2_quant_12_fu_360_reg[0]_0 ;
  output \layer2_quant_60_fu_552_reg[0]_0 ;
  output \layer2_quant_11_fu_356_reg[0]_0 ;
  output \layer2_quant_30_fu_432_reg[0]_0 ;
  output \layer2_quant_3_fu_324_reg[0]_0 ;
  output \layer2_quant_57_fu_540_reg[0]_0 ;
  output \layer2_quant_5_fu_332_reg[0]_0 ;
  output [2:0]add_ln51_33_fu_1447_p2;
  output [1:0]add_ln51_40_fu_1499_p2;
  output [1:0]add_ln51_36_fu_1473_p2;
  output [1:0]add_ln51_48_fu_1551_p2;
  output [1:0]add_ln51_55_fu_1603_p2;
  output [1:0]add_ln51_51_fu_1577_p2;
  output [1:0]add_ln51_43_fu_1525_p2;
  output [1:0]add_ln51_58_fu_1629_p2;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out;
  input [2:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0;
  input ap_clk;
  input ap_rst_n;
  input [31:0]q0;
  input [31:0]\layer2_quant_63_fu_564_reg[0]_i_2_0 ;
  input [31:0]\layer2_quant_63_fu_564_reg[0]_i_2_1 ;
  input [31:0]\layer2_quant_63_fu_564_reg[0]_i_2_2 ;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [2:0]Q;
  wire [6:0]add_ln124_fu_1082_p2;
  wire [2:0]add_ln51_33_fu_1447_p2;
  wire [1:0]add_ln51_36_fu_1473_p2;
  wire [1:0]add_ln51_40_fu_1499_p2;
  wire [1:0]add_ln51_43_fu_1525_p2;
  wire [1:0]add_ln51_48_fu_1551_p2;
  wire [1:0]add_ln51_51_fu_1577_p2;
  wire [1:0]add_ln51_55_fu_1603_p2;
  wire [1:0]add_ln51_58_fu_1629_p2;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_i;
  wire [31:31]dout_tmp;
  wire [30:0]dout_tmp__0;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0;
  wire i_4_fu_3080;
  wire \i_4_fu_308[6]_i_4_n_5 ;
  wire \i_4_fu_308_reg_n_5_[0] ;
  wire \i_4_fu_308_reg_n_5_[1] ;
  wire \i_4_fu_308_reg_n_5_[2] ;
  wire \i_4_fu_308_reg_n_5_[3] ;
  wire \i_4_fu_308_reg_n_5_[4] ;
  wire \i_4_fu_308_reg_n_5_[5] ;
  wire \i_4_fu_308_reg_n_5_[6] ;
  wire [3:0]layer2_activations_3_address0;
  wire \layer2_quant_10_fu_352[0]_i_1_n_5 ;
  wire \layer2_quant_11_fu_356[0]_i_1_n_5 ;
  wire \layer2_quant_11_fu_356[0]_i_2_n_5 ;
  wire \layer2_quant_11_fu_356_reg[0]_0 ;
  wire \layer2_quant_12_fu_360[0]_i_1_n_5 ;
  wire \layer2_quant_12_fu_360_reg[0]_0 ;
  wire \layer2_quant_13_fu_364[0]_i_1_n_5 ;
  wire \layer2_quant_14_fu_368[0]_i_1_n_5 ;
  wire \layer2_quant_15_fu_372[0]_i_1_n_5 ;
  wire \layer2_quant_15_fu_372[0]_i_2_n_5 ;
  wire \layer2_quant_16_fu_376[0]_i_1_n_5 ;
  wire \layer2_quant_17_fu_380[0]_i_1_n_5 ;
  wire \layer2_quant_18_fu_384[0]_i_1_n_5 ;
  wire \layer2_quant_19_fu_388[0]_i_1_n_5 ;
  wire \layer2_quant_1_fu_316[0]_i_1_n_5 ;
  wire \layer2_quant_20_fu_392[0]_i_1_n_5 ;
  wire \layer2_quant_21_fu_396[0]_i_1_n_5 ;
  wire \layer2_quant_22_fu_400[0]_i_1_n_5 ;
  wire \layer2_quant_23_fu_404[0]_i_1_n_5 ;
  wire \layer2_quant_23_fu_404[0]_i_2_n_5 ;
  wire \layer2_quant_24_fu_408[0]_i_1_n_5 ;
  wire \layer2_quant_25_fu_412[0]_i_1_n_5 ;
  wire \layer2_quant_26_fu_416[0]_i_1_n_5 ;
  wire \layer2_quant_27_fu_420[0]_i_1_n_5 ;
  wire \layer2_quant_28_fu_424[0]_i_1_n_5 ;
  wire \layer2_quant_29_fu_428[0]_i_1_n_5 ;
  wire \layer2_quant_2_fu_320[0]_i_1_n_5 ;
  wire \layer2_quant_30_fu_432[0]_i_1_n_5 ;
  wire \layer2_quant_30_fu_432[0]_i_2_n_5 ;
  wire \layer2_quant_30_fu_432_reg[0]_0 ;
  wire \layer2_quant_31_fu_436[0]_i_1_n_5 ;
  wire \layer2_quant_31_fu_436[0]_i_2_n_5 ;
  wire \layer2_quant_32_fu_440[0]_i_1_n_5 ;
  wire \layer2_quant_33_fu_444[0]_i_1_n_5 ;
  wire \layer2_quant_34_fu_448[0]_i_1_n_5 ;
  wire \layer2_quant_35_fu_452[0]_i_1_n_5 ;
  wire \layer2_quant_36_fu_456[0]_i_1_n_5 ;
  wire \layer2_quant_37_fu_460[0]_i_1_n_5 ;
  wire \layer2_quant_38_fu_464[0]_i_1_n_5 ;
  wire \layer2_quant_39_fu_468[0]_i_1_n_5 ;
  wire \layer2_quant_39_fu_468[0]_i_2_n_5 ;
  wire \layer2_quant_3_fu_324[0]_i_1_n_5 ;
  wire \layer2_quant_3_fu_324_reg[0]_0 ;
  wire \layer2_quant_40_fu_472[0]_i_1_n_5 ;
  wire \layer2_quant_41_fu_476[0]_i_1_n_5 ;
  wire \layer2_quant_42_fu_480[0]_i_1_n_5 ;
  wire \layer2_quant_43_fu_484[0]_i_1_n_5 ;
  wire \layer2_quant_43_fu_484[0]_i_2_n_5 ;
  wire \layer2_quant_44_fu_488[0]_i_1_n_5 ;
  wire \layer2_quant_45_fu_492[0]_i_1_n_5 ;
  wire \layer2_quant_46_fu_496[0]_i_1_n_5 ;
  wire \layer2_quant_47_fu_500[0]_i_1_n_5 ;
  wire \layer2_quant_47_fu_500[0]_i_2_n_5 ;
  wire \layer2_quant_48_fu_504[0]_i_1_n_5 ;
  wire \layer2_quant_49_fu_508[0]_i_1_n_5 ;
  wire \layer2_quant_4_fu_328[0]_i_1_n_5 ;
  wire \layer2_quant_50_fu_512[0]_i_1_n_5 ;
  wire \layer2_quant_51_fu_516[0]_i_1_n_5 ;
  wire \layer2_quant_52_fu_520[0]_i_1_n_5 ;
  wire \layer2_quant_53_fu_524[0]_i_1_n_5 ;
  wire \layer2_quant_54_fu_528[0]_i_1_n_5 ;
  wire \layer2_quant_55_fu_532[0]_i_1_n_5 ;
  wire \layer2_quant_55_fu_532[0]_i_2_n_5 ;
  wire \layer2_quant_56_fu_536[0]_i_1_n_5 ;
  wire \layer2_quant_57_fu_540[0]_i_1_n_5 ;
  wire \layer2_quant_57_fu_540_reg[0]_0 ;
  wire \layer2_quant_58_fu_544[0]_i_1_n_5 ;
  wire \layer2_quant_59_fu_548[0]_i_1_n_5 ;
  wire \layer2_quant_59_fu_548[0]_i_2_n_5 ;
  wire \layer2_quant_5_fu_332[0]_i_1_n_5 ;
  wire \layer2_quant_5_fu_332_reg[0]_0 ;
  wire \layer2_quant_60_fu_552[0]_i_1_n_5 ;
  wire \layer2_quant_60_fu_552_reg[0]_0 ;
  wire \layer2_quant_61_fu_556[0]_i_1_n_5 ;
  wire \layer2_quant_62_fu_560[0]_i_1_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_11_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_12_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_13_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_14_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_1_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_23_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_24_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_25_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_26_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_35_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_36_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_37_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_38_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_39_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_3_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_6_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_7_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_8_n_5 ;
  wire \layer2_quant_63_fu_564[0]_i_9_n_5 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_10_n_5 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_10_n_6 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_10_n_7 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_10_n_8 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_22_n_5 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_22_n_6 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_22_n_7 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_22_n_8 ;
  wire [31:0]\layer2_quant_63_fu_564_reg[0]_i_2_0 ;
  wire [31:0]\layer2_quant_63_fu_564_reg[0]_i_2_1 ;
  wire [31:0]\layer2_quant_63_fu_564_reg[0]_i_2_2 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_2_n_6 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_2_n_7 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_2_n_8 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_4_n_5 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_4_n_6 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_4_n_7 ;
  wire \layer2_quant_63_fu_564_reg[0]_i_4_n_8 ;
  wire layer2_quant_64_fu_1142_p2;
  wire \layer2_quant_6_fu_336[0]_i_1_n_5 ;
  wire \layer2_quant_7_fu_340[0]_i_1_n_5 ;
  wire \layer2_quant_7_fu_340[0]_i_2_n_5 ;
  wire \layer2_quant_8_fu_344[0]_i_1_n_5 ;
  wire \layer2_quant_9_fu_348[0]_i_1_n_5 ;
  wire \layer2_quant_fu_312[0]_i_1_n_5 ;
  wire [6:6]p_0_in;
  wire [31:0]q0;
  wire \trunc_ln124_1_reg_2127_reg_n_5_[0] ;
  wire \trunc_ln124_1_reg_2127_reg_n_5_[1] ;
  wire \trunc_ln124_1_reg_2127_reg_n_5_[2] ;
  wire \trunc_ln124_1_reg_2127_reg_n_5_[3] ;
  wire \trunc_ln124_1_reg_2127_reg_n_5_[4] ;
  wire \trunc_ln124_1_reg_2127_reg_n_5_[5] ;
  wire [3:0]\NLW_layer2_quant_63_fu_564_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_layer2_quant_63_fu_564_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_layer2_quant_63_fu_564_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_layer2_quant_63_fu_564_reg[0]_i_4_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln51_33_reg_1898[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out),
        .O(add_ln51_33_fu_1447_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hE87E)) 
    \add_ln51_33_reg_1898[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out),
        .O(add_ln51_33_fu_1447_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \add_ln51_33_reg_1898[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out),
        .O(add_ln51_33_fu_1447_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_36_reg_1903[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out),
        .O(\layer2_quant_60_fu_552_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_36_reg_1903[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out),
        .O(add_ln51_36_fu_1473_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_36_reg_1903[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out),
        .O(add_ln51_36_fu_1473_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_40_reg_1908[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out),
        .O(\layer2_quant_12_fu_360_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_40_reg_1908[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out),
        .O(add_ln51_40_fu_1499_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_40_reg_1908[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out),
        .O(add_ln51_40_fu_1499_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_43_reg_1913[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out),
        .O(\layer2_quant_57_fu_540_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_43_reg_1913[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out),
        .O(add_ln51_43_fu_1525_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_43_reg_1913[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out),
        .O(add_ln51_43_fu_1525_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_48_reg_1918[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out),
        .O(\layer2_quant_11_fu_356_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_48_reg_1918[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out),
        .O(add_ln51_48_fu_1551_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_48_reg_1918[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out),
        .O(add_ln51_48_fu_1551_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_51_reg_1923[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out),
        .O(\layer2_quant_3_fu_324_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_51_reg_1923[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out),
        .O(add_ln51_51_fu_1577_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_51_reg_1923[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out),
        .O(add_ln51_51_fu_1577_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_55_reg_1928[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out),
        .O(\layer2_quant_30_fu_432_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_55_reg_1928[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out),
        .O(add_ln51_55_fu_1603_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_55_reg_1928[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out),
        .O(add_ln51_55_fu_1603_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_58_reg_1933[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out),
        .O(\layer2_quant_5_fu_332_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln51_58_reg_1933[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out),
        .O(add_ln51_58_fu_1629_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln51_58_reg_1933[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out),
        .O(add_ln51_58_fu_1629_p2[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_4_fu_3080),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln124_fu_1082_p2(add_ln124_fu_1082_p2),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i(ap_sig_allocacmp_i),
        .grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0),
        .i_4_fu_3080(i_4_fu_3080),
        .\i_4_fu_308_reg[4] (\i_4_fu_308_reg_n_5_[2] ),
        .\i_4_fu_308_reg[4]_0 (\i_4_fu_308_reg_n_5_[3] ),
        .\i_4_fu_308_reg[4]_1 (\i_4_fu_308_reg_n_5_[4] ),
        .\i_4_fu_308_reg[4]_2 (\i_4_fu_308_reg_n_5_[0] ),
        .\i_4_fu_308_reg[4]_3 (\i_4_fu_308_reg_n_5_[1] ),
        .\i_4_fu_308_reg[6] (\i_4_fu_308_reg_n_5_[5] ),
        .\i_4_fu_308_reg[6]_0 (\i_4_fu_308_reg_n_5_[6] ),
        .\i_4_fu_308_reg[6]_1 (\i_4_fu_308[6]_i_4_n_5 ),
        .layer2_activations_3_address0(layer2_activations_3_address0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_4_fu_308[6]_i_4 
       (.I0(\i_4_fu_308_reg_n_5_[3] ),
        .I1(\i_4_fu_308_reg_n_5_[1] ),
        .I2(\i_4_fu_308_reg_n_5_[0] ),
        .I3(\i_4_fu_308_reg_n_5_[2] ),
        .I4(\i_4_fu_308_reg_n_5_[4] ),
        .O(\i_4_fu_308[6]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(i_4_fu_3080),
        .D(add_ln124_fu_1082_p2[0]),
        .Q(\i_4_fu_308_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(i_4_fu_3080),
        .D(add_ln124_fu_1082_p2[1]),
        .Q(\i_4_fu_308_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(i_4_fu_3080),
        .D(add_ln124_fu_1082_p2[2]),
        .Q(\i_4_fu_308_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(i_4_fu_3080),
        .D(add_ln124_fu_1082_p2[3]),
        .Q(\i_4_fu_308_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(i_4_fu_3080),
        .D(add_ln124_fu_1082_p2[4]),
        .Q(\i_4_fu_308_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(i_4_fu_3080),
        .D(add_ln124_fu_1082_p2[5]),
        .Q(\i_4_fu_308_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(i_4_fu_3080),
        .D(add_ln124_fu_1082_p2[6]),
        .Q(\i_4_fu_308_reg_n_5_[6] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \layer2_quant_10_fu_352[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\layer2_quant_11_fu_356[0]_i_2_n_5 ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out),
        .O(\layer2_quant_10_fu_352[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_10_fu_352_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_10_fu_352[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \layer2_quant_11_fu_356[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\layer2_quant_11_fu_356[0]_i_2_n_5 ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out),
        .O(\layer2_quant_11_fu_356[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \layer2_quant_11_fu_356[0]_i_2 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .I3(p_0_in),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .O(\layer2_quant_11_fu_356[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_11_fu_356_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_11_fu_356[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_11_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \layer2_quant_12_fu_360[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_15_fu_372[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out),
        .O(\layer2_quant_12_fu_360[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_12_fu_360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_12_fu_360[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_12_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \layer2_quant_13_fu_364[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_15_fu_372[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out),
        .O(\layer2_quant_13_fu_364[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_13_fu_364_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_13_fu_364[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_13_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \layer2_quant_14_fu_368[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_15_fu_372[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out),
        .O(\layer2_quant_14_fu_368[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_14_fu_368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_14_fu_368[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \layer2_quant_15_fu_372[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_15_fu_372[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out),
        .O(\layer2_quant_15_fu_372[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \layer2_quant_15_fu_372[0]_i_2 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .I1(p_0_in),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .O(\layer2_quant_15_fu_372[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_15_fu_372_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_15_fu_372[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_15_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \layer2_quant_16_fu_376[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_23_fu_404[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out),
        .O(\layer2_quant_16_fu_376[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_16_fu_376_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_16_fu_376[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \layer2_quant_17_fu_380[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_23_fu_404[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out),
        .O(\layer2_quant_17_fu_380[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_17_fu_380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_17_fu_380[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \layer2_quant_18_fu_384[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(\layer2_quant_23_fu_404[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out),
        .O(\layer2_quant_18_fu_384[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_18_fu_384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_18_fu_384[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \layer2_quant_19_fu_388[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_23_fu_404[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out),
        .O(\layer2_quant_19_fu_388[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_19_fu_388_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_19_fu_388[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_19_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \layer2_quant_1_fu_316[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_7_fu_340[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out),
        .O(\layer2_quant_1_fu_316[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_1_fu_316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_1_fu_316[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \layer2_quant_20_fu_392[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_23_fu_404[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out),
        .O(\layer2_quant_20_fu_392[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_20_fu_392_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_20_fu_392[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_20_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \layer2_quant_21_fu_396[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_23_fu_404[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out),
        .O(\layer2_quant_21_fu_396[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_21_fu_396_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_21_fu_396[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \layer2_quant_22_fu_400[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(\layer2_quant_23_fu_404[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out),
        .O(\layer2_quant_22_fu_400[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_22_fu_400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_22_fu_400[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_22_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \layer2_quant_23_fu_404[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_23_fu_404[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out),
        .O(\layer2_quant_23_fu_404[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \layer2_quant_23_fu_404[0]_i_2 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .I2(p_0_in),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .O(\layer2_quant_23_fu_404[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_23_fu_404_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_23_fu_404[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \layer2_quant_24_fu_408[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_30_fu_432[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out),
        .O(\layer2_quant_24_fu_408[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_24_fu_408_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_24_fu_408[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \layer2_quant_25_fu_412[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_30_fu_432[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out),
        .O(\layer2_quant_25_fu_412[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_25_fu_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_25_fu_412[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \layer2_quant_26_fu_416[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(\layer2_quant_30_fu_432[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out),
        .O(\layer2_quant_26_fu_416[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_26_fu_416_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_26_fu_416[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_26_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \layer2_quant_27_fu_420[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_30_fu_432[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out),
        .O(\layer2_quant_27_fu_420[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_27_fu_420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_27_fu_420[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \layer2_quant_28_fu_424[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_31_fu_436[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out),
        .O(\layer2_quant_28_fu_424[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_28_fu_424_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_28_fu_424[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_28_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \layer2_quant_29_fu_428[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_31_fu_436[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out),
        .O(\layer2_quant_29_fu_428[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_29_fu_428_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_29_fu_428[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_29_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \layer2_quant_2_fu_320[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(\layer2_quant_7_fu_340[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out),
        .O(\layer2_quant_2_fu_320[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_2_fu_320_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_2_fu_320[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \layer2_quant_30_fu_432[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(\layer2_quant_30_fu_432[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out),
        .O(\layer2_quant_30_fu_432[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \layer2_quant_30_fu_432[0]_i_2 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .I2(p_0_in),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .O(\layer2_quant_30_fu_432[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_30_fu_432_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_30_fu_432[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_30_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \layer2_quant_31_fu_436[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_31_fu_436[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out),
        .O(\layer2_quant_31_fu_436[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \layer2_quant_31_fu_436[0]_i_2 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(p_0_in),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .O(\layer2_quant_31_fu_436[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_31_fu_436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_31_fu_436[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_31_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \layer2_quant_32_fu_440[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_39_fu_468[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out),
        .O(\layer2_quant_32_fu_440[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_32_fu_440_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_32_fu_440[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \layer2_quant_33_fu_444[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_39_fu_468[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out),
        .O(\layer2_quant_33_fu_444[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_33_fu_444_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_33_fu_444[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \layer2_quant_34_fu_448[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(\layer2_quant_39_fu_468[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out),
        .O(\layer2_quant_34_fu_448[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_34_fu_448_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_34_fu_448[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_34_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \layer2_quant_35_fu_452[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_39_fu_468[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out),
        .O(\layer2_quant_35_fu_452[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_35_fu_452_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_35_fu_452[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_35_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \layer2_quant_36_fu_456[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_39_fu_468[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out),
        .O(\layer2_quant_36_fu_456[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_36_fu_456_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_36_fu_456[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_36_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \layer2_quant_37_fu_460[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_39_fu_468[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out),
        .O(\layer2_quant_37_fu_460[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_37_fu_460_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_37_fu_460[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \layer2_quant_38_fu_464[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(\layer2_quant_39_fu_468[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out),
        .O(\layer2_quant_38_fu_464[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_38_fu_464_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_38_fu_464[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_38_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \layer2_quant_39_fu_468[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_39_fu_468[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out),
        .O(\layer2_quant_39_fu_468[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \layer2_quant_39_fu_468[0]_i_2 
       (.I0(p_0_in),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .O(\layer2_quant_39_fu_468[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_39_fu_468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_39_fu_468[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_39_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \layer2_quant_3_fu_324[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_7_fu_340[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out),
        .O(\layer2_quant_3_fu_324[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_3_fu_324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_3_fu_324[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_3_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \layer2_quant_40_fu_472[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_43_fu_484[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out),
        .O(\layer2_quant_40_fu_472[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_40_fu_472_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_40_fu_472[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \layer2_quant_41_fu_476[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_43_fu_484[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out),
        .O(\layer2_quant_41_fu_476[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_41_fu_476_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_41_fu_476[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \layer2_quant_42_fu_480[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_43_fu_484[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out),
        .O(\layer2_quant_42_fu_480[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_42_fu_480_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_42_fu_480[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \layer2_quant_43_fu_484[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_43_fu_484[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out),
        .O(\layer2_quant_43_fu_484[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \layer2_quant_43_fu_484[0]_i_2 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .I2(p_0_in),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .O(\layer2_quant_43_fu_484[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_43_fu_484_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_43_fu_484[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \layer2_quant_44_fu_488[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_47_fu_500[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out),
        .O(\layer2_quant_44_fu_488[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_44_fu_488_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_44_fu_488[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \layer2_quant_45_fu_492[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_47_fu_500[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out),
        .O(\layer2_quant_45_fu_492[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_45_fu_492_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_45_fu_492[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_45_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \layer2_quant_46_fu_496[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_47_fu_500[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out),
        .O(\layer2_quant_46_fu_496[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_46_fu_496_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_46_fu_496[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \layer2_quant_47_fu_500[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_47_fu_500[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out),
        .O(\layer2_quant_47_fu_500[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \layer2_quant_47_fu_500[0]_i_2 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(p_0_in),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .O(\layer2_quant_47_fu_500[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_47_fu_500_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_47_fu_500[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_47_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \layer2_quant_48_fu_504[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_55_fu_532[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out),
        .O(\layer2_quant_48_fu_504[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_48_fu_504_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_48_fu_504[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \layer2_quant_49_fu_508[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_55_fu_532[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out),
        .O(\layer2_quant_49_fu_508[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_49_fu_508_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_49_fu_508[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \layer2_quant_4_fu_328[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_7_fu_340[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out),
        .O(\layer2_quant_4_fu_328[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_4_fu_328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_4_fu_328[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \layer2_quant_50_fu_512[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(\layer2_quant_55_fu_532[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out),
        .O(\layer2_quant_50_fu_512[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_50_fu_512_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_50_fu_512[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \layer2_quant_51_fu_516[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_55_fu_532[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out),
        .O(\layer2_quant_51_fu_516[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_51_fu_516_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_51_fu_516[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \layer2_quant_52_fu_520[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_55_fu_532[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out),
        .O(\layer2_quant_52_fu_520[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_52_fu_520_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_52_fu_520[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \layer2_quant_53_fu_524[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_55_fu_532[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out),
        .O(\layer2_quant_53_fu_524[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_53_fu_524_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_53_fu_524[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \layer2_quant_54_fu_528[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(\layer2_quant_55_fu_532[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out),
        .O(\layer2_quant_54_fu_528[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_54_fu_528_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_54_fu_528[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_54_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \layer2_quant_55_fu_532[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_55_fu_532[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out),
        .O(\layer2_quant_55_fu_532[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \layer2_quant_55_fu_532[0]_i_2 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .I1(p_0_in),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .O(\layer2_quant_55_fu_532[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_55_fu_532_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_55_fu_532[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \layer2_quant_56_fu_536[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_59_fu_548[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out),
        .O(\layer2_quant_56_fu_536[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_56_fu_536_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_56_fu_536[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_56_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \layer2_quant_57_fu_540[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_59_fu_548[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out),
        .O(\layer2_quant_57_fu_540[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_57_fu_540_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_57_fu_540[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_57_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \layer2_quant_58_fu_544[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_59_fu_548[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out),
        .O(\layer2_quant_58_fu_544[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_58_fu_544_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_58_fu_544[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_58_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \layer2_quant_59_fu_548[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_59_fu_548[0]_i_2_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out),
        .O(\layer2_quant_59_fu_548[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \layer2_quant_59_fu_548[0]_i_2 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .I3(p_0_in),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .O(\layer2_quant_59_fu_548[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_59_fu_548_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_59_fu_548[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \layer2_quant_5_fu_332[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_7_fu_340[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out),
        .O(\layer2_quant_5_fu_332[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_5_fu_332_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_5_fu_332[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_5_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \layer2_quant_60_fu_552[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_63_fu_564[0]_i_3_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out),
        .O(\layer2_quant_60_fu_552[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_60_fu_552_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_60_fu_552[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_60_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \layer2_quant_61_fu_556[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_63_fu_564[0]_i_3_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out),
        .O(\layer2_quant_61_fu_556[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_61_fu_556_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_61_fu_556[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_61_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \layer2_quant_62_fu_560[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_63_fu_564[0]_i_3_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out),
        .O(\layer2_quant_62_fu_560[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_62_fu_560_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_62_fu_560[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_62_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \layer2_quant_63_fu_564[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\layer2_quant_63_fu_564[0]_i_3_n_5 ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out),
        .O(\layer2_quant_63_fu_564[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_11 
       (.I0(dout_tmp__0[23]),
        .I1(dout_tmp__0[22]),
        .O(\layer2_quant_63_fu_564[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_12 
       (.I0(dout_tmp__0[21]),
        .I1(dout_tmp__0[20]),
        .O(\layer2_quant_63_fu_564[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_13 
       (.I0(dout_tmp__0[19]),
        .I1(dout_tmp__0[18]),
        .O(\layer2_quant_63_fu_564[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_14 
       (.I0(dout_tmp__0[17]),
        .I1(dout_tmp__0[16]),
        .O(\layer2_quant_63_fu_564[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_15 
       (.I0(q0[30]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [30]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [30]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [30]),
        .O(dout_tmp__0[30]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_16 
       (.I0(q0[29]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [29]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [29]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [29]),
        .O(dout_tmp__0[29]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_17 
       (.I0(q0[28]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [28]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [28]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [28]),
        .O(dout_tmp__0[28]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_18 
       (.I0(q0[27]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [27]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [27]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [27]),
        .O(dout_tmp__0[27]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_19 
       (.I0(q0[26]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [26]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [26]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [26]),
        .O(dout_tmp__0[26]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_20 
       (.I0(q0[25]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [25]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [25]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [25]),
        .O(dout_tmp__0[25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_21 
       (.I0(q0[24]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [24]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [24]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [24]),
        .O(dout_tmp__0[24]));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_23 
       (.I0(dout_tmp__0[15]),
        .I1(dout_tmp__0[14]),
        .O(\layer2_quant_63_fu_564[0]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_24 
       (.I0(dout_tmp__0[13]),
        .I1(dout_tmp__0[12]),
        .O(\layer2_quant_63_fu_564[0]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_25 
       (.I0(dout_tmp__0[11]),
        .I1(dout_tmp__0[10]),
        .O(\layer2_quant_63_fu_564[0]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_26 
       (.I0(dout_tmp__0[9]),
        .I1(dout_tmp__0[8]),
        .O(\layer2_quant_63_fu_564[0]_i_26_n_5 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_27 
       (.I0(q0[23]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [23]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [23]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [23]),
        .O(dout_tmp__0[23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_28 
       (.I0(q0[22]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [22]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [22]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [22]),
        .O(dout_tmp__0[22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_29 
       (.I0(q0[21]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [21]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [21]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [21]),
        .O(dout_tmp__0[21]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \layer2_quant_63_fu_564[0]_i_3 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .I3(p_0_in),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .O(\layer2_quant_63_fu_564[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_30 
       (.I0(q0[20]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [20]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [20]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [20]),
        .O(dout_tmp__0[20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_31 
       (.I0(q0[19]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [19]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [19]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [19]),
        .O(dout_tmp__0[19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_32 
       (.I0(q0[18]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [18]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [18]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [18]),
        .O(dout_tmp__0[18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_33 
       (.I0(q0[17]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [17]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [17]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [17]),
        .O(dout_tmp__0[17]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_34 
       (.I0(q0[16]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [16]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [16]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [16]),
        .O(dout_tmp__0[16]));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_35 
       (.I0(dout_tmp__0[1]),
        .I1(dout_tmp__0[0]),
        .O(\layer2_quant_63_fu_564[0]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_36 
       (.I0(dout_tmp__0[7]),
        .I1(dout_tmp__0[6]),
        .O(\layer2_quant_63_fu_564[0]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_37 
       (.I0(dout_tmp__0[5]),
        .I1(dout_tmp__0[4]),
        .O(\layer2_quant_63_fu_564[0]_i_37_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_38 
       (.I0(dout_tmp__0[3]),
        .I1(dout_tmp__0[2]),
        .O(\layer2_quant_63_fu_564[0]_i_38_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \layer2_quant_63_fu_564[0]_i_39 
       (.I0(dout_tmp__0[0]),
        .I1(dout_tmp__0[1]),
        .O(\layer2_quant_63_fu_564[0]_i_39_n_5 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_40 
       (.I0(q0[15]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [15]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [15]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [15]),
        .O(dout_tmp__0[15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_41 
       (.I0(q0[14]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [14]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [14]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [14]),
        .O(dout_tmp__0[14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_42 
       (.I0(q0[13]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [13]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [13]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [13]),
        .O(dout_tmp__0[13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_43 
       (.I0(q0[12]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [12]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [12]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [12]),
        .O(dout_tmp__0[12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_44 
       (.I0(q0[11]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [11]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [11]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [11]),
        .O(dout_tmp__0[11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_45 
       (.I0(q0[10]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [10]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [10]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [10]),
        .O(dout_tmp__0[10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_46 
       (.I0(q0[9]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [9]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [9]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [9]),
        .O(dout_tmp__0[9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_47 
       (.I0(q0[8]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [8]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [8]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [8]),
        .O(dout_tmp__0[8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_48 
       (.I0(q0[1]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [1]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [1]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [1]),
        .O(dout_tmp__0[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_49 
       (.I0(q0[0]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [0]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [0]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [0]),
        .O(dout_tmp__0[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_5 
       (.I0(q0[31]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [31]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [31]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [31]),
        .O(dout_tmp));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_50 
       (.I0(q0[7]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [7]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [7]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [7]),
        .O(dout_tmp__0[7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_51 
       (.I0(q0[6]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [6]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [6]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [6]),
        .O(dout_tmp__0[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_52 
       (.I0(q0[5]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [5]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [5]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [5]),
        .O(dout_tmp__0[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_53 
       (.I0(q0[4]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [4]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [4]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [4]),
        .O(dout_tmp__0[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_54 
       (.I0(q0[3]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [3]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [3]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [3]),
        .O(dout_tmp__0[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \layer2_quant_63_fu_564[0]_i_55 
       (.I0(q0[2]),
        .I1(\layer2_quant_63_fu_564_reg[0]_i_2_0 [2]),
        .I2(\layer2_quant_63_fu_564_reg[0]_i_2_1 [2]),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I5(\layer2_quant_63_fu_564_reg[0]_i_2_2 [2]),
        .O(dout_tmp__0[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_6 
       (.I0(dout_tmp),
        .I1(dout_tmp__0[30]),
        .O(\layer2_quant_63_fu_564[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_7 
       (.I0(dout_tmp__0[29]),
        .I1(dout_tmp__0[28]),
        .O(\layer2_quant_63_fu_564[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_8 
       (.I0(dout_tmp__0[27]),
        .I1(dout_tmp__0[26]),
        .O(\layer2_quant_63_fu_564[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \layer2_quant_63_fu_564[0]_i_9 
       (.I0(dout_tmp__0[25]),
        .I1(dout_tmp__0[24]),
        .O(\layer2_quant_63_fu_564[0]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_63_fu_564_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_63_fu_564[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_63_out),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer2_quant_63_fu_564_reg[0]_i_10 
       (.CI(\layer2_quant_63_fu_564_reg[0]_i_22_n_5 ),
        .CO({\layer2_quant_63_fu_564_reg[0]_i_10_n_5 ,\layer2_quant_63_fu_564_reg[0]_i_10_n_6 ,\layer2_quant_63_fu_564_reg[0]_i_10_n_7 ,\layer2_quant_63_fu_564_reg[0]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_layer2_quant_63_fu_564_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\layer2_quant_63_fu_564[0]_i_23_n_5 ,\layer2_quant_63_fu_564[0]_i_24_n_5 ,\layer2_quant_63_fu_564[0]_i_25_n_5 ,\layer2_quant_63_fu_564[0]_i_26_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer2_quant_63_fu_564_reg[0]_i_2 
       (.CI(\layer2_quant_63_fu_564_reg[0]_i_4_n_5 ),
        .CO({layer2_quant_64_fu_1142_p2,\layer2_quant_63_fu_564_reg[0]_i_2_n_6 ,\layer2_quant_63_fu_564_reg[0]_i_2_n_7 ,\layer2_quant_63_fu_564_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({dout_tmp,1'b0,1'b0,1'b0}),
        .O(\NLW_layer2_quant_63_fu_564_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\layer2_quant_63_fu_564[0]_i_6_n_5 ,\layer2_quant_63_fu_564[0]_i_7_n_5 ,\layer2_quant_63_fu_564[0]_i_8_n_5 ,\layer2_quant_63_fu_564[0]_i_9_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer2_quant_63_fu_564_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\layer2_quant_63_fu_564_reg[0]_i_22_n_5 ,\layer2_quant_63_fu_564_reg[0]_i_22_n_6 ,\layer2_quant_63_fu_564_reg[0]_i_22_n_7 ,\layer2_quant_63_fu_564_reg[0]_i_22_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\layer2_quant_63_fu_564[0]_i_35_n_5 }),
        .O(\NLW_layer2_quant_63_fu_564_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\layer2_quant_63_fu_564[0]_i_36_n_5 ,\layer2_quant_63_fu_564[0]_i_37_n_5 ,\layer2_quant_63_fu_564[0]_i_38_n_5 ,\layer2_quant_63_fu_564[0]_i_39_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer2_quant_63_fu_564_reg[0]_i_4 
       (.CI(\layer2_quant_63_fu_564_reg[0]_i_10_n_5 ),
        .CO({\layer2_quant_63_fu_564_reg[0]_i_4_n_5 ,\layer2_quant_63_fu_564_reg[0]_i_4_n_6 ,\layer2_quant_63_fu_564_reg[0]_i_4_n_7 ,\layer2_quant_63_fu_564_reg[0]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_layer2_quant_63_fu_564_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\layer2_quant_63_fu_564[0]_i_11_n_5 ,\layer2_quant_63_fu_564[0]_i_12_n_5 ,\layer2_quant_63_fu_564[0]_i_13_n_5 ,\layer2_quant_63_fu_564[0]_i_14_n_5 }));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \layer2_quant_6_fu_336[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I4(\layer2_quant_7_fu_340[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out),
        .O(\layer2_quant_6_fu_336[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_6_fu_336_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_6_fu_336[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_6_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \layer2_quant_7_fu_340[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_7_fu_340[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out),
        .O(\layer2_quant_7_fu_340[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \layer2_quant_7_fu_340[0]_i_2 
       (.I0(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .I1(p_0_in),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .O(\layer2_quant_7_fu_340[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_7_fu_340_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_7_fu_340[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_7_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \layer2_quant_8_fu_344[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\layer2_quant_11_fu_356[0]_i_2_n_5 ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out),
        .O(\layer2_quant_8_fu_344[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_8_fu_344_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_8_fu_344[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_8_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \layer2_quant_9_fu_348[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\layer2_quant_11_fu_356[0]_i_2_n_5 ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out),
        .O(\layer2_quant_9_fu_348[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_9_fu_348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_9_fu_348[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \layer2_quant_fu_312[0]_i_1 
       (.I0(layer2_quant_64_fu_1142_p2),
        .I1(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .I2(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .I3(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .I4(\layer2_quant_7_fu_340[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out),
        .O(\layer2_quant_fu_312[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \layer2_quant_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layer2_quant_fu_312[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out),
        .R(1'b0));
  FDRE \trunc_ln124_1_reg_2127_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i),
        .Q(\trunc_ln124_1_reg_2127_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \trunc_ln124_1_reg_2127_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_4_fu_308_reg_n_5_[1] ),
        .Q(\trunc_ln124_1_reg_2127_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \trunc_ln124_1_reg_2127_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_4_fu_308_reg_n_5_[2] ),
        .Q(\trunc_ln124_1_reg_2127_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \trunc_ln124_1_reg_2127_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_4_fu_308_reg_n_5_[3] ),
        .Q(\trunc_ln124_1_reg_2127_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \trunc_ln124_1_reg_2127_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_4_fu_308_reg_n_5_[4] ),
        .Q(\trunc_ln124_1_reg_2127_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \trunc_ln124_1_reg_2127_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_4_fu_308_reg_n_5_[5] ),
        .Q(\trunc_ln124_1_reg_2127_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_134_6
   (D,
    d0,
    add_ln137_fu_87_p2,
    \ap_CS_fsm_reg[17] ,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0,
    ap_clk,
    ram_reg_0_15_29_29_i_2_0,
    ap_rst_n,
    ap_rst_n_inv);
  output [1:0]D;
  output [23:0]d0;
  output [2:0]add_ln137_fu_87_p2;
  output \ap_CS_fsm_reg[17] ;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1;
  output grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0;
  input [1:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg;
  input [1:0]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0;
  input ap_clk;
  input [26:0]ram_reg_0_15_29_29_i_2_0;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln134_fu_65_p2;
  wire [2:0]add_ln137_fu_87_p2;
  wire \ap_CS_fsm_reg[17] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0;
  wire [28:5]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0;
  wire [1:0]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0;
  wire i_fu_300;
  wire \i_fu_30_reg_n_5_[0] ;
  wire \i_fu_30_reg_n_5_[1] ;
  wire \i_fu_30_reg_n_5_[2] ;
  wire \i_fu_30_reg_n_5_[3] ;
  wire ram_reg_0_15_13_13_i_2_n_5;
  wire ram_reg_0_15_13_13_i_2_n_6;
  wire ram_reg_0_15_13_13_i_2_n_7;
  wire ram_reg_0_15_13_13_i_2_n_8;
  wire ram_reg_0_15_13_13_i_3_n_5;
  wire ram_reg_0_15_13_13_i_4_n_5;
  wire ram_reg_0_15_13_13_i_5_n_5;
  wire ram_reg_0_15_13_13_i_6_n_5;
  wire ram_reg_0_15_17_17_i_2_n_5;
  wire ram_reg_0_15_17_17_i_2_n_6;
  wire ram_reg_0_15_17_17_i_2_n_7;
  wire ram_reg_0_15_17_17_i_2_n_8;
  wire ram_reg_0_15_17_17_i_3_n_5;
  wire ram_reg_0_15_17_17_i_4_n_5;
  wire ram_reg_0_15_17_17_i_5_n_5;
  wire ram_reg_0_15_17_17_i_6_n_5;
  wire ram_reg_0_15_21_21_i_2_n_5;
  wire ram_reg_0_15_21_21_i_2_n_6;
  wire ram_reg_0_15_21_21_i_2_n_7;
  wire ram_reg_0_15_21_21_i_2_n_8;
  wire ram_reg_0_15_21_21_i_3_n_5;
  wire ram_reg_0_15_21_21_i_4_n_5;
  wire ram_reg_0_15_21_21_i_5_n_5;
  wire ram_reg_0_15_21_21_i_6_n_5;
  wire ram_reg_0_15_25_25_i_2_n_5;
  wire ram_reg_0_15_25_25_i_2_n_6;
  wire ram_reg_0_15_25_25_i_2_n_7;
  wire ram_reg_0_15_25_25_i_2_n_8;
  wire ram_reg_0_15_25_25_i_3_n_5;
  wire ram_reg_0_15_25_25_i_4_n_5;
  wire ram_reg_0_15_25_25_i_5_n_5;
  wire ram_reg_0_15_25_25_i_6_n_5;
  wire [26:0]ram_reg_0_15_29_29_i_2_0;
  wire ram_reg_0_15_29_29_i_2_n_7;
  wire ram_reg_0_15_29_29_i_2_n_8;
  wire ram_reg_0_15_29_29_i_3_n_5;
  wire ram_reg_0_15_29_29_i_4_n_5;
  wire ram_reg_0_15_29_29_i_5_n_5;
  wire ram_reg_0_15_5_5_i_2_n_5;
  wire ram_reg_0_15_5_5_i_2_n_6;
  wire ram_reg_0_15_5_5_i_2_n_7;
  wire ram_reg_0_15_5_5_i_2_n_8;
  wire ram_reg_0_15_5_5_i_3_n_5;
  wire ram_reg_0_15_5_5_i_4_n_5;
  wire ram_reg_0_15_5_5_i_5_n_5;
  wire ram_reg_0_15_9_9_i_2_n_5;
  wire ram_reg_0_15_9_9_i_2_n_6;
  wire ram_reg_0_15_9_9_i_2_n_7;
  wire ram_reg_0_15_9_9_i_2_n_8;
  wire ram_reg_0_15_9_9_i_3_n_5;
  wire ram_reg_0_15_9_9_i_4_n_5;
  wire ram_reg_0_15_9_9_i_5_n_5;
  wire ram_reg_0_15_9_9_i_6_n_5;
  wire [3:2]NLW_ram_reg_0_15_29_29_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_15_29_29_i_2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_300),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln134_fu_65_p2(add_ln134_fu_65_p2),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\i_fu_30_reg_n_5_[1] ),
        .ap_enable_reg_pp0_iter1_reg_0(\i_fu_30_reg_n_5_[0] ),
        .ap_enable_reg_pp0_iter1_reg_1(\i_fu_30_reg_n_5_[3] ),
        .ap_enable_reg_pp0_iter1_reg_2(\i_fu_30_reg_n_5_[2] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1),
        .i_fu_300(i_fu_300));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(add_ln134_fu_65_p2[0]),
        .Q(\i_fu_30_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(add_ln134_fu_65_p2[1]),
        .Q(\i_fu_30_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(add_ln134_fu_65_p2[2]),
        .Q(\i_fu_30_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(add_ln134_fu_65_p2[3]),
        .Q(\i_fu_30_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0[0]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_104_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0[1]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_104_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0[2]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_104_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_10_10_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[10]),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_11_11_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[11]),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_12_12_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[12]),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_13_13_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[13]),
        .O(d0[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_13_13_i_2
       (.CI(ram_reg_0_15_9_9_i_2_n_5),
        .CO({ram_reg_0_15_13_13_i_2_n_5,ram_reg_0_15_13_13_i_2_n_6,ram_reg_0_15_13_13_i_2_n_7,ram_reg_0_15_13_13_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_29_29_i_2_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[16:13]),
        .S({ram_reg_0_15_13_13_i_3_n_5,ram_reg_0_15_13_13_i_4_n_5,ram_reg_0_15_13_13_i_5_n_5,ram_reg_0_15_13_13_i_6_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_13_13_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[11]),
        .O(ram_reg_0_15_13_13_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_13_13_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[10]),
        .O(ram_reg_0_15_13_13_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_13_13_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[9]),
        .O(ram_reg_0_15_13_13_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_13_13_i_6
       (.I0(ram_reg_0_15_29_29_i_2_0[8]),
        .O(ram_reg_0_15_13_13_i_6_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_14_14_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[14]),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_15_15_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[15]),
        .O(d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_16_16_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[16]),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_17_17_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[17]),
        .O(d0[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_17_17_i_2
       (.CI(ram_reg_0_15_13_13_i_2_n_5),
        .CO({ram_reg_0_15_17_17_i_2_n_5,ram_reg_0_15_17_17_i_2_n_6,ram_reg_0_15_17_17_i_2_n_7,ram_reg_0_15_17_17_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_29_29_i_2_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[20:17]),
        .S({ram_reg_0_15_17_17_i_3_n_5,ram_reg_0_15_17_17_i_4_n_5,ram_reg_0_15_17_17_i_5_n_5,ram_reg_0_15_17_17_i_6_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_17_17_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[15]),
        .O(ram_reg_0_15_17_17_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_17_17_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[14]),
        .O(ram_reg_0_15_17_17_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_17_17_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[13]),
        .O(ram_reg_0_15_17_17_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_17_17_i_6
       (.I0(ram_reg_0_15_29_29_i_2_0[12]),
        .O(ram_reg_0_15_17_17_i_6_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_18_18_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[18]),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_19_19_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[19]),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_20_20_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[20]),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_21_21_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[21]),
        .O(d0[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_21_21_i_2
       (.CI(ram_reg_0_15_17_17_i_2_n_5),
        .CO({ram_reg_0_15_21_21_i_2_n_5,ram_reg_0_15_21_21_i_2_n_6,ram_reg_0_15_21_21_i_2_n_7,ram_reg_0_15_21_21_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_29_29_i_2_0[19:16]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[24:21]),
        .S({ram_reg_0_15_21_21_i_3_n_5,ram_reg_0_15_21_21_i_4_n_5,ram_reg_0_15_21_21_i_5_n_5,ram_reg_0_15_21_21_i_6_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_21_21_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[19]),
        .O(ram_reg_0_15_21_21_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_21_21_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[18]),
        .O(ram_reg_0_15_21_21_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_21_21_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[17]),
        .O(ram_reg_0_15_21_21_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_21_21_i_6
       (.I0(ram_reg_0_15_29_29_i_2_0[16]),
        .O(ram_reg_0_15_21_21_i_6_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_22_22_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[22]),
        .O(d0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_23_23_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[23]),
        .O(d0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_24_24_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[24]),
        .O(d0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_25_25_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[25]),
        .O(d0[20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_25_25_i_2
       (.CI(ram_reg_0_15_21_21_i_2_n_5),
        .CO({ram_reg_0_15_25_25_i_2_n_5,ram_reg_0_15_25_25_i_2_n_6,ram_reg_0_15_25_25_i_2_n_7,ram_reg_0_15_25_25_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_29_29_i_2_0[23:20]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[28:25]),
        .S({ram_reg_0_15_25_25_i_3_n_5,ram_reg_0_15_25_25_i_4_n_5,ram_reg_0_15_25_25_i_5_n_5,ram_reg_0_15_25_25_i_6_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_25_25_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[23]),
        .O(ram_reg_0_15_25_25_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_25_25_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[22]),
        .O(ram_reg_0_15_25_25_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_25_25_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[21]),
        .O(ram_reg_0_15_25_25_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_25_25_i_6
       (.I0(ram_reg_0_15_29_29_i_2_0[20]),
        .O(ram_reg_0_15_25_25_i_6_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_26_26_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[26]),
        .O(d0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_27_27_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[27]),
        .O(d0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_28_28_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[28]),
        .O(d0[23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_29_29_i_2
       (.CI(ram_reg_0_15_25_25_i_2_n_5),
        .CO({NLW_ram_reg_0_15_29_29_i_2_CO_UNCONNECTED[3:2],ram_reg_0_15_29_29_i_2_n_7,ram_reg_0_15_29_29_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_0_15_29_29_i_2_0[25:24]}),
        .O({NLW_ram_reg_0_15_29_29_i_2_O_UNCONNECTED[3],add_ln137_fu_87_p2}),
        .S({1'b0,ram_reg_0_15_29_29_i_3_n_5,ram_reg_0_15_29_29_i_4_n_5,ram_reg_0_15_29_29_i_5_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_29_29_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[26]),
        .O(ram_reg_0_15_29_29_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_29_29_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[25]),
        .O(ram_reg_0_15_29_29_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_29_29_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[24]),
        .O(ram_reg_0_15_29_29_i_5_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_5_5_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[5]),
        .I1(Q[1]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0[0]),
        .O(d0[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_5_5_i_2
       (.CI(1'b0),
        .CO({ram_reg_0_15_5_5_i_2_n_5,ram_reg_0_15_5_5_i_2_n_6,ram_reg_0_15_5_5_i_2_n_7,ram_reg_0_15_5_5_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_29_29_i_2_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[8:5]),
        .S({ram_reg_0_15_5_5_i_3_n_5,ram_reg_0_15_5_5_i_4_n_5,ram_reg_0_15_5_5_i_5_n_5,ram_reg_0_15_29_29_i_2_0[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_5_5_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[3]),
        .O(ram_reg_0_15_5_5_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_5_5_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[2]),
        .O(ram_reg_0_15_5_5_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_5_5_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[1]),
        .O(ram_reg_0_15_5_5_i_5_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_6_6_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[6]),
        .I1(Q[1]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0[1]),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_7_7_i_1__3
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[7]),
        .O(d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_8_8_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[8]),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_9_9_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[9]),
        .O(d0[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_9_9_i_2
       (.CI(ram_reg_0_15_5_5_i_2_n_5),
        .CO({ram_reg_0_15_9_9_i_2_n_5,ram_reg_0_15_9_9_i_2_n_6,ram_reg_0_15_9_9_i_2_n_7,ram_reg_0_15_9_9_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_29_29_i_2_0[7:4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_d0[12:9]),
        .S({ram_reg_0_15_9_9_i_3_n_5,ram_reg_0_15_9_9_i_4_n_5,ram_reg_0_15_9_9_i_5_n_5,ram_reg_0_15_9_9_i_6_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_9_9_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[7]),
        .O(ram_reg_0_15_9_9_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_9_9_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[6]),
        .O(ram_reg_0_15_9_9_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_9_9_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[5]),
        .O(ram_reg_0_15_9_9_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_9_9_i_6
       (.I0(ram_reg_0_15_29_29_i_2_0[4]),
        .O(ram_reg_0_15_9_9_i_6_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_143_7
   (ap_enable_reg_pp0_iter1,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST,
    E,
    load_p2,
    load_p2_0,
    ap_enable_reg_pp0_iter1_reg_0,
    D,
    layer3_activations_address0,
    \output_stream_TDEST_reg_reg[7] ,
    output_stream_TDATA_reg1,
    \ap_CS_fsm_reg[19] ,
    ap_clk,
    ap_rst_n_inv,
    output_stream_TREADY_int_regslice,
    Q,
    \data_p2_reg[7] ,
    \data_p2_reg[3] ,
    \data_p2_reg[3]_0 ,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
    ap_rst_n,
    ap_loop_init_int_reg,
    ap_done,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0,
    \data_p2_reg[7]_0 );
  output ap_enable_reg_pp0_iter1;
  output grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST;
  output [0:0]E;
  output load_p2;
  output load_p2_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output [3:0]layer3_activations_address0;
  output [7:0]\output_stream_TDEST_reg_reg[7] ;
  output output_stream_TDATA_reg1;
  output \ap_CS_fsm_reg[19] ;
  input ap_clk;
  input ap_rst_n_inv;
  input output_stream_TREADY_int_regslice;
  input [3:0]Q;
  input \data_p2_reg[7] ;
  input \data_p2_reg[3] ;
  input \data_p2_reg[3]_0 ;
  input grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg;
  input ap_rst_n;
  input ap_loop_init_int_reg;
  input ap_done;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0;
  input [7:0]\data_p2_reg[7]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:1]add_ln143_fu_126_p2;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \data_p2_reg[3] ;
  wire \data_p2_reg[3]_0 ;
  wire \data_p2_reg[7] ;
  wire [7:0]\data_p2_reg[7]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0;
  wire i_fu_64;
  wire \i_fu_64_reg_n_5_[0] ;
  wire \i_fu_64_reg_n_5_[1] ;
  wire \i_fu_64_reg_n_5_[2] ;
  wire \i_fu_64_reg_n_5_[3] ;
  wire [3:0]layer3_activations_address0;
  wire load_p2;
  wire load_p2_0;
  wire output_stream_TDATA_reg1;
  wire [7:0]\output_stream_TDEST_reg_reg[7] ;
  wire output_stream_TREADY_int_regslice;
  wire \temp_last_reg_163[0]_i_2_n_5 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[0]_i_1__1 
       (.I0(\data_p2_reg[7]_0 [0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[1]_i_1__0 
       (.I0(\data_p2_reg[7]_0 [1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[2]_i_1 
       (.I0(\data_p2_reg[7]_0 [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[2]),
        .I2(output_stream_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[3]_i_1__1 
       (.I0(\data_p2_reg[7]_0 [3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\data_p2_reg[3] ),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\data_p2_reg[3]_0 ),
        .O(load_p2_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[4]_i_1 
       (.I0(\data_p2_reg[7]_0 [4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[5]_i_1 
       (.I0(\data_p2_reg[7]_0 [5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[6]_i_1 
       (.I0(\data_p2_reg[7]_0 [6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\data_p2_reg[7] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[7]_i_2 
       (.I0(\data_p2_reg[7]_0 [7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln143_fu_126_p2(add_ln143_fu_126_p2),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_7),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0),
        .i_fu_64(i_fu_64),
        .\i_fu_64_reg[0] (ap_enable_reg_pp0_iter1),
        .\i_fu_64_reg[0]_0 (\i_fu_64_reg_n_5_[0] ),
        .\i_fu_64_reg[3] (\i_fu_64_reg_n_5_[3] ),
        .layer3_activations_address0(layer3_activations_address0),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .\temp_last_reg_163_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\temp_last_reg_163_reg[0]_0 (\temp_last_reg_163[0]_i_2_n_5 ),
        .\temp_last_reg_163_reg[0]_1 (\i_fu_64_reg_n_5_[1] ),
        .\temp_last_reg_163_reg[0]_2 (\i_fu_64_reg_n_5_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_64),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\i_fu_64_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_64),
        .D(add_ln143_fu_126_p2[1]),
        .Q(\i_fu_64_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_64),
        .D(add_ln143_fu_126_p2[2]),
        .Q(\i_fu_64_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_64),
        .D(add_ln143_fu_126_p2[3]),
        .Q(\i_fu_64_reg_n_5_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \output_stream_TDATA_reg[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .O(output_stream_TDATA_reg1));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \temp_last_reg_163[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[2]),
        .I2(output_stream_TREADY_int_regslice),
        .O(\temp_last_reg_163[0]_i_2_n_5 ));
  FDRE \temp_last_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_1
   (grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0,
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0,
    WEA,
    ap_enable_reg_pp0_iter2_reg_0,
    D,
    DIADI,
    cnt_3_fu_20822_p2,
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    layer1_activations_ce0,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
    add_ln51_4_fu_14244_p2,
    add_ln51_15_fu_14320_p2,
    add_ln51_9_fu_14282_p2,
    add_ln51_20_fu_14358_p2,
    add_ln51_52_fu_14534_p2,
    add_ln51_63_fu_14610_p2,
    add_ln51_57_fu_14572_p2,
    add_ln51_68_fu_14648_p2,
    add_ln51_41_fu_14490_p2,
    add_ln51_40_fu_14484_p2,
    add_ln51_42_fu_14496_p2,
    add_ln51_27_fu_14396_p2,
    add_ln51_38_fu_14472_p2,
    add_ln51_32_fu_14434_p2,
    add_ln51_101_fu_14824_p2,
    add_ln51_112_fu_14900_p2,
    add_ln51_106_fu_14862_p2,
    add_ln51_117_fu_14938_p2,
    add_ln51_149_fu_15114_p2,
    add_ln51_160_fu_15190_p2,
    add_ln51_154_fu_15152_p2,
    add_ln51_165_fu_15228_p2,
    add_ln51_138_fu_15070_p2,
    add_ln51_137_fu_15064_p2,
    add_ln51_139_fu_15076_p2,
    add_ln51_124_fu_14976_p2,
    add_ln51_135_fu_15052_p2,
    add_ln51_129_fu_15014_p2,
    add_ln51_89_fu_14780_p2,
    add_ln51_88_fu_14774_p2,
    add_ln51_90_fu_14786_p2,
    add_ln51_75_fu_14686_p2,
    add_ln51_86_fu_14762_p2,
    add_ln51_80_fu_14724_p2,
    add_ln51_186_fu_15360_p2,
    add_ln51_185_fu_15354_p2,
    add_ln51_187_fu_15366_p2,
    add_ln51_172_fu_15266_p2,
    add_ln51_183_fu_15342_p2,
    add_ln51_177_fu_15304_p2,
    add_ln51_395_fu_16564_p2,
    add_ln51_406_fu_16640_p2,
    add_ln51_400_fu_16602_p2,
    add_ln51_411_fu_16678_p2,
    add_ln51_443_fu_16854_p2,
    add_ln51_454_fu_16930_p2,
    add_ln51_448_fu_16892_p2,
    add_ln51_459_fu_16968_p2,
    \add_ln51_432_reg_21294_reg[1]_0 ,
    \add_ln51_432_reg_21294_reg[0]_0 ,
    add_ln51_431_fu_16804_p2,
    \add_ln51_431_reg_21289_reg[0]_0 ,
    \add_ln51_433_reg_21299_reg[1]_0 ,
    \add_ln51_433_reg_21299_reg[0]_0 ,
    add_ln51_418_fu_16716_p2,
    add_ln51_429_fu_16792_p2,
    add_ln51_423_fu_16754_p2,
    add_ln51_492_fu_17144_p2,
    add_ln51_503_fu_17220_p2,
    add_ln51_497_fu_17182_p2,
    add_ln51_508_fu_17258_p2,
    add_ln51_540_fu_17434_p2,
    add_ln51_551_fu_17510_p2,
    add_ln51_545_fu_17472_p2,
    add_ln51_556_fu_17548_p2,
    \add_ln51_529_reg_21394_reg[1]_0 ,
    \add_ln51_529_reg_21394_reg[0]_0 ,
    add_ln51_528_fu_17384_p2,
    \add_ln51_528_reg_21389_reg[0]_0 ,
    \add_ln51_530_reg_21399_reg[1]_0 ,
    \add_ln51_530_reg_21399_reg[0]_0 ,
    add_ln51_515_fu_17296_p2,
    add_ln51_526_fu_17372_p2,
    add_ln51_520_fu_17334_p2,
    \add_ln51_480_reg_21344_reg[1]_0 ,
    \add_ln51_480_reg_21344_reg[0]_0 ,
    add_ln51_479_fu_17094_p2,
    \add_ln51_479_reg_21339_reg[0]_0 ,
    \add_ln51_481_reg_21349_reg[1]_0 ,
    \add_ln51_481_reg_21349_reg[0]_0 ,
    add_ln51_466_fu_17006_p2,
    add_ln51_477_fu_17082_p2,
    add_ln51_471_fu_17044_p2,
    \add_ln51_577_reg_21444_reg[1]_0 ,
    \add_ln51_577_reg_21444_reg[0]_0 ,
    add_ln51_576_fu_17674_p2,
    \add_ln51_576_reg_21439_reg[0]_0 ,
    \add_ln51_578_reg_21449_reg[1]_0 ,
    \add_ln51_578_reg_21449_reg[0]_0 ,
    add_ln51_563_fu_17586_p2,
    add_ln51_574_fu_17662_p2,
    add_ln51_568_fu_17624_p2,
    add_ln51_199_fu_15404_p2,
    add_ln51_210_fu_15480_p2,
    add_ln51_204_fu_15442_p2,
    add_ln51_215_fu_15518_p2,
    add_ln51_247_fu_15694_p2,
    add_ln51_258_fu_15770_p2,
    add_ln51_252_fu_15732_p2,
    add_ln51_263_fu_15808_p2,
    add_ln51_236_fu_15650_p2,
    add_ln51_235_fu_15644_p2,
    add_ln51_237_fu_15656_p2,
    add_ln51_222_fu_15556_p2,
    add_ln51_233_fu_15632_p2,
    add_ln51_227_fu_15594_p2,
    add_ln51_296_fu_15984_p2,
    add_ln51_307_fu_16060_p2,
    add_ln51_301_fu_16022_p2,
    add_ln51_312_fu_16098_p2,
    add_ln51_344_fu_16274_p2,
    add_ln51_355_fu_16350_p2,
    add_ln51_349_fu_16312_p2,
    add_ln51_360_fu_16388_p2,
    add_ln51_333_fu_16230_p2,
    add_ln51_332_fu_16224_p2,
    add_ln51_334_fu_16236_p2,
    add_ln51_319_fu_16136_p2,
    add_ln51_330_fu_16212_p2,
    add_ln51_324_fu_16174_p2,
    add_ln51_284_fu_15940_p2,
    add_ln51_283_fu_15934_p2,
    add_ln51_285_fu_15946_p2,
    add_ln51_270_fu_15846_p2,
    add_ln51_281_fu_15922_p2,
    add_ln51_275_fu_15884_p2,
    add_ln51_381_fu_16520_p2,
    add_ln51_380_fu_16514_p2,
    add_ln51_382_fu_16526_p2,
    add_ln51_367_fu_16426_p2,
    add_ln51_378_fu_16502_p2,
    add_ln51_372_fu_16464_p2,
    add_ln51_590_fu_17724_p2,
    add_ln51_601_fu_17800_p2,
    add_ln51_595_fu_17762_p2,
    add_ln51_606_fu_17838_p2,
    add_ln51_638_fu_18014_p2,
    add_ln51_649_fu_18090_p2,
    add_ln51_643_fu_18052_p2,
    add_ln51_654_fu_18128_p2,
    \add_ln51_627_reg_21494_reg[1]_0 ,
    \add_ln51_627_reg_21494_reg[0]_0 ,
    add_ln51_626_fu_17964_p2,
    \add_ln51_626_reg_21489_reg[0]_0 ,
    \add_ln51_628_reg_21499_reg[1]_0 ,
    \add_ln51_628_reg_21499_reg[0]_0 ,
    add_ln51_613_fu_17876_p2,
    add_ln51_624_fu_17952_p2,
    add_ln51_618_fu_17914_p2,
    add_ln51_687_fu_18304_p2,
    add_ln51_698_fu_18380_p2,
    add_ln51_692_fu_18342_p2,
    add_ln51_703_fu_18418_p2,
    add_ln51_735_fu_18594_p2,
    add_ln51_746_fu_18670_p2,
    add_ln51_740_fu_18632_p2,
    add_ln51_751_fu_18708_p2,
    \add_ln51_724_reg_21594_reg[1]_0 ,
    \add_ln51_724_reg_21594_reg[0]_0 ,
    add_ln51_723_fu_18544_p2,
    \add_ln51_723_reg_21589_reg[0]_0 ,
    \add_ln51_725_reg_21599_reg[1]_0 ,
    \add_ln51_725_reg_21599_reg[0]_0 ,
    add_ln51_710_fu_18456_p2,
    add_ln51_721_fu_18532_p2,
    add_ln51_715_fu_18494_p2,
    \add_ln51_675_reg_21544_reg[1]_0 ,
    \add_ln51_675_reg_21544_reg[0]_0 ,
    add_ln51_674_fu_18254_p2,
    \add_ln51_674_reg_21539_reg[0]_0 ,
    \add_ln51_676_reg_21549_reg[1]_0 ,
    \add_ln51_676_reg_21549_reg[0]_0 ,
    add_ln51_661_fu_18166_p2,
    add_ln51_672_fu_18242_p2,
    add_ln51_666_fu_18204_p2,
    \add_ln51_772_reg_21644_reg[1]_0 ,
    \add_ln51_772_reg_21644_reg[0]_0 ,
    add_ln51_771_fu_18834_p2,
    \add_ln51_771_reg_21639_reg[0]_0 ,
    \add_ln51_773_reg_21649_reg[1]_0 ,
    \add_ln51_773_reg_21649_reg[0]_0 ,
    add_ln51_758_fu_18746_p2,
    add_ln51_769_fu_18822_p2,
    add_ln51_763_fu_18784_p2,
    ap_rst_n);
  output grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0;
  output [5:0]grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0;
  output [0:0]WEA;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output [1:0]D;
  output [0:0]DIADI;
  output [8:0]cnt_3_fu_20822_p2;
  output grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input layer1_activations_ce0;
  input [2:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg;
  input [2:0]add_ln51_4_fu_14244_p2;
  input [2:0]add_ln51_15_fu_14320_p2;
  input [2:0]add_ln51_9_fu_14282_p2;
  input [2:0]add_ln51_20_fu_14358_p2;
  input [2:0]add_ln51_52_fu_14534_p2;
  input [2:0]add_ln51_63_fu_14610_p2;
  input [2:0]add_ln51_57_fu_14572_p2;
  input [2:0]add_ln51_68_fu_14648_p2;
  input [1:0]add_ln51_41_fu_14490_p2;
  input [1:0]add_ln51_40_fu_14484_p2;
  input [1:0]add_ln51_42_fu_14496_p2;
  input [2:0]add_ln51_27_fu_14396_p2;
  input [2:0]add_ln51_38_fu_14472_p2;
  input [2:0]add_ln51_32_fu_14434_p2;
  input [2:0]add_ln51_101_fu_14824_p2;
  input [2:0]add_ln51_112_fu_14900_p2;
  input [2:0]add_ln51_106_fu_14862_p2;
  input [2:0]add_ln51_117_fu_14938_p2;
  input [2:0]add_ln51_149_fu_15114_p2;
  input [2:0]add_ln51_160_fu_15190_p2;
  input [2:0]add_ln51_154_fu_15152_p2;
  input [2:0]add_ln51_165_fu_15228_p2;
  input [1:0]add_ln51_138_fu_15070_p2;
  input [1:0]add_ln51_137_fu_15064_p2;
  input [1:0]add_ln51_139_fu_15076_p2;
  input [2:0]add_ln51_124_fu_14976_p2;
  input [2:0]add_ln51_135_fu_15052_p2;
  input [2:0]add_ln51_129_fu_15014_p2;
  input [1:0]add_ln51_89_fu_14780_p2;
  input [1:0]add_ln51_88_fu_14774_p2;
  input [1:0]add_ln51_90_fu_14786_p2;
  input [2:0]add_ln51_75_fu_14686_p2;
  input [2:0]add_ln51_86_fu_14762_p2;
  input [2:0]add_ln51_80_fu_14724_p2;
  input [1:0]add_ln51_186_fu_15360_p2;
  input [1:0]add_ln51_185_fu_15354_p2;
  input [1:0]add_ln51_187_fu_15366_p2;
  input [2:0]add_ln51_172_fu_15266_p2;
  input [2:0]add_ln51_183_fu_15342_p2;
  input [2:0]add_ln51_177_fu_15304_p2;
  input [2:0]add_ln51_395_fu_16564_p2;
  input [2:0]add_ln51_406_fu_16640_p2;
  input [2:0]add_ln51_400_fu_16602_p2;
  input [2:0]add_ln51_411_fu_16678_p2;
  input [2:0]add_ln51_443_fu_16854_p2;
  input [2:0]add_ln51_454_fu_16930_p2;
  input [2:0]add_ln51_448_fu_16892_p2;
  input [2:0]add_ln51_459_fu_16968_p2;
  input \add_ln51_432_reg_21294_reg[1]_0 ;
  input \add_ln51_432_reg_21294_reg[0]_0 ;
  input [0:0]add_ln51_431_fu_16804_p2;
  input \add_ln51_431_reg_21289_reg[0]_0 ;
  input \add_ln51_433_reg_21299_reg[1]_0 ;
  input \add_ln51_433_reg_21299_reg[0]_0 ;
  input [2:0]add_ln51_418_fu_16716_p2;
  input [2:0]add_ln51_429_fu_16792_p2;
  input [2:0]add_ln51_423_fu_16754_p2;
  input [2:0]add_ln51_492_fu_17144_p2;
  input [2:0]add_ln51_503_fu_17220_p2;
  input [2:0]add_ln51_497_fu_17182_p2;
  input [2:0]add_ln51_508_fu_17258_p2;
  input [2:0]add_ln51_540_fu_17434_p2;
  input [2:0]add_ln51_551_fu_17510_p2;
  input [2:0]add_ln51_545_fu_17472_p2;
  input [2:0]add_ln51_556_fu_17548_p2;
  input \add_ln51_529_reg_21394_reg[1]_0 ;
  input \add_ln51_529_reg_21394_reg[0]_0 ;
  input [0:0]add_ln51_528_fu_17384_p2;
  input \add_ln51_528_reg_21389_reg[0]_0 ;
  input \add_ln51_530_reg_21399_reg[1]_0 ;
  input \add_ln51_530_reg_21399_reg[0]_0 ;
  input [2:0]add_ln51_515_fu_17296_p2;
  input [2:0]add_ln51_526_fu_17372_p2;
  input [2:0]add_ln51_520_fu_17334_p2;
  input \add_ln51_480_reg_21344_reg[1]_0 ;
  input \add_ln51_480_reg_21344_reg[0]_0 ;
  input [0:0]add_ln51_479_fu_17094_p2;
  input \add_ln51_479_reg_21339_reg[0]_0 ;
  input \add_ln51_481_reg_21349_reg[1]_0 ;
  input \add_ln51_481_reg_21349_reg[0]_0 ;
  input [2:0]add_ln51_466_fu_17006_p2;
  input [2:0]add_ln51_477_fu_17082_p2;
  input [2:0]add_ln51_471_fu_17044_p2;
  input \add_ln51_577_reg_21444_reg[1]_0 ;
  input \add_ln51_577_reg_21444_reg[0]_0 ;
  input [0:0]add_ln51_576_fu_17674_p2;
  input \add_ln51_576_reg_21439_reg[0]_0 ;
  input \add_ln51_578_reg_21449_reg[1]_0 ;
  input \add_ln51_578_reg_21449_reg[0]_0 ;
  input [2:0]add_ln51_563_fu_17586_p2;
  input [2:0]add_ln51_574_fu_17662_p2;
  input [2:0]add_ln51_568_fu_17624_p2;
  input [2:0]add_ln51_199_fu_15404_p2;
  input [2:0]add_ln51_210_fu_15480_p2;
  input [2:0]add_ln51_204_fu_15442_p2;
  input [2:0]add_ln51_215_fu_15518_p2;
  input [2:0]add_ln51_247_fu_15694_p2;
  input [2:0]add_ln51_258_fu_15770_p2;
  input [2:0]add_ln51_252_fu_15732_p2;
  input [2:0]add_ln51_263_fu_15808_p2;
  input [1:0]add_ln51_236_fu_15650_p2;
  input [1:0]add_ln51_235_fu_15644_p2;
  input [1:0]add_ln51_237_fu_15656_p2;
  input [2:0]add_ln51_222_fu_15556_p2;
  input [2:0]add_ln51_233_fu_15632_p2;
  input [2:0]add_ln51_227_fu_15594_p2;
  input [2:0]add_ln51_296_fu_15984_p2;
  input [2:0]add_ln51_307_fu_16060_p2;
  input [2:0]add_ln51_301_fu_16022_p2;
  input [2:0]add_ln51_312_fu_16098_p2;
  input [2:0]add_ln51_344_fu_16274_p2;
  input [2:0]add_ln51_355_fu_16350_p2;
  input [2:0]add_ln51_349_fu_16312_p2;
  input [2:0]add_ln51_360_fu_16388_p2;
  input [1:0]add_ln51_333_fu_16230_p2;
  input [1:0]add_ln51_332_fu_16224_p2;
  input [1:0]add_ln51_334_fu_16236_p2;
  input [2:0]add_ln51_319_fu_16136_p2;
  input [2:0]add_ln51_330_fu_16212_p2;
  input [2:0]add_ln51_324_fu_16174_p2;
  input [1:0]add_ln51_284_fu_15940_p2;
  input [1:0]add_ln51_283_fu_15934_p2;
  input [1:0]add_ln51_285_fu_15946_p2;
  input [2:0]add_ln51_270_fu_15846_p2;
  input [2:0]add_ln51_281_fu_15922_p2;
  input [2:0]add_ln51_275_fu_15884_p2;
  input [1:0]add_ln51_381_fu_16520_p2;
  input [1:0]add_ln51_380_fu_16514_p2;
  input [1:0]add_ln51_382_fu_16526_p2;
  input [2:0]add_ln51_367_fu_16426_p2;
  input [2:0]add_ln51_378_fu_16502_p2;
  input [2:0]add_ln51_372_fu_16464_p2;
  input [2:0]add_ln51_590_fu_17724_p2;
  input [2:0]add_ln51_601_fu_17800_p2;
  input [2:0]add_ln51_595_fu_17762_p2;
  input [2:0]add_ln51_606_fu_17838_p2;
  input [2:0]add_ln51_638_fu_18014_p2;
  input [2:0]add_ln51_649_fu_18090_p2;
  input [2:0]add_ln51_643_fu_18052_p2;
  input [2:0]add_ln51_654_fu_18128_p2;
  input \add_ln51_627_reg_21494_reg[1]_0 ;
  input \add_ln51_627_reg_21494_reg[0]_0 ;
  input [0:0]add_ln51_626_fu_17964_p2;
  input \add_ln51_626_reg_21489_reg[0]_0 ;
  input \add_ln51_628_reg_21499_reg[1]_0 ;
  input \add_ln51_628_reg_21499_reg[0]_0 ;
  input [2:0]add_ln51_613_fu_17876_p2;
  input [2:0]add_ln51_624_fu_17952_p2;
  input [2:0]add_ln51_618_fu_17914_p2;
  input [2:0]add_ln51_687_fu_18304_p2;
  input [2:0]add_ln51_698_fu_18380_p2;
  input [2:0]add_ln51_692_fu_18342_p2;
  input [2:0]add_ln51_703_fu_18418_p2;
  input [2:0]add_ln51_735_fu_18594_p2;
  input [2:0]add_ln51_746_fu_18670_p2;
  input [2:0]add_ln51_740_fu_18632_p2;
  input [2:0]add_ln51_751_fu_18708_p2;
  input \add_ln51_724_reg_21594_reg[1]_0 ;
  input \add_ln51_724_reg_21594_reg[0]_0 ;
  input [0:0]add_ln51_723_fu_18544_p2;
  input \add_ln51_723_reg_21589_reg[0]_0 ;
  input \add_ln51_725_reg_21599_reg[1]_0 ;
  input \add_ln51_725_reg_21599_reg[0]_0 ;
  input [2:0]add_ln51_710_fu_18456_p2;
  input [2:0]add_ln51_721_fu_18532_p2;
  input [2:0]add_ln51_715_fu_18494_p2;
  input \add_ln51_675_reg_21544_reg[1]_0 ;
  input \add_ln51_675_reg_21544_reg[0]_0 ;
  input [0:0]add_ln51_674_fu_18254_p2;
  input \add_ln51_674_reg_21539_reg[0]_0 ;
  input \add_ln51_676_reg_21549_reg[1]_0 ;
  input \add_ln51_676_reg_21549_reg[0]_0 ;
  input [2:0]add_ln51_661_fu_18166_p2;
  input [2:0]add_ln51_672_fu_18242_p2;
  input [2:0]add_ln51_666_fu_18204_p2;
  input \add_ln51_772_reg_21644_reg[1]_0 ;
  input \add_ln51_772_reg_21644_reg[0]_0 ;
  input [0:0]add_ln51_771_fu_18834_p2;
  input \add_ln51_771_reg_21639_reg[0]_0 ;
  input \add_ln51_773_reg_21649_reg[1]_0 ;
  input \add_ln51_773_reg_21649_reg[0]_0 ;
  input [2:0]add_ln51_758_fu_18746_p2;
  input [2:0]add_ln51_769_fu_18822_p2;
  input [2:0]add_ln51_763_fu_18784_p2;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]DIADI;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire [7:0]add_ln46_fu_6352_p2;
  wire [2:0]add_ln51_101_fu_14824_p2;
  wire [2:0]add_ln51_101_reg_20954;
  wire [2:0]add_ln51_106_fu_14862_p2;
  wire [2:0]add_ln51_106_reg_20959;
  wire [2:0]add_ln51_112_fu_14900_p2;
  wire [2:0]add_ln51_112_reg_20964;
  wire [2:0]add_ln51_117_fu_14938_p2;
  wire [2:0]add_ln51_117_reg_20969;
  wire [4:0]add_ln51_119_fu_19085_p2;
  wire [4:0]add_ln51_119_reg_21674;
  wire \add_ln51_119_reg_21674[1]_i_2_n_5 ;
  wire \add_ln51_119_reg_21674[2]_i_2_n_5 ;
  wire \add_ln51_119_reg_21674[2]_i_3_n_5 ;
  wire \add_ln51_119_reg_21674[4]_i_2_n_5 ;
  wire \add_ln51_119_reg_21674[4]_i_3_n_5 ;
  wire [2:0]add_ln51_124_fu_14976_p2;
  wire [2:0]add_ln51_124_reg_20974;
  wire [2:0]add_ln51_129_fu_15014_p2;
  wire [2:0]add_ln51_129_reg_20979;
  wire [2:0]add_ln51_135_fu_15052_p2;
  wire [2:0]add_ln51_135_reg_20984;
  wire [1:0]add_ln51_137_fu_15064_p2;
  wire [1:0]add_ln51_137_reg_20989;
  wire [1:0]add_ln51_138_fu_15070_p2;
  wire [1:0]add_ln51_138_reg_20994;
  wire [1:0]add_ln51_139_fu_15076_p2;
  wire [1:0]add_ln51_139_reg_20999;
  wire [4:0]add_ln51_143_fu_19145_p2;
  wire [4:0]add_ln51_143_reg_21679;
  wire \add_ln51_143_reg_21679[1]_i_2_n_5 ;
  wire \add_ln51_143_reg_21679[1]_i_3_n_5 ;
  wire \add_ln51_143_reg_21679[2]_i_2_n_5 ;
  wire \add_ln51_143_reg_21679[4]_i_2_n_5 ;
  wire \add_ln51_143_reg_21679[4]_i_3_n_5 ;
  wire \add_ln51_143_reg_21679[4]_i_4_n_5 ;
  wire \add_ln51_143_reg_21679[4]_i_6_n_5 ;
  wire \add_ln51_143_reg_21679[4]_i_7_n_5 ;
  wire [2:0]add_ln51_149_fu_15114_p2;
  wire [2:0]add_ln51_149_reg_21004;
  wire [2:0]add_ln51_154_fu_15152_p2;
  wire [2:0]add_ln51_154_reg_21009;
  wire [2:0]add_ln51_15_fu_14320_p2;
  wire [2:0]add_ln51_15_reg_20864;
  wire [2:0]add_ln51_160_fu_15190_p2;
  wire [2:0]add_ln51_160_reg_21014;
  wire [2:0]add_ln51_165_fu_15228_p2;
  wire [2:0]add_ln51_165_reg_21019;
  wire [4:0]add_ln51_167_fu_19183_p2;
  wire [4:0]add_ln51_167_reg_21684;
  wire \add_ln51_167_reg_21684[1]_i_2_n_5 ;
  wire \add_ln51_167_reg_21684[2]_i_2_n_5 ;
  wire \add_ln51_167_reg_21684[2]_i_3_n_5 ;
  wire \add_ln51_167_reg_21684[4]_i_2_n_5 ;
  wire \add_ln51_167_reg_21684[4]_i_3_n_5 ;
  wire [2:0]add_ln51_172_fu_15266_p2;
  wire [2:0]add_ln51_172_reg_21024;
  wire [2:0]add_ln51_177_fu_15304_p2;
  wire [2:0]add_ln51_177_reg_21029;
  wire [2:0]add_ln51_183_fu_15342_p2;
  wire [2:0]add_ln51_183_reg_21034;
  wire [1:0]add_ln51_185_fu_15354_p2;
  wire [1:0]add_ln51_185_reg_21039;
  wire [1:0]add_ln51_186_fu_15360_p2;
  wire [1:0]add_ln51_186_reg_21044;
  wire [1:0]add_ln51_187_fu_15366_p2;
  wire [1:0]add_ln51_187_reg_21049;
  wire [4:0]add_ln51_191_fu_19243_p2;
  wire [4:0]add_ln51_191_reg_21689;
  wire \add_ln51_191_reg_21689[1]_i_2_n_5 ;
  wire \add_ln51_191_reg_21689[1]_i_3_n_5 ;
  wire \add_ln51_191_reg_21689[2]_i_2_n_5 ;
  wire \add_ln51_191_reg_21689[4]_i_2_n_5 ;
  wire \add_ln51_191_reg_21689[4]_i_3_n_5 ;
  wire \add_ln51_191_reg_21689[4]_i_4_n_5 ;
  wire \add_ln51_191_reg_21689[4]_i_6_n_5 ;
  wire \add_ln51_191_reg_21689[4]_i_7_n_5 ;
  wire [7:0]add_ln51_194_fu_20509_p2;
  wire [7:0]add_ln51_194_reg_21814;
  wire \add_ln51_194_reg_21814[3]_i_10_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_11_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_12_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_13_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_2_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_3_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_4_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_5_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_6_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_7_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_8_n_5 ;
  wire \add_ln51_194_reg_21814[3]_i_9_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_10_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_11_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_12_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_13_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_14_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_15_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_16_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_17_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_18_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_19_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_20_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_21_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_22_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_23_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_24_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_25_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_26_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_27_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_28_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_29_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_2_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_30_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_31_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_32_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_33_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_34_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_35_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_36_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_37_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_38_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_39_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_3_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_40_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_4_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_5_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_6_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_7_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_8_n_5 ;
  wire \add_ln51_194_reg_21814[7]_i_9_n_5 ;
  wire \add_ln51_194_reg_21814_reg[3]_i_1_n_5 ;
  wire \add_ln51_194_reg_21814_reg[3]_i_1_n_6 ;
  wire \add_ln51_194_reg_21814_reg[3]_i_1_n_7 ;
  wire \add_ln51_194_reg_21814_reg[3]_i_1_n_8 ;
  wire \add_ln51_194_reg_21814_reg[7]_i_1_n_6 ;
  wire \add_ln51_194_reg_21814_reg[7]_i_1_n_7 ;
  wire \add_ln51_194_reg_21814_reg[7]_i_1_n_8 ;
  wire [2:0]add_ln51_199_fu_15404_p2;
  wire [2:0]add_ln51_199_reg_21054;
  wire [2:0]add_ln51_204_fu_15442_p2;
  wire [2:0]add_ln51_204_reg_21059;
  wire [2:0]add_ln51_20_fu_14358_p2;
  wire [2:0]add_ln51_20_reg_20869;
  wire [2:0]add_ln51_210_fu_15480_p2;
  wire [2:0]add_ln51_210_reg_21064;
  wire [2:0]add_ln51_215_fu_15518_p2;
  wire [2:0]add_ln51_215_reg_21069;
  wire [4:0]add_ln51_217_fu_19281_p2;
  wire [4:0]add_ln51_217_reg_21694;
  wire \add_ln51_217_reg_21694[1]_i_2_n_5 ;
  wire \add_ln51_217_reg_21694[2]_i_2_n_5 ;
  wire \add_ln51_217_reg_21694[2]_i_3_n_5 ;
  wire \add_ln51_217_reg_21694[4]_i_2_n_5 ;
  wire \add_ln51_217_reg_21694[4]_i_3_n_5 ;
  wire [2:0]add_ln51_222_fu_15556_p2;
  wire [2:0]add_ln51_222_reg_21074;
  wire [2:0]add_ln51_227_fu_15594_p2;
  wire [2:0]add_ln51_227_reg_21079;
  wire [4:0]add_ln51_22_fu_18889_p2;
  wire [4:0]add_ln51_22_reg_21654;
  wire \add_ln51_22_reg_21654[1]_i_2_n_5 ;
  wire \add_ln51_22_reg_21654[2]_i_2_n_5 ;
  wire \add_ln51_22_reg_21654[2]_i_3_n_5 ;
  wire \add_ln51_22_reg_21654[4]_i_2_n_5 ;
  wire \add_ln51_22_reg_21654[4]_i_3_n_5 ;
  wire [2:0]add_ln51_233_fu_15632_p2;
  wire [2:0]add_ln51_233_reg_21084;
  wire [1:0]add_ln51_235_fu_15644_p2;
  wire [1:0]add_ln51_235_reg_21089;
  wire [1:0]add_ln51_236_fu_15650_p2;
  wire [1:0]add_ln51_236_reg_21094;
  wire [1:0]add_ln51_237_fu_15656_p2;
  wire [1:0]add_ln51_237_reg_21099;
  wire [4:0]add_ln51_241_fu_19341_p2;
  wire [4:0]add_ln51_241_reg_21699;
  wire \add_ln51_241_reg_21699[1]_i_2_n_5 ;
  wire \add_ln51_241_reg_21699[1]_i_3_n_5 ;
  wire \add_ln51_241_reg_21699[2]_i_2_n_5 ;
  wire \add_ln51_241_reg_21699[4]_i_2_n_5 ;
  wire \add_ln51_241_reg_21699[4]_i_3_n_5 ;
  wire \add_ln51_241_reg_21699[4]_i_4_n_5 ;
  wire \add_ln51_241_reg_21699[4]_i_6_n_5 ;
  wire \add_ln51_241_reg_21699[4]_i_7_n_5 ;
  wire [2:0]add_ln51_247_fu_15694_p2;
  wire [2:0]add_ln51_247_reg_21104;
  wire [2:0]add_ln51_252_fu_15732_p2;
  wire [2:0]add_ln51_252_reg_21109;
  wire [2:0]add_ln51_258_fu_15770_p2;
  wire [2:0]add_ln51_258_reg_21114;
  wire [2:0]add_ln51_263_fu_15808_p2;
  wire [2:0]add_ln51_263_reg_21119;
  wire [4:0]add_ln51_265_fu_19379_p2;
  wire [4:0]add_ln51_265_reg_21704;
  wire \add_ln51_265_reg_21704[1]_i_2_n_5 ;
  wire \add_ln51_265_reg_21704[2]_i_2_n_5 ;
  wire \add_ln51_265_reg_21704[2]_i_3_n_5 ;
  wire \add_ln51_265_reg_21704[4]_i_2_n_5 ;
  wire \add_ln51_265_reg_21704[4]_i_3_n_5 ;
  wire [2:0]add_ln51_270_fu_15846_p2;
  wire [2:0]add_ln51_270_reg_21124;
  wire [2:0]add_ln51_275_fu_15884_p2;
  wire [2:0]add_ln51_275_reg_21129;
  wire [2:0]add_ln51_27_fu_14396_p2;
  wire [2:0]add_ln51_27_reg_20874;
  wire [2:0]add_ln51_281_fu_15922_p2;
  wire [2:0]add_ln51_281_reg_21134;
  wire [1:0]add_ln51_283_fu_15934_p2;
  wire [1:0]add_ln51_283_reg_21139;
  wire [1:0]add_ln51_284_fu_15940_p2;
  wire [1:0]add_ln51_284_reg_21144;
  wire [1:0]add_ln51_285_fu_15946_p2;
  wire [1:0]add_ln51_285_reg_21149;
  wire [4:0]add_ln51_289_fu_19439_p2;
  wire [4:0]add_ln51_289_reg_21709;
  wire \add_ln51_289_reg_21709[1]_i_2_n_5 ;
  wire \add_ln51_289_reg_21709[1]_i_3_n_5 ;
  wire \add_ln51_289_reg_21709[2]_i_2_n_5 ;
  wire \add_ln51_289_reg_21709[4]_i_2_n_5 ;
  wire \add_ln51_289_reg_21709[4]_i_3_n_5 ;
  wire \add_ln51_289_reg_21709[4]_i_4_n_5 ;
  wire \add_ln51_289_reg_21709[4]_i_6_n_5 ;
  wire \add_ln51_289_reg_21709[4]_i_7_n_5 ;
  wire [2:0]add_ln51_296_fu_15984_p2;
  wire [2:0]add_ln51_296_reg_21154;
  wire [2:0]add_ln51_301_fu_16022_p2;
  wire [2:0]add_ln51_301_reg_21159;
  wire [2:0]add_ln51_307_fu_16060_p2;
  wire [2:0]add_ln51_307_reg_21164;
  wire [2:0]add_ln51_312_fu_16098_p2;
  wire [2:0]add_ln51_312_reg_21169;
  wire [4:0]add_ln51_314_fu_19477_p2;
  wire [4:0]add_ln51_314_reg_21714;
  wire \add_ln51_314_reg_21714[1]_i_2_n_5 ;
  wire \add_ln51_314_reg_21714[2]_i_2_n_5 ;
  wire \add_ln51_314_reg_21714[2]_i_3_n_5 ;
  wire \add_ln51_314_reg_21714[4]_i_2_n_5 ;
  wire \add_ln51_314_reg_21714[4]_i_3_n_5 ;
  wire [2:0]add_ln51_319_fu_16136_p2;
  wire [2:0]add_ln51_319_reg_21174;
  wire [2:0]add_ln51_324_fu_16174_p2;
  wire [2:0]add_ln51_324_reg_21179;
  wire [2:0]add_ln51_32_fu_14434_p2;
  wire [2:0]add_ln51_32_reg_20879;
  wire [2:0]add_ln51_330_fu_16212_p2;
  wire [2:0]add_ln51_330_reg_21184;
  wire [1:0]add_ln51_332_fu_16224_p2;
  wire [1:0]add_ln51_332_reg_21189;
  wire [1:0]add_ln51_333_fu_16230_p2;
  wire [1:0]add_ln51_333_reg_21194;
  wire [1:0]add_ln51_334_fu_16236_p2;
  wire [1:0]add_ln51_334_reg_21199;
  wire [4:0]add_ln51_338_fu_19537_p2;
  wire [4:0]add_ln51_338_reg_21719;
  wire \add_ln51_338_reg_21719[1]_i_2_n_5 ;
  wire \add_ln51_338_reg_21719[1]_i_3_n_5 ;
  wire \add_ln51_338_reg_21719[2]_i_2_n_5 ;
  wire \add_ln51_338_reg_21719[4]_i_2_n_5 ;
  wire \add_ln51_338_reg_21719[4]_i_3_n_5 ;
  wire \add_ln51_338_reg_21719[4]_i_4_n_5 ;
  wire \add_ln51_338_reg_21719[4]_i_6_n_5 ;
  wire \add_ln51_338_reg_21719[4]_i_7_n_5 ;
  wire [2:0]add_ln51_344_fu_16274_p2;
  wire [2:0]add_ln51_344_reg_21204;
  wire [2:0]add_ln51_349_fu_16312_p2;
  wire [2:0]add_ln51_349_reg_21209;
  wire [2:0]add_ln51_355_fu_16350_p2;
  wire [2:0]add_ln51_355_reg_21214;
  wire [2:0]add_ln51_360_fu_16388_p2;
  wire [2:0]add_ln51_360_reg_21219;
  wire [4:0]add_ln51_362_fu_19575_p2;
  wire [4:0]add_ln51_362_reg_21724;
  wire \add_ln51_362_reg_21724[1]_i_2_n_5 ;
  wire \add_ln51_362_reg_21724[2]_i_2_n_5 ;
  wire \add_ln51_362_reg_21724[2]_i_3_n_5 ;
  wire \add_ln51_362_reg_21724[4]_i_2_n_5 ;
  wire \add_ln51_362_reg_21724[4]_i_3_n_5 ;
  wire [2:0]add_ln51_367_fu_16426_p2;
  wire [2:0]add_ln51_367_reg_21224;
  wire [2:0]add_ln51_372_fu_16464_p2;
  wire [2:0]add_ln51_372_reg_21229;
  wire [2:0]add_ln51_378_fu_16502_p2;
  wire [2:0]add_ln51_378_reg_21234;
  wire [1:0]add_ln51_380_fu_16514_p2;
  wire [1:0]add_ln51_380_reg_21239;
  wire [1:0]add_ln51_381_fu_16520_p2;
  wire [1:0]add_ln51_381_reg_21244;
  wire [1:0]add_ln51_382_fu_16526_p2;
  wire [1:0]add_ln51_382_reg_21249;
  wire [4:0]add_ln51_386_fu_19635_p2;
  wire [4:0]add_ln51_386_reg_21729;
  wire \add_ln51_386_reg_21729[1]_i_2_n_5 ;
  wire \add_ln51_386_reg_21729[1]_i_3_n_5 ;
  wire \add_ln51_386_reg_21729[2]_i_2_n_5 ;
  wire \add_ln51_386_reg_21729[4]_i_2_n_5 ;
  wire \add_ln51_386_reg_21729[4]_i_3_n_5 ;
  wire \add_ln51_386_reg_21729[4]_i_4_n_5 ;
  wire \add_ln51_386_reg_21729[4]_i_6_n_5 ;
  wire \add_ln51_386_reg_21729[4]_i_7_n_5 ;
  wire [7:0]add_ln51_389_fu_20599_p2;
  wire [7:0]add_ln51_389_reg_21819;
  wire \add_ln51_389_reg_21819[3]_i_10_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_11_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_12_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_13_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_2_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_3_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_4_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_5_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_6_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_7_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_8_n_5 ;
  wire \add_ln51_389_reg_21819[3]_i_9_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_10_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_11_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_12_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_13_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_14_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_15_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_16_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_17_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_18_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_19_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_20_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_21_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_22_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_23_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_24_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_25_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_26_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_27_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_28_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_29_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_2_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_30_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_31_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_32_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_33_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_34_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_35_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_36_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_37_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_38_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_39_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_3_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_40_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_4_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_5_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_6_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_7_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_8_n_5 ;
  wire \add_ln51_389_reg_21819[7]_i_9_n_5 ;
  wire \add_ln51_389_reg_21819_reg[3]_i_1_n_5 ;
  wire \add_ln51_389_reg_21819_reg[3]_i_1_n_6 ;
  wire \add_ln51_389_reg_21819_reg[3]_i_1_n_7 ;
  wire \add_ln51_389_reg_21819_reg[3]_i_1_n_8 ;
  wire \add_ln51_389_reg_21819_reg[7]_i_1_n_6 ;
  wire \add_ln51_389_reg_21819_reg[7]_i_1_n_7 ;
  wire \add_ln51_389_reg_21819_reg[7]_i_1_n_8 ;
  wire [2:0]add_ln51_38_fu_14472_p2;
  wire [2:0]add_ln51_38_reg_20884;
  wire [2:0]add_ln51_395_fu_16564_p2;
  wire [2:0]add_ln51_395_reg_21254;
  wire [2:0]add_ln51_400_fu_16602_p2;
  wire [2:0]add_ln51_400_reg_21259;
  wire [2:0]add_ln51_406_fu_16640_p2;
  wire [2:0]add_ln51_406_reg_21264;
  wire [1:0]add_ln51_40_fu_14484_p2;
  wire [1:0]add_ln51_40_reg_20889;
  wire [2:0]add_ln51_411_fu_16678_p2;
  wire [2:0]add_ln51_411_reg_21269;
  wire [4:0]add_ln51_413_fu_19673_p2;
  wire [4:0]add_ln51_413_reg_21734;
  wire \add_ln51_413_reg_21734[1]_i_2_n_5 ;
  wire \add_ln51_413_reg_21734[2]_i_2_n_5 ;
  wire \add_ln51_413_reg_21734[2]_i_3_n_5 ;
  wire \add_ln51_413_reg_21734[4]_i_2_n_5 ;
  wire \add_ln51_413_reg_21734[4]_i_3_n_5 ;
  wire [2:0]add_ln51_418_fu_16716_p2;
  wire [2:0]add_ln51_418_reg_21274;
  wire [1:0]add_ln51_41_fu_14490_p2;
  wire [1:0]add_ln51_41_reg_20894;
  wire [2:0]add_ln51_423_fu_16754_p2;
  wire [2:0]add_ln51_423_reg_21279;
  wire [2:0]add_ln51_429_fu_16792_p2;
  wire [2:0]add_ln51_429_reg_21284;
  wire [1:0]add_ln51_42_fu_14496_p2;
  wire [1:0]add_ln51_42_reg_20899;
  wire [0:0]add_ln51_431_fu_16804_p2;
  wire [1:0]add_ln51_431_reg_21289;
  wire \add_ln51_431_reg_21289_reg[0]_0 ;
  wire [1:0]add_ln51_432_reg_21294;
  wire \add_ln51_432_reg_21294_reg[0]_0 ;
  wire \add_ln51_432_reg_21294_reg[1]_0 ;
  wire [1:0]add_ln51_433_reg_21299;
  wire \add_ln51_433_reg_21299_reg[0]_0 ;
  wire \add_ln51_433_reg_21299_reg[1]_0 ;
  wire [4:0]add_ln51_437_fu_19733_p2;
  wire [4:0]add_ln51_437_reg_21739;
  wire \add_ln51_437_reg_21739[1]_i_2_n_5 ;
  wire \add_ln51_437_reg_21739[1]_i_3_n_5 ;
  wire \add_ln51_437_reg_21739[2]_i_2_n_5 ;
  wire \add_ln51_437_reg_21739[4]_i_2_n_5 ;
  wire \add_ln51_437_reg_21739[4]_i_3_n_5 ;
  wire \add_ln51_437_reg_21739[4]_i_4_n_5 ;
  wire \add_ln51_437_reg_21739[4]_i_6_n_5 ;
  wire \add_ln51_437_reg_21739[4]_i_7_n_5 ;
  wire [2:0]add_ln51_443_fu_16854_p2;
  wire [2:0]add_ln51_443_reg_21304;
  wire [2:0]add_ln51_448_fu_16892_p2;
  wire [2:0]add_ln51_448_reg_21309;
  wire [2:0]add_ln51_454_fu_16930_p2;
  wire [2:0]add_ln51_454_reg_21314;
  wire [2:0]add_ln51_459_fu_16968_p2;
  wire [2:0]add_ln51_459_reg_21319;
  wire [4:0]add_ln51_461_fu_19771_p2;
  wire [4:0]add_ln51_461_reg_21744;
  wire \add_ln51_461_reg_21744[1]_i_2_n_5 ;
  wire \add_ln51_461_reg_21744[2]_i_2_n_5 ;
  wire \add_ln51_461_reg_21744[2]_i_3_n_5 ;
  wire \add_ln51_461_reg_21744[4]_i_2_n_5 ;
  wire \add_ln51_461_reg_21744[4]_i_3_n_5 ;
  wire [2:0]add_ln51_466_fu_17006_p2;
  wire [2:0]add_ln51_466_reg_21324;
  wire [4:0]add_ln51_46_fu_18949_p2;
  wire [4:0]add_ln51_46_reg_21659;
  wire \add_ln51_46_reg_21659[1]_i_2_n_5 ;
  wire \add_ln51_46_reg_21659[1]_i_3_n_5 ;
  wire \add_ln51_46_reg_21659[2]_i_2_n_5 ;
  wire \add_ln51_46_reg_21659[4]_i_2_n_5 ;
  wire \add_ln51_46_reg_21659[4]_i_3_n_5 ;
  wire \add_ln51_46_reg_21659[4]_i_4_n_5 ;
  wire \add_ln51_46_reg_21659[4]_i_6_n_5 ;
  wire \add_ln51_46_reg_21659[4]_i_7_n_5 ;
  wire [2:0]add_ln51_471_fu_17044_p2;
  wire [2:0]add_ln51_471_reg_21329;
  wire [2:0]add_ln51_477_fu_17082_p2;
  wire [2:0]add_ln51_477_reg_21334;
  wire [0:0]add_ln51_479_fu_17094_p2;
  wire [1:0]add_ln51_479_reg_21339;
  wire \add_ln51_479_reg_21339_reg[0]_0 ;
  wire [1:0]add_ln51_480_reg_21344;
  wire \add_ln51_480_reg_21344_reg[0]_0 ;
  wire \add_ln51_480_reg_21344_reg[1]_0 ;
  wire [1:0]add_ln51_481_reg_21349;
  wire \add_ln51_481_reg_21349_reg[0]_0 ;
  wire \add_ln51_481_reg_21349_reg[1]_0 ;
  wire [4:0]add_ln51_485_fu_19831_p2;
  wire [4:0]add_ln51_485_reg_21749;
  wire \add_ln51_485_reg_21749[1]_i_2_n_5 ;
  wire \add_ln51_485_reg_21749[1]_i_3_n_5 ;
  wire \add_ln51_485_reg_21749[2]_i_2_n_5 ;
  wire \add_ln51_485_reg_21749[4]_i_2_n_5 ;
  wire \add_ln51_485_reg_21749[4]_i_3_n_5 ;
  wire \add_ln51_485_reg_21749[4]_i_4_n_5 ;
  wire \add_ln51_485_reg_21749[4]_i_6_n_5 ;
  wire \add_ln51_485_reg_21749[4]_i_7_n_5 ;
  wire [2:0]add_ln51_492_fu_17144_p2;
  wire [2:0]add_ln51_492_reg_21354;
  wire [2:0]add_ln51_497_fu_17182_p2;
  wire [2:0]add_ln51_497_reg_21359;
  wire [2:0]add_ln51_4_fu_14244_p2;
  wire [2:0]add_ln51_4_reg_20854;
  wire [2:0]add_ln51_503_fu_17220_p2;
  wire [2:0]add_ln51_503_reg_21364;
  wire [2:0]add_ln51_508_fu_17258_p2;
  wire [2:0]add_ln51_508_reg_21369;
  wire [4:0]add_ln51_510_fu_19869_p2;
  wire [4:0]add_ln51_510_reg_21754;
  wire \add_ln51_510_reg_21754[1]_i_2_n_5 ;
  wire \add_ln51_510_reg_21754[2]_i_2_n_5 ;
  wire \add_ln51_510_reg_21754[2]_i_3_n_5 ;
  wire \add_ln51_510_reg_21754[4]_i_2_n_5 ;
  wire \add_ln51_510_reg_21754[4]_i_3_n_5 ;
  wire [2:0]add_ln51_515_fu_17296_p2;
  wire [2:0]add_ln51_515_reg_21374;
  wire [2:0]add_ln51_520_fu_17334_p2;
  wire [2:0]add_ln51_520_reg_21379;
  wire [2:0]add_ln51_526_fu_17372_p2;
  wire [2:0]add_ln51_526_reg_21384;
  wire [0:0]add_ln51_528_fu_17384_p2;
  wire [1:0]add_ln51_528_reg_21389;
  wire \add_ln51_528_reg_21389_reg[0]_0 ;
  wire [1:0]add_ln51_529_reg_21394;
  wire \add_ln51_529_reg_21394_reg[0]_0 ;
  wire \add_ln51_529_reg_21394_reg[1]_0 ;
  wire [2:0]add_ln51_52_fu_14534_p2;
  wire [2:0]add_ln51_52_reg_20904;
  wire [1:0]add_ln51_530_reg_21399;
  wire \add_ln51_530_reg_21399_reg[0]_0 ;
  wire \add_ln51_530_reg_21399_reg[1]_0 ;
  wire [4:0]add_ln51_534_fu_19929_p2;
  wire [4:0]add_ln51_534_reg_21759;
  wire \add_ln51_534_reg_21759[1]_i_2_n_5 ;
  wire \add_ln51_534_reg_21759[1]_i_3_n_5 ;
  wire \add_ln51_534_reg_21759[2]_i_2_n_5 ;
  wire \add_ln51_534_reg_21759[4]_i_2_n_5 ;
  wire \add_ln51_534_reg_21759[4]_i_3_n_5 ;
  wire \add_ln51_534_reg_21759[4]_i_4_n_5 ;
  wire \add_ln51_534_reg_21759[4]_i_6_n_5 ;
  wire \add_ln51_534_reg_21759[4]_i_7_n_5 ;
  wire [2:0]add_ln51_540_fu_17434_p2;
  wire [2:0]add_ln51_540_reg_21404;
  wire [2:0]add_ln51_545_fu_17472_p2;
  wire [2:0]add_ln51_545_reg_21409;
  wire [2:0]add_ln51_551_fu_17510_p2;
  wire [2:0]add_ln51_551_reg_21414;
  wire [2:0]add_ln51_556_fu_17548_p2;
  wire [2:0]add_ln51_556_reg_21419;
  wire [4:0]add_ln51_558_fu_19967_p2;
  wire [4:0]add_ln51_558_reg_21764;
  wire \add_ln51_558_reg_21764[1]_i_2_n_5 ;
  wire \add_ln51_558_reg_21764[2]_i_2_n_5 ;
  wire \add_ln51_558_reg_21764[2]_i_3_n_5 ;
  wire \add_ln51_558_reg_21764[4]_i_2_n_5 ;
  wire \add_ln51_558_reg_21764[4]_i_3_n_5 ;
  wire [2:0]add_ln51_563_fu_17586_p2;
  wire [2:0]add_ln51_563_reg_21424;
  wire [2:0]add_ln51_568_fu_17624_p2;
  wire [2:0]add_ln51_568_reg_21429;
  wire [2:0]add_ln51_574_fu_17662_p2;
  wire [2:0]add_ln51_574_reg_21434;
  wire [0:0]add_ln51_576_fu_17674_p2;
  wire [1:0]add_ln51_576_reg_21439;
  wire \add_ln51_576_reg_21439_reg[0]_0 ;
  wire [1:0]add_ln51_577_reg_21444;
  wire \add_ln51_577_reg_21444_reg[0]_0 ;
  wire \add_ln51_577_reg_21444_reg[1]_0 ;
  wire [1:0]add_ln51_578_reg_21449;
  wire \add_ln51_578_reg_21449_reg[0]_0 ;
  wire \add_ln51_578_reg_21449_reg[1]_0 ;
  wire [2:0]add_ln51_57_fu_14572_p2;
  wire [2:0]add_ln51_57_reg_20909;
  wire [4:0]add_ln51_582_fu_20027_p2;
  wire [4:0]add_ln51_582_reg_21769;
  wire \add_ln51_582_reg_21769[1]_i_2_n_5 ;
  wire \add_ln51_582_reg_21769[1]_i_3_n_5 ;
  wire \add_ln51_582_reg_21769[2]_i_2_n_5 ;
  wire \add_ln51_582_reg_21769[4]_i_2_n_5 ;
  wire \add_ln51_582_reg_21769[4]_i_3_n_5 ;
  wire \add_ln51_582_reg_21769[4]_i_4_n_5 ;
  wire \add_ln51_582_reg_21769[4]_i_6_n_5 ;
  wire \add_ln51_582_reg_21769[4]_i_7_n_5 ;
  wire [7:0]add_ln51_585_fu_20689_p2;
  wire [7:0]add_ln51_585_reg_21824;
  wire \add_ln51_585_reg_21824[3]_i_10_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_11_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_12_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_13_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_2_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_3_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_4_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_5_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_6_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_7_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_8_n_5 ;
  wire \add_ln51_585_reg_21824[3]_i_9_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_10_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_11_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_12_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_13_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_14_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_15_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_16_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_17_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_18_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_19_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_20_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_21_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_22_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_23_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_24_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_25_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_26_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_27_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_28_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_29_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_2_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_30_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_31_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_32_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_33_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_34_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_35_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_36_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_37_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_38_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_39_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_3_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_40_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_4_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_5_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_6_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_7_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_8_n_5 ;
  wire \add_ln51_585_reg_21824[7]_i_9_n_5 ;
  wire \add_ln51_585_reg_21824_reg[3]_i_1_n_5 ;
  wire \add_ln51_585_reg_21824_reg[3]_i_1_n_6 ;
  wire \add_ln51_585_reg_21824_reg[3]_i_1_n_7 ;
  wire \add_ln51_585_reg_21824_reg[3]_i_1_n_8 ;
  wire \add_ln51_585_reg_21824_reg[7]_i_1_n_6 ;
  wire \add_ln51_585_reg_21824_reg[7]_i_1_n_7 ;
  wire \add_ln51_585_reg_21824_reg[7]_i_1_n_8 ;
  wire [2:0]add_ln51_590_fu_17724_p2;
  wire [2:0]add_ln51_590_reg_21454;
  wire [2:0]add_ln51_595_fu_17762_p2;
  wire [2:0]add_ln51_595_reg_21459;
  wire [2:0]add_ln51_601_fu_17800_p2;
  wire [2:0]add_ln51_601_reg_21464;
  wire [2:0]add_ln51_606_fu_17838_p2;
  wire [2:0]add_ln51_606_reg_21469;
  wire [4:0]add_ln51_608_fu_20065_p2;
  wire [4:0]add_ln51_608_reg_21774;
  wire \add_ln51_608_reg_21774[1]_i_2_n_5 ;
  wire \add_ln51_608_reg_21774[2]_i_2_n_5 ;
  wire \add_ln51_608_reg_21774[2]_i_3_n_5 ;
  wire \add_ln51_608_reg_21774[4]_i_2_n_5 ;
  wire \add_ln51_608_reg_21774[4]_i_3_n_5 ;
  wire [2:0]add_ln51_613_fu_17876_p2;
  wire [2:0]add_ln51_613_reg_21474;
  wire [2:0]add_ln51_618_fu_17914_p2;
  wire [2:0]add_ln51_618_reg_21479;
  wire [2:0]add_ln51_624_fu_17952_p2;
  wire [2:0]add_ln51_624_reg_21484;
  wire [0:0]add_ln51_626_fu_17964_p2;
  wire [1:0]add_ln51_626_reg_21489;
  wire \add_ln51_626_reg_21489_reg[0]_0 ;
  wire [1:0]add_ln51_627_reg_21494;
  wire \add_ln51_627_reg_21494_reg[0]_0 ;
  wire \add_ln51_627_reg_21494_reg[1]_0 ;
  wire [1:0]add_ln51_628_reg_21499;
  wire \add_ln51_628_reg_21499_reg[0]_0 ;
  wire \add_ln51_628_reg_21499_reg[1]_0 ;
  wire [4:0]add_ln51_632_fu_20125_p2;
  wire [4:0]add_ln51_632_reg_21779;
  wire \add_ln51_632_reg_21779[1]_i_2_n_5 ;
  wire \add_ln51_632_reg_21779[1]_i_3_n_5 ;
  wire \add_ln51_632_reg_21779[2]_i_2_n_5 ;
  wire \add_ln51_632_reg_21779[4]_i_2_n_5 ;
  wire \add_ln51_632_reg_21779[4]_i_3_n_5 ;
  wire \add_ln51_632_reg_21779[4]_i_4_n_5 ;
  wire \add_ln51_632_reg_21779[4]_i_6_n_5 ;
  wire \add_ln51_632_reg_21779[4]_i_7_n_5 ;
  wire [2:0]add_ln51_638_fu_18014_p2;
  wire [2:0]add_ln51_638_reg_21504;
  wire [2:0]add_ln51_63_fu_14610_p2;
  wire [2:0]add_ln51_63_reg_20914;
  wire [2:0]add_ln51_643_fu_18052_p2;
  wire [2:0]add_ln51_643_reg_21509;
  wire [2:0]add_ln51_649_fu_18090_p2;
  wire [2:0]add_ln51_649_reg_21514;
  wire [2:0]add_ln51_654_fu_18128_p2;
  wire [2:0]add_ln51_654_reg_21519;
  wire [4:0]add_ln51_656_fu_20163_p2;
  wire [4:0]add_ln51_656_reg_21784;
  wire \add_ln51_656_reg_21784[1]_i_2_n_5 ;
  wire \add_ln51_656_reg_21784[2]_i_2_n_5 ;
  wire \add_ln51_656_reg_21784[2]_i_3_n_5 ;
  wire \add_ln51_656_reg_21784[4]_i_2_n_5 ;
  wire \add_ln51_656_reg_21784[4]_i_3_n_5 ;
  wire [2:0]add_ln51_661_fu_18166_p2;
  wire [2:0]add_ln51_661_reg_21524;
  wire [2:0]add_ln51_666_fu_18204_p2;
  wire [2:0]add_ln51_666_reg_21529;
  wire [2:0]add_ln51_672_fu_18242_p2;
  wire [2:0]add_ln51_672_reg_21534;
  wire [0:0]add_ln51_674_fu_18254_p2;
  wire [1:0]add_ln51_674_reg_21539;
  wire \add_ln51_674_reg_21539_reg[0]_0 ;
  wire [1:0]add_ln51_675_reg_21544;
  wire \add_ln51_675_reg_21544_reg[0]_0 ;
  wire \add_ln51_675_reg_21544_reg[1]_0 ;
  wire [1:0]add_ln51_676_reg_21549;
  wire \add_ln51_676_reg_21549_reg[0]_0 ;
  wire \add_ln51_676_reg_21549_reg[1]_0 ;
  wire [4:0]add_ln51_680_fu_20223_p2;
  wire [4:0]add_ln51_680_reg_21789;
  wire \add_ln51_680_reg_21789[1]_i_2_n_5 ;
  wire \add_ln51_680_reg_21789[1]_i_3_n_5 ;
  wire \add_ln51_680_reg_21789[2]_i_2_n_5 ;
  wire \add_ln51_680_reg_21789[4]_i_2_n_5 ;
  wire \add_ln51_680_reg_21789[4]_i_3_n_5 ;
  wire \add_ln51_680_reg_21789[4]_i_4_n_5 ;
  wire \add_ln51_680_reg_21789[4]_i_6_n_5 ;
  wire \add_ln51_680_reg_21789[4]_i_7_n_5 ;
  wire [2:0]add_ln51_687_fu_18304_p2;
  wire [2:0]add_ln51_687_reg_21554;
  wire [2:0]add_ln51_68_fu_14648_p2;
  wire [2:0]add_ln51_68_reg_20919;
  wire [2:0]add_ln51_692_fu_18342_p2;
  wire [2:0]add_ln51_692_reg_21559;
  wire [2:0]add_ln51_698_fu_18380_p2;
  wire [2:0]add_ln51_698_reg_21564;
  wire [2:0]add_ln51_703_fu_18418_p2;
  wire [2:0]add_ln51_703_reg_21569;
  wire [4:0]add_ln51_705_fu_20261_p2;
  wire [4:0]add_ln51_705_reg_21794;
  wire \add_ln51_705_reg_21794[1]_i_2_n_5 ;
  wire \add_ln51_705_reg_21794[2]_i_2_n_5 ;
  wire \add_ln51_705_reg_21794[2]_i_3_n_5 ;
  wire \add_ln51_705_reg_21794[4]_i_2_n_5 ;
  wire \add_ln51_705_reg_21794[4]_i_3_n_5 ;
  wire [4:0]add_ln51_70_fu_18987_p2;
  wire [4:0]add_ln51_70_reg_21664;
  wire \add_ln51_70_reg_21664[1]_i_2_n_5 ;
  wire \add_ln51_70_reg_21664[2]_i_2_n_5 ;
  wire \add_ln51_70_reg_21664[2]_i_3_n_5 ;
  wire \add_ln51_70_reg_21664[4]_i_2_n_5 ;
  wire \add_ln51_70_reg_21664[4]_i_3_n_5 ;
  wire [2:0]add_ln51_710_fu_18456_p2;
  wire [2:0]add_ln51_710_reg_21574;
  wire [2:0]add_ln51_715_fu_18494_p2;
  wire [2:0]add_ln51_715_reg_21579;
  wire [2:0]add_ln51_721_fu_18532_p2;
  wire [2:0]add_ln51_721_reg_21584;
  wire [0:0]add_ln51_723_fu_18544_p2;
  wire [1:0]add_ln51_723_reg_21589;
  wire \add_ln51_723_reg_21589_reg[0]_0 ;
  wire [1:0]add_ln51_724_reg_21594;
  wire \add_ln51_724_reg_21594_reg[0]_0 ;
  wire \add_ln51_724_reg_21594_reg[1]_0 ;
  wire [1:0]add_ln51_725_reg_21599;
  wire \add_ln51_725_reg_21599_reg[0]_0 ;
  wire \add_ln51_725_reg_21599_reg[1]_0 ;
  wire [4:0]add_ln51_729_fu_20321_p2;
  wire [4:0]add_ln51_729_reg_21799;
  wire \add_ln51_729_reg_21799[1]_i_2_n_5 ;
  wire \add_ln51_729_reg_21799[1]_i_3_n_5 ;
  wire \add_ln51_729_reg_21799[2]_i_2_n_5 ;
  wire \add_ln51_729_reg_21799[4]_i_2_n_5 ;
  wire \add_ln51_729_reg_21799[4]_i_3_n_5 ;
  wire \add_ln51_729_reg_21799[4]_i_4_n_5 ;
  wire \add_ln51_729_reg_21799[4]_i_6_n_5 ;
  wire \add_ln51_729_reg_21799[4]_i_7_n_5 ;
  wire [2:0]add_ln51_735_fu_18594_p2;
  wire [2:0]add_ln51_735_reg_21604;
  wire [2:0]add_ln51_740_fu_18632_p2;
  wire [2:0]add_ln51_740_reg_21609;
  wire [2:0]add_ln51_746_fu_18670_p2;
  wire [2:0]add_ln51_746_reg_21614;
  wire [2:0]add_ln51_751_fu_18708_p2;
  wire [2:0]add_ln51_751_reg_21619;
  wire [4:0]add_ln51_753_fu_20359_p2;
  wire [4:0]add_ln51_753_reg_21804;
  wire \add_ln51_753_reg_21804[1]_i_2_n_5 ;
  wire \add_ln51_753_reg_21804[2]_i_2_n_5 ;
  wire \add_ln51_753_reg_21804[2]_i_3_n_5 ;
  wire \add_ln51_753_reg_21804[4]_i_2_n_5 ;
  wire \add_ln51_753_reg_21804[4]_i_3_n_5 ;
  wire [2:0]add_ln51_758_fu_18746_p2;
  wire [2:0]add_ln51_758_reg_21624;
  wire [2:0]add_ln51_75_fu_14686_p2;
  wire [2:0]add_ln51_75_reg_20924;
  wire [2:0]add_ln51_763_fu_18784_p2;
  wire [2:0]add_ln51_763_reg_21629;
  wire [2:0]add_ln51_769_fu_18822_p2;
  wire [2:0]add_ln51_769_reg_21634;
  wire [0:0]add_ln51_771_fu_18834_p2;
  wire [1:0]add_ln51_771_reg_21639;
  wire \add_ln51_771_reg_21639_reg[0]_0 ;
  wire [1:0]add_ln51_772_reg_21644;
  wire \add_ln51_772_reg_21644_reg[0]_0 ;
  wire \add_ln51_772_reg_21644_reg[1]_0 ;
  wire [1:0]add_ln51_773_reg_21649;
  wire \add_ln51_773_reg_21649_reg[0]_0 ;
  wire \add_ln51_773_reg_21649_reg[1]_0 ;
  wire [4:0]add_ln51_777_fu_20419_p2;
  wire [4:0]add_ln51_777_reg_21809;
  wire \add_ln51_777_reg_21809[1]_i_2_n_5 ;
  wire \add_ln51_777_reg_21809[1]_i_3_n_5 ;
  wire \add_ln51_777_reg_21809[2]_i_2_n_5 ;
  wire \add_ln51_777_reg_21809[4]_i_2_n_5 ;
  wire \add_ln51_777_reg_21809[4]_i_3_n_5 ;
  wire \add_ln51_777_reg_21809[4]_i_4_n_5 ;
  wire \add_ln51_777_reg_21809[4]_i_6_n_5 ;
  wire \add_ln51_777_reg_21809[4]_i_7_n_5 ;
  wire [7:0]add_ln51_780_fu_20779_p2;
  wire [7:0]add_ln51_780_reg_21829;
  wire \add_ln51_780_reg_21829[3]_i_10_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_11_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_12_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_13_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_2_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_3_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_4_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_5_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_6_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_7_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_8_n_5 ;
  wire \add_ln51_780_reg_21829[3]_i_9_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_10_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_11_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_12_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_13_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_14_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_15_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_16_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_17_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_18_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_19_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_20_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_21_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_22_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_23_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_24_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_25_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_26_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_27_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_28_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_29_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_2_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_30_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_31_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_32_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_33_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_34_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_35_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_36_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_37_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_38_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_39_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_3_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_40_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_4_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_5_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_6_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_7_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_8_n_5 ;
  wire \add_ln51_780_reg_21829[7]_i_9_n_5 ;
  wire \add_ln51_780_reg_21829_reg[3]_i_1_n_5 ;
  wire \add_ln51_780_reg_21829_reg[3]_i_1_n_6 ;
  wire \add_ln51_780_reg_21829_reg[3]_i_1_n_7 ;
  wire \add_ln51_780_reg_21829_reg[3]_i_1_n_8 ;
  wire \add_ln51_780_reg_21829_reg[7]_i_1_n_6 ;
  wire \add_ln51_780_reg_21829_reg[7]_i_1_n_7 ;
  wire \add_ln51_780_reg_21829_reg[7]_i_1_n_8 ;
  wire [2:0]add_ln51_80_fu_14724_p2;
  wire [2:0]add_ln51_80_reg_20929;
  wire [2:0]add_ln51_86_fu_14762_p2;
  wire [2:0]add_ln51_86_reg_20934;
  wire [1:0]add_ln51_88_fu_14774_p2;
  wire [1:0]add_ln51_88_reg_20939;
  wire [1:0]add_ln51_89_fu_14780_p2;
  wire [1:0]add_ln51_89_reg_20944;
  wire [1:0]add_ln51_90_fu_14786_p2;
  wire [1:0]add_ln51_90_reg_20949;
  wire [4:0]add_ln51_94_fu_19047_p2;
  wire [4:0]add_ln51_94_reg_21669;
  wire \add_ln51_94_reg_21669[1]_i_2_n_5 ;
  wire \add_ln51_94_reg_21669[1]_i_3_n_5 ;
  wire \add_ln51_94_reg_21669[2]_i_2_n_5 ;
  wire \add_ln51_94_reg_21669[4]_i_2_n_5 ;
  wire \add_ln51_94_reg_21669[4]_i_3_n_5 ;
  wire \add_ln51_94_reg_21669[4]_i_4_n_5 ;
  wire \add_ln51_94_reg_21669[4]_i_6_n_5 ;
  wire \add_ln51_94_reg_21669[4]_i_7_n_5 ;
  wire [2:0]add_ln51_9_fu_14282_p2;
  wire [2:0]add_ln51_9_reg_20859;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]ap_sig_allocacmp_x_2;
  wire [8:0]cnt_3_fu_20822_p2;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0;
  wire layer1_activations_ce0;
  wire \lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire \lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2_n_5 ;
  wire \lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2_n_5 ;
  wire \lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2_n_5 ;
  wire \lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2_n_5 ;
  wire \lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2_n_5 ;
  wire ram_reg_i_100_n_5;
  wire ram_reg_i_101_n_5;
  wire ram_reg_i_102_n_5;
  wire ram_reg_i_103_n_5;
  wire ram_reg_i_104_n_5;
  wire ram_reg_i_105_n_5;
  wire ram_reg_i_106_n_5;
  wire ram_reg_i_107_n_5;
  wire ram_reg_i_55_n_5;
  wire ram_reg_i_55_n_6;
  wire ram_reg_i_55_n_7;
  wire ram_reg_i_55_n_8;
  wire ram_reg_i_57_n_5;
  wire ram_reg_i_57_n_6;
  wire ram_reg_i_57_n_7;
  wire ram_reg_i_57_n_8;
  wire ram_reg_i_81_n_5;
  wire ram_reg_i_82_n_5;
  wire ram_reg_i_83_n_5;
  wire ram_reg_i_84_n_5;
  wire ram_reg_i_85_n_5;
  wire ram_reg_i_86_n_5;
  wire ram_reg_i_87_n_5;
  wire ram_reg_i_88_n_5;
  wire ram_reg_i_89_n_5;
  wire ram_reg_i_90_n_5;
  wire ram_reg_i_94_n_5;
  wire ram_reg_i_95_n_5;
  wire ram_reg_i_96_n_5;
  wire ram_reg_i_97_n_5;
  wire ram_reg_i_98_n_5;
  wire ram_reg_i_99_n_5;
  wire \trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire trunc_ln46_reg_20845_pp0_iter2_reg;
  wire x_fu_16040;
  wire \x_fu_1604_reg_n_5_[0] ;
  wire \x_fu_1604_reg_n_5_[1] ;
  wire \x_fu_1604_reg_n_5_[2] ;
  wire \x_fu_1604_reg_n_5_[3] ;
  wire \x_fu_1604_reg_n_5_[4] ;
  wire \x_fu_1604_reg_n_5_[5] ;
  wire \x_fu_1604_reg_n_5_[6] ;
  wire \x_fu_1604_reg_n_5_[7] ;
  wire [2:1]zext_ln51_126_fu_19229_p1;
  wire [2:1]zext_ln51_160_fu_19327_p1;
  wire [2:1]zext_ln51_192_fu_19425_p1;
  wire [2:1]zext_ln51_225_fu_19523_p1;
  wire [2:1]zext_ln51_257_fu_19621_p1;
  wire [2:1]zext_ln51_292_fu_19719_p1;
  wire [2:1]zext_ln51_29_fu_18935_p1;
  wire [2:1]zext_ln51_324_fu_19817_p1;
  wire [2:1]zext_ln51_357_fu_19915_p1;
  wire [2:1]zext_ln51_389_fu_20013_p1;
  wire [2:1]zext_ln51_423_fu_20111_p1;
  wire [2:1]zext_ln51_455_fu_20209_p1;
  wire [2:1]zext_ln51_488_fu_20307_p1;
  wire [2:1]zext_ln51_520_fu_20405_p1;
  wire [2:1]zext_ln51_61_fu_19033_p1;
  wire [2:1]zext_ln51_94_fu_19131_p1;
  wire [3:3]\NLW_add_ln51_194_reg_21814_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln51_389_reg_21819_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln51_585_reg_21824_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln51_780_reg_21829_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_i_54_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_54_O_UNCONNECTED;

  FDRE \add_ln51_101_reg_20954_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_101_fu_14824_p2[0]),
        .Q(add_ln51_101_reg_20954[0]),
        .R(1'b0));
  FDRE \add_ln51_101_reg_20954_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_101_fu_14824_p2[1]),
        .Q(add_ln51_101_reg_20954[1]),
        .R(1'b0));
  FDRE \add_ln51_101_reg_20954_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_101_fu_14824_p2[2]),
        .Q(add_ln51_101_reg_20954[2]),
        .R(1'b0));
  FDRE \add_ln51_106_reg_20959_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_106_fu_14862_p2[0]),
        .Q(add_ln51_106_reg_20959[0]),
        .R(1'b0));
  FDRE \add_ln51_106_reg_20959_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_106_fu_14862_p2[1]),
        .Q(add_ln51_106_reg_20959[1]),
        .R(1'b0));
  FDRE \add_ln51_106_reg_20959_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_106_fu_14862_p2[2]),
        .Q(add_ln51_106_reg_20959[2]),
        .R(1'b0));
  FDRE \add_ln51_112_reg_20964_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_112_fu_14900_p2[0]),
        .Q(add_ln51_112_reg_20964[0]),
        .R(1'b0));
  FDRE \add_ln51_112_reg_20964_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_112_fu_14900_p2[1]),
        .Q(add_ln51_112_reg_20964[1]),
        .R(1'b0));
  FDRE \add_ln51_112_reg_20964_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_112_fu_14900_p2[2]),
        .Q(add_ln51_112_reg_20964[2]),
        .R(1'b0));
  FDRE \add_ln51_117_reg_20969_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_117_fu_14938_p2[0]),
        .Q(add_ln51_117_reg_20969[0]),
        .R(1'b0));
  FDRE \add_ln51_117_reg_20969_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_117_fu_14938_p2[1]),
        .Q(add_ln51_117_reg_20969[1]),
        .R(1'b0));
  FDRE \add_ln51_117_reg_20969_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_117_fu_14938_p2[2]),
        .Q(add_ln51_117_reg_20969[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_119_reg_21674[0]_i_1 
       (.I0(add_ln51_106_reg_20959[0]),
        .I1(add_ln51_112_reg_20964[0]),
        .I2(add_ln51_101_reg_20954[0]),
        .I3(add_ln51_117_reg_20969[0]),
        .O(add_ln51_119_fu_19085_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_119_reg_21674[1]_i_1 
       (.I0(add_ln51_117_reg_20969[0]),
        .I1(add_ln51_106_reg_20959[0]),
        .I2(add_ln51_101_reg_20954[0]),
        .I3(add_ln51_112_reg_20964[0]),
        .I4(\add_ln51_119_reg_21674[1]_i_2_n_5 ),
        .O(add_ln51_119_fu_19085_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_119_reg_21674[1]_i_2 
       (.I0(add_ln51_106_reg_20959[1]),
        .I1(add_ln51_112_reg_20964[1]),
        .I2(add_ln51_101_reg_20954[1]),
        .I3(add_ln51_117_reg_20969[1]),
        .O(\add_ln51_119_reg_21674[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_119_reg_21674[2]_i_1 
       (.I0(\add_ln51_119_reg_21674[2]_i_2_n_5 ),
        .I1(\add_ln51_119_reg_21674[2]_i_3_n_5 ),
        .I2(add_ln51_106_reg_20959[1]),
        .I3(add_ln51_112_reg_20964[1]),
        .I4(add_ln51_101_reg_20954[1]),
        .I5(add_ln51_117_reg_20969[1]),
        .O(add_ln51_119_fu_19085_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_119_reg_21674[2]_i_2 
       (.I0(add_ln51_117_reg_20969[0]),
        .I1(add_ln51_106_reg_20959[0]),
        .I2(add_ln51_112_reg_20964[0]),
        .I3(add_ln51_101_reg_20954[0]),
        .I4(\add_ln51_119_reg_21674[1]_i_2_n_5 ),
        .O(\add_ln51_119_reg_21674[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_119_reg_21674[2]_i_3 
       (.I0(add_ln51_117_reg_20969[2]),
        .I1(add_ln51_101_reg_20954[2]),
        .I2(add_ln51_112_reg_20964[2]),
        .I3(add_ln51_106_reg_20959[2]),
        .I4(\add_ln51_119_reg_21674[4]_i_3_n_5 ),
        .O(\add_ln51_119_reg_21674[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_119_reg_21674[3]_i_1 
       (.I0(\add_ln51_119_reg_21674[4]_i_2_n_5 ),
        .I1(add_ln51_106_reg_20959[2]),
        .I2(add_ln51_112_reg_20964[2]),
        .I3(add_ln51_101_reg_20954[2]),
        .I4(add_ln51_117_reg_20969[2]),
        .I5(\add_ln51_119_reg_21674[4]_i_3_n_5 ),
        .O(add_ln51_119_fu_19085_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_119_reg_21674[4]_i_1 
       (.I0(\add_ln51_119_reg_21674[4]_i_2_n_5 ),
        .I1(add_ln51_106_reg_20959[2]),
        .I2(add_ln51_101_reg_20954[2]),
        .I3(add_ln51_112_reg_20964[2]),
        .I4(\add_ln51_119_reg_21674[4]_i_3_n_5 ),
        .I5(add_ln51_117_reg_20969[2]),
        .O(add_ln51_119_fu_19085_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_119_reg_21674[4]_i_2 
       (.I0(\add_ln51_119_reg_21674[2]_i_2_n_5 ),
        .I1(add_ln51_106_reg_20959[1]),
        .I2(add_ln51_112_reg_20964[1]),
        .I3(add_ln51_101_reg_20954[1]),
        .I4(add_ln51_117_reg_20969[1]),
        .I5(\add_ln51_119_reg_21674[2]_i_3_n_5 ),
        .O(\add_ln51_119_reg_21674[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_119_reg_21674[4]_i_3 
       (.I0(add_ln51_106_reg_20959[1]),
        .I1(add_ln51_101_reg_20954[1]),
        .I2(add_ln51_112_reg_20964[1]),
        .O(\add_ln51_119_reg_21674[4]_i_3_n_5 ));
  FDRE \add_ln51_119_reg_21674_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_119_fu_19085_p2[0]),
        .Q(add_ln51_119_reg_21674[0]),
        .R(1'b0));
  FDRE \add_ln51_119_reg_21674_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_119_fu_19085_p2[1]),
        .Q(add_ln51_119_reg_21674[1]),
        .R(1'b0));
  FDRE \add_ln51_119_reg_21674_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_119_fu_19085_p2[2]),
        .Q(add_ln51_119_reg_21674[2]),
        .R(1'b0));
  FDRE \add_ln51_119_reg_21674_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_119_fu_19085_p2[3]),
        .Q(add_ln51_119_reg_21674[3]),
        .R(1'b0));
  FDRE \add_ln51_119_reg_21674_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_119_fu_19085_p2[4]),
        .Q(add_ln51_119_reg_21674[4]),
        .R(1'b0));
  FDRE \add_ln51_124_reg_20974_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_124_fu_14976_p2[0]),
        .Q(add_ln51_124_reg_20974[0]),
        .R(1'b0));
  FDRE \add_ln51_124_reg_20974_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_124_fu_14976_p2[1]),
        .Q(add_ln51_124_reg_20974[1]),
        .R(1'b0));
  FDRE \add_ln51_124_reg_20974_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_124_fu_14976_p2[2]),
        .Q(add_ln51_124_reg_20974[2]),
        .R(1'b0));
  FDRE \add_ln51_129_reg_20979_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_129_fu_15014_p2[0]),
        .Q(add_ln51_129_reg_20979[0]),
        .R(1'b0));
  FDRE \add_ln51_129_reg_20979_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_129_fu_15014_p2[1]),
        .Q(add_ln51_129_reg_20979[1]),
        .R(1'b0));
  FDRE \add_ln51_129_reg_20979_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_129_fu_15014_p2[2]),
        .Q(add_ln51_129_reg_20979[2]),
        .R(1'b0));
  FDRE \add_ln51_135_reg_20984_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_135_fu_15052_p2[0]),
        .Q(add_ln51_135_reg_20984[0]),
        .R(1'b0));
  FDRE \add_ln51_135_reg_20984_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_135_fu_15052_p2[1]),
        .Q(add_ln51_135_reg_20984[1]),
        .R(1'b0));
  FDRE \add_ln51_135_reg_20984_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_135_fu_15052_p2[2]),
        .Q(add_ln51_135_reg_20984[2]),
        .R(1'b0));
  FDRE \add_ln51_137_reg_20989_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_137_fu_15064_p2[0]),
        .Q(add_ln51_137_reg_20989[0]),
        .R(1'b0));
  FDRE \add_ln51_137_reg_20989_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_137_fu_15064_p2[1]),
        .Q(add_ln51_137_reg_20989[1]),
        .R(1'b0));
  FDRE \add_ln51_138_reg_20994_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_138_fu_15070_p2[0]),
        .Q(add_ln51_138_reg_20994[0]),
        .R(1'b0));
  FDRE \add_ln51_138_reg_20994_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_138_fu_15070_p2[1]),
        .Q(add_ln51_138_reg_20994[1]),
        .R(1'b0));
  FDRE \add_ln51_139_reg_20999_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_139_fu_15076_p2[0]),
        .Q(add_ln51_139_reg_20999[0]),
        .R(1'b0));
  FDRE \add_ln51_139_reg_20999_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_139_fu_15076_p2[1]),
        .Q(add_ln51_139_reg_20999[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_143_reg_21679[0]_i_1 
       (.I0(add_ln51_135_reg_20984[0]),
        .I1(add_ln51_124_reg_20974[0]),
        .I2(add_ln51_129_reg_20979[0]),
        .I3(add_ln51_137_reg_20989[0]),
        .I4(add_ln51_138_reg_20994[0]),
        .I5(add_ln51_139_reg_20999[0]),
        .O(add_ln51_143_fu_19145_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_143_reg_21679[1]_i_1 
       (.I0(\add_ln51_143_reg_21679[1]_i_2_n_5 ),
        .I1(add_ln51_124_reg_20974[0]),
        .I2(add_ln51_135_reg_20984[0]),
        .I3(add_ln51_129_reg_20979[0]),
        .I4(\add_ln51_143_reg_21679[1]_i_3_n_5 ),
        .O(add_ln51_143_fu_19145_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_143_reg_21679[1]_i_2 
       (.I0(add_ln51_137_reg_20989[0]),
        .I1(add_ln51_138_reg_20994[0]),
        .I2(add_ln51_139_reg_20999[0]),
        .I3(add_ln51_135_reg_20984[0]),
        .I4(add_ln51_124_reg_20974[0]),
        .I5(add_ln51_129_reg_20979[0]),
        .O(\add_ln51_143_reg_21679[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_143_reg_21679[1]_i_3 
       (.I0(add_ln51_135_reg_20984[1]),
        .I1(add_ln51_124_reg_20974[1]),
        .I2(add_ln51_129_reg_20979[1]),
        .I3(zext_ln51_94_fu_19131_p1[1]),
        .O(\add_ln51_143_reg_21679[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_143_reg_21679[2]_i_1 
       (.I0(\add_ln51_143_reg_21679[4]_i_6_n_5 ),
        .I1(\add_ln51_143_reg_21679[4]_i_7_n_5 ),
        .I2(\add_ln51_143_reg_21679[2]_i_2_n_5 ),
        .O(add_ln51_143_fu_19145_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_143_reg_21679[2]_i_2 
       (.I0(add_ln51_129_reg_20979[1]),
        .I1(add_ln51_135_reg_20984[1]),
        .I2(add_ln51_124_reg_20974[1]),
        .I3(zext_ln51_94_fu_19131_p1[2]),
        .I4(\add_ln51_143_reg_21679[4]_i_4_n_5 ),
        .O(\add_ln51_143_reg_21679[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_143_reg_21679[3]_i_1 
       (.I0(\add_ln51_143_reg_21679[4]_i_6_n_5 ),
        .I1(\add_ln51_143_reg_21679[4]_i_7_n_5 ),
        .I2(\add_ln51_143_reg_21679[4]_i_2_n_5 ),
        .I3(zext_ln51_94_fu_19131_p1[2]),
        .I4(\add_ln51_143_reg_21679[4]_i_4_n_5 ),
        .I5(\add_ln51_143_reg_21679[4]_i_3_n_5 ),
        .O(add_ln51_143_fu_19145_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_143_reg_21679[4]_i_1 
       (.I0(\add_ln51_143_reg_21679[4]_i_2_n_5 ),
        .I1(\add_ln51_143_reg_21679[4]_i_3_n_5 ),
        .I2(\add_ln51_143_reg_21679[4]_i_4_n_5 ),
        .I3(zext_ln51_94_fu_19131_p1[2]),
        .I4(\add_ln51_143_reg_21679[4]_i_6_n_5 ),
        .I5(\add_ln51_143_reg_21679[4]_i_7_n_5 ),
        .O(add_ln51_143_fu_19145_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_143_reg_21679[4]_i_2 
       (.I0(add_ln51_124_reg_20974[2]),
        .I1(add_ln51_135_reg_20984[2]),
        .I2(add_ln51_129_reg_20979[2]),
        .O(\add_ln51_143_reg_21679[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_143_reg_21679[4]_i_3 
       (.I0(add_ln51_124_reg_20974[1]),
        .I1(add_ln51_135_reg_20984[1]),
        .I2(add_ln51_129_reg_20979[1]),
        .O(\add_ln51_143_reg_21679[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_143_reg_21679[4]_i_4 
       (.I0(add_ln51_129_reg_20979[2]),
        .I1(add_ln51_124_reg_20974[2]),
        .I2(add_ln51_135_reg_20984[2]),
        .O(\add_ln51_143_reg_21679[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_143_reg_21679[4]_i_5 
       (.I0(add_ln51_138_reg_20994[0]),
        .I1(add_ln51_137_reg_20989[0]),
        .I2(add_ln51_139_reg_20999[0]),
        .I3(add_ln51_139_reg_20999[1]),
        .I4(add_ln51_137_reg_20989[1]),
        .I5(add_ln51_138_reg_20994[1]),
        .O(zext_ln51_94_fu_19131_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_143_reg_21679[4]_i_6 
       (.I0(add_ln51_129_reg_20979[0]),
        .I1(add_ln51_135_reg_20984[0]),
        .I2(add_ln51_124_reg_20974[0]),
        .I3(\add_ln51_143_reg_21679[1]_i_3_n_5 ),
        .I4(\add_ln51_143_reg_21679[1]_i_2_n_5 ),
        .O(\add_ln51_143_reg_21679[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_143_reg_21679[4]_i_7 
       (.I0(zext_ln51_94_fu_19131_p1[1]),
        .I1(add_ln51_135_reg_20984[1]),
        .I2(add_ln51_124_reg_20974[1]),
        .I3(add_ln51_129_reg_20979[1]),
        .O(\add_ln51_143_reg_21679[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_143_reg_21679[4]_i_8 
       (.I0(add_ln51_139_reg_20999[0]),
        .I1(add_ln51_137_reg_20989[0]),
        .I2(add_ln51_138_reg_20994[0]),
        .I3(add_ln51_137_reg_20989[1]),
        .I4(add_ln51_138_reg_20994[1]),
        .I5(add_ln51_139_reg_20999[1]),
        .O(zext_ln51_94_fu_19131_p1[1]));
  FDRE \add_ln51_143_reg_21679_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_143_fu_19145_p2[0]),
        .Q(add_ln51_143_reg_21679[0]),
        .R(1'b0));
  FDRE \add_ln51_143_reg_21679_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_143_fu_19145_p2[1]),
        .Q(add_ln51_143_reg_21679[1]),
        .R(1'b0));
  FDRE \add_ln51_143_reg_21679_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_143_fu_19145_p2[2]),
        .Q(add_ln51_143_reg_21679[2]),
        .R(1'b0));
  FDRE \add_ln51_143_reg_21679_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_143_fu_19145_p2[3]),
        .Q(add_ln51_143_reg_21679[3]),
        .R(1'b0));
  FDRE \add_ln51_143_reg_21679_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_143_fu_19145_p2[4]),
        .Q(add_ln51_143_reg_21679[4]),
        .R(1'b0));
  FDRE \add_ln51_149_reg_21004_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_149_fu_15114_p2[0]),
        .Q(add_ln51_149_reg_21004[0]),
        .R(1'b0));
  FDRE \add_ln51_149_reg_21004_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_149_fu_15114_p2[1]),
        .Q(add_ln51_149_reg_21004[1]),
        .R(1'b0));
  FDRE \add_ln51_149_reg_21004_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_149_fu_15114_p2[2]),
        .Q(add_ln51_149_reg_21004[2]),
        .R(1'b0));
  FDRE \add_ln51_154_reg_21009_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_154_fu_15152_p2[0]),
        .Q(add_ln51_154_reg_21009[0]),
        .R(1'b0));
  FDRE \add_ln51_154_reg_21009_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_154_fu_15152_p2[1]),
        .Q(add_ln51_154_reg_21009[1]),
        .R(1'b0));
  FDRE \add_ln51_154_reg_21009_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_154_fu_15152_p2[2]),
        .Q(add_ln51_154_reg_21009[2]),
        .R(1'b0));
  FDRE \add_ln51_15_reg_20864_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_15_fu_14320_p2[0]),
        .Q(add_ln51_15_reg_20864[0]),
        .R(1'b0));
  FDRE \add_ln51_15_reg_20864_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_15_fu_14320_p2[1]),
        .Q(add_ln51_15_reg_20864[1]),
        .R(1'b0));
  FDRE \add_ln51_15_reg_20864_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_15_fu_14320_p2[2]),
        .Q(add_ln51_15_reg_20864[2]),
        .R(1'b0));
  FDRE \add_ln51_160_reg_21014_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_160_fu_15190_p2[0]),
        .Q(add_ln51_160_reg_21014[0]),
        .R(1'b0));
  FDRE \add_ln51_160_reg_21014_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_160_fu_15190_p2[1]),
        .Q(add_ln51_160_reg_21014[1]),
        .R(1'b0));
  FDRE \add_ln51_160_reg_21014_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_160_fu_15190_p2[2]),
        .Q(add_ln51_160_reg_21014[2]),
        .R(1'b0));
  FDRE \add_ln51_165_reg_21019_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_165_fu_15228_p2[0]),
        .Q(add_ln51_165_reg_21019[0]),
        .R(1'b0));
  FDRE \add_ln51_165_reg_21019_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_165_fu_15228_p2[1]),
        .Q(add_ln51_165_reg_21019[1]),
        .R(1'b0));
  FDRE \add_ln51_165_reg_21019_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_165_fu_15228_p2[2]),
        .Q(add_ln51_165_reg_21019[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_167_reg_21684[0]_i_1 
       (.I0(add_ln51_154_reg_21009[0]),
        .I1(add_ln51_160_reg_21014[0]),
        .I2(add_ln51_149_reg_21004[0]),
        .I3(add_ln51_165_reg_21019[0]),
        .O(add_ln51_167_fu_19183_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_167_reg_21684[1]_i_1 
       (.I0(add_ln51_165_reg_21019[0]),
        .I1(add_ln51_154_reg_21009[0]),
        .I2(add_ln51_149_reg_21004[0]),
        .I3(add_ln51_160_reg_21014[0]),
        .I4(\add_ln51_167_reg_21684[1]_i_2_n_5 ),
        .O(add_ln51_167_fu_19183_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_167_reg_21684[1]_i_2 
       (.I0(add_ln51_154_reg_21009[1]),
        .I1(add_ln51_160_reg_21014[1]),
        .I2(add_ln51_149_reg_21004[1]),
        .I3(add_ln51_165_reg_21019[1]),
        .O(\add_ln51_167_reg_21684[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_167_reg_21684[2]_i_1 
       (.I0(\add_ln51_167_reg_21684[2]_i_2_n_5 ),
        .I1(\add_ln51_167_reg_21684[2]_i_3_n_5 ),
        .I2(add_ln51_154_reg_21009[1]),
        .I3(add_ln51_160_reg_21014[1]),
        .I4(add_ln51_149_reg_21004[1]),
        .I5(add_ln51_165_reg_21019[1]),
        .O(add_ln51_167_fu_19183_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_167_reg_21684[2]_i_2 
       (.I0(add_ln51_165_reg_21019[0]),
        .I1(add_ln51_154_reg_21009[0]),
        .I2(add_ln51_160_reg_21014[0]),
        .I3(add_ln51_149_reg_21004[0]),
        .I4(\add_ln51_167_reg_21684[1]_i_2_n_5 ),
        .O(\add_ln51_167_reg_21684[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_167_reg_21684[2]_i_3 
       (.I0(add_ln51_165_reg_21019[2]),
        .I1(add_ln51_149_reg_21004[2]),
        .I2(add_ln51_160_reg_21014[2]),
        .I3(add_ln51_154_reg_21009[2]),
        .I4(\add_ln51_167_reg_21684[4]_i_3_n_5 ),
        .O(\add_ln51_167_reg_21684[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_167_reg_21684[3]_i_1 
       (.I0(\add_ln51_167_reg_21684[4]_i_2_n_5 ),
        .I1(add_ln51_154_reg_21009[2]),
        .I2(add_ln51_160_reg_21014[2]),
        .I3(add_ln51_149_reg_21004[2]),
        .I4(add_ln51_165_reg_21019[2]),
        .I5(\add_ln51_167_reg_21684[4]_i_3_n_5 ),
        .O(add_ln51_167_fu_19183_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_167_reg_21684[4]_i_1 
       (.I0(\add_ln51_167_reg_21684[4]_i_2_n_5 ),
        .I1(add_ln51_154_reg_21009[2]),
        .I2(add_ln51_149_reg_21004[2]),
        .I3(add_ln51_160_reg_21014[2]),
        .I4(\add_ln51_167_reg_21684[4]_i_3_n_5 ),
        .I5(add_ln51_165_reg_21019[2]),
        .O(add_ln51_167_fu_19183_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_167_reg_21684[4]_i_2 
       (.I0(\add_ln51_167_reg_21684[2]_i_2_n_5 ),
        .I1(add_ln51_154_reg_21009[1]),
        .I2(add_ln51_160_reg_21014[1]),
        .I3(add_ln51_149_reg_21004[1]),
        .I4(add_ln51_165_reg_21019[1]),
        .I5(\add_ln51_167_reg_21684[2]_i_3_n_5 ),
        .O(\add_ln51_167_reg_21684[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_167_reg_21684[4]_i_3 
       (.I0(add_ln51_154_reg_21009[1]),
        .I1(add_ln51_149_reg_21004[1]),
        .I2(add_ln51_160_reg_21014[1]),
        .O(\add_ln51_167_reg_21684[4]_i_3_n_5 ));
  FDRE \add_ln51_167_reg_21684_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_167_fu_19183_p2[0]),
        .Q(add_ln51_167_reg_21684[0]),
        .R(1'b0));
  FDRE \add_ln51_167_reg_21684_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_167_fu_19183_p2[1]),
        .Q(add_ln51_167_reg_21684[1]),
        .R(1'b0));
  FDRE \add_ln51_167_reg_21684_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_167_fu_19183_p2[2]),
        .Q(add_ln51_167_reg_21684[2]),
        .R(1'b0));
  FDRE \add_ln51_167_reg_21684_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_167_fu_19183_p2[3]),
        .Q(add_ln51_167_reg_21684[3]),
        .R(1'b0));
  FDRE \add_ln51_167_reg_21684_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_167_fu_19183_p2[4]),
        .Q(add_ln51_167_reg_21684[4]),
        .R(1'b0));
  FDRE \add_ln51_172_reg_21024_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_172_fu_15266_p2[0]),
        .Q(add_ln51_172_reg_21024[0]),
        .R(1'b0));
  FDRE \add_ln51_172_reg_21024_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_172_fu_15266_p2[1]),
        .Q(add_ln51_172_reg_21024[1]),
        .R(1'b0));
  FDRE \add_ln51_172_reg_21024_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_172_fu_15266_p2[2]),
        .Q(add_ln51_172_reg_21024[2]),
        .R(1'b0));
  FDRE \add_ln51_177_reg_21029_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_177_fu_15304_p2[0]),
        .Q(add_ln51_177_reg_21029[0]),
        .R(1'b0));
  FDRE \add_ln51_177_reg_21029_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_177_fu_15304_p2[1]),
        .Q(add_ln51_177_reg_21029[1]),
        .R(1'b0));
  FDRE \add_ln51_177_reg_21029_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_177_fu_15304_p2[2]),
        .Q(add_ln51_177_reg_21029[2]),
        .R(1'b0));
  FDRE \add_ln51_183_reg_21034_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_183_fu_15342_p2[0]),
        .Q(add_ln51_183_reg_21034[0]),
        .R(1'b0));
  FDRE \add_ln51_183_reg_21034_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_183_fu_15342_p2[1]),
        .Q(add_ln51_183_reg_21034[1]),
        .R(1'b0));
  FDRE \add_ln51_183_reg_21034_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_183_fu_15342_p2[2]),
        .Q(add_ln51_183_reg_21034[2]),
        .R(1'b0));
  FDRE \add_ln51_185_reg_21039_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_185_fu_15354_p2[0]),
        .Q(add_ln51_185_reg_21039[0]),
        .R(1'b0));
  FDRE \add_ln51_185_reg_21039_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_185_fu_15354_p2[1]),
        .Q(add_ln51_185_reg_21039[1]),
        .R(1'b0));
  FDRE \add_ln51_186_reg_21044_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_186_fu_15360_p2[0]),
        .Q(add_ln51_186_reg_21044[0]),
        .R(1'b0));
  FDRE \add_ln51_186_reg_21044_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_186_fu_15360_p2[1]),
        .Q(add_ln51_186_reg_21044[1]),
        .R(1'b0));
  FDRE \add_ln51_187_reg_21049_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_187_fu_15366_p2[0]),
        .Q(add_ln51_187_reg_21049[0]),
        .R(1'b0));
  FDRE \add_ln51_187_reg_21049_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_187_fu_15366_p2[1]),
        .Q(add_ln51_187_reg_21049[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_191_reg_21689[0]_i_1 
       (.I0(add_ln51_183_reg_21034[0]),
        .I1(add_ln51_172_reg_21024[0]),
        .I2(add_ln51_177_reg_21029[0]),
        .I3(add_ln51_185_reg_21039[0]),
        .I4(add_ln51_186_reg_21044[0]),
        .I5(add_ln51_187_reg_21049[0]),
        .O(add_ln51_191_fu_19243_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_191_reg_21689[1]_i_1 
       (.I0(\add_ln51_191_reg_21689[1]_i_2_n_5 ),
        .I1(add_ln51_172_reg_21024[0]),
        .I2(add_ln51_183_reg_21034[0]),
        .I3(add_ln51_177_reg_21029[0]),
        .I4(\add_ln51_191_reg_21689[1]_i_3_n_5 ),
        .O(add_ln51_191_fu_19243_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_191_reg_21689[1]_i_2 
       (.I0(add_ln51_185_reg_21039[0]),
        .I1(add_ln51_186_reg_21044[0]),
        .I2(add_ln51_187_reg_21049[0]),
        .I3(add_ln51_183_reg_21034[0]),
        .I4(add_ln51_172_reg_21024[0]),
        .I5(add_ln51_177_reg_21029[0]),
        .O(\add_ln51_191_reg_21689[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_191_reg_21689[1]_i_3 
       (.I0(add_ln51_183_reg_21034[1]),
        .I1(add_ln51_172_reg_21024[1]),
        .I2(add_ln51_177_reg_21029[1]),
        .I3(zext_ln51_126_fu_19229_p1[1]),
        .O(\add_ln51_191_reg_21689[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_191_reg_21689[2]_i_1 
       (.I0(\add_ln51_191_reg_21689[4]_i_6_n_5 ),
        .I1(\add_ln51_191_reg_21689[4]_i_7_n_5 ),
        .I2(\add_ln51_191_reg_21689[2]_i_2_n_5 ),
        .O(add_ln51_191_fu_19243_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_191_reg_21689[2]_i_2 
       (.I0(add_ln51_177_reg_21029[1]),
        .I1(add_ln51_183_reg_21034[1]),
        .I2(add_ln51_172_reg_21024[1]),
        .I3(zext_ln51_126_fu_19229_p1[2]),
        .I4(\add_ln51_191_reg_21689[4]_i_4_n_5 ),
        .O(\add_ln51_191_reg_21689[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_191_reg_21689[3]_i_1 
       (.I0(\add_ln51_191_reg_21689[4]_i_6_n_5 ),
        .I1(\add_ln51_191_reg_21689[4]_i_7_n_5 ),
        .I2(\add_ln51_191_reg_21689[4]_i_2_n_5 ),
        .I3(zext_ln51_126_fu_19229_p1[2]),
        .I4(\add_ln51_191_reg_21689[4]_i_4_n_5 ),
        .I5(\add_ln51_191_reg_21689[4]_i_3_n_5 ),
        .O(add_ln51_191_fu_19243_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_191_reg_21689[4]_i_1 
       (.I0(\add_ln51_191_reg_21689[4]_i_2_n_5 ),
        .I1(\add_ln51_191_reg_21689[4]_i_3_n_5 ),
        .I2(\add_ln51_191_reg_21689[4]_i_4_n_5 ),
        .I3(zext_ln51_126_fu_19229_p1[2]),
        .I4(\add_ln51_191_reg_21689[4]_i_6_n_5 ),
        .I5(\add_ln51_191_reg_21689[4]_i_7_n_5 ),
        .O(add_ln51_191_fu_19243_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_191_reg_21689[4]_i_2 
       (.I0(add_ln51_172_reg_21024[2]),
        .I1(add_ln51_183_reg_21034[2]),
        .I2(add_ln51_177_reg_21029[2]),
        .O(\add_ln51_191_reg_21689[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_191_reg_21689[4]_i_3 
       (.I0(add_ln51_172_reg_21024[1]),
        .I1(add_ln51_183_reg_21034[1]),
        .I2(add_ln51_177_reg_21029[1]),
        .O(\add_ln51_191_reg_21689[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_191_reg_21689[4]_i_4 
       (.I0(add_ln51_177_reg_21029[2]),
        .I1(add_ln51_172_reg_21024[2]),
        .I2(add_ln51_183_reg_21034[2]),
        .O(\add_ln51_191_reg_21689[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_191_reg_21689[4]_i_5 
       (.I0(add_ln51_186_reg_21044[0]),
        .I1(add_ln51_185_reg_21039[0]),
        .I2(add_ln51_187_reg_21049[0]),
        .I3(add_ln51_187_reg_21049[1]),
        .I4(add_ln51_185_reg_21039[1]),
        .I5(add_ln51_186_reg_21044[1]),
        .O(zext_ln51_126_fu_19229_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_191_reg_21689[4]_i_6 
       (.I0(add_ln51_177_reg_21029[0]),
        .I1(add_ln51_183_reg_21034[0]),
        .I2(add_ln51_172_reg_21024[0]),
        .I3(\add_ln51_191_reg_21689[1]_i_3_n_5 ),
        .I4(\add_ln51_191_reg_21689[1]_i_2_n_5 ),
        .O(\add_ln51_191_reg_21689[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_191_reg_21689[4]_i_7 
       (.I0(zext_ln51_126_fu_19229_p1[1]),
        .I1(add_ln51_183_reg_21034[1]),
        .I2(add_ln51_172_reg_21024[1]),
        .I3(add_ln51_177_reg_21029[1]),
        .O(\add_ln51_191_reg_21689[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_191_reg_21689[4]_i_8 
       (.I0(add_ln51_187_reg_21049[0]),
        .I1(add_ln51_185_reg_21039[0]),
        .I2(add_ln51_186_reg_21044[0]),
        .I3(add_ln51_185_reg_21039[1]),
        .I4(add_ln51_186_reg_21044[1]),
        .I5(add_ln51_187_reg_21049[1]),
        .O(zext_ln51_126_fu_19229_p1[1]));
  FDRE \add_ln51_191_reg_21689_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_191_fu_19243_p2[0]),
        .Q(add_ln51_191_reg_21689[0]),
        .R(1'b0));
  FDRE \add_ln51_191_reg_21689_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_191_fu_19243_p2[1]),
        .Q(add_ln51_191_reg_21689[1]),
        .R(1'b0));
  FDRE \add_ln51_191_reg_21689_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_191_fu_19243_p2[2]),
        .Q(add_ln51_191_reg_21689[2]),
        .R(1'b0));
  FDRE \add_ln51_191_reg_21689_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_191_fu_19243_p2[3]),
        .Q(add_ln51_191_reg_21689[3]),
        .R(1'b0));
  FDRE \add_ln51_191_reg_21689_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_191_fu_19243_p2[4]),
        .Q(add_ln51_191_reg_21689[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_194_reg_21814[3]_i_10 
       (.I0(add_ln51_191_reg_21689[0]),
        .I1(add_ln51_94_reg_21669[0]),
        .I2(add_ln51_143_reg_21679[0]),
        .I3(add_ln51_94_reg_21669[1]),
        .I4(add_ln51_143_reg_21679[1]),
        .I5(add_ln51_191_reg_21689[1]),
        .O(\add_ln51_194_reg_21814[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_194_reg_21814[3]_i_11 
       (.I0(add_ln51_22_reg_21654[2]),
        .I1(\add_ln51_194_reg_21814[7]_i_39_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_40_n_5 ),
        .O(\add_ln51_194_reg_21814[3]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_194_reg_21814[3]_i_12 
       (.I0(add_ln51_191_reg_21689[0]),
        .I1(add_ln51_143_reg_21679[0]),
        .I2(add_ln51_94_reg_21669[0]),
        .O(\add_ln51_194_reg_21814[3]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_194_reg_21814[3]_i_13 
       (.I0(add_ln51_167_reg_21684[0]),
        .I1(add_ln51_46_reg_21659[0]),
        .I2(add_ln51_119_reg_21674[0]),
        .O(\add_ln51_194_reg_21814[3]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_194_reg_21814[3]_i_2 
       (.I0(\add_ln51_194_reg_21814[3]_i_9_n_5 ),
        .I1(\add_ln51_194_reg_21814[3]_i_10_n_5 ),
        .I2(add_ln51_22_reg_21654[1]),
        .I3(add_ln51_70_reg_21664[2]),
        .I4(\add_ln51_194_reg_21814[3]_i_11_n_5 ),
        .O(\add_ln51_194_reg_21814[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_194_reg_21814[3]_i_3 
       (.I0(\add_ln51_194_reg_21814[3]_i_9_n_5 ),
        .I1(\add_ln51_194_reg_21814[3]_i_10_n_5 ),
        .I2(add_ln51_22_reg_21654[1]),
        .I3(add_ln51_70_reg_21664[2]),
        .I4(\add_ln51_194_reg_21814[3]_i_11_n_5 ),
        .O(\add_ln51_194_reg_21814[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_194_reg_21814[3]_i_4 
       (.I0(\add_ln51_194_reg_21814[3]_i_10_n_5 ),
        .I1(\add_ln51_194_reg_21814[3]_i_9_n_5 ),
        .I2(add_ln51_22_reg_21654[1]),
        .I3(add_ln51_70_reg_21664[1]),
        .O(\add_ln51_194_reg_21814[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_194_reg_21814[3]_i_5 
       (.I0(add_ln51_22_reg_21654[3]),
        .I1(\add_ln51_194_reg_21814[7]_i_15_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_16_n_5 ),
        .I3(\add_ln51_194_reg_21814[3]_i_2_n_5 ),
        .I4(add_ln51_70_reg_21664[3]),
        .I5(\add_ln51_194_reg_21814[7]_i_17_n_5 ),
        .O(\add_ln51_194_reg_21814[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln51_194_reg_21814[3]_i_6 
       (.I0(\add_ln51_194_reg_21814[3]_i_11_n_5 ),
        .I1(add_ln51_70_reg_21664[2]),
        .I2(add_ln51_22_reg_21654[1]),
        .I3(\add_ln51_194_reg_21814[3]_i_9_n_5 ),
        .I4(\add_ln51_194_reg_21814[3]_i_10_n_5 ),
        .I5(add_ln51_70_reg_21664[1]),
        .O(\add_ln51_194_reg_21814[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h566A6A566A56566A)) 
    \add_ln51_194_reg_21814[3]_i_7 
       (.I0(\add_ln51_194_reg_21814[3]_i_4_n_5 ),
        .I1(add_ln51_22_reg_21654[0]),
        .I2(\add_ln51_194_reg_21814[3]_i_12_n_5 ),
        .I3(add_ln51_167_reg_21684[0]),
        .I4(add_ln51_46_reg_21659[0]),
        .I5(add_ln51_119_reg_21674[0]),
        .O(\add_ln51_194_reg_21814[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_194_reg_21814[3]_i_8 
       (.I0(add_ln51_94_reg_21669[0]),
        .I1(add_ln51_143_reg_21679[0]),
        .I2(add_ln51_191_reg_21689[0]),
        .I3(\add_ln51_194_reg_21814[3]_i_13_n_5 ),
        .I4(add_ln51_22_reg_21654[0]),
        .I5(add_ln51_70_reg_21664[0]),
        .O(\add_ln51_194_reg_21814[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_194_reg_21814[3]_i_9 
       (.I0(add_ln51_167_reg_21684[0]),
        .I1(add_ln51_119_reg_21674[0]),
        .I2(add_ln51_46_reg_21659[0]),
        .I3(add_ln51_119_reg_21674[1]),
        .I4(add_ln51_46_reg_21659[1]),
        .I5(add_ln51_167_reg_21684[1]),
        .O(\add_ln51_194_reg_21814[3]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_194_reg_21814[7]_i_10 
       (.I0(\add_ln51_194_reg_21814[7]_i_18_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_19_n_5 ),
        .I2(add_ln51_191_reg_21689[4]),
        .I3(add_ln51_94_reg_21669[4]),
        .I4(add_ln51_143_reg_21679[4]),
        .O(\add_ln51_194_reg_21814[7]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_11 
       (.I0(\add_ln51_194_reg_21814[7]_i_12_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_13_n_5 ),
        .I2(add_ln51_22_reg_21654[4]),
        .O(\add_ln51_194_reg_21814[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    \add_ln51_194_reg_21814[7]_i_12 
       (.I0(\add_ln51_194_reg_21814[7]_i_27_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_28_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_29_n_5 ),
        .I3(\add_ln51_194_reg_21814[7]_i_30_n_5 ),
        .I4(\add_ln51_194_reg_21814[7]_i_31_n_5 ),
        .I5(\add_ln51_194_reg_21814[7]_i_32_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    \add_ln51_194_reg_21814[7]_i_13 
       (.I0(\add_ln51_194_reg_21814[7]_i_33_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_34_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_35_n_5 ),
        .I3(\add_ln51_194_reg_21814[7]_i_36_n_5 ),
        .I4(\add_ln51_194_reg_21814[7]_i_37_n_5 ),
        .I5(\add_ln51_194_reg_21814[7]_i_38_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_14 
       (.I0(\add_ln51_194_reg_21814[7]_i_15_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_16_n_5 ),
        .I2(add_ln51_22_reg_21654[3]),
        .O(\add_ln51_194_reg_21814[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_194_reg_21814[7]_i_15 
       (.I0(\add_ln51_194_reg_21814[7]_i_29_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_28_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_31_n_5 ),
        .I3(add_ln51_46_reg_21659[2]),
        .I4(add_ln51_119_reg_21674[2]),
        .I5(add_ln51_167_reg_21684[2]),
        .O(\add_ln51_194_reg_21814[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_194_reg_21814[7]_i_16 
       (.I0(\add_ln51_194_reg_21814[7]_i_35_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_34_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_37_n_5 ),
        .I3(add_ln51_143_reg_21679[2]),
        .I4(add_ln51_94_reg_21669[2]),
        .I5(add_ln51_191_reg_21689[2]),
        .O(\add_ln51_194_reg_21814[7]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_17 
       (.I0(\add_ln51_194_reg_21814[7]_i_39_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_40_n_5 ),
        .I2(add_ln51_22_reg_21654[2]),
        .O(\add_ln51_194_reg_21814[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_194_reg_21814[7]_i_18 
       (.I0(\add_ln51_194_reg_21814[7]_i_37_n_5 ),
        .I1(add_ln51_191_reg_21689[2]),
        .I2(add_ln51_94_reg_21669[2]),
        .I3(add_ln51_143_reg_21679[2]),
        .I4(\add_ln51_194_reg_21814[7]_i_35_n_5 ),
        .I5(\add_ln51_194_reg_21814[7]_i_34_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_19 
       (.I0(add_ln51_143_reg_21679[3]),
        .I1(add_ln51_94_reg_21669[3]),
        .I2(add_ln51_191_reg_21689[3]),
        .O(\add_ln51_194_reg_21814[7]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_2 
       (.I0(\add_ln51_194_reg_21814[7]_i_9_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_10_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_11_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hE8808000)) 
    \add_ln51_194_reg_21814[7]_i_20 
       (.I0(\add_ln51_194_reg_21814[7]_i_25_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_26_n_5 ),
        .I2(add_ln51_167_reg_21684[4]),
        .I3(add_ln51_46_reg_21659[4]),
        .I4(add_ln51_119_reg_21674[4]),
        .O(\add_ln51_194_reg_21814[7]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_21 
       (.I0(add_ln51_46_reg_21659[4]),
        .I1(add_ln51_119_reg_21674[4]),
        .I2(add_ln51_167_reg_21684[4]),
        .O(\add_ln51_194_reg_21814[7]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_194_reg_21814[7]_i_22 
       (.I0(add_ln51_119_reg_21674[4]),
        .I1(add_ln51_46_reg_21659[4]),
        .I2(add_ln51_167_reg_21684[4]),
        .I3(\add_ln51_194_reg_21814[7]_i_26_n_5 ),
        .I4(\add_ln51_194_reg_21814[7]_i_25_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_23 
       (.I0(add_ln51_143_reg_21679[4]),
        .I1(add_ln51_94_reg_21669[4]),
        .I2(add_ln51_191_reg_21689[4]),
        .O(\add_ln51_194_reg_21814[7]_i_23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_194_reg_21814[7]_i_24 
       (.I0(add_ln51_94_reg_21669[4]),
        .I1(add_ln51_143_reg_21679[4]),
        .I2(add_ln51_191_reg_21689[4]),
        .I3(\add_ln51_194_reg_21814[7]_i_19_n_5 ),
        .I4(\add_ln51_194_reg_21814[7]_i_18_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_194_reg_21814[7]_i_25 
       (.I0(\add_ln51_194_reg_21814[7]_i_31_n_5 ),
        .I1(add_ln51_167_reg_21684[2]),
        .I2(add_ln51_119_reg_21674[2]),
        .I3(add_ln51_46_reg_21659[2]),
        .I4(\add_ln51_194_reg_21814[7]_i_29_n_5 ),
        .I5(\add_ln51_194_reg_21814[7]_i_28_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_26 
       (.I0(add_ln51_46_reg_21659[3]),
        .I1(add_ln51_119_reg_21674[3]),
        .I2(add_ln51_167_reg_21684[3]),
        .O(\add_ln51_194_reg_21814[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_194_reg_21814[7]_i_27 
       (.I0(add_ln51_167_reg_21684[2]),
        .I1(add_ln51_46_reg_21659[2]),
        .I2(add_ln51_119_reg_21674[2]),
        .O(\add_ln51_194_reg_21814[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_28 
       (.I0(add_ln51_46_reg_21659[1]),
        .I1(add_ln51_119_reg_21674[1]),
        .I2(add_ln51_167_reg_21684[1]),
        .O(\add_ln51_194_reg_21814[7]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \add_ln51_194_reg_21814[7]_i_29 
       (.I0(add_ln51_119_reg_21674[1]),
        .I1(add_ln51_46_reg_21659[1]),
        .I2(add_ln51_167_reg_21684[1]),
        .I3(add_ln51_167_reg_21684[0]),
        .I4(add_ln51_119_reg_21674[0]),
        .I5(add_ln51_46_reg_21659[0]),
        .O(\add_ln51_194_reg_21814[7]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_194_reg_21814[7]_i_3 
       (.I0(add_ln51_22_reg_21654[4]),
        .I1(\add_ln51_194_reg_21814[7]_i_12_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_13_n_5 ),
        .I3(add_ln51_70_reg_21664[4]),
        .I4(\add_ln51_194_reg_21814[7]_i_14_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_30 
       (.I0(add_ln51_46_reg_21659[2]),
        .I1(add_ln51_119_reg_21674[2]),
        .I2(add_ln51_167_reg_21684[2]),
        .O(\add_ln51_194_reg_21814[7]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_194_reg_21814[7]_i_31 
       (.I0(add_ln51_167_reg_21684[3]),
        .I1(add_ln51_46_reg_21659[3]),
        .I2(add_ln51_119_reg_21674[3]),
        .O(\add_ln51_194_reg_21814[7]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_194_reg_21814[7]_i_32 
       (.I0(add_ln51_167_reg_21684[3]),
        .I1(add_ln51_119_reg_21674[3]),
        .I2(add_ln51_46_reg_21659[3]),
        .I3(add_ln51_119_reg_21674[4]),
        .I4(add_ln51_46_reg_21659[4]),
        .I5(add_ln51_167_reg_21684[4]),
        .O(\add_ln51_194_reg_21814[7]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_194_reg_21814[7]_i_33 
       (.I0(add_ln51_191_reg_21689[2]),
        .I1(add_ln51_143_reg_21679[2]),
        .I2(add_ln51_94_reg_21669[2]),
        .O(\add_ln51_194_reg_21814[7]_i_33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_34 
       (.I0(add_ln51_143_reg_21679[1]),
        .I1(add_ln51_94_reg_21669[1]),
        .I2(add_ln51_191_reg_21689[1]),
        .O(\add_ln51_194_reg_21814[7]_i_34_n_5 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \add_ln51_194_reg_21814[7]_i_35 
       (.I0(add_ln51_94_reg_21669[1]),
        .I1(add_ln51_143_reg_21679[1]),
        .I2(add_ln51_191_reg_21689[1]),
        .I3(add_ln51_191_reg_21689[0]),
        .I4(add_ln51_94_reg_21669[0]),
        .I5(add_ln51_143_reg_21679[0]),
        .O(\add_ln51_194_reg_21814[7]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_194_reg_21814[7]_i_36 
       (.I0(add_ln51_143_reg_21679[2]),
        .I1(add_ln51_94_reg_21669[2]),
        .I2(add_ln51_191_reg_21689[2]),
        .O(\add_ln51_194_reg_21814[7]_i_36_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_194_reg_21814[7]_i_37 
       (.I0(add_ln51_191_reg_21689[3]),
        .I1(add_ln51_143_reg_21679[3]),
        .I2(add_ln51_94_reg_21669[3]),
        .O(\add_ln51_194_reg_21814[7]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_194_reg_21814[7]_i_38 
       (.I0(add_ln51_191_reg_21689[3]),
        .I1(add_ln51_94_reg_21669[3]),
        .I2(add_ln51_143_reg_21679[3]),
        .I3(add_ln51_94_reg_21669[4]),
        .I4(add_ln51_143_reg_21679[4]),
        .I5(add_ln51_191_reg_21689[4]),
        .O(\add_ln51_194_reg_21814[7]_i_38_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln51_194_reg_21814[7]_i_39 
       (.I0(\add_ln51_194_reg_21814[7]_i_29_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_27_n_5 ),
        .I2(add_ln51_46_reg_21659[1]),
        .I3(add_ln51_119_reg_21674[1]),
        .I4(add_ln51_167_reg_21684[1]),
        .O(\add_ln51_194_reg_21814[7]_i_39_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_194_reg_21814[7]_i_4 
       (.I0(add_ln51_22_reg_21654[3]),
        .I1(\add_ln51_194_reg_21814[7]_i_15_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_16_n_5 ),
        .I3(add_ln51_70_reg_21664[3]),
        .I4(\add_ln51_194_reg_21814[7]_i_17_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln51_194_reg_21814[7]_i_40 
       (.I0(\add_ln51_194_reg_21814[7]_i_35_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_33_n_5 ),
        .I2(add_ln51_143_reg_21679[1]),
        .I3(add_ln51_94_reg_21669[1]),
        .I4(add_ln51_191_reg_21689[1]),
        .O(\add_ln51_194_reg_21814[7]_i_40_n_5 ));
  LUT6 #(
    .INIT(64'hE880800000000000)) 
    \add_ln51_194_reg_21814[7]_i_5 
       (.I0(\add_ln51_194_reg_21814[7]_i_18_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_19_n_5 ),
        .I2(add_ln51_191_reg_21689[4]),
        .I3(add_ln51_143_reg_21679[4]),
        .I4(add_ln51_94_reg_21669[4]),
        .I5(\add_ln51_194_reg_21814[7]_i_20_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_194_reg_21814[7]_i_6 
       (.I0(\add_ln51_194_reg_21814[7]_i_11_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_21_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_22_n_5 ),
        .I3(\add_ln51_194_reg_21814[7]_i_23_n_5 ),
        .I4(\add_ln51_194_reg_21814[7]_i_24_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_194_reg_21814[7]_i_7 
       (.I0(\add_ln51_194_reg_21814[7]_i_3_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_10_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_9_n_5 ),
        .I3(\add_ln51_194_reg_21814[7]_i_11_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_194_reg_21814[7]_i_8 
       (.I0(add_ln51_22_reg_21654[4]),
        .I1(\add_ln51_194_reg_21814[7]_i_12_n_5 ),
        .I2(\add_ln51_194_reg_21814[7]_i_13_n_5 ),
        .I3(\add_ln51_194_reg_21814[7]_i_4_n_5 ),
        .I4(add_ln51_70_reg_21664[4]),
        .I5(\add_ln51_194_reg_21814[7]_i_14_n_5 ),
        .O(\add_ln51_194_reg_21814[7]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_194_reg_21814[7]_i_9 
       (.I0(\add_ln51_194_reg_21814[7]_i_25_n_5 ),
        .I1(\add_ln51_194_reg_21814[7]_i_26_n_5 ),
        .I2(add_ln51_167_reg_21684[4]),
        .I3(add_ln51_119_reg_21674[4]),
        .I4(add_ln51_46_reg_21659[4]),
        .O(\add_ln51_194_reg_21814[7]_i_9_n_5 ));
  FDRE \add_ln51_194_reg_21814_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_194_fu_20509_p2[0]),
        .Q(add_ln51_194_reg_21814[0]),
        .R(1'b0));
  FDRE \add_ln51_194_reg_21814_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_194_fu_20509_p2[1]),
        .Q(add_ln51_194_reg_21814[1]),
        .R(1'b0));
  FDRE \add_ln51_194_reg_21814_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_194_fu_20509_p2[2]),
        .Q(add_ln51_194_reg_21814[2]),
        .R(1'b0));
  FDRE \add_ln51_194_reg_21814_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_194_fu_20509_p2[3]),
        .Q(add_ln51_194_reg_21814[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_194_reg_21814_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln51_194_reg_21814_reg[3]_i_1_n_5 ,\add_ln51_194_reg_21814_reg[3]_i_1_n_6 ,\add_ln51_194_reg_21814_reg[3]_i_1_n_7 ,\add_ln51_194_reg_21814_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln51_194_reg_21814[3]_i_2_n_5 ,\add_ln51_194_reg_21814[3]_i_3_n_5 ,\add_ln51_194_reg_21814[3]_i_4_n_5 ,add_ln51_70_reg_21664[0]}),
        .O(add_ln51_194_fu_20509_p2[3:0]),
        .S({\add_ln51_194_reg_21814[3]_i_5_n_5 ,\add_ln51_194_reg_21814[3]_i_6_n_5 ,\add_ln51_194_reg_21814[3]_i_7_n_5 ,\add_ln51_194_reg_21814[3]_i_8_n_5 }));
  FDRE \add_ln51_194_reg_21814_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_194_fu_20509_p2[4]),
        .Q(add_ln51_194_reg_21814[4]),
        .R(1'b0));
  FDRE \add_ln51_194_reg_21814_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_194_fu_20509_p2[5]),
        .Q(add_ln51_194_reg_21814[5]),
        .R(1'b0));
  FDRE \add_ln51_194_reg_21814_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_194_fu_20509_p2[6]),
        .Q(add_ln51_194_reg_21814[6]),
        .R(1'b0));
  FDRE \add_ln51_194_reg_21814_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_194_fu_20509_p2[7]),
        .Q(add_ln51_194_reg_21814[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_194_reg_21814_reg[7]_i_1 
       (.CI(\add_ln51_194_reg_21814_reg[3]_i_1_n_5 ),
        .CO({\NLW_add_ln51_194_reg_21814_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln51_194_reg_21814_reg[7]_i_1_n_6 ,\add_ln51_194_reg_21814_reg[7]_i_1_n_7 ,\add_ln51_194_reg_21814_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln51_194_reg_21814[7]_i_2_n_5 ,\add_ln51_194_reg_21814[7]_i_3_n_5 ,\add_ln51_194_reg_21814[7]_i_4_n_5 }),
        .O(add_ln51_194_fu_20509_p2[7:4]),
        .S({\add_ln51_194_reg_21814[7]_i_5_n_5 ,\add_ln51_194_reg_21814[7]_i_6_n_5 ,\add_ln51_194_reg_21814[7]_i_7_n_5 ,\add_ln51_194_reg_21814[7]_i_8_n_5 }));
  FDRE \add_ln51_199_reg_21054_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_199_fu_15404_p2[0]),
        .Q(add_ln51_199_reg_21054[0]),
        .R(1'b0));
  FDRE \add_ln51_199_reg_21054_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_199_fu_15404_p2[1]),
        .Q(add_ln51_199_reg_21054[1]),
        .R(1'b0));
  FDRE \add_ln51_199_reg_21054_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_199_fu_15404_p2[2]),
        .Q(add_ln51_199_reg_21054[2]),
        .R(1'b0));
  FDRE \add_ln51_204_reg_21059_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_204_fu_15442_p2[0]),
        .Q(add_ln51_204_reg_21059[0]),
        .R(1'b0));
  FDRE \add_ln51_204_reg_21059_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_204_fu_15442_p2[1]),
        .Q(add_ln51_204_reg_21059[1]),
        .R(1'b0));
  FDRE \add_ln51_204_reg_21059_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_204_fu_15442_p2[2]),
        .Q(add_ln51_204_reg_21059[2]),
        .R(1'b0));
  FDRE \add_ln51_20_reg_20869_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_20_fu_14358_p2[0]),
        .Q(add_ln51_20_reg_20869[0]),
        .R(1'b0));
  FDRE \add_ln51_20_reg_20869_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_20_fu_14358_p2[1]),
        .Q(add_ln51_20_reg_20869[1]),
        .R(1'b0));
  FDRE \add_ln51_20_reg_20869_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_20_fu_14358_p2[2]),
        .Q(add_ln51_20_reg_20869[2]),
        .R(1'b0));
  FDRE \add_ln51_210_reg_21064_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_210_fu_15480_p2[0]),
        .Q(add_ln51_210_reg_21064[0]),
        .R(1'b0));
  FDRE \add_ln51_210_reg_21064_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_210_fu_15480_p2[1]),
        .Q(add_ln51_210_reg_21064[1]),
        .R(1'b0));
  FDRE \add_ln51_210_reg_21064_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_210_fu_15480_p2[2]),
        .Q(add_ln51_210_reg_21064[2]),
        .R(1'b0));
  FDRE \add_ln51_215_reg_21069_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_215_fu_15518_p2[0]),
        .Q(add_ln51_215_reg_21069[0]),
        .R(1'b0));
  FDRE \add_ln51_215_reg_21069_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_215_fu_15518_p2[1]),
        .Q(add_ln51_215_reg_21069[1]),
        .R(1'b0));
  FDRE \add_ln51_215_reg_21069_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_215_fu_15518_p2[2]),
        .Q(add_ln51_215_reg_21069[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_217_reg_21694[0]_i_1 
       (.I0(add_ln51_204_reg_21059[0]),
        .I1(add_ln51_210_reg_21064[0]),
        .I2(add_ln51_199_reg_21054[0]),
        .I3(add_ln51_215_reg_21069[0]),
        .O(add_ln51_217_fu_19281_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_217_reg_21694[1]_i_1 
       (.I0(add_ln51_215_reg_21069[0]),
        .I1(add_ln51_204_reg_21059[0]),
        .I2(add_ln51_199_reg_21054[0]),
        .I3(add_ln51_210_reg_21064[0]),
        .I4(\add_ln51_217_reg_21694[1]_i_2_n_5 ),
        .O(add_ln51_217_fu_19281_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_217_reg_21694[1]_i_2 
       (.I0(add_ln51_204_reg_21059[1]),
        .I1(add_ln51_210_reg_21064[1]),
        .I2(add_ln51_199_reg_21054[1]),
        .I3(add_ln51_215_reg_21069[1]),
        .O(\add_ln51_217_reg_21694[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_217_reg_21694[2]_i_1 
       (.I0(\add_ln51_217_reg_21694[2]_i_2_n_5 ),
        .I1(\add_ln51_217_reg_21694[2]_i_3_n_5 ),
        .I2(add_ln51_204_reg_21059[1]),
        .I3(add_ln51_210_reg_21064[1]),
        .I4(add_ln51_199_reg_21054[1]),
        .I5(add_ln51_215_reg_21069[1]),
        .O(add_ln51_217_fu_19281_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_217_reg_21694[2]_i_2 
       (.I0(add_ln51_215_reg_21069[0]),
        .I1(add_ln51_204_reg_21059[0]),
        .I2(add_ln51_210_reg_21064[0]),
        .I3(add_ln51_199_reg_21054[0]),
        .I4(\add_ln51_217_reg_21694[1]_i_2_n_5 ),
        .O(\add_ln51_217_reg_21694[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_217_reg_21694[2]_i_3 
       (.I0(add_ln51_215_reg_21069[2]),
        .I1(add_ln51_199_reg_21054[2]),
        .I2(add_ln51_210_reg_21064[2]),
        .I3(add_ln51_204_reg_21059[2]),
        .I4(\add_ln51_217_reg_21694[4]_i_3_n_5 ),
        .O(\add_ln51_217_reg_21694[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_217_reg_21694[3]_i_1 
       (.I0(\add_ln51_217_reg_21694[4]_i_2_n_5 ),
        .I1(add_ln51_204_reg_21059[2]),
        .I2(add_ln51_210_reg_21064[2]),
        .I3(add_ln51_199_reg_21054[2]),
        .I4(add_ln51_215_reg_21069[2]),
        .I5(\add_ln51_217_reg_21694[4]_i_3_n_5 ),
        .O(add_ln51_217_fu_19281_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_217_reg_21694[4]_i_1 
       (.I0(\add_ln51_217_reg_21694[4]_i_2_n_5 ),
        .I1(add_ln51_204_reg_21059[2]),
        .I2(add_ln51_199_reg_21054[2]),
        .I3(add_ln51_210_reg_21064[2]),
        .I4(\add_ln51_217_reg_21694[4]_i_3_n_5 ),
        .I5(add_ln51_215_reg_21069[2]),
        .O(add_ln51_217_fu_19281_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_217_reg_21694[4]_i_2 
       (.I0(\add_ln51_217_reg_21694[2]_i_2_n_5 ),
        .I1(add_ln51_204_reg_21059[1]),
        .I2(add_ln51_210_reg_21064[1]),
        .I3(add_ln51_199_reg_21054[1]),
        .I4(add_ln51_215_reg_21069[1]),
        .I5(\add_ln51_217_reg_21694[2]_i_3_n_5 ),
        .O(\add_ln51_217_reg_21694[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_217_reg_21694[4]_i_3 
       (.I0(add_ln51_204_reg_21059[1]),
        .I1(add_ln51_199_reg_21054[1]),
        .I2(add_ln51_210_reg_21064[1]),
        .O(\add_ln51_217_reg_21694[4]_i_3_n_5 ));
  FDRE \add_ln51_217_reg_21694_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_217_fu_19281_p2[0]),
        .Q(add_ln51_217_reg_21694[0]),
        .R(1'b0));
  FDRE \add_ln51_217_reg_21694_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_217_fu_19281_p2[1]),
        .Q(add_ln51_217_reg_21694[1]),
        .R(1'b0));
  FDRE \add_ln51_217_reg_21694_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_217_fu_19281_p2[2]),
        .Q(add_ln51_217_reg_21694[2]),
        .R(1'b0));
  FDRE \add_ln51_217_reg_21694_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_217_fu_19281_p2[3]),
        .Q(add_ln51_217_reg_21694[3]),
        .R(1'b0));
  FDRE \add_ln51_217_reg_21694_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_217_fu_19281_p2[4]),
        .Q(add_ln51_217_reg_21694[4]),
        .R(1'b0));
  FDRE \add_ln51_222_reg_21074_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_222_fu_15556_p2[0]),
        .Q(add_ln51_222_reg_21074[0]),
        .R(1'b0));
  FDRE \add_ln51_222_reg_21074_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_222_fu_15556_p2[1]),
        .Q(add_ln51_222_reg_21074[1]),
        .R(1'b0));
  FDRE \add_ln51_222_reg_21074_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_222_fu_15556_p2[2]),
        .Q(add_ln51_222_reg_21074[2]),
        .R(1'b0));
  FDRE \add_ln51_227_reg_21079_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_227_fu_15594_p2[0]),
        .Q(add_ln51_227_reg_21079[0]),
        .R(1'b0));
  FDRE \add_ln51_227_reg_21079_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_227_fu_15594_p2[1]),
        .Q(add_ln51_227_reg_21079[1]),
        .R(1'b0));
  FDRE \add_ln51_227_reg_21079_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_227_fu_15594_p2[2]),
        .Q(add_ln51_227_reg_21079[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_22_reg_21654[0]_i_1 
       (.I0(add_ln51_9_reg_20859[0]),
        .I1(add_ln51_15_reg_20864[0]),
        .I2(add_ln51_4_reg_20854[0]),
        .I3(add_ln51_20_reg_20869[0]),
        .O(add_ln51_22_fu_18889_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_22_reg_21654[1]_i_1 
       (.I0(add_ln51_20_reg_20869[0]),
        .I1(add_ln51_9_reg_20859[0]),
        .I2(add_ln51_4_reg_20854[0]),
        .I3(add_ln51_15_reg_20864[0]),
        .I4(\add_ln51_22_reg_21654[1]_i_2_n_5 ),
        .O(add_ln51_22_fu_18889_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_22_reg_21654[1]_i_2 
       (.I0(add_ln51_9_reg_20859[1]),
        .I1(add_ln51_15_reg_20864[1]),
        .I2(add_ln51_4_reg_20854[1]),
        .I3(add_ln51_20_reg_20869[1]),
        .O(\add_ln51_22_reg_21654[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_22_reg_21654[2]_i_1 
       (.I0(\add_ln51_22_reg_21654[2]_i_2_n_5 ),
        .I1(\add_ln51_22_reg_21654[2]_i_3_n_5 ),
        .I2(add_ln51_9_reg_20859[1]),
        .I3(add_ln51_15_reg_20864[1]),
        .I4(add_ln51_4_reg_20854[1]),
        .I5(add_ln51_20_reg_20869[1]),
        .O(add_ln51_22_fu_18889_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_22_reg_21654[2]_i_2 
       (.I0(add_ln51_20_reg_20869[0]),
        .I1(add_ln51_9_reg_20859[0]),
        .I2(add_ln51_15_reg_20864[0]),
        .I3(add_ln51_4_reg_20854[0]),
        .I4(\add_ln51_22_reg_21654[1]_i_2_n_5 ),
        .O(\add_ln51_22_reg_21654[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_22_reg_21654[2]_i_3 
       (.I0(add_ln51_20_reg_20869[2]),
        .I1(add_ln51_4_reg_20854[2]),
        .I2(add_ln51_15_reg_20864[2]),
        .I3(add_ln51_9_reg_20859[2]),
        .I4(\add_ln51_22_reg_21654[4]_i_3_n_5 ),
        .O(\add_ln51_22_reg_21654[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_22_reg_21654[3]_i_1 
       (.I0(\add_ln51_22_reg_21654[4]_i_2_n_5 ),
        .I1(add_ln51_9_reg_20859[2]),
        .I2(add_ln51_15_reg_20864[2]),
        .I3(add_ln51_4_reg_20854[2]),
        .I4(add_ln51_20_reg_20869[2]),
        .I5(\add_ln51_22_reg_21654[4]_i_3_n_5 ),
        .O(add_ln51_22_fu_18889_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_22_reg_21654[4]_i_1 
       (.I0(\add_ln51_22_reg_21654[4]_i_2_n_5 ),
        .I1(add_ln51_9_reg_20859[2]),
        .I2(add_ln51_4_reg_20854[2]),
        .I3(add_ln51_15_reg_20864[2]),
        .I4(\add_ln51_22_reg_21654[4]_i_3_n_5 ),
        .I5(add_ln51_20_reg_20869[2]),
        .O(add_ln51_22_fu_18889_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_22_reg_21654[4]_i_2 
       (.I0(\add_ln51_22_reg_21654[2]_i_2_n_5 ),
        .I1(add_ln51_9_reg_20859[1]),
        .I2(add_ln51_15_reg_20864[1]),
        .I3(add_ln51_4_reg_20854[1]),
        .I4(add_ln51_20_reg_20869[1]),
        .I5(\add_ln51_22_reg_21654[2]_i_3_n_5 ),
        .O(\add_ln51_22_reg_21654[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_22_reg_21654[4]_i_3 
       (.I0(add_ln51_9_reg_20859[1]),
        .I1(add_ln51_4_reg_20854[1]),
        .I2(add_ln51_15_reg_20864[1]),
        .O(\add_ln51_22_reg_21654[4]_i_3_n_5 ));
  FDRE \add_ln51_22_reg_21654_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_22_fu_18889_p2[0]),
        .Q(add_ln51_22_reg_21654[0]),
        .R(1'b0));
  FDRE \add_ln51_22_reg_21654_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_22_fu_18889_p2[1]),
        .Q(add_ln51_22_reg_21654[1]),
        .R(1'b0));
  FDRE \add_ln51_22_reg_21654_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_22_fu_18889_p2[2]),
        .Q(add_ln51_22_reg_21654[2]),
        .R(1'b0));
  FDRE \add_ln51_22_reg_21654_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_22_fu_18889_p2[3]),
        .Q(add_ln51_22_reg_21654[3]),
        .R(1'b0));
  FDRE \add_ln51_22_reg_21654_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_22_fu_18889_p2[4]),
        .Q(add_ln51_22_reg_21654[4]),
        .R(1'b0));
  FDRE \add_ln51_233_reg_21084_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_233_fu_15632_p2[0]),
        .Q(add_ln51_233_reg_21084[0]),
        .R(1'b0));
  FDRE \add_ln51_233_reg_21084_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_233_fu_15632_p2[1]),
        .Q(add_ln51_233_reg_21084[1]),
        .R(1'b0));
  FDRE \add_ln51_233_reg_21084_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_233_fu_15632_p2[2]),
        .Q(add_ln51_233_reg_21084[2]),
        .R(1'b0));
  FDRE \add_ln51_235_reg_21089_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_235_fu_15644_p2[0]),
        .Q(add_ln51_235_reg_21089[0]),
        .R(1'b0));
  FDRE \add_ln51_235_reg_21089_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_235_fu_15644_p2[1]),
        .Q(add_ln51_235_reg_21089[1]),
        .R(1'b0));
  FDRE \add_ln51_236_reg_21094_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_236_fu_15650_p2[0]),
        .Q(add_ln51_236_reg_21094[0]),
        .R(1'b0));
  FDRE \add_ln51_236_reg_21094_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_236_fu_15650_p2[1]),
        .Q(add_ln51_236_reg_21094[1]),
        .R(1'b0));
  FDRE \add_ln51_237_reg_21099_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_237_fu_15656_p2[0]),
        .Q(add_ln51_237_reg_21099[0]),
        .R(1'b0));
  FDRE \add_ln51_237_reg_21099_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_237_fu_15656_p2[1]),
        .Q(add_ln51_237_reg_21099[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_241_reg_21699[0]_i_1 
       (.I0(add_ln51_233_reg_21084[0]),
        .I1(add_ln51_222_reg_21074[0]),
        .I2(add_ln51_227_reg_21079[0]),
        .I3(add_ln51_235_reg_21089[0]),
        .I4(add_ln51_236_reg_21094[0]),
        .I5(add_ln51_237_reg_21099[0]),
        .O(add_ln51_241_fu_19341_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_241_reg_21699[1]_i_1 
       (.I0(\add_ln51_241_reg_21699[1]_i_2_n_5 ),
        .I1(add_ln51_222_reg_21074[0]),
        .I2(add_ln51_233_reg_21084[0]),
        .I3(add_ln51_227_reg_21079[0]),
        .I4(\add_ln51_241_reg_21699[1]_i_3_n_5 ),
        .O(add_ln51_241_fu_19341_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_241_reg_21699[1]_i_2 
       (.I0(add_ln51_235_reg_21089[0]),
        .I1(add_ln51_236_reg_21094[0]),
        .I2(add_ln51_237_reg_21099[0]),
        .I3(add_ln51_233_reg_21084[0]),
        .I4(add_ln51_222_reg_21074[0]),
        .I5(add_ln51_227_reg_21079[0]),
        .O(\add_ln51_241_reg_21699[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_241_reg_21699[1]_i_3 
       (.I0(add_ln51_233_reg_21084[1]),
        .I1(add_ln51_222_reg_21074[1]),
        .I2(add_ln51_227_reg_21079[1]),
        .I3(zext_ln51_160_fu_19327_p1[1]),
        .O(\add_ln51_241_reg_21699[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_241_reg_21699[2]_i_1 
       (.I0(\add_ln51_241_reg_21699[4]_i_6_n_5 ),
        .I1(\add_ln51_241_reg_21699[4]_i_7_n_5 ),
        .I2(\add_ln51_241_reg_21699[2]_i_2_n_5 ),
        .O(add_ln51_241_fu_19341_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_241_reg_21699[2]_i_2 
       (.I0(add_ln51_227_reg_21079[1]),
        .I1(add_ln51_233_reg_21084[1]),
        .I2(add_ln51_222_reg_21074[1]),
        .I3(zext_ln51_160_fu_19327_p1[2]),
        .I4(\add_ln51_241_reg_21699[4]_i_4_n_5 ),
        .O(\add_ln51_241_reg_21699[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_241_reg_21699[3]_i_1 
       (.I0(\add_ln51_241_reg_21699[4]_i_6_n_5 ),
        .I1(\add_ln51_241_reg_21699[4]_i_7_n_5 ),
        .I2(\add_ln51_241_reg_21699[4]_i_2_n_5 ),
        .I3(zext_ln51_160_fu_19327_p1[2]),
        .I4(\add_ln51_241_reg_21699[4]_i_4_n_5 ),
        .I5(\add_ln51_241_reg_21699[4]_i_3_n_5 ),
        .O(add_ln51_241_fu_19341_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_241_reg_21699[4]_i_1 
       (.I0(\add_ln51_241_reg_21699[4]_i_2_n_5 ),
        .I1(\add_ln51_241_reg_21699[4]_i_3_n_5 ),
        .I2(\add_ln51_241_reg_21699[4]_i_4_n_5 ),
        .I3(zext_ln51_160_fu_19327_p1[2]),
        .I4(\add_ln51_241_reg_21699[4]_i_6_n_5 ),
        .I5(\add_ln51_241_reg_21699[4]_i_7_n_5 ),
        .O(add_ln51_241_fu_19341_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_241_reg_21699[4]_i_2 
       (.I0(add_ln51_222_reg_21074[2]),
        .I1(add_ln51_233_reg_21084[2]),
        .I2(add_ln51_227_reg_21079[2]),
        .O(\add_ln51_241_reg_21699[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_241_reg_21699[4]_i_3 
       (.I0(add_ln51_222_reg_21074[1]),
        .I1(add_ln51_233_reg_21084[1]),
        .I2(add_ln51_227_reg_21079[1]),
        .O(\add_ln51_241_reg_21699[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_241_reg_21699[4]_i_4 
       (.I0(add_ln51_227_reg_21079[2]),
        .I1(add_ln51_222_reg_21074[2]),
        .I2(add_ln51_233_reg_21084[2]),
        .O(\add_ln51_241_reg_21699[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_241_reg_21699[4]_i_5 
       (.I0(add_ln51_236_reg_21094[0]),
        .I1(add_ln51_235_reg_21089[0]),
        .I2(add_ln51_237_reg_21099[0]),
        .I3(add_ln51_237_reg_21099[1]),
        .I4(add_ln51_235_reg_21089[1]),
        .I5(add_ln51_236_reg_21094[1]),
        .O(zext_ln51_160_fu_19327_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_241_reg_21699[4]_i_6 
       (.I0(add_ln51_227_reg_21079[0]),
        .I1(add_ln51_233_reg_21084[0]),
        .I2(add_ln51_222_reg_21074[0]),
        .I3(\add_ln51_241_reg_21699[1]_i_3_n_5 ),
        .I4(\add_ln51_241_reg_21699[1]_i_2_n_5 ),
        .O(\add_ln51_241_reg_21699[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_241_reg_21699[4]_i_7 
       (.I0(zext_ln51_160_fu_19327_p1[1]),
        .I1(add_ln51_233_reg_21084[1]),
        .I2(add_ln51_222_reg_21074[1]),
        .I3(add_ln51_227_reg_21079[1]),
        .O(\add_ln51_241_reg_21699[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_241_reg_21699[4]_i_8 
       (.I0(add_ln51_237_reg_21099[0]),
        .I1(add_ln51_235_reg_21089[0]),
        .I2(add_ln51_236_reg_21094[0]),
        .I3(add_ln51_235_reg_21089[1]),
        .I4(add_ln51_236_reg_21094[1]),
        .I5(add_ln51_237_reg_21099[1]),
        .O(zext_ln51_160_fu_19327_p1[1]));
  FDRE \add_ln51_241_reg_21699_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_241_fu_19341_p2[0]),
        .Q(add_ln51_241_reg_21699[0]),
        .R(1'b0));
  FDRE \add_ln51_241_reg_21699_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_241_fu_19341_p2[1]),
        .Q(add_ln51_241_reg_21699[1]),
        .R(1'b0));
  FDRE \add_ln51_241_reg_21699_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_241_fu_19341_p2[2]),
        .Q(add_ln51_241_reg_21699[2]),
        .R(1'b0));
  FDRE \add_ln51_241_reg_21699_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_241_fu_19341_p2[3]),
        .Q(add_ln51_241_reg_21699[3]),
        .R(1'b0));
  FDRE \add_ln51_241_reg_21699_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_241_fu_19341_p2[4]),
        .Q(add_ln51_241_reg_21699[4]),
        .R(1'b0));
  FDRE \add_ln51_247_reg_21104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_247_fu_15694_p2[0]),
        .Q(add_ln51_247_reg_21104[0]),
        .R(1'b0));
  FDRE \add_ln51_247_reg_21104_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_247_fu_15694_p2[1]),
        .Q(add_ln51_247_reg_21104[1]),
        .R(1'b0));
  FDRE \add_ln51_247_reg_21104_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_247_fu_15694_p2[2]),
        .Q(add_ln51_247_reg_21104[2]),
        .R(1'b0));
  FDRE \add_ln51_252_reg_21109_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_252_fu_15732_p2[0]),
        .Q(add_ln51_252_reg_21109[0]),
        .R(1'b0));
  FDRE \add_ln51_252_reg_21109_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_252_fu_15732_p2[1]),
        .Q(add_ln51_252_reg_21109[1]),
        .R(1'b0));
  FDRE \add_ln51_252_reg_21109_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_252_fu_15732_p2[2]),
        .Q(add_ln51_252_reg_21109[2]),
        .R(1'b0));
  FDRE \add_ln51_258_reg_21114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_258_fu_15770_p2[0]),
        .Q(add_ln51_258_reg_21114[0]),
        .R(1'b0));
  FDRE \add_ln51_258_reg_21114_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_258_fu_15770_p2[1]),
        .Q(add_ln51_258_reg_21114[1]),
        .R(1'b0));
  FDRE \add_ln51_258_reg_21114_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_258_fu_15770_p2[2]),
        .Q(add_ln51_258_reg_21114[2]),
        .R(1'b0));
  FDRE \add_ln51_263_reg_21119_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_263_fu_15808_p2[0]),
        .Q(add_ln51_263_reg_21119[0]),
        .R(1'b0));
  FDRE \add_ln51_263_reg_21119_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_263_fu_15808_p2[1]),
        .Q(add_ln51_263_reg_21119[1]),
        .R(1'b0));
  FDRE \add_ln51_263_reg_21119_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_263_fu_15808_p2[2]),
        .Q(add_ln51_263_reg_21119[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_265_reg_21704[0]_i_1 
       (.I0(add_ln51_252_reg_21109[0]),
        .I1(add_ln51_258_reg_21114[0]),
        .I2(add_ln51_247_reg_21104[0]),
        .I3(add_ln51_263_reg_21119[0]),
        .O(add_ln51_265_fu_19379_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_265_reg_21704[1]_i_1 
       (.I0(add_ln51_263_reg_21119[0]),
        .I1(add_ln51_252_reg_21109[0]),
        .I2(add_ln51_247_reg_21104[0]),
        .I3(add_ln51_258_reg_21114[0]),
        .I4(\add_ln51_265_reg_21704[1]_i_2_n_5 ),
        .O(add_ln51_265_fu_19379_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_265_reg_21704[1]_i_2 
       (.I0(add_ln51_252_reg_21109[1]),
        .I1(add_ln51_258_reg_21114[1]),
        .I2(add_ln51_247_reg_21104[1]),
        .I3(add_ln51_263_reg_21119[1]),
        .O(\add_ln51_265_reg_21704[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_265_reg_21704[2]_i_1 
       (.I0(\add_ln51_265_reg_21704[2]_i_2_n_5 ),
        .I1(\add_ln51_265_reg_21704[2]_i_3_n_5 ),
        .I2(add_ln51_252_reg_21109[1]),
        .I3(add_ln51_258_reg_21114[1]),
        .I4(add_ln51_247_reg_21104[1]),
        .I5(add_ln51_263_reg_21119[1]),
        .O(add_ln51_265_fu_19379_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_265_reg_21704[2]_i_2 
       (.I0(add_ln51_263_reg_21119[0]),
        .I1(add_ln51_252_reg_21109[0]),
        .I2(add_ln51_258_reg_21114[0]),
        .I3(add_ln51_247_reg_21104[0]),
        .I4(\add_ln51_265_reg_21704[1]_i_2_n_5 ),
        .O(\add_ln51_265_reg_21704[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_265_reg_21704[2]_i_3 
       (.I0(add_ln51_263_reg_21119[2]),
        .I1(add_ln51_247_reg_21104[2]),
        .I2(add_ln51_258_reg_21114[2]),
        .I3(add_ln51_252_reg_21109[2]),
        .I4(\add_ln51_265_reg_21704[4]_i_3_n_5 ),
        .O(\add_ln51_265_reg_21704[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_265_reg_21704[3]_i_1 
       (.I0(\add_ln51_265_reg_21704[4]_i_2_n_5 ),
        .I1(add_ln51_252_reg_21109[2]),
        .I2(add_ln51_258_reg_21114[2]),
        .I3(add_ln51_247_reg_21104[2]),
        .I4(add_ln51_263_reg_21119[2]),
        .I5(\add_ln51_265_reg_21704[4]_i_3_n_5 ),
        .O(add_ln51_265_fu_19379_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_265_reg_21704[4]_i_1 
       (.I0(\add_ln51_265_reg_21704[4]_i_2_n_5 ),
        .I1(add_ln51_252_reg_21109[2]),
        .I2(add_ln51_247_reg_21104[2]),
        .I3(add_ln51_258_reg_21114[2]),
        .I4(\add_ln51_265_reg_21704[4]_i_3_n_5 ),
        .I5(add_ln51_263_reg_21119[2]),
        .O(add_ln51_265_fu_19379_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_265_reg_21704[4]_i_2 
       (.I0(\add_ln51_265_reg_21704[2]_i_2_n_5 ),
        .I1(add_ln51_252_reg_21109[1]),
        .I2(add_ln51_258_reg_21114[1]),
        .I3(add_ln51_247_reg_21104[1]),
        .I4(add_ln51_263_reg_21119[1]),
        .I5(\add_ln51_265_reg_21704[2]_i_3_n_5 ),
        .O(\add_ln51_265_reg_21704[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_265_reg_21704[4]_i_3 
       (.I0(add_ln51_252_reg_21109[1]),
        .I1(add_ln51_247_reg_21104[1]),
        .I2(add_ln51_258_reg_21114[1]),
        .O(\add_ln51_265_reg_21704[4]_i_3_n_5 ));
  FDRE \add_ln51_265_reg_21704_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_265_fu_19379_p2[0]),
        .Q(add_ln51_265_reg_21704[0]),
        .R(1'b0));
  FDRE \add_ln51_265_reg_21704_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_265_fu_19379_p2[1]),
        .Q(add_ln51_265_reg_21704[1]),
        .R(1'b0));
  FDRE \add_ln51_265_reg_21704_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_265_fu_19379_p2[2]),
        .Q(add_ln51_265_reg_21704[2]),
        .R(1'b0));
  FDRE \add_ln51_265_reg_21704_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_265_fu_19379_p2[3]),
        .Q(add_ln51_265_reg_21704[3]),
        .R(1'b0));
  FDRE \add_ln51_265_reg_21704_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_265_fu_19379_p2[4]),
        .Q(add_ln51_265_reg_21704[4]),
        .R(1'b0));
  FDRE \add_ln51_270_reg_21124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_270_fu_15846_p2[0]),
        .Q(add_ln51_270_reg_21124[0]),
        .R(1'b0));
  FDRE \add_ln51_270_reg_21124_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_270_fu_15846_p2[1]),
        .Q(add_ln51_270_reg_21124[1]),
        .R(1'b0));
  FDRE \add_ln51_270_reg_21124_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_270_fu_15846_p2[2]),
        .Q(add_ln51_270_reg_21124[2]),
        .R(1'b0));
  FDRE \add_ln51_275_reg_21129_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_275_fu_15884_p2[0]),
        .Q(add_ln51_275_reg_21129[0]),
        .R(1'b0));
  FDRE \add_ln51_275_reg_21129_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_275_fu_15884_p2[1]),
        .Q(add_ln51_275_reg_21129[1]),
        .R(1'b0));
  FDRE \add_ln51_275_reg_21129_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_275_fu_15884_p2[2]),
        .Q(add_ln51_275_reg_21129[2]),
        .R(1'b0));
  FDRE \add_ln51_27_reg_20874_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_27_fu_14396_p2[0]),
        .Q(add_ln51_27_reg_20874[0]),
        .R(1'b0));
  FDRE \add_ln51_27_reg_20874_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_27_fu_14396_p2[1]),
        .Q(add_ln51_27_reg_20874[1]),
        .R(1'b0));
  FDRE \add_ln51_27_reg_20874_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_27_fu_14396_p2[2]),
        .Q(add_ln51_27_reg_20874[2]),
        .R(1'b0));
  FDRE \add_ln51_281_reg_21134_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_281_fu_15922_p2[0]),
        .Q(add_ln51_281_reg_21134[0]),
        .R(1'b0));
  FDRE \add_ln51_281_reg_21134_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_281_fu_15922_p2[1]),
        .Q(add_ln51_281_reg_21134[1]),
        .R(1'b0));
  FDRE \add_ln51_281_reg_21134_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_281_fu_15922_p2[2]),
        .Q(add_ln51_281_reg_21134[2]),
        .R(1'b0));
  FDRE \add_ln51_283_reg_21139_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_283_fu_15934_p2[0]),
        .Q(add_ln51_283_reg_21139[0]),
        .R(1'b0));
  FDRE \add_ln51_283_reg_21139_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_283_fu_15934_p2[1]),
        .Q(add_ln51_283_reg_21139[1]),
        .R(1'b0));
  FDRE \add_ln51_284_reg_21144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_284_fu_15940_p2[0]),
        .Q(add_ln51_284_reg_21144[0]),
        .R(1'b0));
  FDRE \add_ln51_284_reg_21144_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_284_fu_15940_p2[1]),
        .Q(add_ln51_284_reg_21144[1]),
        .R(1'b0));
  FDRE \add_ln51_285_reg_21149_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_285_fu_15946_p2[0]),
        .Q(add_ln51_285_reg_21149[0]),
        .R(1'b0));
  FDRE \add_ln51_285_reg_21149_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_285_fu_15946_p2[1]),
        .Q(add_ln51_285_reg_21149[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_289_reg_21709[0]_i_1 
       (.I0(add_ln51_281_reg_21134[0]),
        .I1(add_ln51_270_reg_21124[0]),
        .I2(add_ln51_275_reg_21129[0]),
        .I3(add_ln51_283_reg_21139[0]),
        .I4(add_ln51_284_reg_21144[0]),
        .I5(add_ln51_285_reg_21149[0]),
        .O(add_ln51_289_fu_19439_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_289_reg_21709[1]_i_1 
       (.I0(\add_ln51_289_reg_21709[1]_i_2_n_5 ),
        .I1(add_ln51_270_reg_21124[0]),
        .I2(add_ln51_281_reg_21134[0]),
        .I3(add_ln51_275_reg_21129[0]),
        .I4(\add_ln51_289_reg_21709[1]_i_3_n_5 ),
        .O(add_ln51_289_fu_19439_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_289_reg_21709[1]_i_2 
       (.I0(add_ln51_283_reg_21139[0]),
        .I1(add_ln51_284_reg_21144[0]),
        .I2(add_ln51_285_reg_21149[0]),
        .I3(add_ln51_281_reg_21134[0]),
        .I4(add_ln51_270_reg_21124[0]),
        .I5(add_ln51_275_reg_21129[0]),
        .O(\add_ln51_289_reg_21709[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_289_reg_21709[1]_i_3 
       (.I0(add_ln51_281_reg_21134[1]),
        .I1(add_ln51_270_reg_21124[1]),
        .I2(add_ln51_275_reg_21129[1]),
        .I3(zext_ln51_192_fu_19425_p1[1]),
        .O(\add_ln51_289_reg_21709[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_289_reg_21709[2]_i_1 
       (.I0(\add_ln51_289_reg_21709[4]_i_6_n_5 ),
        .I1(\add_ln51_289_reg_21709[4]_i_7_n_5 ),
        .I2(\add_ln51_289_reg_21709[2]_i_2_n_5 ),
        .O(add_ln51_289_fu_19439_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_289_reg_21709[2]_i_2 
       (.I0(add_ln51_275_reg_21129[1]),
        .I1(add_ln51_281_reg_21134[1]),
        .I2(add_ln51_270_reg_21124[1]),
        .I3(zext_ln51_192_fu_19425_p1[2]),
        .I4(\add_ln51_289_reg_21709[4]_i_4_n_5 ),
        .O(\add_ln51_289_reg_21709[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_289_reg_21709[3]_i_1 
       (.I0(\add_ln51_289_reg_21709[4]_i_6_n_5 ),
        .I1(\add_ln51_289_reg_21709[4]_i_7_n_5 ),
        .I2(\add_ln51_289_reg_21709[4]_i_2_n_5 ),
        .I3(zext_ln51_192_fu_19425_p1[2]),
        .I4(\add_ln51_289_reg_21709[4]_i_4_n_5 ),
        .I5(\add_ln51_289_reg_21709[4]_i_3_n_5 ),
        .O(add_ln51_289_fu_19439_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_289_reg_21709[4]_i_1 
       (.I0(\add_ln51_289_reg_21709[4]_i_2_n_5 ),
        .I1(\add_ln51_289_reg_21709[4]_i_3_n_5 ),
        .I2(\add_ln51_289_reg_21709[4]_i_4_n_5 ),
        .I3(zext_ln51_192_fu_19425_p1[2]),
        .I4(\add_ln51_289_reg_21709[4]_i_6_n_5 ),
        .I5(\add_ln51_289_reg_21709[4]_i_7_n_5 ),
        .O(add_ln51_289_fu_19439_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_289_reg_21709[4]_i_2 
       (.I0(add_ln51_270_reg_21124[2]),
        .I1(add_ln51_281_reg_21134[2]),
        .I2(add_ln51_275_reg_21129[2]),
        .O(\add_ln51_289_reg_21709[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_289_reg_21709[4]_i_3 
       (.I0(add_ln51_270_reg_21124[1]),
        .I1(add_ln51_281_reg_21134[1]),
        .I2(add_ln51_275_reg_21129[1]),
        .O(\add_ln51_289_reg_21709[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_289_reg_21709[4]_i_4 
       (.I0(add_ln51_275_reg_21129[2]),
        .I1(add_ln51_270_reg_21124[2]),
        .I2(add_ln51_281_reg_21134[2]),
        .O(\add_ln51_289_reg_21709[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_289_reg_21709[4]_i_5 
       (.I0(add_ln51_284_reg_21144[0]),
        .I1(add_ln51_283_reg_21139[0]),
        .I2(add_ln51_285_reg_21149[0]),
        .I3(add_ln51_285_reg_21149[1]),
        .I4(add_ln51_283_reg_21139[1]),
        .I5(add_ln51_284_reg_21144[1]),
        .O(zext_ln51_192_fu_19425_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_289_reg_21709[4]_i_6 
       (.I0(add_ln51_275_reg_21129[0]),
        .I1(add_ln51_281_reg_21134[0]),
        .I2(add_ln51_270_reg_21124[0]),
        .I3(\add_ln51_289_reg_21709[1]_i_3_n_5 ),
        .I4(\add_ln51_289_reg_21709[1]_i_2_n_5 ),
        .O(\add_ln51_289_reg_21709[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_289_reg_21709[4]_i_7 
       (.I0(zext_ln51_192_fu_19425_p1[1]),
        .I1(add_ln51_281_reg_21134[1]),
        .I2(add_ln51_270_reg_21124[1]),
        .I3(add_ln51_275_reg_21129[1]),
        .O(\add_ln51_289_reg_21709[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_289_reg_21709[4]_i_8 
       (.I0(add_ln51_285_reg_21149[0]),
        .I1(add_ln51_283_reg_21139[0]),
        .I2(add_ln51_284_reg_21144[0]),
        .I3(add_ln51_283_reg_21139[1]),
        .I4(add_ln51_284_reg_21144[1]),
        .I5(add_ln51_285_reg_21149[1]),
        .O(zext_ln51_192_fu_19425_p1[1]));
  FDRE \add_ln51_289_reg_21709_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_289_fu_19439_p2[0]),
        .Q(add_ln51_289_reg_21709[0]),
        .R(1'b0));
  FDRE \add_ln51_289_reg_21709_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_289_fu_19439_p2[1]),
        .Q(add_ln51_289_reg_21709[1]),
        .R(1'b0));
  FDRE \add_ln51_289_reg_21709_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_289_fu_19439_p2[2]),
        .Q(add_ln51_289_reg_21709[2]),
        .R(1'b0));
  FDRE \add_ln51_289_reg_21709_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_289_fu_19439_p2[3]),
        .Q(add_ln51_289_reg_21709[3]),
        .R(1'b0));
  FDRE \add_ln51_289_reg_21709_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_289_fu_19439_p2[4]),
        .Q(add_ln51_289_reg_21709[4]),
        .R(1'b0));
  FDRE \add_ln51_296_reg_21154_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_296_fu_15984_p2[0]),
        .Q(add_ln51_296_reg_21154[0]),
        .R(1'b0));
  FDRE \add_ln51_296_reg_21154_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_296_fu_15984_p2[1]),
        .Q(add_ln51_296_reg_21154[1]),
        .R(1'b0));
  FDRE \add_ln51_296_reg_21154_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_296_fu_15984_p2[2]),
        .Q(add_ln51_296_reg_21154[2]),
        .R(1'b0));
  FDRE \add_ln51_301_reg_21159_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_301_fu_16022_p2[0]),
        .Q(add_ln51_301_reg_21159[0]),
        .R(1'b0));
  FDRE \add_ln51_301_reg_21159_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_301_fu_16022_p2[1]),
        .Q(add_ln51_301_reg_21159[1]),
        .R(1'b0));
  FDRE \add_ln51_301_reg_21159_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_301_fu_16022_p2[2]),
        .Q(add_ln51_301_reg_21159[2]),
        .R(1'b0));
  FDRE \add_ln51_307_reg_21164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_307_fu_16060_p2[0]),
        .Q(add_ln51_307_reg_21164[0]),
        .R(1'b0));
  FDRE \add_ln51_307_reg_21164_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_307_fu_16060_p2[1]),
        .Q(add_ln51_307_reg_21164[1]),
        .R(1'b0));
  FDRE \add_ln51_307_reg_21164_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_307_fu_16060_p2[2]),
        .Q(add_ln51_307_reg_21164[2]),
        .R(1'b0));
  FDRE \add_ln51_312_reg_21169_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_312_fu_16098_p2[0]),
        .Q(add_ln51_312_reg_21169[0]),
        .R(1'b0));
  FDRE \add_ln51_312_reg_21169_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_312_fu_16098_p2[1]),
        .Q(add_ln51_312_reg_21169[1]),
        .R(1'b0));
  FDRE \add_ln51_312_reg_21169_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_312_fu_16098_p2[2]),
        .Q(add_ln51_312_reg_21169[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_314_reg_21714[0]_i_1 
       (.I0(add_ln51_301_reg_21159[0]),
        .I1(add_ln51_307_reg_21164[0]),
        .I2(add_ln51_296_reg_21154[0]),
        .I3(add_ln51_312_reg_21169[0]),
        .O(add_ln51_314_fu_19477_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_314_reg_21714[1]_i_1 
       (.I0(add_ln51_312_reg_21169[0]),
        .I1(add_ln51_301_reg_21159[0]),
        .I2(add_ln51_296_reg_21154[0]),
        .I3(add_ln51_307_reg_21164[0]),
        .I4(\add_ln51_314_reg_21714[1]_i_2_n_5 ),
        .O(add_ln51_314_fu_19477_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_314_reg_21714[1]_i_2 
       (.I0(add_ln51_301_reg_21159[1]),
        .I1(add_ln51_307_reg_21164[1]),
        .I2(add_ln51_296_reg_21154[1]),
        .I3(add_ln51_312_reg_21169[1]),
        .O(\add_ln51_314_reg_21714[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_314_reg_21714[2]_i_1 
       (.I0(\add_ln51_314_reg_21714[2]_i_2_n_5 ),
        .I1(\add_ln51_314_reg_21714[2]_i_3_n_5 ),
        .I2(add_ln51_301_reg_21159[1]),
        .I3(add_ln51_307_reg_21164[1]),
        .I4(add_ln51_296_reg_21154[1]),
        .I5(add_ln51_312_reg_21169[1]),
        .O(add_ln51_314_fu_19477_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_314_reg_21714[2]_i_2 
       (.I0(add_ln51_312_reg_21169[0]),
        .I1(add_ln51_301_reg_21159[0]),
        .I2(add_ln51_307_reg_21164[0]),
        .I3(add_ln51_296_reg_21154[0]),
        .I4(\add_ln51_314_reg_21714[1]_i_2_n_5 ),
        .O(\add_ln51_314_reg_21714[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_314_reg_21714[2]_i_3 
       (.I0(add_ln51_312_reg_21169[2]),
        .I1(add_ln51_296_reg_21154[2]),
        .I2(add_ln51_307_reg_21164[2]),
        .I3(add_ln51_301_reg_21159[2]),
        .I4(\add_ln51_314_reg_21714[4]_i_3_n_5 ),
        .O(\add_ln51_314_reg_21714[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_314_reg_21714[3]_i_1 
       (.I0(\add_ln51_314_reg_21714[4]_i_2_n_5 ),
        .I1(add_ln51_301_reg_21159[2]),
        .I2(add_ln51_307_reg_21164[2]),
        .I3(add_ln51_296_reg_21154[2]),
        .I4(add_ln51_312_reg_21169[2]),
        .I5(\add_ln51_314_reg_21714[4]_i_3_n_5 ),
        .O(add_ln51_314_fu_19477_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_314_reg_21714[4]_i_1 
       (.I0(\add_ln51_314_reg_21714[4]_i_2_n_5 ),
        .I1(add_ln51_301_reg_21159[2]),
        .I2(add_ln51_296_reg_21154[2]),
        .I3(add_ln51_307_reg_21164[2]),
        .I4(\add_ln51_314_reg_21714[4]_i_3_n_5 ),
        .I5(add_ln51_312_reg_21169[2]),
        .O(add_ln51_314_fu_19477_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_314_reg_21714[4]_i_2 
       (.I0(\add_ln51_314_reg_21714[2]_i_2_n_5 ),
        .I1(add_ln51_301_reg_21159[1]),
        .I2(add_ln51_307_reg_21164[1]),
        .I3(add_ln51_296_reg_21154[1]),
        .I4(add_ln51_312_reg_21169[1]),
        .I5(\add_ln51_314_reg_21714[2]_i_3_n_5 ),
        .O(\add_ln51_314_reg_21714[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_314_reg_21714[4]_i_3 
       (.I0(add_ln51_301_reg_21159[1]),
        .I1(add_ln51_296_reg_21154[1]),
        .I2(add_ln51_307_reg_21164[1]),
        .O(\add_ln51_314_reg_21714[4]_i_3_n_5 ));
  FDRE \add_ln51_314_reg_21714_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_314_fu_19477_p2[0]),
        .Q(add_ln51_314_reg_21714[0]),
        .R(1'b0));
  FDRE \add_ln51_314_reg_21714_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_314_fu_19477_p2[1]),
        .Q(add_ln51_314_reg_21714[1]),
        .R(1'b0));
  FDRE \add_ln51_314_reg_21714_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_314_fu_19477_p2[2]),
        .Q(add_ln51_314_reg_21714[2]),
        .R(1'b0));
  FDRE \add_ln51_314_reg_21714_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_314_fu_19477_p2[3]),
        .Q(add_ln51_314_reg_21714[3]),
        .R(1'b0));
  FDRE \add_ln51_314_reg_21714_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_314_fu_19477_p2[4]),
        .Q(add_ln51_314_reg_21714[4]),
        .R(1'b0));
  FDRE \add_ln51_319_reg_21174_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_319_fu_16136_p2[0]),
        .Q(add_ln51_319_reg_21174[0]),
        .R(1'b0));
  FDRE \add_ln51_319_reg_21174_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_319_fu_16136_p2[1]),
        .Q(add_ln51_319_reg_21174[1]),
        .R(1'b0));
  FDRE \add_ln51_319_reg_21174_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_319_fu_16136_p2[2]),
        .Q(add_ln51_319_reg_21174[2]),
        .R(1'b0));
  FDRE \add_ln51_324_reg_21179_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_324_fu_16174_p2[0]),
        .Q(add_ln51_324_reg_21179[0]),
        .R(1'b0));
  FDRE \add_ln51_324_reg_21179_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_324_fu_16174_p2[1]),
        .Q(add_ln51_324_reg_21179[1]),
        .R(1'b0));
  FDRE \add_ln51_324_reg_21179_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_324_fu_16174_p2[2]),
        .Q(add_ln51_324_reg_21179[2]),
        .R(1'b0));
  FDRE \add_ln51_32_reg_20879_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_32_fu_14434_p2[0]),
        .Q(add_ln51_32_reg_20879[0]),
        .R(1'b0));
  FDRE \add_ln51_32_reg_20879_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_32_fu_14434_p2[1]),
        .Q(add_ln51_32_reg_20879[1]),
        .R(1'b0));
  FDRE \add_ln51_32_reg_20879_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_32_fu_14434_p2[2]),
        .Q(add_ln51_32_reg_20879[2]),
        .R(1'b0));
  FDRE \add_ln51_330_reg_21184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_330_fu_16212_p2[0]),
        .Q(add_ln51_330_reg_21184[0]),
        .R(1'b0));
  FDRE \add_ln51_330_reg_21184_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_330_fu_16212_p2[1]),
        .Q(add_ln51_330_reg_21184[1]),
        .R(1'b0));
  FDRE \add_ln51_330_reg_21184_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_330_fu_16212_p2[2]),
        .Q(add_ln51_330_reg_21184[2]),
        .R(1'b0));
  FDRE \add_ln51_332_reg_21189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_332_fu_16224_p2[0]),
        .Q(add_ln51_332_reg_21189[0]),
        .R(1'b0));
  FDRE \add_ln51_332_reg_21189_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_332_fu_16224_p2[1]),
        .Q(add_ln51_332_reg_21189[1]),
        .R(1'b0));
  FDRE \add_ln51_333_reg_21194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_333_fu_16230_p2[0]),
        .Q(add_ln51_333_reg_21194[0]),
        .R(1'b0));
  FDRE \add_ln51_333_reg_21194_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_333_fu_16230_p2[1]),
        .Q(add_ln51_333_reg_21194[1]),
        .R(1'b0));
  FDRE \add_ln51_334_reg_21199_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_334_fu_16236_p2[0]),
        .Q(add_ln51_334_reg_21199[0]),
        .R(1'b0));
  FDRE \add_ln51_334_reg_21199_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_334_fu_16236_p2[1]),
        .Q(add_ln51_334_reg_21199[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_338_reg_21719[0]_i_1 
       (.I0(add_ln51_330_reg_21184[0]),
        .I1(add_ln51_319_reg_21174[0]),
        .I2(add_ln51_324_reg_21179[0]),
        .I3(add_ln51_332_reg_21189[0]),
        .I4(add_ln51_333_reg_21194[0]),
        .I5(add_ln51_334_reg_21199[0]),
        .O(add_ln51_338_fu_19537_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_338_reg_21719[1]_i_1 
       (.I0(\add_ln51_338_reg_21719[1]_i_2_n_5 ),
        .I1(add_ln51_319_reg_21174[0]),
        .I2(add_ln51_330_reg_21184[0]),
        .I3(add_ln51_324_reg_21179[0]),
        .I4(\add_ln51_338_reg_21719[1]_i_3_n_5 ),
        .O(add_ln51_338_fu_19537_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_338_reg_21719[1]_i_2 
       (.I0(add_ln51_332_reg_21189[0]),
        .I1(add_ln51_333_reg_21194[0]),
        .I2(add_ln51_334_reg_21199[0]),
        .I3(add_ln51_330_reg_21184[0]),
        .I4(add_ln51_319_reg_21174[0]),
        .I5(add_ln51_324_reg_21179[0]),
        .O(\add_ln51_338_reg_21719[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_338_reg_21719[1]_i_3 
       (.I0(add_ln51_330_reg_21184[1]),
        .I1(add_ln51_319_reg_21174[1]),
        .I2(add_ln51_324_reg_21179[1]),
        .I3(zext_ln51_225_fu_19523_p1[1]),
        .O(\add_ln51_338_reg_21719[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_338_reg_21719[2]_i_1 
       (.I0(\add_ln51_338_reg_21719[4]_i_6_n_5 ),
        .I1(\add_ln51_338_reg_21719[4]_i_7_n_5 ),
        .I2(\add_ln51_338_reg_21719[2]_i_2_n_5 ),
        .O(add_ln51_338_fu_19537_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_338_reg_21719[2]_i_2 
       (.I0(add_ln51_324_reg_21179[1]),
        .I1(add_ln51_330_reg_21184[1]),
        .I2(add_ln51_319_reg_21174[1]),
        .I3(zext_ln51_225_fu_19523_p1[2]),
        .I4(\add_ln51_338_reg_21719[4]_i_4_n_5 ),
        .O(\add_ln51_338_reg_21719[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_338_reg_21719[3]_i_1 
       (.I0(\add_ln51_338_reg_21719[4]_i_6_n_5 ),
        .I1(\add_ln51_338_reg_21719[4]_i_7_n_5 ),
        .I2(\add_ln51_338_reg_21719[4]_i_2_n_5 ),
        .I3(zext_ln51_225_fu_19523_p1[2]),
        .I4(\add_ln51_338_reg_21719[4]_i_4_n_5 ),
        .I5(\add_ln51_338_reg_21719[4]_i_3_n_5 ),
        .O(add_ln51_338_fu_19537_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_338_reg_21719[4]_i_1 
       (.I0(\add_ln51_338_reg_21719[4]_i_2_n_5 ),
        .I1(\add_ln51_338_reg_21719[4]_i_3_n_5 ),
        .I2(\add_ln51_338_reg_21719[4]_i_4_n_5 ),
        .I3(zext_ln51_225_fu_19523_p1[2]),
        .I4(\add_ln51_338_reg_21719[4]_i_6_n_5 ),
        .I5(\add_ln51_338_reg_21719[4]_i_7_n_5 ),
        .O(add_ln51_338_fu_19537_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_338_reg_21719[4]_i_2 
       (.I0(add_ln51_319_reg_21174[2]),
        .I1(add_ln51_330_reg_21184[2]),
        .I2(add_ln51_324_reg_21179[2]),
        .O(\add_ln51_338_reg_21719[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_338_reg_21719[4]_i_3 
       (.I0(add_ln51_319_reg_21174[1]),
        .I1(add_ln51_330_reg_21184[1]),
        .I2(add_ln51_324_reg_21179[1]),
        .O(\add_ln51_338_reg_21719[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_338_reg_21719[4]_i_4 
       (.I0(add_ln51_324_reg_21179[2]),
        .I1(add_ln51_319_reg_21174[2]),
        .I2(add_ln51_330_reg_21184[2]),
        .O(\add_ln51_338_reg_21719[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_338_reg_21719[4]_i_5 
       (.I0(add_ln51_333_reg_21194[0]),
        .I1(add_ln51_332_reg_21189[0]),
        .I2(add_ln51_334_reg_21199[0]),
        .I3(add_ln51_334_reg_21199[1]),
        .I4(add_ln51_332_reg_21189[1]),
        .I5(add_ln51_333_reg_21194[1]),
        .O(zext_ln51_225_fu_19523_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_338_reg_21719[4]_i_6 
       (.I0(add_ln51_324_reg_21179[0]),
        .I1(add_ln51_330_reg_21184[0]),
        .I2(add_ln51_319_reg_21174[0]),
        .I3(\add_ln51_338_reg_21719[1]_i_3_n_5 ),
        .I4(\add_ln51_338_reg_21719[1]_i_2_n_5 ),
        .O(\add_ln51_338_reg_21719[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_338_reg_21719[4]_i_7 
       (.I0(zext_ln51_225_fu_19523_p1[1]),
        .I1(add_ln51_330_reg_21184[1]),
        .I2(add_ln51_319_reg_21174[1]),
        .I3(add_ln51_324_reg_21179[1]),
        .O(\add_ln51_338_reg_21719[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_338_reg_21719[4]_i_8 
       (.I0(add_ln51_334_reg_21199[0]),
        .I1(add_ln51_332_reg_21189[0]),
        .I2(add_ln51_333_reg_21194[0]),
        .I3(add_ln51_332_reg_21189[1]),
        .I4(add_ln51_333_reg_21194[1]),
        .I5(add_ln51_334_reg_21199[1]),
        .O(zext_ln51_225_fu_19523_p1[1]));
  FDRE \add_ln51_338_reg_21719_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_338_fu_19537_p2[0]),
        .Q(add_ln51_338_reg_21719[0]),
        .R(1'b0));
  FDRE \add_ln51_338_reg_21719_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_338_fu_19537_p2[1]),
        .Q(add_ln51_338_reg_21719[1]),
        .R(1'b0));
  FDRE \add_ln51_338_reg_21719_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_338_fu_19537_p2[2]),
        .Q(add_ln51_338_reg_21719[2]),
        .R(1'b0));
  FDRE \add_ln51_338_reg_21719_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_338_fu_19537_p2[3]),
        .Q(add_ln51_338_reg_21719[3]),
        .R(1'b0));
  FDRE \add_ln51_338_reg_21719_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_338_fu_19537_p2[4]),
        .Q(add_ln51_338_reg_21719[4]),
        .R(1'b0));
  FDRE \add_ln51_344_reg_21204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_344_fu_16274_p2[0]),
        .Q(add_ln51_344_reg_21204[0]),
        .R(1'b0));
  FDRE \add_ln51_344_reg_21204_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_344_fu_16274_p2[1]),
        .Q(add_ln51_344_reg_21204[1]),
        .R(1'b0));
  FDRE \add_ln51_344_reg_21204_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_344_fu_16274_p2[2]),
        .Q(add_ln51_344_reg_21204[2]),
        .R(1'b0));
  FDRE \add_ln51_349_reg_21209_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_349_fu_16312_p2[0]),
        .Q(add_ln51_349_reg_21209[0]),
        .R(1'b0));
  FDRE \add_ln51_349_reg_21209_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_349_fu_16312_p2[1]),
        .Q(add_ln51_349_reg_21209[1]),
        .R(1'b0));
  FDRE \add_ln51_349_reg_21209_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_349_fu_16312_p2[2]),
        .Q(add_ln51_349_reg_21209[2]),
        .R(1'b0));
  FDRE \add_ln51_355_reg_21214_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_355_fu_16350_p2[0]),
        .Q(add_ln51_355_reg_21214[0]),
        .R(1'b0));
  FDRE \add_ln51_355_reg_21214_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_355_fu_16350_p2[1]),
        .Q(add_ln51_355_reg_21214[1]),
        .R(1'b0));
  FDRE \add_ln51_355_reg_21214_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_355_fu_16350_p2[2]),
        .Q(add_ln51_355_reg_21214[2]),
        .R(1'b0));
  FDRE \add_ln51_360_reg_21219_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_360_fu_16388_p2[0]),
        .Q(add_ln51_360_reg_21219[0]),
        .R(1'b0));
  FDRE \add_ln51_360_reg_21219_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_360_fu_16388_p2[1]),
        .Q(add_ln51_360_reg_21219[1]),
        .R(1'b0));
  FDRE \add_ln51_360_reg_21219_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_360_fu_16388_p2[2]),
        .Q(add_ln51_360_reg_21219[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_362_reg_21724[0]_i_1 
       (.I0(add_ln51_349_reg_21209[0]),
        .I1(add_ln51_355_reg_21214[0]),
        .I2(add_ln51_344_reg_21204[0]),
        .I3(add_ln51_360_reg_21219[0]),
        .O(add_ln51_362_fu_19575_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_362_reg_21724[1]_i_1 
       (.I0(add_ln51_360_reg_21219[0]),
        .I1(add_ln51_349_reg_21209[0]),
        .I2(add_ln51_344_reg_21204[0]),
        .I3(add_ln51_355_reg_21214[0]),
        .I4(\add_ln51_362_reg_21724[1]_i_2_n_5 ),
        .O(add_ln51_362_fu_19575_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_362_reg_21724[1]_i_2 
       (.I0(add_ln51_349_reg_21209[1]),
        .I1(add_ln51_355_reg_21214[1]),
        .I2(add_ln51_344_reg_21204[1]),
        .I3(add_ln51_360_reg_21219[1]),
        .O(\add_ln51_362_reg_21724[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_362_reg_21724[2]_i_1 
       (.I0(\add_ln51_362_reg_21724[2]_i_2_n_5 ),
        .I1(\add_ln51_362_reg_21724[2]_i_3_n_5 ),
        .I2(add_ln51_349_reg_21209[1]),
        .I3(add_ln51_355_reg_21214[1]),
        .I4(add_ln51_344_reg_21204[1]),
        .I5(add_ln51_360_reg_21219[1]),
        .O(add_ln51_362_fu_19575_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_362_reg_21724[2]_i_2 
       (.I0(add_ln51_360_reg_21219[0]),
        .I1(add_ln51_349_reg_21209[0]),
        .I2(add_ln51_355_reg_21214[0]),
        .I3(add_ln51_344_reg_21204[0]),
        .I4(\add_ln51_362_reg_21724[1]_i_2_n_5 ),
        .O(\add_ln51_362_reg_21724[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_362_reg_21724[2]_i_3 
       (.I0(add_ln51_360_reg_21219[2]),
        .I1(add_ln51_344_reg_21204[2]),
        .I2(add_ln51_355_reg_21214[2]),
        .I3(add_ln51_349_reg_21209[2]),
        .I4(\add_ln51_362_reg_21724[4]_i_3_n_5 ),
        .O(\add_ln51_362_reg_21724[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_362_reg_21724[3]_i_1 
       (.I0(\add_ln51_362_reg_21724[4]_i_2_n_5 ),
        .I1(add_ln51_349_reg_21209[2]),
        .I2(add_ln51_355_reg_21214[2]),
        .I3(add_ln51_344_reg_21204[2]),
        .I4(add_ln51_360_reg_21219[2]),
        .I5(\add_ln51_362_reg_21724[4]_i_3_n_5 ),
        .O(add_ln51_362_fu_19575_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_362_reg_21724[4]_i_1 
       (.I0(\add_ln51_362_reg_21724[4]_i_2_n_5 ),
        .I1(add_ln51_349_reg_21209[2]),
        .I2(add_ln51_344_reg_21204[2]),
        .I3(add_ln51_355_reg_21214[2]),
        .I4(\add_ln51_362_reg_21724[4]_i_3_n_5 ),
        .I5(add_ln51_360_reg_21219[2]),
        .O(add_ln51_362_fu_19575_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_362_reg_21724[4]_i_2 
       (.I0(\add_ln51_362_reg_21724[2]_i_2_n_5 ),
        .I1(add_ln51_349_reg_21209[1]),
        .I2(add_ln51_355_reg_21214[1]),
        .I3(add_ln51_344_reg_21204[1]),
        .I4(add_ln51_360_reg_21219[1]),
        .I5(\add_ln51_362_reg_21724[2]_i_3_n_5 ),
        .O(\add_ln51_362_reg_21724[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_362_reg_21724[4]_i_3 
       (.I0(add_ln51_349_reg_21209[1]),
        .I1(add_ln51_344_reg_21204[1]),
        .I2(add_ln51_355_reg_21214[1]),
        .O(\add_ln51_362_reg_21724[4]_i_3_n_5 ));
  FDRE \add_ln51_362_reg_21724_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_362_fu_19575_p2[0]),
        .Q(add_ln51_362_reg_21724[0]),
        .R(1'b0));
  FDRE \add_ln51_362_reg_21724_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_362_fu_19575_p2[1]),
        .Q(add_ln51_362_reg_21724[1]),
        .R(1'b0));
  FDRE \add_ln51_362_reg_21724_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_362_fu_19575_p2[2]),
        .Q(add_ln51_362_reg_21724[2]),
        .R(1'b0));
  FDRE \add_ln51_362_reg_21724_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_362_fu_19575_p2[3]),
        .Q(add_ln51_362_reg_21724[3]),
        .R(1'b0));
  FDRE \add_ln51_362_reg_21724_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_362_fu_19575_p2[4]),
        .Q(add_ln51_362_reg_21724[4]),
        .R(1'b0));
  FDRE \add_ln51_367_reg_21224_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_367_fu_16426_p2[0]),
        .Q(add_ln51_367_reg_21224[0]),
        .R(1'b0));
  FDRE \add_ln51_367_reg_21224_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_367_fu_16426_p2[1]),
        .Q(add_ln51_367_reg_21224[1]),
        .R(1'b0));
  FDRE \add_ln51_367_reg_21224_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_367_fu_16426_p2[2]),
        .Q(add_ln51_367_reg_21224[2]),
        .R(1'b0));
  FDRE \add_ln51_372_reg_21229_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_372_fu_16464_p2[0]),
        .Q(add_ln51_372_reg_21229[0]),
        .R(1'b0));
  FDRE \add_ln51_372_reg_21229_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_372_fu_16464_p2[1]),
        .Q(add_ln51_372_reg_21229[1]),
        .R(1'b0));
  FDRE \add_ln51_372_reg_21229_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_372_fu_16464_p2[2]),
        .Q(add_ln51_372_reg_21229[2]),
        .R(1'b0));
  FDRE \add_ln51_378_reg_21234_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_378_fu_16502_p2[0]),
        .Q(add_ln51_378_reg_21234[0]),
        .R(1'b0));
  FDRE \add_ln51_378_reg_21234_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_378_fu_16502_p2[1]),
        .Q(add_ln51_378_reg_21234[1]),
        .R(1'b0));
  FDRE \add_ln51_378_reg_21234_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_378_fu_16502_p2[2]),
        .Q(add_ln51_378_reg_21234[2]),
        .R(1'b0));
  FDRE \add_ln51_380_reg_21239_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_380_fu_16514_p2[0]),
        .Q(add_ln51_380_reg_21239[0]),
        .R(1'b0));
  FDRE \add_ln51_380_reg_21239_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_380_fu_16514_p2[1]),
        .Q(add_ln51_380_reg_21239[1]),
        .R(1'b0));
  FDRE \add_ln51_381_reg_21244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_381_fu_16520_p2[0]),
        .Q(add_ln51_381_reg_21244[0]),
        .R(1'b0));
  FDRE \add_ln51_381_reg_21244_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_381_fu_16520_p2[1]),
        .Q(add_ln51_381_reg_21244[1]),
        .R(1'b0));
  FDRE \add_ln51_382_reg_21249_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_382_fu_16526_p2[0]),
        .Q(add_ln51_382_reg_21249[0]),
        .R(1'b0));
  FDRE \add_ln51_382_reg_21249_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_382_fu_16526_p2[1]),
        .Q(add_ln51_382_reg_21249[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_386_reg_21729[0]_i_1 
       (.I0(add_ln51_378_reg_21234[0]),
        .I1(add_ln51_367_reg_21224[0]),
        .I2(add_ln51_372_reg_21229[0]),
        .I3(add_ln51_380_reg_21239[0]),
        .I4(add_ln51_381_reg_21244[0]),
        .I5(add_ln51_382_reg_21249[0]),
        .O(add_ln51_386_fu_19635_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_386_reg_21729[1]_i_1 
       (.I0(\add_ln51_386_reg_21729[1]_i_2_n_5 ),
        .I1(add_ln51_367_reg_21224[0]),
        .I2(add_ln51_378_reg_21234[0]),
        .I3(add_ln51_372_reg_21229[0]),
        .I4(\add_ln51_386_reg_21729[1]_i_3_n_5 ),
        .O(add_ln51_386_fu_19635_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_386_reg_21729[1]_i_2 
       (.I0(add_ln51_380_reg_21239[0]),
        .I1(add_ln51_381_reg_21244[0]),
        .I2(add_ln51_382_reg_21249[0]),
        .I3(add_ln51_378_reg_21234[0]),
        .I4(add_ln51_367_reg_21224[0]),
        .I5(add_ln51_372_reg_21229[0]),
        .O(\add_ln51_386_reg_21729[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_386_reg_21729[1]_i_3 
       (.I0(add_ln51_378_reg_21234[1]),
        .I1(add_ln51_367_reg_21224[1]),
        .I2(add_ln51_372_reg_21229[1]),
        .I3(zext_ln51_257_fu_19621_p1[1]),
        .O(\add_ln51_386_reg_21729[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_386_reg_21729[2]_i_1 
       (.I0(\add_ln51_386_reg_21729[4]_i_6_n_5 ),
        .I1(\add_ln51_386_reg_21729[4]_i_7_n_5 ),
        .I2(\add_ln51_386_reg_21729[2]_i_2_n_5 ),
        .O(add_ln51_386_fu_19635_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_386_reg_21729[2]_i_2 
       (.I0(add_ln51_372_reg_21229[1]),
        .I1(add_ln51_378_reg_21234[1]),
        .I2(add_ln51_367_reg_21224[1]),
        .I3(zext_ln51_257_fu_19621_p1[2]),
        .I4(\add_ln51_386_reg_21729[4]_i_4_n_5 ),
        .O(\add_ln51_386_reg_21729[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_386_reg_21729[3]_i_1 
       (.I0(\add_ln51_386_reg_21729[4]_i_6_n_5 ),
        .I1(\add_ln51_386_reg_21729[4]_i_7_n_5 ),
        .I2(\add_ln51_386_reg_21729[4]_i_2_n_5 ),
        .I3(zext_ln51_257_fu_19621_p1[2]),
        .I4(\add_ln51_386_reg_21729[4]_i_4_n_5 ),
        .I5(\add_ln51_386_reg_21729[4]_i_3_n_5 ),
        .O(add_ln51_386_fu_19635_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_386_reg_21729[4]_i_1 
       (.I0(\add_ln51_386_reg_21729[4]_i_2_n_5 ),
        .I1(\add_ln51_386_reg_21729[4]_i_3_n_5 ),
        .I2(\add_ln51_386_reg_21729[4]_i_4_n_5 ),
        .I3(zext_ln51_257_fu_19621_p1[2]),
        .I4(\add_ln51_386_reg_21729[4]_i_6_n_5 ),
        .I5(\add_ln51_386_reg_21729[4]_i_7_n_5 ),
        .O(add_ln51_386_fu_19635_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_386_reg_21729[4]_i_2 
       (.I0(add_ln51_367_reg_21224[2]),
        .I1(add_ln51_378_reg_21234[2]),
        .I2(add_ln51_372_reg_21229[2]),
        .O(\add_ln51_386_reg_21729[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_386_reg_21729[4]_i_3 
       (.I0(add_ln51_367_reg_21224[1]),
        .I1(add_ln51_378_reg_21234[1]),
        .I2(add_ln51_372_reg_21229[1]),
        .O(\add_ln51_386_reg_21729[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_386_reg_21729[4]_i_4 
       (.I0(add_ln51_372_reg_21229[2]),
        .I1(add_ln51_367_reg_21224[2]),
        .I2(add_ln51_378_reg_21234[2]),
        .O(\add_ln51_386_reg_21729[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_386_reg_21729[4]_i_5 
       (.I0(add_ln51_381_reg_21244[0]),
        .I1(add_ln51_380_reg_21239[0]),
        .I2(add_ln51_382_reg_21249[0]),
        .I3(add_ln51_382_reg_21249[1]),
        .I4(add_ln51_380_reg_21239[1]),
        .I5(add_ln51_381_reg_21244[1]),
        .O(zext_ln51_257_fu_19621_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_386_reg_21729[4]_i_6 
       (.I0(add_ln51_372_reg_21229[0]),
        .I1(add_ln51_378_reg_21234[0]),
        .I2(add_ln51_367_reg_21224[0]),
        .I3(\add_ln51_386_reg_21729[1]_i_3_n_5 ),
        .I4(\add_ln51_386_reg_21729[1]_i_2_n_5 ),
        .O(\add_ln51_386_reg_21729[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_386_reg_21729[4]_i_7 
       (.I0(zext_ln51_257_fu_19621_p1[1]),
        .I1(add_ln51_378_reg_21234[1]),
        .I2(add_ln51_367_reg_21224[1]),
        .I3(add_ln51_372_reg_21229[1]),
        .O(\add_ln51_386_reg_21729[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_386_reg_21729[4]_i_8 
       (.I0(add_ln51_382_reg_21249[0]),
        .I1(add_ln51_380_reg_21239[0]),
        .I2(add_ln51_381_reg_21244[0]),
        .I3(add_ln51_380_reg_21239[1]),
        .I4(add_ln51_381_reg_21244[1]),
        .I5(add_ln51_382_reg_21249[1]),
        .O(zext_ln51_257_fu_19621_p1[1]));
  FDRE \add_ln51_386_reg_21729_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_386_fu_19635_p2[0]),
        .Q(add_ln51_386_reg_21729[0]),
        .R(1'b0));
  FDRE \add_ln51_386_reg_21729_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_386_fu_19635_p2[1]),
        .Q(add_ln51_386_reg_21729[1]),
        .R(1'b0));
  FDRE \add_ln51_386_reg_21729_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_386_fu_19635_p2[2]),
        .Q(add_ln51_386_reg_21729[2]),
        .R(1'b0));
  FDRE \add_ln51_386_reg_21729_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_386_fu_19635_p2[3]),
        .Q(add_ln51_386_reg_21729[3]),
        .R(1'b0));
  FDRE \add_ln51_386_reg_21729_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_386_fu_19635_p2[4]),
        .Q(add_ln51_386_reg_21729[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_389_reg_21819[3]_i_10 
       (.I0(add_ln51_386_reg_21729[0]),
        .I1(add_ln51_289_reg_21709[0]),
        .I2(add_ln51_338_reg_21719[0]),
        .I3(add_ln51_289_reg_21709[1]),
        .I4(add_ln51_338_reg_21719[1]),
        .I5(add_ln51_386_reg_21729[1]),
        .O(\add_ln51_389_reg_21819[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_389_reg_21819[3]_i_11 
       (.I0(add_ln51_217_reg_21694[2]),
        .I1(\add_ln51_389_reg_21819[7]_i_39_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_40_n_5 ),
        .O(\add_ln51_389_reg_21819[3]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_389_reg_21819[3]_i_12 
       (.I0(add_ln51_386_reg_21729[0]),
        .I1(add_ln51_338_reg_21719[0]),
        .I2(add_ln51_289_reg_21709[0]),
        .O(\add_ln51_389_reg_21819[3]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_389_reg_21819[3]_i_13 
       (.I0(add_ln51_362_reg_21724[0]),
        .I1(add_ln51_241_reg_21699[0]),
        .I2(add_ln51_314_reg_21714[0]),
        .O(\add_ln51_389_reg_21819[3]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_389_reg_21819[3]_i_2 
       (.I0(\add_ln51_389_reg_21819[3]_i_9_n_5 ),
        .I1(\add_ln51_389_reg_21819[3]_i_10_n_5 ),
        .I2(add_ln51_217_reg_21694[1]),
        .I3(add_ln51_265_reg_21704[2]),
        .I4(\add_ln51_389_reg_21819[3]_i_11_n_5 ),
        .O(\add_ln51_389_reg_21819[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_389_reg_21819[3]_i_3 
       (.I0(\add_ln51_389_reg_21819[3]_i_9_n_5 ),
        .I1(\add_ln51_389_reg_21819[3]_i_10_n_5 ),
        .I2(add_ln51_217_reg_21694[1]),
        .I3(add_ln51_265_reg_21704[2]),
        .I4(\add_ln51_389_reg_21819[3]_i_11_n_5 ),
        .O(\add_ln51_389_reg_21819[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_389_reg_21819[3]_i_4 
       (.I0(\add_ln51_389_reg_21819[3]_i_10_n_5 ),
        .I1(\add_ln51_389_reg_21819[3]_i_9_n_5 ),
        .I2(add_ln51_217_reg_21694[1]),
        .I3(add_ln51_265_reg_21704[1]),
        .O(\add_ln51_389_reg_21819[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_389_reg_21819[3]_i_5 
       (.I0(add_ln51_217_reg_21694[3]),
        .I1(\add_ln51_389_reg_21819[7]_i_15_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_16_n_5 ),
        .I3(\add_ln51_389_reg_21819[3]_i_2_n_5 ),
        .I4(add_ln51_265_reg_21704[3]),
        .I5(\add_ln51_389_reg_21819[7]_i_17_n_5 ),
        .O(\add_ln51_389_reg_21819[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln51_389_reg_21819[3]_i_6 
       (.I0(\add_ln51_389_reg_21819[3]_i_11_n_5 ),
        .I1(add_ln51_265_reg_21704[2]),
        .I2(add_ln51_217_reg_21694[1]),
        .I3(\add_ln51_389_reg_21819[3]_i_9_n_5 ),
        .I4(\add_ln51_389_reg_21819[3]_i_10_n_5 ),
        .I5(add_ln51_265_reg_21704[1]),
        .O(\add_ln51_389_reg_21819[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h566A6A566A56566A)) 
    \add_ln51_389_reg_21819[3]_i_7 
       (.I0(\add_ln51_389_reg_21819[3]_i_4_n_5 ),
        .I1(add_ln51_217_reg_21694[0]),
        .I2(\add_ln51_389_reg_21819[3]_i_12_n_5 ),
        .I3(add_ln51_362_reg_21724[0]),
        .I4(add_ln51_241_reg_21699[0]),
        .I5(add_ln51_314_reg_21714[0]),
        .O(\add_ln51_389_reg_21819[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_389_reg_21819[3]_i_8 
       (.I0(add_ln51_289_reg_21709[0]),
        .I1(add_ln51_338_reg_21719[0]),
        .I2(add_ln51_386_reg_21729[0]),
        .I3(\add_ln51_389_reg_21819[3]_i_13_n_5 ),
        .I4(add_ln51_217_reg_21694[0]),
        .I5(add_ln51_265_reg_21704[0]),
        .O(\add_ln51_389_reg_21819[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_389_reg_21819[3]_i_9 
       (.I0(add_ln51_362_reg_21724[0]),
        .I1(add_ln51_314_reg_21714[0]),
        .I2(add_ln51_241_reg_21699[0]),
        .I3(add_ln51_314_reg_21714[1]),
        .I4(add_ln51_241_reg_21699[1]),
        .I5(add_ln51_362_reg_21724[1]),
        .O(\add_ln51_389_reg_21819[3]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_389_reg_21819[7]_i_10 
       (.I0(\add_ln51_389_reg_21819[7]_i_18_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_19_n_5 ),
        .I2(add_ln51_386_reg_21729[4]),
        .I3(add_ln51_289_reg_21709[4]),
        .I4(add_ln51_338_reg_21719[4]),
        .O(\add_ln51_389_reg_21819[7]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_11 
       (.I0(\add_ln51_389_reg_21819[7]_i_12_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_13_n_5 ),
        .I2(add_ln51_217_reg_21694[4]),
        .O(\add_ln51_389_reg_21819[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    \add_ln51_389_reg_21819[7]_i_12 
       (.I0(\add_ln51_389_reg_21819[7]_i_27_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_28_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_29_n_5 ),
        .I3(\add_ln51_389_reg_21819[7]_i_30_n_5 ),
        .I4(\add_ln51_389_reg_21819[7]_i_31_n_5 ),
        .I5(\add_ln51_389_reg_21819[7]_i_32_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    \add_ln51_389_reg_21819[7]_i_13 
       (.I0(\add_ln51_389_reg_21819[7]_i_33_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_34_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_35_n_5 ),
        .I3(\add_ln51_389_reg_21819[7]_i_36_n_5 ),
        .I4(\add_ln51_389_reg_21819[7]_i_37_n_5 ),
        .I5(\add_ln51_389_reg_21819[7]_i_38_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_14 
       (.I0(\add_ln51_389_reg_21819[7]_i_15_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_16_n_5 ),
        .I2(add_ln51_217_reg_21694[3]),
        .O(\add_ln51_389_reg_21819[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_389_reg_21819[7]_i_15 
       (.I0(\add_ln51_389_reg_21819[7]_i_29_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_28_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_31_n_5 ),
        .I3(add_ln51_241_reg_21699[2]),
        .I4(add_ln51_314_reg_21714[2]),
        .I5(add_ln51_362_reg_21724[2]),
        .O(\add_ln51_389_reg_21819[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_389_reg_21819[7]_i_16 
       (.I0(\add_ln51_389_reg_21819[7]_i_35_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_34_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_37_n_5 ),
        .I3(add_ln51_338_reg_21719[2]),
        .I4(add_ln51_289_reg_21709[2]),
        .I5(add_ln51_386_reg_21729[2]),
        .O(\add_ln51_389_reg_21819[7]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_17 
       (.I0(\add_ln51_389_reg_21819[7]_i_39_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_40_n_5 ),
        .I2(add_ln51_217_reg_21694[2]),
        .O(\add_ln51_389_reg_21819[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_389_reg_21819[7]_i_18 
       (.I0(\add_ln51_389_reg_21819[7]_i_37_n_5 ),
        .I1(add_ln51_386_reg_21729[2]),
        .I2(add_ln51_289_reg_21709[2]),
        .I3(add_ln51_338_reg_21719[2]),
        .I4(\add_ln51_389_reg_21819[7]_i_35_n_5 ),
        .I5(\add_ln51_389_reg_21819[7]_i_34_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_19 
       (.I0(add_ln51_338_reg_21719[3]),
        .I1(add_ln51_289_reg_21709[3]),
        .I2(add_ln51_386_reg_21729[3]),
        .O(\add_ln51_389_reg_21819[7]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_2 
       (.I0(\add_ln51_389_reg_21819[7]_i_9_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_10_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_11_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hE8808000)) 
    \add_ln51_389_reg_21819[7]_i_20 
       (.I0(\add_ln51_389_reg_21819[7]_i_25_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_26_n_5 ),
        .I2(add_ln51_362_reg_21724[4]),
        .I3(add_ln51_241_reg_21699[4]),
        .I4(add_ln51_314_reg_21714[4]),
        .O(\add_ln51_389_reg_21819[7]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_21 
       (.I0(add_ln51_241_reg_21699[4]),
        .I1(add_ln51_314_reg_21714[4]),
        .I2(add_ln51_362_reg_21724[4]),
        .O(\add_ln51_389_reg_21819[7]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_389_reg_21819[7]_i_22 
       (.I0(add_ln51_314_reg_21714[4]),
        .I1(add_ln51_241_reg_21699[4]),
        .I2(add_ln51_362_reg_21724[4]),
        .I3(\add_ln51_389_reg_21819[7]_i_26_n_5 ),
        .I4(\add_ln51_389_reg_21819[7]_i_25_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_23 
       (.I0(add_ln51_338_reg_21719[4]),
        .I1(add_ln51_289_reg_21709[4]),
        .I2(add_ln51_386_reg_21729[4]),
        .O(\add_ln51_389_reg_21819[7]_i_23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_389_reg_21819[7]_i_24 
       (.I0(add_ln51_289_reg_21709[4]),
        .I1(add_ln51_338_reg_21719[4]),
        .I2(add_ln51_386_reg_21729[4]),
        .I3(\add_ln51_389_reg_21819[7]_i_19_n_5 ),
        .I4(\add_ln51_389_reg_21819[7]_i_18_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_389_reg_21819[7]_i_25 
       (.I0(\add_ln51_389_reg_21819[7]_i_31_n_5 ),
        .I1(add_ln51_362_reg_21724[2]),
        .I2(add_ln51_314_reg_21714[2]),
        .I3(add_ln51_241_reg_21699[2]),
        .I4(\add_ln51_389_reg_21819[7]_i_29_n_5 ),
        .I5(\add_ln51_389_reg_21819[7]_i_28_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_26 
       (.I0(add_ln51_241_reg_21699[3]),
        .I1(add_ln51_314_reg_21714[3]),
        .I2(add_ln51_362_reg_21724[3]),
        .O(\add_ln51_389_reg_21819[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_389_reg_21819[7]_i_27 
       (.I0(add_ln51_362_reg_21724[2]),
        .I1(add_ln51_241_reg_21699[2]),
        .I2(add_ln51_314_reg_21714[2]),
        .O(\add_ln51_389_reg_21819[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_28 
       (.I0(add_ln51_241_reg_21699[1]),
        .I1(add_ln51_314_reg_21714[1]),
        .I2(add_ln51_362_reg_21724[1]),
        .O(\add_ln51_389_reg_21819[7]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \add_ln51_389_reg_21819[7]_i_29 
       (.I0(add_ln51_314_reg_21714[1]),
        .I1(add_ln51_241_reg_21699[1]),
        .I2(add_ln51_362_reg_21724[1]),
        .I3(add_ln51_362_reg_21724[0]),
        .I4(add_ln51_314_reg_21714[0]),
        .I5(add_ln51_241_reg_21699[0]),
        .O(\add_ln51_389_reg_21819[7]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_389_reg_21819[7]_i_3 
       (.I0(add_ln51_217_reg_21694[4]),
        .I1(\add_ln51_389_reg_21819[7]_i_12_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_13_n_5 ),
        .I3(add_ln51_265_reg_21704[4]),
        .I4(\add_ln51_389_reg_21819[7]_i_14_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_30 
       (.I0(add_ln51_241_reg_21699[2]),
        .I1(add_ln51_314_reg_21714[2]),
        .I2(add_ln51_362_reg_21724[2]),
        .O(\add_ln51_389_reg_21819[7]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_389_reg_21819[7]_i_31 
       (.I0(add_ln51_362_reg_21724[3]),
        .I1(add_ln51_241_reg_21699[3]),
        .I2(add_ln51_314_reg_21714[3]),
        .O(\add_ln51_389_reg_21819[7]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_389_reg_21819[7]_i_32 
       (.I0(add_ln51_362_reg_21724[3]),
        .I1(add_ln51_314_reg_21714[3]),
        .I2(add_ln51_241_reg_21699[3]),
        .I3(add_ln51_314_reg_21714[4]),
        .I4(add_ln51_241_reg_21699[4]),
        .I5(add_ln51_362_reg_21724[4]),
        .O(\add_ln51_389_reg_21819[7]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_389_reg_21819[7]_i_33 
       (.I0(add_ln51_386_reg_21729[2]),
        .I1(add_ln51_338_reg_21719[2]),
        .I2(add_ln51_289_reg_21709[2]),
        .O(\add_ln51_389_reg_21819[7]_i_33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_34 
       (.I0(add_ln51_338_reg_21719[1]),
        .I1(add_ln51_289_reg_21709[1]),
        .I2(add_ln51_386_reg_21729[1]),
        .O(\add_ln51_389_reg_21819[7]_i_34_n_5 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \add_ln51_389_reg_21819[7]_i_35 
       (.I0(add_ln51_289_reg_21709[1]),
        .I1(add_ln51_338_reg_21719[1]),
        .I2(add_ln51_386_reg_21729[1]),
        .I3(add_ln51_386_reg_21729[0]),
        .I4(add_ln51_289_reg_21709[0]),
        .I5(add_ln51_338_reg_21719[0]),
        .O(\add_ln51_389_reg_21819[7]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_389_reg_21819[7]_i_36 
       (.I0(add_ln51_338_reg_21719[2]),
        .I1(add_ln51_289_reg_21709[2]),
        .I2(add_ln51_386_reg_21729[2]),
        .O(\add_ln51_389_reg_21819[7]_i_36_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_389_reg_21819[7]_i_37 
       (.I0(add_ln51_386_reg_21729[3]),
        .I1(add_ln51_338_reg_21719[3]),
        .I2(add_ln51_289_reg_21709[3]),
        .O(\add_ln51_389_reg_21819[7]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_389_reg_21819[7]_i_38 
       (.I0(add_ln51_386_reg_21729[3]),
        .I1(add_ln51_289_reg_21709[3]),
        .I2(add_ln51_338_reg_21719[3]),
        .I3(add_ln51_289_reg_21709[4]),
        .I4(add_ln51_338_reg_21719[4]),
        .I5(add_ln51_386_reg_21729[4]),
        .O(\add_ln51_389_reg_21819[7]_i_38_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln51_389_reg_21819[7]_i_39 
       (.I0(\add_ln51_389_reg_21819[7]_i_29_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_27_n_5 ),
        .I2(add_ln51_241_reg_21699[1]),
        .I3(add_ln51_314_reg_21714[1]),
        .I4(add_ln51_362_reg_21724[1]),
        .O(\add_ln51_389_reg_21819[7]_i_39_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_389_reg_21819[7]_i_4 
       (.I0(add_ln51_217_reg_21694[3]),
        .I1(\add_ln51_389_reg_21819[7]_i_15_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_16_n_5 ),
        .I3(add_ln51_265_reg_21704[3]),
        .I4(\add_ln51_389_reg_21819[7]_i_17_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln51_389_reg_21819[7]_i_40 
       (.I0(\add_ln51_389_reg_21819[7]_i_35_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_33_n_5 ),
        .I2(add_ln51_338_reg_21719[1]),
        .I3(add_ln51_289_reg_21709[1]),
        .I4(add_ln51_386_reg_21729[1]),
        .O(\add_ln51_389_reg_21819[7]_i_40_n_5 ));
  LUT6 #(
    .INIT(64'hE880800000000000)) 
    \add_ln51_389_reg_21819[7]_i_5 
       (.I0(\add_ln51_389_reg_21819[7]_i_18_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_19_n_5 ),
        .I2(add_ln51_386_reg_21729[4]),
        .I3(add_ln51_338_reg_21719[4]),
        .I4(add_ln51_289_reg_21709[4]),
        .I5(\add_ln51_389_reg_21819[7]_i_20_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_389_reg_21819[7]_i_6 
       (.I0(\add_ln51_389_reg_21819[7]_i_11_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_21_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_22_n_5 ),
        .I3(\add_ln51_389_reg_21819[7]_i_23_n_5 ),
        .I4(\add_ln51_389_reg_21819[7]_i_24_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_389_reg_21819[7]_i_7 
       (.I0(\add_ln51_389_reg_21819[7]_i_3_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_10_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_9_n_5 ),
        .I3(\add_ln51_389_reg_21819[7]_i_11_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_389_reg_21819[7]_i_8 
       (.I0(add_ln51_217_reg_21694[4]),
        .I1(\add_ln51_389_reg_21819[7]_i_12_n_5 ),
        .I2(\add_ln51_389_reg_21819[7]_i_13_n_5 ),
        .I3(\add_ln51_389_reg_21819[7]_i_4_n_5 ),
        .I4(add_ln51_265_reg_21704[4]),
        .I5(\add_ln51_389_reg_21819[7]_i_14_n_5 ),
        .O(\add_ln51_389_reg_21819[7]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_389_reg_21819[7]_i_9 
       (.I0(\add_ln51_389_reg_21819[7]_i_25_n_5 ),
        .I1(\add_ln51_389_reg_21819[7]_i_26_n_5 ),
        .I2(add_ln51_362_reg_21724[4]),
        .I3(add_ln51_314_reg_21714[4]),
        .I4(add_ln51_241_reg_21699[4]),
        .O(\add_ln51_389_reg_21819[7]_i_9_n_5 ));
  FDRE \add_ln51_389_reg_21819_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_389_fu_20599_p2[0]),
        .Q(add_ln51_389_reg_21819[0]),
        .R(1'b0));
  FDRE \add_ln51_389_reg_21819_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_389_fu_20599_p2[1]),
        .Q(add_ln51_389_reg_21819[1]),
        .R(1'b0));
  FDRE \add_ln51_389_reg_21819_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_389_fu_20599_p2[2]),
        .Q(add_ln51_389_reg_21819[2]),
        .R(1'b0));
  FDRE \add_ln51_389_reg_21819_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_389_fu_20599_p2[3]),
        .Q(add_ln51_389_reg_21819[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_389_reg_21819_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln51_389_reg_21819_reg[3]_i_1_n_5 ,\add_ln51_389_reg_21819_reg[3]_i_1_n_6 ,\add_ln51_389_reg_21819_reg[3]_i_1_n_7 ,\add_ln51_389_reg_21819_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln51_389_reg_21819[3]_i_2_n_5 ,\add_ln51_389_reg_21819[3]_i_3_n_5 ,\add_ln51_389_reg_21819[3]_i_4_n_5 ,add_ln51_265_reg_21704[0]}),
        .O(add_ln51_389_fu_20599_p2[3:0]),
        .S({\add_ln51_389_reg_21819[3]_i_5_n_5 ,\add_ln51_389_reg_21819[3]_i_6_n_5 ,\add_ln51_389_reg_21819[3]_i_7_n_5 ,\add_ln51_389_reg_21819[3]_i_8_n_5 }));
  FDRE \add_ln51_389_reg_21819_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_389_fu_20599_p2[4]),
        .Q(add_ln51_389_reg_21819[4]),
        .R(1'b0));
  FDRE \add_ln51_389_reg_21819_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_389_fu_20599_p2[5]),
        .Q(add_ln51_389_reg_21819[5]),
        .R(1'b0));
  FDRE \add_ln51_389_reg_21819_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_389_fu_20599_p2[6]),
        .Q(add_ln51_389_reg_21819[6]),
        .R(1'b0));
  FDRE \add_ln51_389_reg_21819_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_389_fu_20599_p2[7]),
        .Q(add_ln51_389_reg_21819[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_389_reg_21819_reg[7]_i_1 
       (.CI(\add_ln51_389_reg_21819_reg[3]_i_1_n_5 ),
        .CO({\NLW_add_ln51_389_reg_21819_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln51_389_reg_21819_reg[7]_i_1_n_6 ,\add_ln51_389_reg_21819_reg[7]_i_1_n_7 ,\add_ln51_389_reg_21819_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln51_389_reg_21819[7]_i_2_n_5 ,\add_ln51_389_reg_21819[7]_i_3_n_5 ,\add_ln51_389_reg_21819[7]_i_4_n_5 }),
        .O(add_ln51_389_fu_20599_p2[7:4]),
        .S({\add_ln51_389_reg_21819[7]_i_5_n_5 ,\add_ln51_389_reg_21819[7]_i_6_n_5 ,\add_ln51_389_reg_21819[7]_i_7_n_5 ,\add_ln51_389_reg_21819[7]_i_8_n_5 }));
  FDRE \add_ln51_38_reg_20884_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_38_fu_14472_p2[0]),
        .Q(add_ln51_38_reg_20884[0]),
        .R(1'b0));
  FDRE \add_ln51_38_reg_20884_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_38_fu_14472_p2[1]),
        .Q(add_ln51_38_reg_20884[1]),
        .R(1'b0));
  FDRE \add_ln51_38_reg_20884_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_38_fu_14472_p2[2]),
        .Q(add_ln51_38_reg_20884[2]),
        .R(1'b0));
  FDRE \add_ln51_395_reg_21254_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_395_fu_16564_p2[0]),
        .Q(add_ln51_395_reg_21254[0]),
        .R(1'b0));
  FDRE \add_ln51_395_reg_21254_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_395_fu_16564_p2[1]),
        .Q(add_ln51_395_reg_21254[1]),
        .R(1'b0));
  FDRE \add_ln51_395_reg_21254_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_395_fu_16564_p2[2]),
        .Q(add_ln51_395_reg_21254[2]),
        .R(1'b0));
  FDRE \add_ln51_400_reg_21259_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_400_fu_16602_p2[0]),
        .Q(add_ln51_400_reg_21259[0]),
        .R(1'b0));
  FDRE \add_ln51_400_reg_21259_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_400_fu_16602_p2[1]),
        .Q(add_ln51_400_reg_21259[1]),
        .R(1'b0));
  FDRE \add_ln51_400_reg_21259_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_400_fu_16602_p2[2]),
        .Q(add_ln51_400_reg_21259[2]),
        .R(1'b0));
  FDRE \add_ln51_406_reg_21264_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_406_fu_16640_p2[0]),
        .Q(add_ln51_406_reg_21264[0]),
        .R(1'b0));
  FDRE \add_ln51_406_reg_21264_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_406_fu_16640_p2[1]),
        .Q(add_ln51_406_reg_21264[1]),
        .R(1'b0));
  FDRE \add_ln51_406_reg_21264_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_406_fu_16640_p2[2]),
        .Q(add_ln51_406_reg_21264[2]),
        .R(1'b0));
  FDRE \add_ln51_40_reg_20889_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_40_fu_14484_p2[0]),
        .Q(add_ln51_40_reg_20889[0]),
        .R(1'b0));
  FDRE \add_ln51_40_reg_20889_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_40_fu_14484_p2[1]),
        .Q(add_ln51_40_reg_20889[1]),
        .R(1'b0));
  FDRE \add_ln51_411_reg_21269_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_411_fu_16678_p2[0]),
        .Q(add_ln51_411_reg_21269[0]),
        .R(1'b0));
  FDRE \add_ln51_411_reg_21269_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_411_fu_16678_p2[1]),
        .Q(add_ln51_411_reg_21269[1]),
        .R(1'b0));
  FDRE \add_ln51_411_reg_21269_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_411_fu_16678_p2[2]),
        .Q(add_ln51_411_reg_21269[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_413_reg_21734[0]_i_1 
       (.I0(add_ln51_400_reg_21259[0]),
        .I1(add_ln51_406_reg_21264[0]),
        .I2(add_ln51_395_reg_21254[0]),
        .I3(add_ln51_411_reg_21269[0]),
        .O(add_ln51_413_fu_19673_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_413_reg_21734[1]_i_1 
       (.I0(add_ln51_411_reg_21269[0]),
        .I1(add_ln51_400_reg_21259[0]),
        .I2(add_ln51_395_reg_21254[0]),
        .I3(add_ln51_406_reg_21264[0]),
        .I4(\add_ln51_413_reg_21734[1]_i_2_n_5 ),
        .O(add_ln51_413_fu_19673_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_413_reg_21734[1]_i_2 
       (.I0(add_ln51_400_reg_21259[1]),
        .I1(add_ln51_406_reg_21264[1]),
        .I2(add_ln51_395_reg_21254[1]),
        .I3(add_ln51_411_reg_21269[1]),
        .O(\add_ln51_413_reg_21734[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_413_reg_21734[2]_i_1 
       (.I0(\add_ln51_413_reg_21734[2]_i_2_n_5 ),
        .I1(\add_ln51_413_reg_21734[2]_i_3_n_5 ),
        .I2(add_ln51_400_reg_21259[1]),
        .I3(add_ln51_406_reg_21264[1]),
        .I4(add_ln51_395_reg_21254[1]),
        .I5(add_ln51_411_reg_21269[1]),
        .O(add_ln51_413_fu_19673_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_413_reg_21734[2]_i_2 
       (.I0(add_ln51_411_reg_21269[0]),
        .I1(add_ln51_400_reg_21259[0]),
        .I2(add_ln51_406_reg_21264[0]),
        .I3(add_ln51_395_reg_21254[0]),
        .I4(\add_ln51_413_reg_21734[1]_i_2_n_5 ),
        .O(\add_ln51_413_reg_21734[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_413_reg_21734[2]_i_3 
       (.I0(add_ln51_411_reg_21269[2]),
        .I1(add_ln51_395_reg_21254[2]),
        .I2(add_ln51_406_reg_21264[2]),
        .I3(add_ln51_400_reg_21259[2]),
        .I4(\add_ln51_413_reg_21734[4]_i_3_n_5 ),
        .O(\add_ln51_413_reg_21734[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_413_reg_21734[3]_i_1 
       (.I0(\add_ln51_413_reg_21734[4]_i_2_n_5 ),
        .I1(add_ln51_400_reg_21259[2]),
        .I2(add_ln51_406_reg_21264[2]),
        .I3(add_ln51_395_reg_21254[2]),
        .I4(add_ln51_411_reg_21269[2]),
        .I5(\add_ln51_413_reg_21734[4]_i_3_n_5 ),
        .O(add_ln51_413_fu_19673_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_413_reg_21734[4]_i_1 
       (.I0(\add_ln51_413_reg_21734[4]_i_2_n_5 ),
        .I1(add_ln51_400_reg_21259[2]),
        .I2(add_ln51_395_reg_21254[2]),
        .I3(add_ln51_406_reg_21264[2]),
        .I4(\add_ln51_413_reg_21734[4]_i_3_n_5 ),
        .I5(add_ln51_411_reg_21269[2]),
        .O(add_ln51_413_fu_19673_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_413_reg_21734[4]_i_2 
       (.I0(\add_ln51_413_reg_21734[2]_i_2_n_5 ),
        .I1(add_ln51_400_reg_21259[1]),
        .I2(add_ln51_406_reg_21264[1]),
        .I3(add_ln51_395_reg_21254[1]),
        .I4(add_ln51_411_reg_21269[1]),
        .I5(\add_ln51_413_reg_21734[2]_i_3_n_5 ),
        .O(\add_ln51_413_reg_21734[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_413_reg_21734[4]_i_3 
       (.I0(add_ln51_400_reg_21259[1]),
        .I1(add_ln51_395_reg_21254[1]),
        .I2(add_ln51_406_reg_21264[1]),
        .O(\add_ln51_413_reg_21734[4]_i_3_n_5 ));
  FDRE \add_ln51_413_reg_21734_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_413_fu_19673_p2[0]),
        .Q(add_ln51_413_reg_21734[0]),
        .R(1'b0));
  FDRE \add_ln51_413_reg_21734_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_413_fu_19673_p2[1]),
        .Q(add_ln51_413_reg_21734[1]),
        .R(1'b0));
  FDRE \add_ln51_413_reg_21734_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_413_fu_19673_p2[2]),
        .Q(add_ln51_413_reg_21734[2]),
        .R(1'b0));
  FDRE \add_ln51_413_reg_21734_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_413_fu_19673_p2[3]),
        .Q(add_ln51_413_reg_21734[3]),
        .R(1'b0));
  FDRE \add_ln51_413_reg_21734_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_413_fu_19673_p2[4]),
        .Q(add_ln51_413_reg_21734[4]),
        .R(1'b0));
  FDRE \add_ln51_418_reg_21274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_418_fu_16716_p2[0]),
        .Q(add_ln51_418_reg_21274[0]),
        .R(1'b0));
  FDRE \add_ln51_418_reg_21274_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_418_fu_16716_p2[1]),
        .Q(add_ln51_418_reg_21274[1]),
        .R(1'b0));
  FDRE \add_ln51_418_reg_21274_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_418_fu_16716_p2[2]),
        .Q(add_ln51_418_reg_21274[2]),
        .R(1'b0));
  FDRE \add_ln51_41_reg_20894_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_41_fu_14490_p2[0]),
        .Q(add_ln51_41_reg_20894[0]),
        .R(1'b0));
  FDRE \add_ln51_41_reg_20894_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_41_fu_14490_p2[1]),
        .Q(add_ln51_41_reg_20894[1]),
        .R(1'b0));
  FDRE \add_ln51_423_reg_21279_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_423_fu_16754_p2[0]),
        .Q(add_ln51_423_reg_21279[0]),
        .R(1'b0));
  FDRE \add_ln51_423_reg_21279_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_423_fu_16754_p2[1]),
        .Q(add_ln51_423_reg_21279[1]),
        .R(1'b0));
  FDRE \add_ln51_423_reg_21279_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_423_fu_16754_p2[2]),
        .Q(add_ln51_423_reg_21279[2]),
        .R(1'b0));
  FDRE \add_ln51_429_reg_21284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_429_fu_16792_p2[0]),
        .Q(add_ln51_429_reg_21284[0]),
        .R(1'b0));
  FDRE \add_ln51_429_reg_21284_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_429_fu_16792_p2[1]),
        .Q(add_ln51_429_reg_21284[1]),
        .R(1'b0));
  FDRE \add_ln51_429_reg_21284_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_429_fu_16792_p2[2]),
        .Q(add_ln51_429_reg_21284[2]),
        .R(1'b0));
  FDRE \add_ln51_42_reg_20899_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_42_fu_14496_p2[0]),
        .Q(add_ln51_42_reg_20899[0]),
        .R(1'b0));
  FDRE \add_ln51_42_reg_20899_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_42_fu_14496_p2[1]),
        .Q(add_ln51_42_reg_20899[1]),
        .R(1'b0));
  FDRE \add_ln51_431_reg_21289_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_431_reg_21289_reg[0]_0 ),
        .Q(add_ln51_431_reg_21289[0]),
        .R(1'b0));
  FDRE \add_ln51_431_reg_21289_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_431_fu_16804_p2),
        .Q(add_ln51_431_reg_21289[1]),
        .R(1'b0));
  FDRE \add_ln51_432_reg_21294_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_432_reg_21294_reg[0]_0 ),
        .Q(add_ln51_432_reg_21294[0]),
        .R(1'b0));
  FDRE \add_ln51_432_reg_21294_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_432_reg_21294_reg[1]_0 ),
        .Q(add_ln51_432_reg_21294[1]),
        .R(1'b0));
  FDRE \add_ln51_433_reg_21299_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_433_reg_21299_reg[0]_0 ),
        .Q(add_ln51_433_reg_21299[0]),
        .R(1'b0));
  FDRE \add_ln51_433_reg_21299_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_433_reg_21299_reg[1]_0 ),
        .Q(add_ln51_433_reg_21299[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_437_reg_21739[0]_i_1 
       (.I0(add_ln51_429_reg_21284[0]),
        .I1(add_ln51_418_reg_21274[0]),
        .I2(add_ln51_423_reg_21279[0]),
        .I3(add_ln51_431_reg_21289[0]),
        .I4(add_ln51_432_reg_21294[0]),
        .I5(add_ln51_433_reg_21299[0]),
        .O(add_ln51_437_fu_19733_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_437_reg_21739[1]_i_1 
       (.I0(\add_ln51_437_reg_21739[1]_i_2_n_5 ),
        .I1(add_ln51_418_reg_21274[0]),
        .I2(add_ln51_429_reg_21284[0]),
        .I3(add_ln51_423_reg_21279[0]),
        .I4(\add_ln51_437_reg_21739[1]_i_3_n_5 ),
        .O(add_ln51_437_fu_19733_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_437_reg_21739[1]_i_2 
       (.I0(add_ln51_431_reg_21289[0]),
        .I1(add_ln51_432_reg_21294[0]),
        .I2(add_ln51_433_reg_21299[0]),
        .I3(add_ln51_429_reg_21284[0]),
        .I4(add_ln51_418_reg_21274[0]),
        .I5(add_ln51_423_reg_21279[0]),
        .O(\add_ln51_437_reg_21739[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_437_reg_21739[1]_i_3 
       (.I0(add_ln51_429_reg_21284[1]),
        .I1(add_ln51_418_reg_21274[1]),
        .I2(add_ln51_423_reg_21279[1]),
        .I3(zext_ln51_292_fu_19719_p1[1]),
        .O(\add_ln51_437_reg_21739[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_437_reg_21739[2]_i_1 
       (.I0(\add_ln51_437_reg_21739[4]_i_6_n_5 ),
        .I1(\add_ln51_437_reg_21739[4]_i_7_n_5 ),
        .I2(\add_ln51_437_reg_21739[2]_i_2_n_5 ),
        .O(add_ln51_437_fu_19733_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_437_reg_21739[2]_i_2 
       (.I0(add_ln51_423_reg_21279[1]),
        .I1(add_ln51_429_reg_21284[1]),
        .I2(add_ln51_418_reg_21274[1]),
        .I3(zext_ln51_292_fu_19719_p1[2]),
        .I4(\add_ln51_437_reg_21739[4]_i_4_n_5 ),
        .O(\add_ln51_437_reg_21739[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_437_reg_21739[3]_i_1 
       (.I0(\add_ln51_437_reg_21739[4]_i_6_n_5 ),
        .I1(\add_ln51_437_reg_21739[4]_i_7_n_5 ),
        .I2(\add_ln51_437_reg_21739[4]_i_2_n_5 ),
        .I3(zext_ln51_292_fu_19719_p1[2]),
        .I4(\add_ln51_437_reg_21739[4]_i_4_n_5 ),
        .I5(\add_ln51_437_reg_21739[4]_i_3_n_5 ),
        .O(add_ln51_437_fu_19733_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_437_reg_21739[4]_i_1 
       (.I0(\add_ln51_437_reg_21739[4]_i_2_n_5 ),
        .I1(\add_ln51_437_reg_21739[4]_i_3_n_5 ),
        .I2(\add_ln51_437_reg_21739[4]_i_4_n_5 ),
        .I3(zext_ln51_292_fu_19719_p1[2]),
        .I4(\add_ln51_437_reg_21739[4]_i_6_n_5 ),
        .I5(\add_ln51_437_reg_21739[4]_i_7_n_5 ),
        .O(add_ln51_437_fu_19733_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_437_reg_21739[4]_i_2 
       (.I0(add_ln51_418_reg_21274[2]),
        .I1(add_ln51_429_reg_21284[2]),
        .I2(add_ln51_423_reg_21279[2]),
        .O(\add_ln51_437_reg_21739[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_437_reg_21739[4]_i_3 
       (.I0(add_ln51_418_reg_21274[1]),
        .I1(add_ln51_429_reg_21284[1]),
        .I2(add_ln51_423_reg_21279[1]),
        .O(\add_ln51_437_reg_21739[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_437_reg_21739[4]_i_4 
       (.I0(add_ln51_423_reg_21279[2]),
        .I1(add_ln51_418_reg_21274[2]),
        .I2(add_ln51_429_reg_21284[2]),
        .O(\add_ln51_437_reg_21739[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_437_reg_21739[4]_i_5 
       (.I0(add_ln51_432_reg_21294[0]),
        .I1(add_ln51_431_reg_21289[0]),
        .I2(add_ln51_433_reg_21299[0]),
        .I3(add_ln51_433_reg_21299[1]),
        .I4(add_ln51_431_reg_21289[1]),
        .I5(add_ln51_432_reg_21294[1]),
        .O(zext_ln51_292_fu_19719_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_437_reg_21739[4]_i_6 
       (.I0(add_ln51_423_reg_21279[0]),
        .I1(add_ln51_429_reg_21284[0]),
        .I2(add_ln51_418_reg_21274[0]),
        .I3(\add_ln51_437_reg_21739[1]_i_3_n_5 ),
        .I4(\add_ln51_437_reg_21739[1]_i_2_n_5 ),
        .O(\add_ln51_437_reg_21739[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_437_reg_21739[4]_i_7 
       (.I0(zext_ln51_292_fu_19719_p1[1]),
        .I1(add_ln51_429_reg_21284[1]),
        .I2(add_ln51_418_reg_21274[1]),
        .I3(add_ln51_423_reg_21279[1]),
        .O(\add_ln51_437_reg_21739[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_437_reg_21739[4]_i_8 
       (.I0(add_ln51_433_reg_21299[0]),
        .I1(add_ln51_431_reg_21289[0]),
        .I2(add_ln51_432_reg_21294[0]),
        .I3(add_ln51_431_reg_21289[1]),
        .I4(add_ln51_432_reg_21294[1]),
        .I5(add_ln51_433_reg_21299[1]),
        .O(zext_ln51_292_fu_19719_p1[1]));
  FDRE \add_ln51_437_reg_21739_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_437_fu_19733_p2[0]),
        .Q(add_ln51_437_reg_21739[0]),
        .R(1'b0));
  FDRE \add_ln51_437_reg_21739_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_437_fu_19733_p2[1]),
        .Q(add_ln51_437_reg_21739[1]),
        .R(1'b0));
  FDRE \add_ln51_437_reg_21739_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_437_fu_19733_p2[2]),
        .Q(add_ln51_437_reg_21739[2]),
        .R(1'b0));
  FDRE \add_ln51_437_reg_21739_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_437_fu_19733_p2[3]),
        .Q(add_ln51_437_reg_21739[3]),
        .R(1'b0));
  FDRE \add_ln51_437_reg_21739_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_437_fu_19733_p2[4]),
        .Q(add_ln51_437_reg_21739[4]),
        .R(1'b0));
  FDRE \add_ln51_443_reg_21304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_443_fu_16854_p2[0]),
        .Q(add_ln51_443_reg_21304[0]),
        .R(1'b0));
  FDRE \add_ln51_443_reg_21304_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_443_fu_16854_p2[1]),
        .Q(add_ln51_443_reg_21304[1]),
        .R(1'b0));
  FDRE \add_ln51_443_reg_21304_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_443_fu_16854_p2[2]),
        .Q(add_ln51_443_reg_21304[2]),
        .R(1'b0));
  FDRE \add_ln51_448_reg_21309_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_448_fu_16892_p2[0]),
        .Q(add_ln51_448_reg_21309[0]),
        .R(1'b0));
  FDRE \add_ln51_448_reg_21309_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_448_fu_16892_p2[1]),
        .Q(add_ln51_448_reg_21309[1]),
        .R(1'b0));
  FDRE \add_ln51_448_reg_21309_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_448_fu_16892_p2[2]),
        .Q(add_ln51_448_reg_21309[2]),
        .R(1'b0));
  FDRE \add_ln51_454_reg_21314_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_454_fu_16930_p2[0]),
        .Q(add_ln51_454_reg_21314[0]),
        .R(1'b0));
  FDRE \add_ln51_454_reg_21314_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_454_fu_16930_p2[1]),
        .Q(add_ln51_454_reg_21314[1]),
        .R(1'b0));
  FDRE \add_ln51_454_reg_21314_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_454_fu_16930_p2[2]),
        .Q(add_ln51_454_reg_21314[2]),
        .R(1'b0));
  FDRE \add_ln51_459_reg_21319_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_459_fu_16968_p2[0]),
        .Q(add_ln51_459_reg_21319[0]),
        .R(1'b0));
  FDRE \add_ln51_459_reg_21319_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_459_fu_16968_p2[1]),
        .Q(add_ln51_459_reg_21319[1]),
        .R(1'b0));
  FDRE \add_ln51_459_reg_21319_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_459_fu_16968_p2[2]),
        .Q(add_ln51_459_reg_21319[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_461_reg_21744[0]_i_1 
       (.I0(add_ln51_448_reg_21309[0]),
        .I1(add_ln51_454_reg_21314[0]),
        .I2(add_ln51_443_reg_21304[0]),
        .I3(add_ln51_459_reg_21319[0]),
        .O(add_ln51_461_fu_19771_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_461_reg_21744[1]_i_1 
       (.I0(add_ln51_459_reg_21319[0]),
        .I1(add_ln51_448_reg_21309[0]),
        .I2(add_ln51_443_reg_21304[0]),
        .I3(add_ln51_454_reg_21314[0]),
        .I4(\add_ln51_461_reg_21744[1]_i_2_n_5 ),
        .O(add_ln51_461_fu_19771_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_461_reg_21744[1]_i_2 
       (.I0(add_ln51_448_reg_21309[1]),
        .I1(add_ln51_454_reg_21314[1]),
        .I2(add_ln51_443_reg_21304[1]),
        .I3(add_ln51_459_reg_21319[1]),
        .O(\add_ln51_461_reg_21744[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_461_reg_21744[2]_i_1 
       (.I0(\add_ln51_461_reg_21744[2]_i_2_n_5 ),
        .I1(\add_ln51_461_reg_21744[2]_i_3_n_5 ),
        .I2(add_ln51_448_reg_21309[1]),
        .I3(add_ln51_454_reg_21314[1]),
        .I4(add_ln51_443_reg_21304[1]),
        .I5(add_ln51_459_reg_21319[1]),
        .O(add_ln51_461_fu_19771_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_461_reg_21744[2]_i_2 
       (.I0(add_ln51_459_reg_21319[0]),
        .I1(add_ln51_448_reg_21309[0]),
        .I2(add_ln51_454_reg_21314[0]),
        .I3(add_ln51_443_reg_21304[0]),
        .I4(\add_ln51_461_reg_21744[1]_i_2_n_5 ),
        .O(\add_ln51_461_reg_21744[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_461_reg_21744[2]_i_3 
       (.I0(add_ln51_459_reg_21319[2]),
        .I1(add_ln51_443_reg_21304[2]),
        .I2(add_ln51_454_reg_21314[2]),
        .I3(add_ln51_448_reg_21309[2]),
        .I4(\add_ln51_461_reg_21744[4]_i_3_n_5 ),
        .O(\add_ln51_461_reg_21744[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_461_reg_21744[3]_i_1 
       (.I0(\add_ln51_461_reg_21744[4]_i_2_n_5 ),
        .I1(add_ln51_448_reg_21309[2]),
        .I2(add_ln51_454_reg_21314[2]),
        .I3(add_ln51_443_reg_21304[2]),
        .I4(add_ln51_459_reg_21319[2]),
        .I5(\add_ln51_461_reg_21744[4]_i_3_n_5 ),
        .O(add_ln51_461_fu_19771_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_461_reg_21744[4]_i_1 
       (.I0(\add_ln51_461_reg_21744[4]_i_2_n_5 ),
        .I1(add_ln51_448_reg_21309[2]),
        .I2(add_ln51_443_reg_21304[2]),
        .I3(add_ln51_454_reg_21314[2]),
        .I4(\add_ln51_461_reg_21744[4]_i_3_n_5 ),
        .I5(add_ln51_459_reg_21319[2]),
        .O(add_ln51_461_fu_19771_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_461_reg_21744[4]_i_2 
       (.I0(\add_ln51_461_reg_21744[2]_i_2_n_5 ),
        .I1(add_ln51_448_reg_21309[1]),
        .I2(add_ln51_454_reg_21314[1]),
        .I3(add_ln51_443_reg_21304[1]),
        .I4(add_ln51_459_reg_21319[1]),
        .I5(\add_ln51_461_reg_21744[2]_i_3_n_5 ),
        .O(\add_ln51_461_reg_21744[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_461_reg_21744[4]_i_3 
       (.I0(add_ln51_448_reg_21309[1]),
        .I1(add_ln51_443_reg_21304[1]),
        .I2(add_ln51_454_reg_21314[1]),
        .O(\add_ln51_461_reg_21744[4]_i_3_n_5 ));
  FDRE \add_ln51_461_reg_21744_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_461_fu_19771_p2[0]),
        .Q(add_ln51_461_reg_21744[0]),
        .R(1'b0));
  FDRE \add_ln51_461_reg_21744_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_461_fu_19771_p2[1]),
        .Q(add_ln51_461_reg_21744[1]),
        .R(1'b0));
  FDRE \add_ln51_461_reg_21744_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_461_fu_19771_p2[2]),
        .Q(add_ln51_461_reg_21744[2]),
        .R(1'b0));
  FDRE \add_ln51_461_reg_21744_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_461_fu_19771_p2[3]),
        .Q(add_ln51_461_reg_21744[3]),
        .R(1'b0));
  FDRE \add_ln51_461_reg_21744_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_461_fu_19771_p2[4]),
        .Q(add_ln51_461_reg_21744[4]),
        .R(1'b0));
  FDRE \add_ln51_466_reg_21324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_466_fu_17006_p2[0]),
        .Q(add_ln51_466_reg_21324[0]),
        .R(1'b0));
  FDRE \add_ln51_466_reg_21324_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_466_fu_17006_p2[1]),
        .Q(add_ln51_466_reg_21324[1]),
        .R(1'b0));
  FDRE \add_ln51_466_reg_21324_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_466_fu_17006_p2[2]),
        .Q(add_ln51_466_reg_21324[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_46_reg_21659[0]_i_1 
       (.I0(add_ln51_38_reg_20884[0]),
        .I1(add_ln51_27_reg_20874[0]),
        .I2(add_ln51_32_reg_20879[0]),
        .I3(add_ln51_40_reg_20889[0]),
        .I4(add_ln51_41_reg_20894[0]),
        .I5(add_ln51_42_reg_20899[0]),
        .O(add_ln51_46_fu_18949_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_46_reg_21659[1]_i_1 
       (.I0(\add_ln51_46_reg_21659[1]_i_2_n_5 ),
        .I1(add_ln51_27_reg_20874[0]),
        .I2(add_ln51_38_reg_20884[0]),
        .I3(add_ln51_32_reg_20879[0]),
        .I4(\add_ln51_46_reg_21659[1]_i_3_n_5 ),
        .O(add_ln51_46_fu_18949_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_46_reg_21659[1]_i_2 
       (.I0(add_ln51_40_reg_20889[0]),
        .I1(add_ln51_41_reg_20894[0]),
        .I2(add_ln51_42_reg_20899[0]),
        .I3(add_ln51_38_reg_20884[0]),
        .I4(add_ln51_27_reg_20874[0]),
        .I5(add_ln51_32_reg_20879[0]),
        .O(\add_ln51_46_reg_21659[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_46_reg_21659[1]_i_3 
       (.I0(add_ln51_38_reg_20884[1]),
        .I1(add_ln51_27_reg_20874[1]),
        .I2(add_ln51_32_reg_20879[1]),
        .I3(zext_ln51_29_fu_18935_p1[1]),
        .O(\add_ln51_46_reg_21659[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_46_reg_21659[2]_i_1 
       (.I0(\add_ln51_46_reg_21659[4]_i_6_n_5 ),
        .I1(\add_ln51_46_reg_21659[4]_i_7_n_5 ),
        .I2(\add_ln51_46_reg_21659[2]_i_2_n_5 ),
        .O(add_ln51_46_fu_18949_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_46_reg_21659[2]_i_2 
       (.I0(add_ln51_32_reg_20879[1]),
        .I1(add_ln51_38_reg_20884[1]),
        .I2(add_ln51_27_reg_20874[1]),
        .I3(zext_ln51_29_fu_18935_p1[2]),
        .I4(\add_ln51_46_reg_21659[4]_i_4_n_5 ),
        .O(\add_ln51_46_reg_21659[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_46_reg_21659[3]_i_1 
       (.I0(\add_ln51_46_reg_21659[4]_i_6_n_5 ),
        .I1(\add_ln51_46_reg_21659[4]_i_7_n_5 ),
        .I2(\add_ln51_46_reg_21659[4]_i_2_n_5 ),
        .I3(zext_ln51_29_fu_18935_p1[2]),
        .I4(\add_ln51_46_reg_21659[4]_i_4_n_5 ),
        .I5(\add_ln51_46_reg_21659[4]_i_3_n_5 ),
        .O(add_ln51_46_fu_18949_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_46_reg_21659[4]_i_1 
       (.I0(\add_ln51_46_reg_21659[4]_i_2_n_5 ),
        .I1(\add_ln51_46_reg_21659[4]_i_3_n_5 ),
        .I2(\add_ln51_46_reg_21659[4]_i_4_n_5 ),
        .I3(zext_ln51_29_fu_18935_p1[2]),
        .I4(\add_ln51_46_reg_21659[4]_i_6_n_5 ),
        .I5(\add_ln51_46_reg_21659[4]_i_7_n_5 ),
        .O(add_ln51_46_fu_18949_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_46_reg_21659[4]_i_2 
       (.I0(add_ln51_27_reg_20874[2]),
        .I1(add_ln51_38_reg_20884[2]),
        .I2(add_ln51_32_reg_20879[2]),
        .O(\add_ln51_46_reg_21659[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_46_reg_21659[4]_i_3 
       (.I0(add_ln51_27_reg_20874[1]),
        .I1(add_ln51_38_reg_20884[1]),
        .I2(add_ln51_32_reg_20879[1]),
        .O(\add_ln51_46_reg_21659[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_46_reg_21659[4]_i_4 
       (.I0(add_ln51_32_reg_20879[2]),
        .I1(add_ln51_27_reg_20874[2]),
        .I2(add_ln51_38_reg_20884[2]),
        .O(\add_ln51_46_reg_21659[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_46_reg_21659[4]_i_5 
       (.I0(add_ln51_41_reg_20894[0]),
        .I1(add_ln51_40_reg_20889[0]),
        .I2(add_ln51_42_reg_20899[0]),
        .I3(add_ln51_42_reg_20899[1]),
        .I4(add_ln51_40_reg_20889[1]),
        .I5(add_ln51_41_reg_20894[1]),
        .O(zext_ln51_29_fu_18935_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_46_reg_21659[4]_i_6 
       (.I0(add_ln51_32_reg_20879[0]),
        .I1(add_ln51_38_reg_20884[0]),
        .I2(add_ln51_27_reg_20874[0]),
        .I3(\add_ln51_46_reg_21659[1]_i_3_n_5 ),
        .I4(\add_ln51_46_reg_21659[1]_i_2_n_5 ),
        .O(\add_ln51_46_reg_21659[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_46_reg_21659[4]_i_7 
       (.I0(zext_ln51_29_fu_18935_p1[1]),
        .I1(add_ln51_38_reg_20884[1]),
        .I2(add_ln51_27_reg_20874[1]),
        .I3(add_ln51_32_reg_20879[1]),
        .O(\add_ln51_46_reg_21659[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_46_reg_21659[4]_i_8 
       (.I0(add_ln51_42_reg_20899[0]),
        .I1(add_ln51_40_reg_20889[0]),
        .I2(add_ln51_41_reg_20894[0]),
        .I3(add_ln51_40_reg_20889[1]),
        .I4(add_ln51_41_reg_20894[1]),
        .I5(add_ln51_42_reg_20899[1]),
        .O(zext_ln51_29_fu_18935_p1[1]));
  FDRE \add_ln51_46_reg_21659_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_46_fu_18949_p2[0]),
        .Q(add_ln51_46_reg_21659[0]),
        .R(1'b0));
  FDRE \add_ln51_46_reg_21659_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_46_fu_18949_p2[1]),
        .Q(add_ln51_46_reg_21659[1]),
        .R(1'b0));
  FDRE \add_ln51_46_reg_21659_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_46_fu_18949_p2[2]),
        .Q(add_ln51_46_reg_21659[2]),
        .R(1'b0));
  FDRE \add_ln51_46_reg_21659_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_46_fu_18949_p2[3]),
        .Q(add_ln51_46_reg_21659[3]),
        .R(1'b0));
  FDRE \add_ln51_46_reg_21659_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_46_fu_18949_p2[4]),
        .Q(add_ln51_46_reg_21659[4]),
        .R(1'b0));
  FDRE \add_ln51_471_reg_21329_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_471_fu_17044_p2[0]),
        .Q(add_ln51_471_reg_21329[0]),
        .R(1'b0));
  FDRE \add_ln51_471_reg_21329_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_471_fu_17044_p2[1]),
        .Q(add_ln51_471_reg_21329[1]),
        .R(1'b0));
  FDRE \add_ln51_471_reg_21329_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_471_fu_17044_p2[2]),
        .Q(add_ln51_471_reg_21329[2]),
        .R(1'b0));
  FDRE \add_ln51_477_reg_21334_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_477_fu_17082_p2[0]),
        .Q(add_ln51_477_reg_21334[0]),
        .R(1'b0));
  FDRE \add_ln51_477_reg_21334_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_477_fu_17082_p2[1]),
        .Q(add_ln51_477_reg_21334[1]),
        .R(1'b0));
  FDRE \add_ln51_477_reg_21334_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_477_fu_17082_p2[2]),
        .Q(add_ln51_477_reg_21334[2]),
        .R(1'b0));
  FDRE \add_ln51_479_reg_21339_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_479_reg_21339_reg[0]_0 ),
        .Q(add_ln51_479_reg_21339[0]),
        .R(1'b0));
  FDRE \add_ln51_479_reg_21339_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_479_fu_17094_p2),
        .Q(add_ln51_479_reg_21339[1]),
        .R(1'b0));
  FDRE \add_ln51_480_reg_21344_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_480_reg_21344_reg[0]_0 ),
        .Q(add_ln51_480_reg_21344[0]),
        .R(1'b0));
  FDRE \add_ln51_480_reg_21344_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_480_reg_21344_reg[1]_0 ),
        .Q(add_ln51_480_reg_21344[1]),
        .R(1'b0));
  FDRE \add_ln51_481_reg_21349_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_481_reg_21349_reg[0]_0 ),
        .Q(add_ln51_481_reg_21349[0]),
        .R(1'b0));
  FDRE \add_ln51_481_reg_21349_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_481_reg_21349_reg[1]_0 ),
        .Q(add_ln51_481_reg_21349[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_485_reg_21749[0]_i_1 
       (.I0(add_ln51_477_reg_21334[0]),
        .I1(add_ln51_466_reg_21324[0]),
        .I2(add_ln51_471_reg_21329[0]),
        .I3(add_ln51_479_reg_21339[0]),
        .I4(add_ln51_480_reg_21344[0]),
        .I5(add_ln51_481_reg_21349[0]),
        .O(add_ln51_485_fu_19831_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_485_reg_21749[1]_i_1 
       (.I0(\add_ln51_485_reg_21749[1]_i_2_n_5 ),
        .I1(add_ln51_466_reg_21324[0]),
        .I2(add_ln51_477_reg_21334[0]),
        .I3(add_ln51_471_reg_21329[0]),
        .I4(\add_ln51_485_reg_21749[1]_i_3_n_5 ),
        .O(add_ln51_485_fu_19831_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_485_reg_21749[1]_i_2 
       (.I0(add_ln51_479_reg_21339[0]),
        .I1(add_ln51_480_reg_21344[0]),
        .I2(add_ln51_481_reg_21349[0]),
        .I3(add_ln51_477_reg_21334[0]),
        .I4(add_ln51_466_reg_21324[0]),
        .I5(add_ln51_471_reg_21329[0]),
        .O(\add_ln51_485_reg_21749[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_485_reg_21749[1]_i_3 
       (.I0(add_ln51_477_reg_21334[1]),
        .I1(add_ln51_466_reg_21324[1]),
        .I2(add_ln51_471_reg_21329[1]),
        .I3(zext_ln51_324_fu_19817_p1[1]),
        .O(\add_ln51_485_reg_21749[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_485_reg_21749[2]_i_1 
       (.I0(\add_ln51_485_reg_21749[4]_i_6_n_5 ),
        .I1(\add_ln51_485_reg_21749[4]_i_7_n_5 ),
        .I2(\add_ln51_485_reg_21749[2]_i_2_n_5 ),
        .O(add_ln51_485_fu_19831_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_485_reg_21749[2]_i_2 
       (.I0(add_ln51_471_reg_21329[1]),
        .I1(add_ln51_477_reg_21334[1]),
        .I2(add_ln51_466_reg_21324[1]),
        .I3(zext_ln51_324_fu_19817_p1[2]),
        .I4(\add_ln51_485_reg_21749[4]_i_4_n_5 ),
        .O(\add_ln51_485_reg_21749[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_485_reg_21749[3]_i_1 
       (.I0(\add_ln51_485_reg_21749[4]_i_6_n_5 ),
        .I1(\add_ln51_485_reg_21749[4]_i_7_n_5 ),
        .I2(\add_ln51_485_reg_21749[4]_i_2_n_5 ),
        .I3(zext_ln51_324_fu_19817_p1[2]),
        .I4(\add_ln51_485_reg_21749[4]_i_4_n_5 ),
        .I5(\add_ln51_485_reg_21749[4]_i_3_n_5 ),
        .O(add_ln51_485_fu_19831_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_485_reg_21749[4]_i_1 
       (.I0(\add_ln51_485_reg_21749[4]_i_2_n_5 ),
        .I1(\add_ln51_485_reg_21749[4]_i_3_n_5 ),
        .I2(\add_ln51_485_reg_21749[4]_i_4_n_5 ),
        .I3(zext_ln51_324_fu_19817_p1[2]),
        .I4(\add_ln51_485_reg_21749[4]_i_6_n_5 ),
        .I5(\add_ln51_485_reg_21749[4]_i_7_n_5 ),
        .O(add_ln51_485_fu_19831_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_485_reg_21749[4]_i_2 
       (.I0(add_ln51_466_reg_21324[2]),
        .I1(add_ln51_477_reg_21334[2]),
        .I2(add_ln51_471_reg_21329[2]),
        .O(\add_ln51_485_reg_21749[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_485_reg_21749[4]_i_3 
       (.I0(add_ln51_466_reg_21324[1]),
        .I1(add_ln51_477_reg_21334[1]),
        .I2(add_ln51_471_reg_21329[1]),
        .O(\add_ln51_485_reg_21749[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_485_reg_21749[4]_i_4 
       (.I0(add_ln51_471_reg_21329[2]),
        .I1(add_ln51_466_reg_21324[2]),
        .I2(add_ln51_477_reg_21334[2]),
        .O(\add_ln51_485_reg_21749[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_485_reg_21749[4]_i_5 
       (.I0(add_ln51_480_reg_21344[0]),
        .I1(add_ln51_479_reg_21339[0]),
        .I2(add_ln51_481_reg_21349[0]),
        .I3(add_ln51_481_reg_21349[1]),
        .I4(add_ln51_479_reg_21339[1]),
        .I5(add_ln51_480_reg_21344[1]),
        .O(zext_ln51_324_fu_19817_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_485_reg_21749[4]_i_6 
       (.I0(add_ln51_471_reg_21329[0]),
        .I1(add_ln51_477_reg_21334[0]),
        .I2(add_ln51_466_reg_21324[0]),
        .I3(\add_ln51_485_reg_21749[1]_i_3_n_5 ),
        .I4(\add_ln51_485_reg_21749[1]_i_2_n_5 ),
        .O(\add_ln51_485_reg_21749[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_485_reg_21749[4]_i_7 
       (.I0(zext_ln51_324_fu_19817_p1[1]),
        .I1(add_ln51_477_reg_21334[1]),
        .I2(add_ln51_466_reg_21324[1]),
        .I3(add_ln51_471_reg_21329[1]),
        .O(\add_ln51_485_reg_21749[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_485_reg_21749[4]_i_8 
       (.I0(add_ln51_481_reg_21349[0]),
        .I1(add_ln51_479_reg_21339[0]),
        .I2(add_ln51_480_reg_21344[0]),
        .I3(add_ln51_479_reg_21339[1]),
        .I4(add_ln51_480_reg_21344[1]),
        .I5(add_ln51_481_reg_21349[1]),
        .O(zext_ln51_324_fu_19817_p1[1]));
  FDRE \add_ln51_485_reg_21749_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_485_fu_19831_p2[0]),
        .Q(add_ln51_485_reg_21749[0]),
        .R(1'b0));
  FDRE \add_ln51_485_reg_21749_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_485_fu_19831_p2[1]),
        .Q(add_ln51_485_reg_21749[1]),
        .R(1'b0));
  FDRE \add_ln51_485_reg_21749_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_485_fu_19831_p2[2]),
        .Q(add_ln51_485_reg_21749[2]),
        .R(1'b0));
  FDRE \add_ln51_485_reg_21749_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_485_fu_19831_p2[3]),
        .Q(add_ln51_485_reg_21749[3]),
        .R(1'b0));
  FDRE \add_ln51_485_reg_21749_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_485_fu_19831_p2[4]),
        .Q(add_ln51_485_reg_21749[4]),
        .R(1'b0));
  FDRE \add_ln51_492_reg_21354_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_492_fu_17144_p2[0]),
        .Q(add_ln51_492_reg_21354[0]),
        .R(1'b0));
  FDRE \add_ln51_492_reg_21354_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_492_fu_17144_p2[1]),
        .Q(add_ln51_492_reg_21354[1]),
        .R(1'b0));
  FDRE \add_ln51_492_reg_21354_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_492_fu_17144_p2[2]),
        .Q(add_ln51_492_reg_21354[2]),
        .R(1'b0));
  FDRE \add_ln51_497_reg_21359_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_497_fu_17182_p2[0]),
        .Q(add_ln51_497_reg_21359[0]),
        .R(1'b0));
  FDRE \add_ln51_497_reg_21359_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_497_fu_17182_p2[1]),
        .Q(add_ln51_497_reg_21359[1]),
        .R(1'b0));
  FDRE \add_ln51_497_reg_21359_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_497_fu_17182_p2[2]),
        .Q(add_ln51_497_reg_21359[2]),
        .R(1'b0));
  FDRE \add_ln51_4_reg_20854_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_4_fu_14244_p2[0]),
        .Q(add_ln51_4_reg_20854[0]),
        .R(1'b0));
  FDRE \add_ln51_4_reg_20854_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_4_fu_14244_p2[1]),
        .Q(add_ln51_4_reg_20854[1]),
        .R(1'b0));
  FDRE \add_ln51_4_reg_20854_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_4_fu_14244_p2[2]),
        .Q(add_ln51_4_reg_20854[2]),
        .R(1'b0));
  FDRE \add_ln51_503_reg_21364_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_503_fu_17220_p2[0]),
        .Q(add_ln51_503_reg_21364[0]),
        .R(1'b0));
  FDRE \add_ln51_503_reg_21364_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_503_fu_17220_p2[1]),
        .Q(add_ln51_503_reg_21364[1]),
        .R(1'b0));
  FDRE \add_ln51_503_reg_21364_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_503_fu_17220_p2[2]),
        .Q(add_ln51_503_reg_21364[2]),
        .R(1'b0));
  FDRE \add_ln51_508_reg_21369_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_508_fu_17258_p2[0]),
        .Q(add_ln51_508_reg_21369[0]),
        .R(1'b0));
  FDRE \add_ln51_508_reg_21369_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_508_fu_17258_p2[1]),
        .Q(add_ln51_508_reg_21369[1]),
        .R(1'b0));
  FDRE \add_ln51_508_reg_21369_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_508_fu_17258_p2[2]),
        .Q(add_ln51_508_reg_21369[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_510_reg_21754[0]_i_1 
       (.I0(add_ln51_497_reg_21359[0]),
        .I1(add_ln51_503_reg_21364[0]),
        .I2(add_ln51_492_reg_21354[0]),
        .I3(add_ln51_508_reg_21369[0]),
        .O(add_ln51_510_fu_19869_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_510_reg_21754[1]_i_1 
       (.I0(add_ln51_508_reg_21369[0]),
        .I1(add_ln51_497_reg_21359[0]),
        .I2(add_ln51_492_reg_21354[0]),
        .I3(add_ln51_503_reg_21364[0]),
        .I4(\add_ln51_510_reg_21754[1]_i_2_n_5 ),
        .O(add_ln51_510_fu_19869_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_510_reg_21754[1]_i_2 
       (.I0(add_ln51_497_reg_21359[1]),
        .I1(add_ln51_503_reg_21364[1]),
        .I2(add_ln51_492_reg_21354[1]),
        .I3(add_ln51_508_reg_21369[1]),
        .O(\add_ln51_510_reg_21754[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_510_reg_21754[2]_i_1 
       (.I0(\add_ln51_510_reg_21754[2]_i_2_n_5 ),
        .I1(\add_ln51_510_reg_21754[2]_i_3_n_5 ),
        .I2(add_ln51_497_reg_21359[1]),
        .I3(add_ln51_503_reg_21364[1]),
        .I4(add_ln51_492_reg_21354[1]),
        .I5(add_ln51_508_reg_21369[1]),
        .O(add_ln51_510_fu_19869_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_510_reg_21754[2]_i_2 
       (.I0(add_ln51_508_reg_21369[0]),
        .I1(add_ln51_497_reg_21359[0]),
        .I2(add_ln51_503_reg_21364[0]),
        .I3(add_ln51_492_reg_21354[0]),
        .I4(\add_ln51_510_reg_21754[1]_i_2_n_5 ),
        .O(\add_ln51_510_reg_21754[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_510_reg_21754[2]_i_3 
       (.I0(add_ln51_508_reg_21369[2]),
        .I1(add_ln51_492_reg_21354[2]),
        .I2(add_ln51_503_reg_21364[2]),
        .I3(add_ln51_497_reg_21359[2]),
        .I4(\add_ln51_510_reg_21754[4]_i_3_n_5 ),
        .O(\add_ln51_510_reg_21754[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_510_reg_21754[3]_i_1 
       (.I0(\add_ln51_510_reg_21754[4]_i_2_n_5 ),
        .I1(add_ln51_497_reg_21359[2]),
        .I2(add_ln51_503_reg_21364[2]),
        .I3(add_ln51_492_reg_21354[2]),
        .I4(add_ln51_508_reg_21369[2]),
        .I5(\add_ln51_510_reg_21754[4]_i_3_n_5 ),
        .O(add_ln51_510_fu_19869_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_510_reg_21754[4]_i_1 
       (.I0(\add_ln51_510_reg_21754[4]_i_2_n_5 ),
        .I1(add_ln51_497_reg_21359[2]),
        .I2(add_ln51_492_reg_21354[2]),
        .I3(add_ln51_503_reg_21364[2]),
        .I4(\add_ln51_510_reg_21754[4]_i_3_n_5 ),
        .I5(add_ln51_508_reg_21369[2]),
        .O(add_ln51_510_fu_19869_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_510_reg_21754[4]_i_2 
       (.I0(\add_ln51_510_reg_21754[2]_i_2_n_5 ),
        .I1(add_ln51_497_reg_21359[1]),
        .I2(add_ln51_503_reg_21364[1]),
        .I3(add_ln51_492_reg_21354[1]),
        .I4(add_ln51_508_reg_21369[1]),
        .I5(\add_ln51_510_reg_21754[2]_i_3_n_5 ),
        .O(\add_ln51_510_reg_21754[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_510_reg_21754[4]_i_3 
       (.I0(add_ln51_497_reg_21359[1]),
        .I1(add_ln51_492_reg_21354[1]),
        .I2(add_ln51_503_reg_21364[1]),
        .O(\add_ln51_510_reg_21754[4]_i_3_n_5 ));
  FDRE \add_ln51_510_reg_21754_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_510_fu_19869_p2[0]),
        .Q(add_ln51_510_reg_21754[0]),
        .R(1'b0));
  FDRE \add_ln51_510_reg_21754_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_510_fu_19869_p2[1]),
        .Q(add_ln51_510_reg_21754[1]),
        .R(1'b0));
  FDRE \add_ln51_510_reg_21754_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_510_fu_19869_p2[2]),
        .Q(add_ln51_510_reg_21754[2]),
        .R(1'b0));
  FDRE \add_ln51_510_reg_21754_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_510_fu_19869_p2[3]),
        .Q(add_ln51_510_reg_21754[3]),
        .R(1'b0));
  FDRE \add_ln51_510_reg_21754_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_510_fu_19869_p2[4]),
        .Q(add_ln51_510_reg_21754[4]),
        .R(1'b0));
  FDRE \add_ln51_515_reg_21374_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_515_fu_17296_p2[0]),
        .Q(add_ln51_515_reg_21374[0]),
        .R(1'b0));
  FDRE \add_ln51_515_reg_21374_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_515_fu_17296_p2[1]),
        .Q(add_ln51_515_reg_21374[1]),
        .R(1'b0));
  FDRE \add_ln51_515_reg_21374_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_515_fu_17296_p2[2]),
        .Q(add_ln51_515_reg_21374[2]),
        .R(1'b0));
  FDRE \add_ln51_520_reg_21379_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_520_fu_17334_p2[0]),
        .Q(add_ln51_520_reg_21379[0]),
        .R(1'b0));
  FDRE \add_ln51_520_reg_21379_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_520_fu_17334_p2[1]),
        .Q(add_ln51_520_reg_21379[1]),
        .R(1'b0));
  FDRE \add_ln51_520_reg_21379_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_520_fu_17334_p2[2]),
        .Q(add_ln51_520_reg_21379[2]),
        .R(1'b0));
  FDRE \add_ln51_526_reg_21384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_526_fu_17372_p2[0]),
        .Q(add_ln51_526_reg_21384[0]),
        .R(1'b0));
  FDRE \add_ln51_526_reg_21384_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_526_fu_17372_p2[1]),
        .Q(add_ln51_526_reg_21384[1]),
        .R(1'b0));
  FDRE \add_ln51_526_reg_21384_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_526_fu_17372_p2[2]),
        .Q(add_ln51_526_reg_21384[2]),
        .R(1'b0));
  FDRE \add_ln51_528_reg_21389_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_528_reg_21389_reg[0]_0 ),
        .Q(add_ln51_528_reg_21389[0]),
        .R(1'b0));
  FDRE \add_ln51_528_reg_21389_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_528_fu_17384_p2),
        .Q(add_ln51_528_reg_21389[1]),
        .R(1'b0));
  FDRE \add_ln51_529_reg_21394_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_529_reg_21394_reg[0]_0 ),
        .Q(add_ln51_529_reg_21394[0]),
        .R(1'b0));
  FDRE \add_ln51_529_reg_21394_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_529_reg_21394_reg[1]_0 ),
        .Q(add_ln51_529_reg_21394[1]),
        .R(1'b0));
  FDRE \add_ln51_52_reg_20904_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_52_fu_14534_p2[0]),
        .Q(add_ln51_52_reg_20904[0]),
        .R(1'b0));
  FDRE \add_ln51_52_reg_20904_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_52_fu_14534_p2[1]),
        .Q(add_ln51_52_reg_20904[1]),
        .R(1'b0));
  FDRE \add_ln51_52_reg_20904_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_52_fu_14534_p2[2]),
        .Q(add_ln51_52_reg_20904[2]),
        .R(1'b0));
  FDRE \add_ln51_530_reg_21399_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_530_reg_21399_reg[0]_0 ),
        .Q(add_ln51_530_reg_21399[0]),
        .R(1'b0));
  FDRE \add_ln51_530_reg_21399_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_530_reg_21399_reg[1]_0 ),
        .Q(add_ln51_530_reg_21399[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_534_reg_21759[0]_i_1 
       (.I0(add_ln51_526_reg_21384[0]),
        .I1(add_ln51_515_reg_21374[0]),
        .I2(add_ln51_520_reg_21379[0]),
        .I3(add_ln51_528_reg_21389[0]),
        .I4(add_ln51_529_reg_21394[0]),
        .I5(add_ln51_530_reg_21399[0]),
        .O(add_ln51_534_fu_19929_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_534_reg_21759[1]_i_1 
       (.I0(\add_ln51_534_reg_21759[1]_i_2_n_5 ),
        .I1(add_ln51_515_reg_21374[0]),
        .I2(add_ln51_526_reg_21384[0]),
        .I3(add_ln51_520_reg_21379[0]),
        .I4(\add_ln51_534_reg_21759[1]_i_3_n_5 ),
        .O(add_ln51_534_fu_19929_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_534_reg_21759[1]_i_2 
       (.I0(add_ln51_528_reg_21389[0]),
        .I1(add_ln51_529_reg_21394[0]),
        .I2(add_ln51_530_reg_21399[0]),
        .I3(add_ln51_526_reg_21384[0]),
        .I4(add_ln51_515_reg_21374[0]),
        .I5(add_ln51_520_reg_21379[0]),
        .O(\add_ln51_534_reg_21759[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_534_reg_21759[1]_i_3 
       (.I0(add_ln51_526_reg_21384[1]),
        .I1(add_ln51_515_reg_21374[1]),
        .I2(add_ln51_520_reg_21379[1]),
        .I3(zext_ln51_357_fu_19915_p1[1]),
        .O(\add_ln51_534_reg_21759[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_534_reg_21759[2]_i_1 
       (.I0(\add_ln51_534_reg_21759[4]_i_6_n_5 ),
        .I1(\add_ln51_534_reg_21759[4]_i_7_n_5 ),
        .I2(\add_ln51_534_reg_21759[2]_i_2_n_5 ),
        .O(add_ln51_534_fu_19929_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_534_reg_21759[2]_i_2 
       (.I0(add_ln51_520_reg_21379[1]),
        .I1(add_ln51_526_reg_21384[1]),
        .I2(add_ln51_515_reg_21374[1]),
        .I3(zext_ln51_357_fu_19915_p1[2]),
        .I4(\add_ln51_534_reg_21759[4]_i_4_n_5 ),
        .O(\add_ln51_534_reg_21759[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_534_reg_21759[3]_i_1 
       (.I0(\add_ln51_534_reg_21759[4]_i_6_n_5 ),
        .I1(\add_ln51_534_reg_21759[4]_i_7_n_5 ),
        .I2(\add_ln51_534_reg_21759[4]_i_2_n_5 ),
        .I3(zext_ln51_357_fu_19915_p1[2]),
        .I4(\add_ln51_534_reg_21759[4]_i_4_n_5 ),
        .I5(\add_ln51_534_reg_21759[4]_i_3_n_5 ),
        .O(add_ln51_534_fu_19929_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_534_reg_21759[4]_i_1 
       (.I0(\add_ln51_534_reg_21759[4]_i_2_n_5 ),
        .I1(\add_ln51_534_reg_21759[4]_i_3_n_5 ),
        .I2(\add_ln51_534_reg_21759[4]_i_4_n_5 ),
        .I3(zext_ln51_357_fu_19915_p1[2]),
        .I4(\add_ln51_534_reg_21759[4]_i_6_n_5 ),
        .I5(\add_ln51_534_reg_21759[4]_i_7_n_5 ),
        .O(add_ln51_534_fu_19929_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_534_reg_21759[4]_i_2 
       (.I0(add_ln51_515_reg_21374[2]),
        .I1(add_ln51_526_reg_21384[2]),
        .I2(add_ln51_520_reg_21379[2]),
        .O(\add_ln51_534_reg_21759[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_534_reg_21759[4]_i_3 
       (.I0(add_ln51_515_reg_21374[1]),
        .I1(add_ln51_526_reg_21384[1]),
        .I2(add_ln51_520_reg_21379[1]),
        .O(\add_ln51_534_reg_21759[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_534_reg_21759[4]_i_4 
       (.I0(add_ln51_520_reg_21379[2]),
        .I1(add_ln51_515_reg_21374[2]),
        .I2(add_ln51_526_reg_21384[2]),
        .O(\add_ln51_534_reg_21759[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_534_reg_21759[4]_i_5 
       (.I0(add_ln51_529_reg_21394[0]),
        .I1(add_ln51_528_reg_21389[0]),
        .I2(add_ln51_530_reg_21399[0]),
        .I3(add_ln51_530_reg_21399[1]),
        .I4(add_ln51_528_reg_21389[1]),
        .I5(add_ln51_529_reg_21394[1]),
        .O(zext_ln51_357_fu_19915_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_534_reg_21759[4]_i_6 
       (.I0(add_ln51_520_reg_21379[0]),
        .I1(add_ln51_526_reg_21384[0]),
        .I2(add_ln51_515_reg_21374[0]),
        .I3(\add_ln51_534_reg_21759[1]_i_3_n_5 ),
        .I4(\add_ln51_534_reg_21759[1]_i_2_n_5 ),
        .O(\add_ln51_534_reg_21759[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_534_reg_21759[4]_i_7 
       (.I0(zext_ln51_357_fu_19915_p1[1]),
        .I1(add_ln51_526_reg_21384[1]),
        .I2(add_ln51_515_reg_21374[1]),
        .I3(add_ln51_520_reg_21379[1]),
        .O(\add_ln51_534_reg_21759[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_534_reg_21759[4]_i_8 
       (.I0(add_ln51_530_reg_21399[0]),
        .I1(add_ln51_528_reg_21389[0]),
        .I2(add_ln51_529_reg_21394[0]),
        .I3(add_ln51_528_reg_21389[1]),
        .I4(add_ln51_529_reg_21394[1]),
        .I5(add_ln51_530_reg_21399[1]),
        .O(zext_ln51_357_fu_19915_p1[1]));
  FDRE \add_ln51_534_reg_21759_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_534_fu_19929_p2[0]),
        .Q(add_ln51_534_reg_21759[0]),
        .R(1'b0));
  FDRE \add_ln51_534_reg_21759_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_534_fu_19929_p2[1]),
        .Q(add_ln51_534_reg_21759[1]),
        .R(1'b0));
  FDRE \add_ln51_534_reg_21759_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_534_fu_19929_p2[2]),
        .Q(add_ln51_534_reg_21759[2]),
        .R(1'b0));
  FDRE \add_ln51_534_reg_21759_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_534_fu_19929_p2[3]),
        .Q(add_ln51_534_reg_21759[3]),
        .R(1'b0));
  FDRE \add_ln51_534_reg_21759_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_534_fu_19929_p2[4]),
        .Q(add_ln51_534_reg_21759[4]),
        .R(1'b0));
  FDRE \add_ln51_540_reg_21404_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_540_fu_17434_p2[0]),
        .Q(add_ln51_540_reg_21404[0]),
        .R(1'b0));
  FDRE \add_ln51_540_reg_21404_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_540_fu_17434_p2[1]),
        .Q(add_ln51_540_reg_21404[1]),
        .R(1'b0));
  FDRE \add_ln51_540_reg_21404_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_540_fu_17434_p2[2]),
        .Q(add_ln51_540_reg_21404[2]),
        .R(1'b0));
  FDRE \add_ln51_545_reg_21409_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_545_fu_17472_p2[0]),
        .Q(add_ln51_545_reg_21409[0]),
        .R(1'b0));
  FDRE \add_ln51_545_reg_21409_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_545_fu_17472_p2[1]),
        .Q(add_ln51_545_reg_21409[1]),
        .R(1'b0));
  FDRE \add_ln51_545_reg_21409_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_545_fu_17472_p2[2]),
        .Q(add_ln51_545_reg_21409[2]),
        .R(1'b0));
  FDRE \add_ln51_551_reg_21414_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_551_fu_17510_p2[0]),
        .Q(add_ln51_551_reg_21414[0]),
        .R(1'b0));
  FDRE \add_ln51_551_reg_21414_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_551_fu_17510_p2[1]),
        .Q(add_ln51_551_reg_21414[1]),
        .R(1'b0));
  FDRE \add_ln51_551_reg_21414_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_551_fu_17510_p2[2]),
        .Q(add_ln51_551_reg_21414[2]),
        .R(1'b0));
  FDRE \add_ln51_556_reg_21419_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_556_fu_17548_p2[0]),
        .Q(add_ln51_556_reg_21419[0]),
        .R(1'b0));
  FDRE \add_ln51_556_reg_21419_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_556_fu_17548_p2[1]),
        .Q(add_ln51_556_reg_21419[1]),
        .R(1'b0));
  FDRE \add_ln51_556_reg_21419_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_556_fu_17548_p2[2]),
        .Q(add_ln51_556_reg_21419[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_558_reg_21764[0]_i_1 
       (.I0(add_ln51_545_reg_21409[0]),
        .I1(add_ln51_551_reg_21414[0]),
        .I2(add_ln51_540_reg_21404[0]),
        .I3(add_ln51_556_reg_21419[0]),
        .O(add_ln51_558_fu_19967_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_558_reg_21764[1]_i_1 
       (.I0(add_ln51_556_reg_21419[0]),
        .I1(add_ln51_545_reg_21409[0]),
        .I2(add_ln51_540_reg_21404[0]),
        .I3(add_ln51_551_reg_21414[0]),
        .I4(\add_ln51_558_reg_21764[1]_i_2_n_5 ),
        .O(add_ln51_558_fu_19967_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_558_reg_21764[1]_i_2 
       (.I0(add_ln51_545_reg_21409[1]),
        .I1(add_ln51_551_reg_21414[1]),
        .I2(add_ln51_540_reg_21404[1]),
        .I3(add_ln51_556_reg_21419[1]),
        .O(\add_ln51_558_reg_21764[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_558_reg_21764[2]_i_1 
       (.I0(\add_ln51_558_reg_21764[2]_i_2_n_5 ),
        .I1(\add_ln51_558_reg_21764[2]_i_3_n_5 ),
        .I2(add_ln51_545_reg_21409[1]),
        .I3(add_ln51_551_reg_21414[1]),
        .I4(add_ln51_540_reg_21404[1]),
        .I5(add_ln51_556_reg_21419[1]),
        .O(add_ln51_558_fu_19967_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_558_reg_21764[2]_i_2 
       (.I0(add_ln51_556_reg_21419[0]),
        .I1(add_ln51_545_reg_21409[0]),
        .I2(add_ln51_551_reg_21414[0]),
        .I3(add_ln51_540_reg_21404[0]),
        .I4(\add_ln51_558_reg_21764[1]_i_2_n_5 ),
        .O(\add_ln51_558_reg_21764[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_558_reg_21764[2]_i_3 
       (.I0(add_ln51_556_reg_21419[2]),
        .I1(add_ln51_540_reg_21404[2]),
        .I2(add_ln51_551_reg_21414[2]),
        .I3(add_ln51_545_reg_21409[2]),
        .I4(\add_ln51_558_reg_21764[4]_i_3_n_5 ),
        .O(\add_ln51_558_reg_21764[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_558_reg_21764[3]_i_1 
       (.I0(\add_ln51_558_reg_21764[4]_i_2_n_5 ),
        .I1(add_ln51_545_reg_21409[2]),
        .I2(add_ln51_551_reg_21414[2]),
        .I3(add_ln51_540_reg_21404[2]),
        .I4(add_ln51_556_reg_21419[2]),
        .I5(\add_ln51_558_reg_21764[4]_i_3_n_5 ),
        .O(add_ln51_558_fu_19967_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_558_reg_21764[4]_i_1 
       (.I0(\add_ln51_558_reg_21764[4]_i_2_n_5 ),
        .I1(add_ln51_545_reg_21409[2]),
        .I2(add_ln51_540_reg_21404[2]),
        .I3(add_ln51_551_reg_21414[2]),
        .I4(\add_ln51_558_reg_21764[4]_i_3_n_5 ),
        .I5(add_ln51_556_reg_21419[2]),
        .O(add_ln51_558_fu_19967_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_558_reg_21764[4]_i_2 
       (.I0(\add_ln51_558_reg_21764[2]_i_2_n_5 ),
        .I1(add_ln51_545_reg_21409[1]),
        .I2(add_ln51_551_reg_21414[1]),
        .I3(add_ln51_540_reg_21404[1]),
        .I4(add_ln51_556_reg_21419[1]),
        .I5(\add_ln51_558_reg_21764[2]_i_3_n_5 ),
        .O(\add_ln51_558_reg_21764[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_558_reg_21764[4]_i_3 
       (.I0(add_ln51_545_reg_21409[1]),
        .I1(add_ln51_540_reg_21404[1]),
        .I2(add_ln51_551_reg_21414[1]),
        .O(\add_ln51_558_reg_21764[4]_i_3_n_5 ));
  FDRE \add_ln51_558_reg_21764_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_558_fu_19967_p2[0]),
        .Q(add_ln51_558_reg_21764[0]),
        .R(1'b0));
  FDRE \add_ln51_558_reg_21764_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_558_fu_19967_p2[1]),
        .Q(add_ln51_558_reg_21764[1]),
        .R(1'b0));
  FDRE \add_ln51_558_reg_21764_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_558_fu_19967_p2[2]),
        .Q(add_ln51_558_reg_21764[2]),
        .R(1'b0));
  FDRE \add_ln51_558_reg_21764_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_558_fu_19967_p2[3]),
        .Q(add_ln51_558_reg_21764[3]),
        .R(1'b0));
  FDRE \add_ln51_558_reg_21764_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_558_fu_19967_p2[4]),
        .Q(add_ln51_558_reg_21764[4]),
        .R(1'b0));
  FDRE \add_ln51_563_reg_21424_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_563_fu_17586_p2[0]),
        .Q(add_ln51_563_reg_21424[0]),
        .R(1'b0));
  FDRE \add_ln51_563_reg_21424_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_563_fu_17586_p2[1]),
        .Q(add_ln51_563_reg_21424[1]),
        .R(1'b0));
  FDRE \add_ln51_563_reg_21424_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_563_fu_17586_p2[2]),
        .Q(add_ln51_563_reg_21424[2]),
        .R(1'b0));
  FDRE \add_ln51_568_reg_21429_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_568_fu_17624_p2[0]),
        .Q(add_ln51_568_reg_21429[0]),
        .R(1'b0));
  FDRE \add_ln51_568_reg_21429_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_568_fu_17624_p2[1]),
        .Q(add_ln51_568_reg_21429[1]),
        .R(1'b0));
  FDRE \add_ln51_568_reg_21429_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_568_fu_17624_p2[2]),
        .Q(add_ln51_568_reg_21429[2]),
        .R(1'b0));
  FDRE \add_ln51_574_reg_21434_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_574_fu_17662_p2[0]),
        .Q(add_ln51_574_reg_21434[0]),
        .R(1'b0));
  FDRE \add_ln51_574_reg_21434_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_574_fu_17662_p2[1]),
        .Q(add_ln51_574_reg_21434[1]),
        .R(1'b0));
  FDRE \add_ln51_574_reg_21434_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_574_fu_17662_p2[2]),
        .Q(add_ln51_574_reg_21434[2]),
        .R(1'b0));
  FDRE \add_ln51_576_reg_21439_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_576_reg_21439_reg[0]_0 ),
        .Q(add_ln51_576_reg_21439[0]),
        .R(1'b0));
  FDRE \add_ln51_576_reg_21439_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_576_fu_17674_p2),
        .Q(add_ln51_576_reg_21439[1]),
        .R(1'b0));
  FDRE \add_ln51_577_reg_21444_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_577_reg_21444_reg[0]_0 ),
        .Q(add_ln51_577_reg_21444[0]),
        .R(1'b0));
  FDRE \add_ln51_577_reg_21444_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_577_reg_21444_reg[1]_0 ),
        .Q(add_ln51_577_reg_21444[1]),
        .R(1'b0));
  FDRE \add_ln51_578_reg_21449_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_578_reg_21449_reg[0]_0 ),
        .Q(add_ln51_578_reg_21449[0]),
        .R(1'b0));
  FDRE \add_ln51_578_reg_21449_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_578_reg_21449_reg[1]_0 ),
        .Q(add_ln51_578_reg_21449[1]),
        .R(1'b0));
  FDRE \add_ln51_57_reg_20909_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_57_fu_14572_p2[0]),
        .Q(add_ln51_57_reg_20909[0]),
        .R(1'b0));
  FDRE \add_ln51_57_reg_20909_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_57_fu_14572_p2[1]),
        .Q(add_ln51_57_reg_20909[1]),
        .R(1'b0));
  FDRE \add_ln51_57_reg_20909_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_57_fu_14572_p2[2]),
        .Q(add_ln51_57_reg_20909[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_582_reg_21769[0]_i_1 
       (.I0(add_ln51_574_reg_21434[0]),
        .I1(add_ln51_563_reg_21424[0]),
        .I2(add_ln51_568_reg_21429[0]),
        .I3(add_ln51_576_reg_21439[0]),
        .I4(add_ln51_577_reg_21444[0]),
        .I5(add_ln51_578_reg_21449[0]),
        .O(add_ln51_582_fu_20027_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_582_reg_21769[1]_i_1 
       (.I0(\add_ln51_582_reg_21769[1]_i_2_n_5 ),
        .I1(add_ln51_563_reg_21424[0]),
        .I2(add_ln51_574_reg_21434[0]),
        .I3(add_ln51_568_reg_21429[0]),
        .I4(\add_ln51_582_reg_21769[1]_i_3_n_5 ),
        .O(add_ln51_582_fu_20027_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_582_reg_21769[1]_i_2 
       (.I0(add_ln51_576_reg_21439[0]),
        .I1(add_ln51_577_reg_21444[0]),
        .I2(add_ln51_578_reg_21449[0]),
        .I3(add_ln51_574_reg_21434[0]),
        .I4(add_ln51_563_reg_21424[0]),
        .I5(add_ln51_568_reg_21429[0]),
        .O(\add_ln51_582_reg_21769[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_582_reg_21769[1]_i_3 
       (.I0(add_ln51_574_reg_21434[1]),
        .I1(add_ln51_563_reg_21424[1]),
        .I2(add_ln51_568_reg_21429[1]),
        .I3(zext_ln51_389_fu_20013_p1[1]),
        .O(\add_ln51_582_reg_21769[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_582_reg_21769[2]_i_1 
       (.I0(\add_ln51_582_reg_21769[4]_i_6_n_5 ),
        .I1(\add_ln51_582_reg_21769[4]_i_7_n_5 ),
        .I2(\add_ln51_582_reg_21769[2]_i_2_n_5 ),
        .O(add_ln51_582_fu_20027_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_582_reg_21769[2]_i_2 
       (.I0(add_ln51_568_reg_21429[1]),
        .I1(add_ln51_574_reg_21434[1]),
        .I2(add_ln51_563_reg_21424[1]),
        .I3(zext_ln51_389_fu_20013_p1[2]),
        .I4(\add_ln51_582_reg_21769[4]_i_4_n_5 ),
        .O(\add_ln51_582_reg_21769[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_582_reg_21769[3]_i_1 
       (.I0(\add_ln51_582_reg_21769[4]_i_6_n_5 ),
        .I1(\add_ln51_582_reg_21769[4]_i_7_n_5 ),
        .I2(\add_ln51_582_reg_21769[4]_i_2_n_5 ),
        .I3(zext_ln51_389_fu_20013_p1[2]),
        .I4(\add_ln51_582_reg_21769[4]_i_4_n_5 ),
        .I5(\add_ln51_582_reg_21769[4]_i_3_n_5 ),
        .O(add_ln51_582_fu_20027_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_582_reg_21769[4]_i_1 
       (.I0(\add_ln51_582_reg_21769[4]_i_2_n_5 ),
        .I1(\add_ln51_582_reg_21769[4]_i_3_n_5 ),
        .I2(\add_ln51_582_reg_21769[4]_i_4_n_5 ),
        .I3(zext_ln51_389_fu_20013_p1[2]),
        .I4(\add_ln51_582_reg_21769[4]_i_6_n_5 ),
        .I5(\add_ln51_582_reg_21769[4]_i_7_n_5 ),
        .O(add_ln51_582_fu_20027_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_582_reg_21769[4]_i_2 
       (.I0(add_ln51_563_reg_21424[2]),
        .I1(add_ln51_574_reg_21434[2]),
        .I2(add_ln51_568_reg_21429[2]),
        .O(\add_ln51_582_reg_21769[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_582_reg_21769[4]_i_3 
       (.I0(add_ln51_563_reg_21424[1]),
        .I1(add_ln51_574_reg_21434[1]),
        .I2(add_ln51_568_reg_21429[1]),
        .O(\add_ln51_582_reg_21769[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_582_reg_21769[4]_i_4 
       (.I0(add_ln51_568_reg_21429[2]),
        .I1(add_ln51_563_reg_21424[2]),
        .I2(add_ln51_574_reg_21434[2]),
        .O(\add_ln51_582_reg_21769[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_582_reg_21769[4]_i_5 
       (.I0(add_ln51_577_reg_21444[0]),
        .I1(add_ln51_576_reg_21439[0]),
        .I2(add_ln51_578_reg_21449[0]),
        .I3(add_ln51_578_reg_21449[1]),
        .I4(add_ln51_576_reg_21439[1]),
        .I5(add_ln51_577_reg_21444[1]),
        .O(zext_ln51_389_fu_20013_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_582_reg_21769[4]_i_6 
       (.I0(add_ln51_568_reg_21429[0]),
        .I1(add_ln51_574_reg_21434[0]),
        .I2(add_ln51_563_reg_21424[0]),
        .I3(\add_ln51_582_reg_21769[1]_i_3_n_5 ),
        .I4(\add_ln51_582_reg_21769[1]_i_2_n_5 ),
        .O(\add_ln51_582_reg_21769[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_582_reg_21769[4]_i_7 
       (.I0(zext_ln51_389_fu_20013_p1[1]),
        .I1(add_ln51_574_reg_21434[1]),
        .I2(add_ln51_563_reg_21424[1]),
        .I3(add_ln51_568_reg_21429[1]),
        .O(\add_ln51_582_reg_21769[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_582_reg_21769[4]_i_8 
       (.I0(add_ln51_578_reg_21449[0]),
        .I1(add_ln51_576_reg_21439[0]),
        .I2(add_ln51_577_reg_21444[0]),
        .I3(add_ln51_576_reg_21439[1]),
        .I4(add_ln51_577_reg_21444[1]),
        .I5(add_ln51_578_reg_21449[1]),
        .O(zext_ln51_389_fu_20013_p1[1]));
  FDRE \add_ln51_582_reg_21769_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_582_fu_20027_p2[0]),
        .Q(add_ln51_582_reg_21769[0]),
        .R(1'b0));
  FDRE \add_ln51_582_reg_21769_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_582_fu_20027_p2[1]),
        .Q(add_ln51_582_reg_21769[1]),
        .R(1'b0));
  FDRE \add_ln51_582_reg_21769_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_582_fu_20027_p2[2]),
        .Q(add_ln51_582_reg_21769[2]),
        .R(1'b0));
  FDRE \add_ln51_582_reg_21769_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_582_fu_20027_p2[3]),
        .Q(add_ln51_582_reg_21769[3]),
        .R(1'b0));
  FDRE \add_ln51_582_reg_21769_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_582_fu_20027_p2[4]),
        .Q(add_ln51_582_reg_21769[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_585_reg_21824[3]_i_10 
       (.I0(add_ln51_582_reg_21769[0]),
        .I1(add_ln51_485_reg_21749[0]),
        .I2(add_ln51_534_reg_21759[0]),
        .I3(add_ln51_485_reg_21749[1]),
        .I4(add_ln51_534_reg_21759[1]),
        .I5(add_ln51_582_reg_21769[1]),
        .O(\add_ln51_585_reg_21824[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_585_reg_21824[3]_i_11 
       (.I0(add_ln51_413_reg_21734[2]),
        .I1(\add_ln51_585_reg_21824[7]_i_39_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_40_n_5 ),
        .O(\add_ln51_585_reg_21824[3]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_585_reg_21824[3]_i_12 
       (.I0(add_ln51_582_reg_21769[0]),
        .I1(add_ln51_534_reg_21759[0]),
        .I2(add_ln51_485_reg_21749[0]),
        .O(\add_ln51_585_reg_21824[3]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_585_reg_21824[3]_i_13 
       (.I0(add_ln51_558_reg_21764[0]),
        .I1(add_ln51_437_reg_21739[0]),
        .I2(add_ln51_510_reg_21754[0]),
        .O(\add_ln51_585_reg_21824[3]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_585_reg_21824[3]_i_2 
       (.I0(\add_ln51_585_reg_21824[3]_i_9_n_5 ),
        .I1(\add_ln51_585_reg_21824[3]_i_10_n_5 ),
        .I2(add_ln51_413_reg_21734[1]),
        .I3(add_ln51_461_reg_21744[2]),
        .I4(\add_ln51_585_reg_21824[3]_i_11_n_5 ),
        .O(\add_ln51_585_reg_21824[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_585_reg_21824[3]_i_3 
       (.I0(\add_ln51_585_reg_21824[3]_i_9_n_5 ),
        .I1(\add_ln51_585_reg_21824[3]_i_10_n_5 ),
        .I2(add_ln51_413_reg_21734[1]),
        .I3(add_ln51_461_reg_21744[2]),
        .I4(\add_ln51_585_reg_21824[3]_i_11_n_5 ),
        .O(\add_ln51_585_reg_21824[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_585_reg_21824[3]_i_4 
       (.I0(\add_ln51_585_reg_21824[3]_i_10_n_5 ),
        .I1(\add_ln51_585_reg_21824[3]_i_9_n_5 ),
        .I2(add_ln51_413_reg_21734[1]),
        .I3(add_ln51_461_reg_21744[1]),
        .O(\add_ln51_585_reg_21824[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_585_reg_21824[3]_i_5 
       (.I0(add_ln51_413_reg_21734[3]),
        .I1(\add_ln51_585_reg_21824[7]_i_15_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_16_n_5 ),
        .I3(\add_ln51_585_reg_21824[3]_i_2_n_5 ),
        .I4(add_ln51_461_reg_21744[3]),
        .I5(\add_ln51_585_reg_21824[7]_i_17_n_5 ),
        .O(\add_ln51_585_reg_21824[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln51_585_reg_21824[3]_i_6 
       (.I0(\add_ln51_585_reg_21824[3]_i_11_n_5 ),
        .I1(add_ln51_461_reg_21744[2]),
        .I2(add_ln51_413_reg_21734[1]),
        .I3(\add_ln51_585_reg_21824[3]_i_9_n_5 ),
        .I4(\add_ln51_585_reg_21824[3]_i_10_n_5 ),
        .I5(add_ln51_461_reg_21744[1]),
        .O(\add_ln51_585_reg_21824[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h566A6A566A56566A)) 
    \add_ln51_585_reg_21824[3]_i_7 
       (.I0(\add_ln51_585_reg_21824[3]_i_4_n_5 ),
        .I1(add_ln51_413_reg_21734[0]),
        .I2(\add_ln51_585_reg_21824[3]_i_12_n_5 ),
        .I3(add_ln51_558_reg_21764[0]),
        .I4(add_ln51_437_reg_21739[0]),
        .I5(add_ln51_510_reg_21754[0]),
        .O(\add_ln51_585_reg_21824[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_585_reg_21824[3]_i_8 
       (.I0(add_ln51_485_reg_21749[0]),
        .I1(add_ln51_534_reg_21759[0]),
        .I2(add_ln51_582_reg_21769[0]),
        .I3(\add_ln51_585_reg_21824[3]_i_13_n_5 ),
        .I4(add_ln51_413_reg_21734[0]),
        .I5(add_ln51_461_reg_21744[0]),
        .O(\add_ln51_585_reg_21824[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_585_reg_21824[3]_i_9 
       (.I0(add_ln51_558_reg_21764[0]),
        .I1(add_ln51_510_reg_21754[0]),
        .I2(add_ln51_437_reg_21739[0]),
        .I3(add_ln51_510_reg_21754[1]),
        .I4(add_ln51_437_reg_21739[1]),
        .I5(add_ln51_558_reg_21764[1]),
        .O(\add_ln51_585_reg_21824[3]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_585_reg_21824[7]_i_10 
       (.I0(\add_ln51_585_reg_21824[7]_i_18_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_19_n_5 ),
        .I2(add_ln51_582_reg_21769[4]),
        .I3(add_ln51_485_reg_21749[4]),
        .I4(add_ln51_534_reg_21759[4]),
        .O(\add_ln51_585_reg_21824[7]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_11 
       (.I0(\add_ln51_585_reg_21824[7]_i_12_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_13_n_5 ),
        .I2(add_ln51_413_reg_21734[4]),
        .O(\add_ln51_585_reg_21824[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    \add_ln51_585_reg_21824[7]_i_12 
       (.I0(\add_ln51_585_reg_21824[7]_i_27_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_28_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_29_n_5 ),
        .I3(\add_ln51_585_reg_21824[7]_i_30_n_5 ),
        .I4(\add_ln51_585_reg_21824[7]_i_31_n_5 ),
        .I5(\add_ln51_585_reg_21824[7]_i_32_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    \add_ln51_585_reg_21824[7]_i_13 
       (.I0(\add_ln51_585_reg_21824[7]_i_33_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_34_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_35_n_5 ),
        .I3(\add_ln51_585_reg_21824[7]_i_36_n_5 ),
        .I4(\add_ln51_585_reg_21824[7]_i_37_n_5 ),
        .I5(\add_ln51_585_reg_21824[7]_i_38_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_14 
       (.I0(\add_ln51_585_reg_21824[7]_i_15_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_16_n_5 ),
        .I2(add_ln51_413_reg_21734[3]),
        .O(\add_ln51_585_reg_21824[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_585_reg_21824[7]_i_15 
       (.I0(\add_ln51_585_reg_21824[7]_i_29_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_28_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_31_n_5 ),
        .I3(add_ln51_437_reg_21739[2]),
        .I4(add_ln51_510_reg_21754[2]),
        .I5(add_ln51_558_reg_21764[2]),
        .O(\add_ln51_585_reg_21824[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_585_reg_21824[7]_i_16 
       (.I0(\add_ln51_585_reg_21824[7]_i_35_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_34_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_37_n_5 ),
        .I3(add_ln51_534_reg_21759[2]),
        .I4(add_ln51_485_reg_21749[2]),
        .I5(add_ln51_582_reg_21769[2]),
        .O(\add_ln51_585_reg_21824[7]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_17 
       (.I0(\add_ln51_585_reg_21824[7]_i_39_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_40_n_5 ),
        .I2(add_ln51_413_reg_21734[2]),
        .O(\add_ln51_585_reg_21824[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_585_reg_21824[7]_i_18 
       (.I0(\add_ln51_585_reg_21824[7]_i_37_n_5 ),
        .I1(add_ln51_582_reg_21769[2]),
        .I2(add_ln51_485_reg_21749[2]),
        .I3(add_ln51_534_reg_21759[2]),
        .I4(\add_ln51_585_reg_21824[7]_i_35_n_5 ),
        .I5(\add_ln51_585_reg_21824[7]_i_34_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_19 
       (.I0(add_ln51_534_reg_21759[3]),
        .I1(add_ln51_485_reg_21749[3]),
        .I2(add_ln51_582_reg_21769[3]),
        .O(\add_ln51_585_reg_21824[7]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_2 
       (.I0(\add_ln51_585_reg_21824[7]_i_9_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_10_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_11_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hE8808000)) 
    \add_ln51_585_reg_21824[7]_i_20 
       (.I0(\add_ln51_585_reg_21824[7]_i_25_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_26_n_5 ),
        .I2(add_ln51_558_reg_21764[4]),
        .I3(add_ln51_437_reg_21739[4]),
        .I4(add_ln51_510_reg_21754[4]),
        .O(\add_ln51_585_reg_21824[7]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_21 
       (.I0(add_ln51_437_reg_21739[4]),
        .I1(add_ln51_510_reg_21754[4]),
        .I2(add_ln51_558_reg_21764[4]),
        .O(\add_ln51_585_reg_21824[7]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_585_reg_21824[7]_i_22 
       (.I0(add_ln51_510_reg_21754[4]),
        .I1(add_ln51_437_reg_21739[4]),
        .I2(add_ln51_558_reg_21764[4]),
        .I3(\add_ln51_585_reg_21824[7]_i_26_n_5 ),
        .I4(\add_ln51_585_reg_21824[7]_i_25_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_23 
       (.I0(add_ln51_534_reg_21759[4]),
        .I1(add_ln51_485_reg_21749[4]),
        .I2(add_ln51_582_reg_21769[4]),
        .O(\add_ln51_585_reg_21824[7]_i_23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_585_reg_21824[7]_i_24 
       (.I0(add_ln51_485_reg_21749[4]),
        .I1(add_ln51_534_reg_21759[4]),
        .I2(add_ln51_582_reg_21769[4]),
        .I3(\add_ln51_585_reg_21824[7]_i_19_n_5 ),
        .I4(\add_ln51_585_reg_21824[7]_i_18_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_585_reg_21824[7]_i_25 
       (.I0(\add_ln51_585_reg_21824[7]_i_31_n_5 ),
        .I1(add_ln51_558_reg_21764[2]),
        .I2(add_ln51_510_reg_21754[2]),
        .I3(add_ln51_437_reg_21739[2]),
        .I4(\add_ln51_585_reg_21824[7]_i_29_n_5 ),
        .I5(\add_ln51_585_reg_21824[7]_i_28_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_26 
       (.I0(add_ln51_437_reg_21739[3]),
        .I1(add_ln51_510_reg_21754[3]),
        .I2(add_ln51_558_reg_21764[3]),
        .O(\add_ln51_585_reg_21824[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_585_reg_21824[7]_i_27 
       (.I0(add_ln51_558_reg_21764[2]),
        .I1(add_ln51_437_reg_21739[2]),
        .I2(add_ln51_510_reg_21754[2]),
        .O(\add_ln51_585_reg_21824[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_28 
       (.I0(add_ln51_437_reg_21739[1]),
        .I1(add_ln51_510_reg_21754[1]),
        .I2(add_ln51_558_reg_21764[1]),
        .O(\add_ln51_585_reg_21824[7]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \add_ln51_585_reg_21824[7]_i_29 
       (.I0(add_ln51_510_reg_21754[1]),
        .I1(add_ln51_437_reg_21739[1]),
        .I2(add_ln51_558_reg_21764[1]),
        .I3(add_ln51_558_reg_21764[0]),
        .I4(add_ln51_510_reg_21754[0]),
        .I5(add_ln51_437_reg_21739[0]),
        .O(\add_ln51_585_reg_21824[7]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_585_reg_21824[7]_i_3 
       (.I0(add_ln51_413_reg_21734[4]),
        .I1(\add_ln51_585_reg_21824[7]_i_12_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_13_n_5 ),
        .I3(add_ln51_461_reg_21744[4]),
        .I4(\add_ln51_585_reg_21824[7]_i_14_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_30 
       (.I0(add_ln51_437_reg_21739[2]),
        .I1(add_ln51_510_reg_21754[2]),
        .I2(add_ln51_558_reg_21764[2]),
        .O(\add_ln51_585_reg_21824[7]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_585_reg_21824[7]_i_31 
       (.I0(add_ln51_558_reg_21764[3]),
        .I1(add_ln51_437_reg_21739[3]),
        .I2(add_ln51_510_reg_21754[3]),
        .O(\add_ln51_585_reg_21824[7]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_585_reg_21824[7]_i_32 
       (.I0(add_ln51_558_reg_21764[3]),
        .I1(add_ln51_510_reg_21754[3]),
        .I2(add_ln51_437_reg_21739[3]),
        .I3(add_ln51_510_reg_21754[4]),
        .I4(add_ln51_437_reg_21739[4]),
        .I5(add_ln51_558_reg_21764[4]),
        .O(\add_ln51_585_reg_21824[7]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_585_reg_21824[7]_i_33 
       (.I0(add_ln51_582_reg_21769[2]),
        .I1(add_ln51_534_reg_21759[2]),
        .I2(add_ln51_485_reg_21749[2]),
        .O(\add_ln51_585_reg_21824[7]_i_33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_34 
       (.I0(add_ln51_534_reg_21759[1]),
        .I1(add_ln51_485_reg_21749[1]),
        .I2(add_ln51_582_reg_21769[1]),
        .O(\add_ln51_585_reg_21824[7]_i_34_n_5 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \add_ln51_585_reg_21824[7]_i_35 
       (.I0(add_ln51_485_reg_21749[1]),
        .I1(add_ln51_534_reg_21759[1]),
        .I2(add_ln51_582_reg_21769[1]),
        .I3(add_ln51_582_reg_21769[0]),
        .I4(add_ln51_485_reg_21749[0]),
        .I5(add_ln51_534_reg_21759[0]),
        .O(\add_ln51_585_reg_21824[7]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_585_reg_21824[7]_i_36 
       (.I0(add_ln51_534_reg_21759[2]),
        .I1(add_ln51_485_reg_21749[2]),
        .I2(add_ln51_582_reg_21769[2]),
        .O(\add_ln51_585_reg_21824[7]_i_36_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_585_reg_21824[7]_i_37 
       (.I0(add_ln51_582_reg_21769[3]),
        .I1(add_ln51_534_reg_21759[3]),
        .I2(add_ln51_485_reg_21749[3]),
        .O(\add_ln51_585_reg_21824[7]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_585_reg_21824[7]_i_38 
       (.I0(add_ln51_582_reg_21769[3]),
        .I1(add_ln51_485_reg_21749[3]),
        .I2(add_ln51_534_reg_21759[3]),
        .I3(add_ln51_485_reg_21749[4]),
        .I4(add_ln51_534_reg_21759[4]),
        .I5(add_ln51_582_reg_21769[4]),
        .O(\add_ln51_585_reg_21824[7]_i_38_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln51_585_reg_21824[7]_i_39 
       (.I0(\add_ln51_585_reg_21824[7]_i_29_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_27_n_5 ),
        .I2(add_ln51_437_reg_21739[1]),
        .I3(add_ln51_510_reg_21754[1]),
        .I4(add_ln51_558_reg_21764[1]),
        .O(\add_ln51_585_reg_21824[7]_i_39_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_585_reg_21824[7]_i_4 
       (.I0(add_ln51_413_reg_21734[3]),
        .I1(\add_ln51_585_reg_21824[7]_i_15_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_16_n_5 ),
        .I3(add_ln51_461_reg_21744[3]),
        .I4(\add_ln51_585_reg_21824[7]_i_17_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln51_585_reg_21824[7]_i_40 
       (.I0(\add_ln51_585_reg_21824[7]_i_35_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_33_n_5 ),
        .I2(add_ln51_534_reg_21759[1]),
        .I3(add_ln51_485_reg_21749[1]),
        .I4(add_ln51_582_reg_21769[1]),
        .O(\add_ln51_585_reg_21824[7]_i_40_n_5 ));
  LUT6 #(
    .INIT(64'hE880800000000000)) 
    \add_ln51_585_reg_21824[7]_i_5 
       (.I0(\add_ln51_585_reg_21824[7]_i_18_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_19_n_5 ),
        .I2(add_ln51_582_reg_21769[4]),
        .I3(add_ln51_534_reg_21759[4]),
        .I4(add_ln51_485_reg_21749[4]),
        .I5(\add_ln51_585_reg_21824[7]_i_20_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_585_reg_21824[7]_i_6 
       (.I0(\add_ln51_585_reg_21824[7]_i_11_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_21_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_22_n_5 ),
        .I3(\add_ln51_585_reg_21824[7]_i_23_n_5 ),
        .I4(\add_ln51_585_reg_21824[7]_i_24_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_585_reg_21824[7]_i_7 
       (.I0(\add_ln51_585_reg_21824[7]_i_3_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_10_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_9_n_5 ),
        .I3(\add_ln51_585_reg_21824[7]_i_11_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_585_reg_21824[7]_i_8 
       (.I0(add_ln51_413_reg_21734[4]),
        .I1(\add_ln51_585_reg_21824[7]_i_12_n_5 ),
        .I2(\add_ln51_585_reg_21824[7]_i_13_n_5 ),
        .I3(\add_ln51_585_reg_21824[7]_i_4_n_5 ),
        .I4(add_ln51_461_reg_21744[4]),
        .I5(\add_ln51_585_reg_21824[7]_i_14_n_5 ),
        .O(\add_ln51_585_reg_21824[7]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_585_reg_21824[7]_i_9 
       (.I0(\add_ln51_585_reg_21824[7]_i_25_n_5 ),
        .I1(\add_ln51_585_reg_21824[7]_i_26_n_5 ),
        .I2(add_ln51_558_reg_21764[4]),
        .I3(add_ln51_510_reg_21754[4]),
        .I4(add_ln51_437_reg_21739[4]),
        .O(\add_ln51_585_reg_21824[7]_i_9_n_5 ));
  FDRE \add_ln51_585_reg_21824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_585_fu_20689_p2[0]),
        .Q(add_ln51_585_reg_21824[0]),
        .R(1'b0));
  FDRE \add_ln51_585_reg_21824_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_585_fu_20689_p2[1]),
        .Q(add_ln51_585_reg_21824[1]),
        .R(1'b0));
  FDRE \add_ln51_585_reg_21824_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_585_fu_20689_p2[2]),
        .Q(add_ln51_585_reg_21824[2]),
        .R(1'b0));
  FDRE \add_ln51_585_reg_21824_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_585_fu_20689_p2[3]),
        .Q(add_ln51_585_reg_21824[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_585_reg_21824_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln51_585_reg_21824_reg[3]_i_1_n_5 ,\add_ln51_585_reg_21824_reg[3]_i_1_n_6 ,\add_ln51_585_reg_21824_reg[3]_i_1_n_7 ,\add_ln51_585_reg_21824_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln51_585_reg_21824[3]_i_2_n_5 ,\add_ln51_585_reg_21824[3]_i_3_n_5 ,\add_ln51_585_reg_21824[3]_i_4_n_5 ,add_ln51_461_reg_21744[0]}),
        .O(add_ln51_585_fu_20689_p2[3:0]),
        .S({\add_ln51_585_reg_21824[3]_i_5_n_5 ,\add_ln51_585_reg_21824[3]_i_6_n_5 ,\add_ln51_585_reg_21824[3]_i_7_n_5 ,\add_ln51_585_reg_21824[3]_i_8_n_5 }));
  FDRE \add_ln51_585_reg_21824_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_585_fu_20689_p2[4]),
        .Q(add_ln51_585_reg_21824[4]),
        .R(1'b0));
  FDRE \add_ln51_585_reg_21824_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_585_fu_20689_p2[5]),
        .Q(add_ln51_585_reg_21824[5]),
        .R(1'b0));
  FDRE \add_ln51_585_reg_21824_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_585_fu_20689_p2[6]),
        .Q(add_ln51_585_reg_21824[6]),
        .R(1'b0));
  FDRE \add_ln51_585_reg_21824_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_585_fu_20689_p2[7]),
        .Q(add_ln51_585_reg_21824[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_585_reg_21824_reg[7]_i_1 
       (.CI(\add_ln51_585_reg_21824_reg[3]_i_1_n_5 ),
        .CO({\NLW_add_ln51_585_reg_21824_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln51_585_reg_21824_reg[7]_i_1_n_6 ,\add_ln51_585_reg_21824_reg[7]_i_1_n_7 ,\add_ln51_585_reg_21824_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln51_585_reg_21824[7]_i_2_n_5 ,\add_ln51_585_reg_21824[7]_i_3_n_5 ,\add_ln51_585_reg_21824[7]_i_4_n_5 }),
        .O(add_ln51_585_fu_20689_p2[7:4]),
        .S({\add_ln51_585_reg_21824[7]_i_5_n_5 ,\add_ln51_585_reg_21824[7]_i_6_n_5 ,\add_ln51_585_reg_21824[7]_i_7_n_5 ,\add_ln51_585_reg_21824[7]_i_8_n_5 }));
  FDRE \add_ln51_590_reg_21454_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_590_fu_17724_p2[0]),
        .Q(add_ln51_590_reg_21454[0]),
        .R(1'b0));
  FDRE \add_ln51_590_reg_21454_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_590_fu_17724_p2[1]),
        .Q(add_ln51_590_reg_21454[1]),
        .R(1'b0));
  FDRE \add_ln51_590_reg_21454_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_590_fu_17724_p2[2]),
        .Q(add_ln51_590_reg_21454[2]),
        .R(1'b0));
  FDRE \add_ln51_595_reg_21459_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_595_fu_17762_p2[0]),
        .Q(add_ln51_595_reg_21459[0]),
        .R(1'b0));
  FDRE \add_ln51_595_reg_21459_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_595_fu_17762_p2[1]),
        .Q(add_ln51_595_reg_21459[1]),
        .R(1'b0));
  FDRE \add_ln51_595_reg_21459_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_595_fu_17762_p2[2]),
        .Q(add_ln51_595_reg_21459[2]),
        .R(1'b0));
  FDRE \add_ln51_601_reg_21464_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_601_fu_17800_p2[0]),
        .Q(add_ln51_601_reg_21464[0]),
        .R(1'b0));
  FDRE \add_ln51_601_reg_21464_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_601_fu_17800_p2[1]),
        .Q(add_ln51_601_reg_21464[1]),
        .R(1'b0));
  FDRE \add_ln51_601_reg_21464_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_601_fu_17800_p2[2]),
        .Q(add_ln51_601_reg_21464[2]),
        .R(1'b0));
  FDRE \add_ln51_606_reg_21469_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_606_fu_17838_p2[0]),
        .Q(add_ln51_606_reg_21469[0]),
        .R(1'b0));
  FDRE \add_ln51_606_reg_21469_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_606_fu_17838_p2[1]),
        .Q(add_ln51_606_reg_21469[1]),
        .R(1'b0));
  FDRE \add_ln51_606_reg_21469_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_606_fu_17838_p2[2]),
        .Q(add_ln51_606_reg_21469[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_608_reg_21774[0]_i_1 
       (.I0(add_ln51_595_reg_21459[0]),
        .I1(add_ln51_601_reg_21464[0]),
        .I2(add_ln51_590_reg_21454[0]),
        .I3(add_ln51_606_reg_21469[0]),
        .O(add_ln51_608_fu_20065_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_608_reg_21774[1]_i_1 
       (.I0(add_ln51_606_reg_21469[0]),
        .I1(add_ln51_595_reg_21459[0]),
        .I2(add_ln51_590_reg_21454[0]),
        .I3(add_ln51_601_reg_21464[0]),
        .I4(\add_ln51_608_reg_21774[1]_i_2_n_5 ),
        .O(add_ln51_608_fu_20065_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_608_reg_21774[1]_i_2 
       (.I0(add_ln51_595_reg_21459[1]),
        .I1(add_ln51_601_reg_21464[1]),
        .I2(add_ln51_590_reg_21454[1]),
        .I3(add_ln51_606_reg_21469[1]),
        .O(\add_ln51_608_reg_21774[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_608_reg_21774[2]_i_1 
       (.I0(\add_ln51_608_reg_21774[2]_i_2_n_5 ),
        .I1(\add_ln51_608_reg_21774[2]_i_3_n_5 ),
        .I2(add_ln51_595_reg_21459[1]),
        .I3(add_ln51_601_reg_21464[1]),
        .I4(add_ln51_590_reg_21454[1]),
        .I5(add_ln51_606_reg_21469[1]),
        .O(add_ln51_608_fu_20065_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_608_reg_21774[2]_i_2 
       (.I0(add_ln51_606_reg_21469[0]),
        .I1(add_ln51_595_reg_21459[0]),
        .I2(add_ln51_601_reg_21464[0]),
        .I3(add_ln51_590_reg_21454[0]),
        .I4(\add_ln51_608_reg_21774[1]_i_2_n_5 ),
        .O(\add_ln51_608_reg_21774[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_608_reg_21774[2]_i_3 
       (.I0(add_ln51_606_reg_21469[2]),
        .I1(add_ln51_590_reg_21454[2]),
        .I2(add_ln51_601_reg_21464[2]),
        .I3(add_ln51_595_reg_21459[2]),
        .I4(\add_ln51_608_reg_21774[4]_i_3_n_5 ),
        .O(\add_ln51_608_reg_21774[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_608_reg_21774[3]_i_1 
       (.I0(\add_ln51_608_reg_21774[4]_i_2_n_5 ),
        .I1(add_ln51_595_reg_21459[2]),
        .I2(add_ln51_601_reg_21464[2]),
        .I3(add_ln51_590_reg_21454[2]),
        .I4(add_ln51_606_reg_21469[2]),
        .I5(\add_ln51_608_reg_21774[4]_i_3_n_5 ),
        .O(add_ln51_608_fu_20065_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_608_reg_21774[4]_i_1 
       (.I0(\add_ln51_608_reg_21774[4]_i_2_n_5 ),
        .I1(add_ln51_595_reg_21459[2]),
        .I2(add_ln51_590_reg_21454[2]),
        .I3(add_ln51_601_reg_21464[2]),
        .I4(\add_ln51_608_reg_21774[4]_i_3_n_5 ),
        .I5(add_ln51_606_reg_21469[2]),
        .O(add_ln51_608_fu_20065_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_608_reg_21774[4]_i_2 
       (.I0(\add_ln51_608_reg_21774[2]_i_2_n_5 ),
        .I1(add_ln51_595_reg_21459[1]),
        .I2(add_ln51_601_reg_21464[1]),
        .I3(add_ln51_590_reg_21454[1]),
        .I4(add_ln51_606_reg_21469[1]),
        .I5(\add_ln51_608_reg_21774[2]_i_3_n_5 ),
        .O(\add_ln51_608_reg_21774[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_608_reg_21774[4]_i_3 
       (.I0(add_ln51_595_reg_21459[1]),
        .I1(add_ln51_590_reg_21454[1]),
        .I2(add_ln51_601_reg_21464[1]),
        .O(\add_ln51_608_reg_21774[4]_i_3_n_5 ));
  FDRE \add_ln51_608_reg_21774_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_608_fu_20065_p2[0]),
        .Q(add_ln51_608_reg_21774[0]),
        .R(1'b0));
  FDRE \add_ln51_608_reg_21774_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_608_fu_20065_p2[1]),
        .Q(add_ln51_608_reg_21774[1]),
        .R(1'b0));
  FDRE \add_ln51_608_reg_21774_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_608_fu_20065_p2[2]),
        .Q(add_ln51_608_reg_21774[2]),
        .R(1'b0));
  FDRE \add_ln51_608_reg_21774_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_608_fu_20065_p2[3]),
        .Q(add_ln51_608_reg_21774[3]),
        .R(1'b0));
  FDRE \add_ln51_608_reg_21774_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_608_fu_20065_p2[4]),
        .Q(add_ln51_608_reg_21774[4]),
        .R(1'b0));
  FDRE \add_ln51_613_reg_21474_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_613_fu_17876_p2[0]),
        .Q(add_ln51_613_reg_21474[0]),
        .R(1'b0));
  FDRE \add_ln51_613_reg_21474_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_613_fu_17876_p2[1]),
        .Q(add_ln51_613_reg_21474[1]),
        .R(1'b0));
  FDRE \add_ln51_613_reg_21474_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_613_fu_17876_p2[2]),
        .Q(add_ln51_613_reg_21474[2]),
        .R(1'b0));
  FDRE \add_ln51_618_reg_21479_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_618_fu_17914_p2[0]),
        .Q(add_ln51_618_reg_21479[0]),
        .R(1'b0));
  FDRE \add_ln51_618_reg_21479_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_618_fu_17914_p2[1]),
        .Q(add_ln51_618_reg_21479[1]),
        .R(1'b0));
  FDRE \add_ln51_618_reg_21479_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_618_fu_17914_p2[2]),
        .Q(add_ln51_618_reg_21479[2]),
        .R(1'b0));
  FDRE \add_ln51_624_reg_21484_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_624_fu_17952_p2[0]),
        .Q(add_ln51_624_reg_21484[0]),
        .R(1'b0));
  FDRE \add_ln51_624_reg_21484_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_624_fu_17952_p2[1]),
        .Q(add_ln51_624_reg_21484[1]),
        .R(1'b0));
  FDRE \add_ln51_624_reg_21484_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_624_fu_17952_p2[2]),
        .Q(add_ln51_624_reg_21484[2]),
        .R(1'b0));
  FDRE \add_ln51_626_reg_21489_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_626_reg_21489_reg[0]_0 ),
        .Q(add_ln51_626_reg_21489[0]),
        .R(1'b0));
  FDRE \add_ln51_626_reg_21489_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_626_fu_17964_p2),
        .Q(add_ln51_626_reg_21489[1]),
        .R(1'b0));
  FDRE \add_ln51_627_reg_21494_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_627_reg_21494_reg[0]_0 ),
        .Q(add_ln51_627_reg_21494[0]),
        .R(1'b0));
  FDRE \add_ln51_627_reg_21494_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_627_reg_21494_reg[1]_0 ),
        .Q(add_ln51_627_reg_21494[1]),
        .R(1'b0));
  FDRE \add_ln51_628_reg_21499_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_628_reg_21499_reg[0]_0 ),
        .Q(add_ln51_628_reg_21499[0]),
        .R(1'b0));
  FDRE \add_ln51_628_reg_21499_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_628_reg_21499_reg[1]_0 ),
        .Q(add_ln51_628_reg_21499[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_632_reg_21779[0]_i_1 
       (.I0(add_ln51_624_reg_21484[0]),
        .I1(add_ln51_613_reg_21474[0]),
        .I2(add_ln51_618_reg_21479[0]),
        .I3(add_ln51_626_reg_21489[0]),
        .I4(add_ln51_627_reg_21494[0]),
        .I5(add_ln51_628_reg_21499[0]),
        .O(add_ln51_632_fu_20125_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_632_reg_21779[1]_i_1 
       (.I0(\add_ln51_632_reg_21779[1]_i_2_n_5 ),
        .I1(add_ln51_613_reg_21474[0]),
        .I2(add_ln51_624_reg_21484[0]),
        .I3(add_ln51_618_reg_21479[0]),
        .I4(\add_ln51_632_reg_21779[1]_i_3_n_5 ),
        .O(add_ln51_632_fu_20125_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_632_reg_21779[1]_i_2 
       (.I0(add_ln51_626_reg_21489[0]),
        .I1(add_ln51_627_reg_21494[0]),
        .I2(add_ln51_628_reg_21499[0]),
        .I3(add_ln51_624_reg_21484[0]),
        .I4(add_ln51_613_reg_21474[0]),
        .I5(add_ln51_618_reg_21479[0]),
        .O(\add_ln51_632_reg_21779[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_632_reg_21779[1]_i_3 
       (.I0(add_ln51_624_reg_21484[1]),
        .I1(add_ln51_613_reg_21474[1]),
        .I2(add_ln51_618_reg_21479[1]),
        .I3(zext_ln51_423_fu_20111_p1[1]),
        .O(\add_ln51_632_reg_21779[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_632_reg_21779[2]_i_1 
       (.I0(\add_ln51_632_reg_21779[4]_i_6_n_5 ),
        .I1(\add_ln51_632_reg_21779[4]_i_7_n_5 ),
        .I2(\add_ln51_632_reg_21779[2]_i_2_n_5 ),
        .O(add_ln51_632_fu_20125_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_632_reg_21779[2]_i_2 
       (.I0(add_ln51_618_reg_21479[1]),
        .I1(add_ln51_624_reg_21484[1]),
        .I2(add_ln51_613_reg_21474[1]),
        .I3(zext_ln51_423_fu_20111_p1[2]),
        .I4(\add_ln51_632_reg_21779[4]_i_4_n_5 ),
        .O(\add_ln51_632_reg_21779[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_632_reg_21779[3]_i_1 
       (.I0(\add_ln51_632_reg_21779[4]_i_6_n_5 ),
        .I1(\add_ln51_632_reg_21779[4]_i_7_n_5 ),
        .I2(\add_ln51_632_reg_21779[4]_i_2_n_5 ),
        .I3(zext_ln51_423_fu_20111_p1[2]),
        .I4(\add_ln51_632_reg_21779[4]_i_4_n_5 ),
        .I5(\add_ln51_632_reg_21779[4]_i_3_n_5 ),
        .O(add_ln51_632_fu_20125_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_632_reg_21779[4]_i_1 
       (.I0(\add_ln51_632_reg_21779[4]_i_2_n_5 ),
        .I1(\add_ln51_632_reg_21779[4]_i_3_n_5 ),
        .I2(\add_ln51_632_reg_21779[4]_i_4_n_5 ),
        .I3(zext_ln51_423_fu_20111_p1[2]),
        .I4(\add_ln51_632_reg_21779[4]_i_6_n_5 ),
        .I5(\add_ln51_632_reg_21779[4]_i_7_n_5 ),
        .O(add_ln51_632_fu_20125_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_632_reg_21779[4]_i_2 
       (.I0(add_ln51_613_reg_21474[2]),
        .I1(add_ln51_624_reg_21484[2]),
        .I2(add_ln51_618_reg_21479[2]),
        .O(\add_ln51_632_reg_21779[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_632_reg_21779[4]_i_3 
       (.I0(add_ln51_613_reg_21474[1]),
        .I1(add_ln51_624_reg_21484[1]),
        .I2(add_ln51_618_reg_21479[1]),
        .O(\add_ln51_632_reg_21779[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_632_reg_21779[4]_i_4 
       (.I0(add_ln51_618_reg_21479[2]),
        .I1(add_ln51_613_reg_21474[2]),
        .I2(add_ln51_624_reg_21484[2]),
        .O(\add_ln51_632_reg_21779[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_632_reg_21779[4]_i_5 
       (.I0(add_ln51_627_reg_21494[0]),
        .I1(add_ln51_626_reg_21489[0]),
        .I2(add_ln51_628_reg_21499[0]),
        .I3(add_ln51_628_reg_21499[1]),
        .I4(add_ln51_626_reg_21489[1]),
        .I5(add_ln51_627_reg_21494[1]),
        .O(zext_ln51_423_fu_20111_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_632_reg_21779[4]_i_6 
       (.I0(add_ln51_618_reg_21479[0]),
        .I1(add_ln51_624_reg_21484[0]),
        .I2(add_ln51_613_reg_21474[0]),
        .I3(\add_ln51_632_reg_21779[1]_i_3_n_5 ),
        .I4(\add_ln51_632_reg_21779[1]_i_2_n_5 ),
        .O(\add_ln51_632_reg_21779[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_632_reg_21779[4]_i_7 
       (.I0(zext_ln51_423_fu_20111_p1[1]),
        .I1(add_ln51_624_reg_21484[1]),
        .I2(add_ln51_613_reg_21474[1]),
        .I3(add_ln51_618_reg_21479[1]),
        .O(\add_ln51_632_reg_21779[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_632_reg_21779[4]_i_8 
       (.I0(add_ln51_628_reg_21499[0]),
        .I1(add_ln51_626_reg_21489[0]),
        .I2(add_ln51_627_reg_21494[0]),
        .I3(add_ln51_626_reg_21489[1]),
        .I4(add_ln51_627_reg_21494[1]),
        .I5(add_ln51_628_reg_21499[1]),
        .O(zext_ln51_423_fu_20111_p1[1]));
  FDRE \add_ln51_632_reg_21779_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_632_fu_20125_p2[0]),
        .Q(add_ln51_632_reg_21779[0]),
        .R(1'b0));
  FDRE \add_ln51_632_reg_21779_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_632_fu_20125_p2[1]),
        .Q(add_ln51_632_reg_21779[1]),
        .R(1'b0));
  FDRE \add_ln51_632_reg_21779_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_632_fu_20125_p2[2]),
        .Q(add_ln51_632_reg_21779[2]),
        .R(1'b0));
  FDRE \add_ln51_632_reg_21779_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_632_fu_20125_p2[3]),
        .Q(add_ln51_632_reg_21779[3]),
        .R(1'b0));
  FDRE \add_ln51_632_reg_21779_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_632_fu_20125_p2[4]),
        .Q(add_ln51_632_reg_21779[4]),
        .R(1'b0));
  FDRE \add_ln51_638_reg_21504_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_638_fu_18014_p2[0]),
        .Q(add_ln51_638_reg_21504[0]),
        .R(1'b0));
  FDRE \add_ln51_638_reg_21504_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_638_fu_18014_p2[1]),
        .Q(add_ln51_638_reg_21504[1]),
        .R(1'b0));
  FDRE \add_ln51_638_reg_21504_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_638_fu_18014_p2[2]),
        .Q(add_ln51_638_reg_21504[2]),
        .R(1'b0));
  FDRE \add_ln51_63_reg_20914_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_63_fu_14610_p2[0]),
        .Q(add_ln51_63_reg_20914[0]),
        .R(1'b0));
  FDRE \add_ln51_63_reg_20914_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_63_fu_14610_p2[1]),
        .Q(add_ln51_63_reg_20914[1]),
        .R(1'b0));
  FDRE \add_ln51_63_reg_20914_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_63_fu_14610_p2[2]),
        .Q(add_ln51_63_reg_20914[2]),
        .R(1'b0));
  FDRE \add_ln51_643_reg_21509_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_643_fu_18052_p2[0]),
        .Q(add_ln51_643_reg_21509[0]),
        .R(1'b0));
  FDRE \add_ln51_643_reg_21509_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_643_fu_18052_p2[1]),
        .Q(add_ln51_643_reg_21509[1]),
        .R(1'b0));
  FDRE \add_ln51_643_reg_21509_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_643_fu_18052_p2[2]),
        .Q(add_ln51_643_reg_21509[2]),
        .R(1'b0));
  FDRE \add_ln51_649_reg_21514_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_649_fu_18090_p2[0]),
        .Q(add_ln51_649_reg_21514[0]),
        .R(1'b0));
  FDRE \add_ln51_649_reg_21514_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_649_fu_18090_p2[1]),
        .Q(add_ln51_649_reg_21514[1]),
        .R(1'b0));
  FDRE \add_ln51_649_reg_21514_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_649_fu_18090_p2[2]),
        .Q(add_ln51_649_reg_21514[2]),
        .R(1'b0));
  FDRE \add_ln51_654_reg_21519_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_654_fu_18128_p2[0]),
        .Q(add_ln51_654_reg_21519[0]),
        .R(1'b0));
  FDRE \add_ln51_654_reg_21519_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_654_fu_18128_p2[1]),
        .Q(add_ln51_654_reg_21519[1]),
        .R(1'b0));
  FDRE \add_ln51_654_reg_21519_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_654_fu_18128_p2[2]),
        .Q(add_ln51_654_reg_21519[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_656_reg_21784[0]_i_1 
       (.I0(add_ln51_643_reg_21509[0]),
        .I1(add_ln51_649_reg_21514[0]),
        .I2(add_ln51_638_reg_21504[0]),
        .I3(add_ln51_654_reg_21519[0]),
        .O(add_ln51_656_fu_20163_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_656_reg_21784[1]_i_1 
       (.I0(add_ln51_654_reg_21519[0]),
        .I1(add_ln51_643_reg_21509[0]),
        .I2(add_ln51_638_reg_21504[0]),
        .I3(add_ln51_649_reg_21514[0]),
        .I4(\add_ln51_656_reg_21784[1]_i_2_n_5 ),
        .O(add_ln51_656_fu_20163_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_656_reg_21784[1]_i_2 
       (.I0(add_ln51_643_reg_21509[1]),
        .I1(add_ln51_649_reg_21514[1]),
        .I2(add_ln51_638_reg_21504[1]),
        .I3(add_ln51_654_reg_21519[1]),
        .O(\add_ln51_656_reg_21784[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_656_reg_21784[2]_i_1 
       (.I0(\add_ln51_656_reg_21784[2]_i_2_n_5 ),
        .I1(\add_ln51_656_reg_21784[2]_i_3_n_5 ),
        .I2(add_ln51_643_reg_21509[1]),
        .I3(add_ln51_649_reg_21514[1]),
        .I4(add_ln51_638_reg_21504[1]),
        .I5(add_ln51_654_reg_21519[1]),
        .O(add_ln51_656_fu_20163_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_656_reg_21784[2]_i_2 
       (.I0(add_ln51_654_reg_21519[0]),
        .I1(add_ln51_643_reg_21509[0]),
        .I2(add_ln51_649_reg_21514[0]),
        .I3(add_ln51_638_reg_21504[0]),
        .I4(\add_ln51_656_reg_21784[1]_i_2_n_5 ),
        .O(\add_ln51_656_reg_21784[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_656_reg_21784[2]_i_3 
       (.I0(add_ln51_654_reg_21519[2]),
        .I1(add_ln51_638_reg_21504[2]),
        .I2(add_ln51_649_reg_21514[2]),
        .I3(add_ln51_643_reg_21509[2]),
        .I4(\add_ln51_656_reg_21784[4]_i_3_n_5 ),
        .O(\add_ln51_656_reg_21784[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_656_reg_21784[3]_i_1 
       (.I0(\add_ln51_656_reg_21784[4]_i_2_n_5 ),
        .I1(add_ln51_643_reg_21509[2]),
        .I2(add_ln51_649_reg_21514[2]),
        .I3(add_ln51_638_reg_21504[2]),
        .I4(add_ln51_654_reg_21519[2]),
        .I5(\add_ln51_656_reg_21784[4]_i_3_n_5 ),
        .O(add_ln51_656_fu_20163_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_656_reg_21784[4]_i_1 
       (.I0(\add_ln51_656_reg_21784[4]_i_2_n_5 ),
        .I1(add_ln51_643_reg_21509[2]),
        .I2(add_ln51_638_reg_21504[2]),
        .I3(add_ln51_649_reg_21514[2]),
        .I4(\add_ln51_656_reg_21784[4]_i_3_n_5 ),
        .I5(add_ln51_654_reg_21519[2]),
        .O(add_ln51_656_fu_20163_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_656_reg_21784[4]_i_2 
       (.I0(\add_ln51_656_reg_21784[2]_i_2_n_5 ),
        .I1(add_ln51_643_reg_21509[1]),
        .I2(add_ln51_649_reg_21514[1]),
        .I3(add_ln51_638_reg_21504[1]),
        .I4(add_ln51_654_reg_21519[1]),
        .I5(\add_ln51_656_reg_21784[2]_i_3_n_5 ),
        .O(\add_ln51_656_reg_21784[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_656_reg_21784[4]_i_3 
       (.I0(add_ln51_643_reg_21509[1]),
        .I1(add_ln51_638_reg_21504[1]),
        .I2(add_ln51_649_reg_21514[1]),
        .O(\add_ln51_656_reg_21784[4]_i_3_n_5 ));
  FDRE \add_ln51_656_reg_21784_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_656_fu_20163_p2[0]),
        .Q(add_ln51_656_reg_21784[0]),
        .R(1'b0));
  FDRE \add_ln51_656_reg_21784_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_656_fu_20163_p2[1]),
        .Q(add_ln51_656_reg_21784[1]),
        .R(1'b0));
  FDRE \add_ln51_656_reg_21784_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_656_fu_20163_p2[2]),
        .Q(add_ln51_656_reg_21784[2]),
        .R(1'b0));
  FDRE \add_ln51_656_reg_21784_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_656_fu_20163_p2[3]),
        .Q(add_ln51_656_reg_21784[3]),
        .R(1'b0));
  FDRE \add_ln51_656_reg_21784_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_656_fu_20163_p2[4]),
        .Q(add_ln51_656_reg_21784[4]),
        .R(1'b0));
  FDRE \add_ln51_661_reg_21524_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_661_fu_18166_p2[0]),
        .Q(add_ln51_661_reg_21524[0]),
        .R(1'b0));
  FDRE \add_ln51_661_reg_21524_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_661_fu_18166_p2[1]),
        .Q(add_ln51_661_reg_21524[1]),
        .R(1'b0));
  FDRE \add_ln51_661_reg_21524_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_661_fu_18166_p2[2]),
        .Q(add_ln51_661_reg_21524[2]),
        .R(1'b0));
  FDRE \add_ln51_666_reg_21529_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_666_fu_18204_p2[0]),
        .Q(add_ln51_666_reg_21529[0]),
        .R(1'b0));
  FDRE \add_ln51_666_reg_21529_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_666_fu_18204_p2[1]),
        .Q(add_ln51_666_reg_21529[1]),
        .R(1'b0));
  FDRE \add_ln51_666_reg_21529_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_666_fu_18204_p2[2]),
        .Q(add_ln51_666_reg_21529[2]),
        .R(1'b0));
  FDRE \add_ln51_672_reg_21534_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_672_fu_18242_p2[0]),
        .Q(add_ln51_672_reg_21534[0]),
        .R(1'b0));
  FDRE \add_ln51_672_reg_21534_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_672_fu_18242_p2[1]),
        .Q(add_ln51_672_reg_21534[1]),
        .R(1'b0));
  FDRE \add_ln51_672_reg_21534_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_672_fu_18242_p2[2]),
        .Q(add_ln51_672_reg_21534[2]),
        .R(1'b0));
  FDRE \add_ln51_674_reg_21539_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_674_reg_21539_reg[0]_0 ),
        .Q(add_ln51_674_reg_21539[0]),
        .R(1'b0));
  FDRE \add_ln51_674_reg_21539_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_674_fu_18254_p2),
        .Q(add_ln51_674_reg_21539[1]),
        .R(1'b0));
  FDRE \add_ln51_675_reg_21544_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_675_reg_21544_reg[0]_0 ),
        .Q(add_ln51_675_reg_21544[0]),
        .R(1'b0));
  FDRE \add_ln51_675_reg_21544_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_675_reg_21544_reg[1]_0 ),
        .Q(add_ln51_675_reg_21544[1]),
        .R(1'b0));
  FDRE \add_ln51_676_reg_21549_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_676_reg_21549_reg[0]_0 ),
        .Q(add_ln51_676_reg_21549[0]),
        .R(1'b0));
  FDRE \add_ln51_676_reg_21549_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_676_reg_21549_reg[1]_0 ),
        .Q(add_ln51_676_reg_21549[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_680_reg_21789[0]_i_1 
       (.I0(add_ln51_672_reg_21534[0]),
        .I1(add_ln51_661_reg_21524[0]),
        .I2(add_ln51_666_reg_21529[0]),
        .I3(add_ln51_674_reg_21539[0]),
        .I4(add_ln51_675_reg_21544[0]),
        .I5(add_ln51_676_reg_21549[0]),
        .O(add_ln51_680_fu_20223_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_680_reg_21789[1]_i_1 
       (.I0(\add_ln51_680_reg_21789[1]_i_2_n_5 ),
        .I1(add_ln51_661_reg_21524[0]),
        .I2(add_ln51_672_reg_21534[0]),
        .I3(add_ln51_666_reg_21529[0]),
        .I4(\add_ln51_680_reg_21789[1]_i_3_n_5 ),
        .O(add_ln51_680_fu_20223_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_680_reg_21789[1]_i_2 
       (.I0(add_ln51_674_reg_21539[0]),
        .I1(add_ln51_675_reg_21544[0]),
        .I2(add_ln51_676_reg_21549[0]),
        .I3(add_ln51_672_reg_21534[0]),
        .I4(add_ln51_661_reg_21524[0]),
        .I5(add_ln51_666_reg_21529[0]),
        .O(\add_ln51_680_reg_21789[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_680_reg_21789[1]_i_3 
       (.I0(add_ln51_672_reg_21534[1]),
        .I1(add_ln51_661_reg_21524[1]),
        .I2(add_ln51_666_reg_21529[1]),
        .I3(zext_ln51_455_fu_20209_p1[1]),
        .O(\add_ln51_680_reg_21789[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_680_reg_21789[2]_i_1 
       (.I0(\add_ln51_680_reg_21789[4]_i_6_n_5 ),
        .I1(\add_ln51_680_reg_21789[4]_i_7_n_5 ),
        .I2(\add_ln51_680_reg_21789[2]_i_2_n_5 ),
        .O(add_ln51_680_fu_20223_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_680_reg_21789[2]_i_2 
       (.I0(add_ln51_666_reg_21529[1]),
        .I1(add_ln51_672_reg_21534[1]),
        .I2(add_ln51_661_reg_21524[1]),
        .I3(zext_ln51_455_fu_20209_p1[2]),
        .I4(\add_ln51_680_reg_21789[4]_i_4_n_5 ),
        .O(\add_ln51_680_reg_21789[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_680_reg_21789[3]_i_1 
       (.I0(\add_ln51_680_reg_21789[4]_i_6_n_5 ),
        .I1(\add_ln51_680_reg_21789[4]_i_7_n_5 ),
        .I2(\add_ln51_680_reg_21789[4]_i_2_n_5 ),
        .I3(zext_ln51_455_fu_20209_p1[2]),
        .I4(\add_ln51_680_reg_21789[4]_i_4_n_5 ),
        .I5(\add_ln51_680_reg_21789[4]_i_3_n_5 ),
        .O(add_ln51_680_fu_20223_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_680_reg_21789[4]_i_1 
       (.I0(\add_ln51_680_reg_21789[4]_i_2_n_5 ),
        .I1(\add_ln51_680_reg_21789[4]_i_3_n_5 ),
        .I2(\add_ln51_680_reg_21789[4]_i_4_n_5 ),
        .I3(zext_ln51_455_fu_20209_p1[2]),
        .I4(\add_ln51_680_reg_21789[4]_i_6_n_5 ),
        .I5(\add_ln51_680_reg_21789[4]_i_7_n_5 ),
        .O(add_ln51_680_fu_20223_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_680_reg_21789[4]_i_2 
       (.I0(add_ln51_661_reg_21524[2]),
        .I1(add_ln51_672_reg_21534[2]),
        .I2(add_ln51_666_reg_21529[2]),
        .O(\add_ln51_680_reg_21789[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_680_reg_21789[4]_i_3 
       (.I0(add_ln51_661_reg_21524[1]),
        .I1(add_ln51_672_reg_21534[1]),
        .I2(add_ln51_666_reg_21529[1]),
        .O(\add_ln51_680_reg_21789[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_680_reg_21789[4]_i_4 
       (.I0(add_ln51_666_reg_21529[2]),
        .I1(add_ln51_661_reg_21524[2]),
        .I2(add_ln51_672_reg_21534[2]),
        .O(\add_ln51_680_reg_21789[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_680_reg_21789[4]_i_5 
       (.I0(add_ln51_675_reg_21544[0]),
        .I1(add_ln51_674_reg_21539[0]),
        .I2(add_ln51_676_reg_21549[0]),
        .I3(add_ln51_676_reg_21549[1]),
        .I4(add_ln51_674_reg_21539[1]),
        .I5(add_ln51_675_reg_21544[1]),
        .O(zext_ln51_455_fu_20209_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_680_reg_21789[4]_i_6 
       (.I0(add_ln51_666_reg_21529[0]),
        .I1(add_ln51_672_reg_21534[0]),
        .I2(add_ln51_661_reg_21524[0]),
        .I3(\add_ln51_680_reg_21789[1]_i_3_n_5 ),
        .I4(\add_ln51_680_reg_21789[1]_i_2_n_5 ),
        .O(\add_ln51_680_reg_21789[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_680_reg_21789[4]_i_7 
       (.I0(zext_ln51_455_fu_20209_p1[1]),
        .I1(add_ln51_672_reg_21534[1]),
        .I2(add_ln51_661_reg_21524[1]),
        .I3(add_ln51_666_reg_21529[1]),
        .O(\add_ln51_680_reg_21789[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_680_reg_21789[4]_i_8 
       (.I0(add_ln51_676_reg_21549[0]),
        .I1(add_ln51_674_reg_21539[0]),
        .I2(add_ln51_675_reg_21544[0]),
        .I3(add_ln51_674_reg_21539[1]),
        .I4(add_ln51_675_reg_21544[1]),
        .I5(add_ln51_676_reg_21549[1]),
        .O(zext_ln51_455_fu_20209_p1[1]));
  FDRE \add_ln51_680_reg_21789_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_680_fu_20223_p2[0]),
        .Q(add_ln51_680_reg_21789[0]),
        .R(1'b0));
  FDRE \add_ln51_680_reg_21789_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_680_fu_20223_p2[1]),
        .Q(add_ln51_680_reg_21789[1]),
        .R(1'b0));
  FDRE \add_ln51_680_reg_21789_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_680_fu_20223_p2[2]),
        .Q(add_ln51_680_reg_21789[2]),
        .R(1'b0));
  FDRE \add_ln51_680_reg_21789_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_680_fu_20223_p2[3]),
        .Q(add_ln51_680_reg_21789[3]),
        .R(1'b0));
  FDRE \add_ln51_680_reg_21789_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_680_fu_20223_p2[4]),
        .Q(add_ln51_680_reg_21789[4]),
        .R(1'b0));
  FDRE \add_ln51_687_reg_21554_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_687_fu_18304_p2[0]),
        .Q(add_ln51_687_reg_21554[0]),
        .R(1'b0));
  FDRE \add_ln51_687_reg_21554_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_687_fu_18304_p2[1]),
        .Q(add_ln51_687_reg_21554[1]),
        .R(1'b0));
  FDRE \add_ln51_687_reg_21554_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_687_fu_18304_p2[2]),
        .Q(add_ln51_687_reg_21554[2]),
        .R(1'b0));
  FDRE \add_ln51_68_reg_20919_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_68_fu_14648_p2[0]),
        .Q(add_ln51_68_reg_20919[0]),
        .R(1'b0));
  FDRE \add_ln51_68_reg_20919_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_68_fu_14648_p2[1]),
        .Q(add_ln51_68_reg_20919[1]),
        .R(1'b0));
  FDRE \add_ln51_68_reg_20919_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_68_fu_14648_p2[2]),
        .Q(add_ln51_68_reg_20919[2]),
        .R(1'b0));
  FDRE \add_ln51_692_reg_21559_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_692_fu_18342_p2[0]),
        .Q(add_ln51_692_reg_21559[0]),
        .R(1'b0));
  FDRE \add_ln51_692_reg_21559_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_692_fu_18342_p2[1]),
        .Q(add_ln51_692_reg_21559[1]),
        .R(1'b0));
  FDRE \add_ln51_692_reg_21559_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_692_fu_18342_p2[2]),
        .Q(add_ln51_692_reg_21559[2]),
        .R(1'b0));
  FDRE \add_ln51_698_reg_21564_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_698_fu_18380_p2[0]),
        .Q(add_ln51_698_reg_21564[0]),
        .R(1'b0));
  FDRE \add_ln51_698_reg_21564_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_698_fu_18380_p2[1]),
        .Q(add_ln51_698_reg_21564[1]),
        .R(1'b0));
  FDRE \add_ln51_698_reg_21564_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_698_fu_18380_p2[2]),
        .Q(add_ln51_698_reg_21564[2]),
        .R(1'b0));
  FDRE \add_ln51_703_reg_21569_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_703_fu_18418_p2[0]),
        .Q(add_ln51_703_reg_21569[0]),
        .R(1'b0));
  FDRE \add_ln51_703_reg_21569_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_703_fu_18418_p2[1]),
        .Q(add_ln51_703_reg_21569[1]),
        .R(1'b0));
  FDRE \add_ln51_703_reg_21569_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_703_fu_18418_p2[2]),
        .Q(add_ln51_703_reg_21569[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_705_reg_21794[0]_i_1 
       (.I0(add_ln51_692_reg_21559[0]),
        .I1(add_ln51_698_reg_21564[0]),
        .I2(add_ln51_687_reg_21554[0]),
        .I3(add_ln51_703_reg_21569[0]),
        .O(add_ln51_705_fu_20261_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_705_reg_21794[1]_i_1 
       (.I0(add_ln51_703_reg_21569[0]),
        .I1(add_ln51_692_reg_21559[0]),
        .I2(add_ln51_687_reg_21554[0]),
        .I3(add_ln51_698_reg_21564[0]),
        .I4(\add_ln51_705_reg_21794[1]_i_2_n_5 ),
        .O(add_ln51_705_fu_20261_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_705_reg_21794[1]_i_2 
       (.I0(add_ln51_692_reg_21559[1]),
        .I1(add_ln51_698_reg_21564[1]),
        .I2(add_ln51_687_reg_21554[1]),
        .I3(add_ln51_703_reg_21569[1]),
        .O(\add_ln51_705_reg_21794[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_705_reg_21794[2]_i_1 
       (.I0(\add_ln51_705_reg_21794[2]_i_2_n_5 ),
        .I1(\add_ln51_705_reg_21794[2]_i_3_n_5 ),
        .I2(add_ln51_692_reg_21559[1]),
        .I3(add_ln51_698_reg_21564[1]),
        .I4(add_ln51_687_reg_21554[1]),
        .I5(add_ln51_703_reg_21569[1]),
        .O(add_ln51_705_fu_20261_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_705_reg_21794[2]_i_2 
       (.I0(add_ln51_703_reg_21569[0]),
        .I1(add_ln51_692_reg_21559[0]),
        .I2(add_ln51_698_reg_21564[0]),
        .I3(add_ln51_687_reg_21554[0]),
        .I4(\add_ln51_705_reg_21794[1]_i_2_n_5 ),
        .O(\add_ln51_705_reg_21794[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_705_reg_21794[2]_i_3 
       (.I0(add_ln51_703_reg_21569[2]),
        .I1(add_ln51_687_reg_21554[2]),
        .I2(add_ln51_698_reg_21564[2]),
        .I3(add_ln51_692_reg_21559[2]),
        .I4(\add_ln51_705_reg_21794[4]_i_3_n_5 ),
        .O(\add_ln51_705_reg_21794[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_705_reg_21794[3]_i_1 
       (.I0(\add_ln51_705_reg_21794[4]_i_2_n_5 ),
        .I1(add_ln51_692_reg_21559[2]),
        .I2(add_ln51_698_reg_21564[2]),
        .I3(add_ln51_687_reg_21554[2]),
        .I4(add_ln51_703_reg_21569[2]),
        .I5(\add_ln51_705_reg_21794[4]_i_3_n_5 ),
        .O(add_ln51_705_fu_20261_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_705_reg_21794[4]_i_1 
       (.I0(\add_ln51_705_reg_21794[4]_i_2_n_5 ),
        .I1(add_ln51_692_reg_21559[2]),
        .I2(add_ln51_687_reg_21554[2]),
        .I3(add_ln51_698_reg_21564[2]),
        .I4(\add_ln51_705_reg_21794[4]_i_3_n_5 ),
        .I5(add_ln51_703_reg_21569[2]),
        .O(add_ln51_705_fu_20261_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_705_reg_21794[4]_i_2 
       (.I0(\add_ln51_705_reg_21794[2]_i_2_n_5 ),
        .I1(add_ln51_692_reg_21559[1]),
        .I2(add_ln51_698_reg_21564[1]),
        .I3(add_ln51_687_reg_21554[1]),
        .I4(add_ln51_703_reg_21569[1]),
        .I5(\add_ln51_705_reg_21794[2]_i_3_n_5 ),
        .O(\add_ln51_705_reg_21794[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_705_reg_21794[4]_i_3 
       (.I0(add_ln51_692_reg_21559[1]),
        .I1(add_ln51_687_reg_21554[1]),
        .I2(add_ln51_698_reg_21564[1]),
        .O(\add_ln51_705_reg_21794[4]_i_3_n_5 ));
  FDRE \add_ln51_705_reg_21794_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_705_fu_20261_p2[0]),
        .Q(add_ln51_705_reg_21794[0]),
        .R(1'b0));
  FDRE \add_ln51_705_reg_21794_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_705_fu_20261_p2[1]),
        .Q(add_ln51_705_reg_21794[1]),
        .R(1'b0));
  FDRE \add_ln51_705_reg_21794_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_705_fu_20261_p2[2]),
        .Q(add_ln51_705_reg_21794[2]),
        .R(1'b0));
  FDRE \add_ln51_705_reg_21794_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_705_fu_20261_p2[3]),
        .Q(add_ln51_705_reg_21794[3]),
        .R(1'b0));
  FDRE \add_ln51_705_reg_21794_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_705_fu_20261_p2[4]),
        .Q(add_ln51_705_reg_21794[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_70_reg_21664[0]_i_1 
       (.I0(add_ln51_57_reg_20909[0]),
        .I1(add_ln51_63_reg_20914[0]),
        .I2(add_ln51_52_reg_20904[0]),
        .I3(add_ln51_68_reg_20919[0]),
        .O(add_ln51_70_fu_18987_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_70_reg_21664[1]_i_1 
       (.I0(add_ln51_68_reg_20919[0]),
        .I1(add_ln51_57_reg_20909[0]),
        .I2(add_ln51_52_reg_20904[0]),
        .I3(add_ln51_63_reg_20914[0]),
        .I4(\add_ln51_70_reg_21664[1]_i_2_n_5 ),
        .O(add_ln51_70_fu_18987_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_70_reg_21664[1]_i_2 
       (.I0(add_ln51_57_reg_20909[1]),
        .I1(add_ln51_63_reg_20914[1]),
        .I2(add_ln51_52_reg_20904[1]),
        .I3(add_ln51_68_reg_20919[1]),
        .O(\add_ln51_70_reg_21664[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_70_reg_21664[2]_i_1 
       (.I0(\add_ln51_70_reg_21664[2]_i_2_n_5 ),
        .I1(\add_ln51_70_reg_21664[2]_i_3_n_5 ),
        .I2(add_ln51_57_reg_20909[1]),
        .I3(add_ln51_63_reg_20914[1]),
        .I4(add_ln51_52_reg_20904[1]),
        .I5(add_ln51_68_reg_20919[1]),
        .O(add_ln51_70_fu_18987_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_70_reg_21664[2]_i_2 
       (.I0(add_ln51_68_reg_20919[0]),
        .I1(add_ln51_57_reg_20909[0]),
        .I2(add_ln51_63_reg_20914[0]),
        .I3(add_ln51_52_reg_20904[0]),
        .I4(\add_ln51_70_reg_21664[1]_i_2_n_5 ),
        .O(\add_ln51_70_reg_21664[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_70_reg_21664[2]_i_3 
       (.I0(add_ln51_68_reg_20919[2]),
        .I1(add_ln51_52_reg_20904[2]),
        .I2(add_ln51_63_reg_20914[2]),
        .I3(add_ln51_57_reg_20909[2]),
        .I4(\add_ln51_70_reg_21664[4]_i_3_n_5 ),
        .O(\add_ln51_70_reg_21664[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_70_reg_21664[3]_i_1 
       (.I0(\add_ln51_70_reg_21664[4]_i_2_n_5 ),
        .I1(add_ln51_57_reg_20909[2]),
        .I2(add_ln51_63_reg_20914[2]),
        .I3(add_ln51_52_reg_20904[2]),
        .I4(add_ln51_68_reg_20919[2]),
        .I5(\add_ln51_70_reg_21664[4]_i_3_n_5 ),
        .O(add_ln51_70_fu_18987_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_70_reg_21664[4]_i_1 
       (.I0(\add_ln51_70_reg_21664[4]_i_2_n_5 ),
        .I1(add_ln51_57_reg_20909[2]),
        .I2(add_ln51_52_reg_20904[2]),
        .I3(add_ln51_63_reg_20914[2]),
        .I4(\add_ln51_70_reg_21664[4]_i_3_n_5 ),
        .I5(add_ln51_68_reg_20919[2]),
        .O(add_ln51_70_fu_18987_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_70_reg_21664[4]_i_2 
       (.I0(\add_ln51_70_reg_21664[2]_i_2_n_5 ),
        .I1(add_ln51_57_reg_20909[1]),
        .I2(add_ln51_63_reg_20914[1]),
        .I3(add_ln51_52_reg_20904[1]),
        .I4(add_ln51_68_reg_20919[1]),
        .I5(\add_ln51_70_reg_21664[2]_i_3_n_5 ),
        .O(\add_ln51_70_reg_21664[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_70_reg_21664[4]_i_3 
       (.I0(add_ln51_57_reg_20909[1]),
        .I1(add_ln51_52_reg_20904[1]),
        .I2(add_ln51_63_reg_20914[1]),
        .O(\add_ln51_70_reg_21664[4]_i_3_n_5 ));
  FDRE \add_ln51_70_reg_21664_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_70_fu_18987_p2[0]),
        .Q(add_ln51_70_reg_21664[0]),
        .R(1'b0));
  FDRE \add_ln51_70_reg_21664_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_70_fu_18987_p2[1]),
        .Q(add_ln51_70_reg_21664[1]),
        .R(1'b0));
  FDRE \add_ln51_70_reg_21664_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_70_fu_18987_p2[2]),
        .Q(add_ln51_70_reg_21664[2]),
        .R(1'b0));
  FDRE \add_ln51_70_reg_21664_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_70_fu_18987_p2[3]),
        .Q(add_ln51_70_reg_21664[3]),
        .R(1'b0));
  FDRE \add_ln51_70_reg_21664_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_70_fu_18987_p2[4]),
        .Q(add_ln51_70_reg_21664[4]),
        .R(1'b0));
  FDRE \add_ln51_710_reg_21574_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_710_fu_18456_p2[0]),
        .Q(add_ln51_710_reg_21574[0]),
        .R(1'b0));
  FDRE \add_ln51_710_reg_21574_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_710_fu_18456_p2[1]),
        .Q(add_ln51_710_reg_21574[1]),
        .R(1'b0));
  FDRE \add_ln51_710_reg_21574_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_710_fu_18456_p2[2]),
        .Q(add_ln51_710_reg_21574[2]),
        .R(1'b0));
  FDRE \add_ln51_715_reg_21579_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_715_fu_18494_p2[0]),
        .Q(add_ln51_715_reg_21579[0]),
        .R(1'b0));
  FDRE \add_ln51_715_reg_21579_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_715_fu_18494_p2[1]),
        .Q(add_ln51_715_reg_21579[1]),
        .R(1'b0));
  FDRE \add_ln51_715_reg_21579_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_715_fu_18494_p2[2]),
        .Q(add_ln51_715_reg_21579[2]),
        .R(1'b0));
  FDRE \add_ln51_721_reg_21584_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_721_fu_18532_p2[0]),
        .Q(add_ln51_721_reg_21584[0]),
        .R(1'b0));
  FDRE \add_ln51_721_reg_21584_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_721_fu_18532_p2[1]),
        .Q(add_ln51_721_reg_21584[1]),
        .R(1'b0));
  FDRE \add_ln51_721_reg_21584_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_721_fu_18532_p2[2]),
        .Q(add_ln51_721_reg_21584[2]),
        .R(1'b0));
  FDRE \add_ln51_723_reg_21589_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_723_reg_21589_reg[0]_0 ),
        .Q(add_ln51_723_reg_21589[0]),
        .R(1'b0));
  FDRE \add_ln51_723_reg_21589_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_723_fu_18544_p2),
        .Q(add_ln51_723_reg_21589[1]),
        .R(1'b0));
  FDRE \add_ln51_724_reg_21594_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_724_reg_21594_reg[0]_0 ),
        .Q(add_ln51_724_reg_21594[0]),
        .R(1'b0));
  FDRE \add_ln51_724_reg_21594_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_724_reg_21594_reg[1]_0 ),
        .Q(add_ln51_724_reg_21594[1]),
        .R(1'b0));
  FDRE \add_ln51_725_reg_21599_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_725_reg_21599_reg[0]_0 ),
        .Q(add_ln51_725_reg_21599[0]),
        .R(1'b0));
  FDRE \add_ln51_725_reg_21599_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_725_reg_21599_reg[1]_0 ),
        .Q(add_ln51_725_reg_21599[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_729_reg_21799[0]_i_1 
       (.I0(add_ln51_721_reg_21584[0]),
        .I1(add_ln51_710_reg_21574[0]),
        .I2(add_ln51_715_reg_21579[0]),
        .I3(add_ln51_723_reg_21589[0]),
        .I4(add_ln51_724_reg_21594[0]),
        .I5(add_ln51_725_reg_21599[0]),
        .O(add_ln51_729_fu_20321_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_729_reg_21799[1]_i_1 
       (.I0(\add_ln51_729_reg_21799[1]_i_2_n_5 ),
        .I1(add_ln51_710_reg_21574[0]),
        .I2(add_ln51_721_reg_21584[0]),
        .I3(add_ln51_715_reg_21579[0]),
        .I4(\add_ln51_729_reg_21799[1]_i_3_n_5 ),
        .O(add_ln51_729_fu_20321_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_729_reg_21799[1]_i_2 
       (.I0(add_ln51_723_reg_21589[0]),
        .I1(add_ln51_724_reg_21594[0]),
        .I2(add_ln51_725_reg_21599[0]),
        .I3(add_ln51_721_reg_21584[0]),
        .I4(add_ln51_710_reg_21574[0]),
        .I5(add_ln51_715_reg_21579[0]),
        .O(\add_ln51_729_reg_21799[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_729_reg_21799[1]_i_3 
       (.I0(add_ln51_721_reg_21584[1]),
        .I1(add_ln51_710_reg_21574[1]),
        .I2(add_ln51_715_reg_21579[1]),
        .I3(zext_ln51_488_fu_20307_p1[1]),
        .O(\add_ln51_729_reg_21799[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_729_reg_21799[2]_i_1 
       (.I0(\add_ln51_729_reg_21799[4]_i_6_n_5 ),
        .I1(\add_ln51_729_reg_21799[4]_i_7_n_5 ),
        .I2(\add_ln51_729_reg_21799[2]_i_2_n_5 ),
        .O(add_ln51_729_fu_20321_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_729_reg_21799[2]_i_2 
       (.I0(add_ln51_715_reg_21579[1]),
        .I1(add_ln51_721_reg_21584[1]),
        .I2(add_ln51_710_reg_21574[1]),
        .I3(zext_ln51_488_fu_20307_p1[2]),
        .I4(\add_ln51_729_reg_21799[4]_i_4_n_5 ),
        .O(\add_ln51_729_reg_21799[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_729_reg_21799[3]_i_1 
       (.I0(\add_ln51_729_reg_21799[4]_i_6_n_5 ),
        .I1(\add_ln51_729_reg_21799[4]_i_7_n_5 ),
        .I2(\add_ln51_729_reg_21799[4]_i_2_n_5 ),
        .I3(zext_ln51_488_fu_20307_p1[2]),
        .I4(\add_ln51_729_reg_21799[4]_i_4_n_5 ),
        .I5(\add_ln51_729_reg_21799[4]_i_3_n_5 ),
        .O(add_ln51_729_fu_20321_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_729_reg_21799[4]_i_1 
       (.I0(\add_ln51_729_reg_21799[4]_i_2_n_5 ),
        .I1(\add_ln51_729_reg_21799[4]_i_3_n_5 ),
        .I2(\add_ln51_729_reg_21799[4]_i_4_n_5 ),
        .I3(zext_ln51_488_fu_20307_p1[2]),
        .I4(\add_ln51_729_reg_21799[4]_i_6_n_5 ),
        .I5(\add_ln51_729_reg_21799[4]_i_7_n_5 ),
        .O(add_ln51_729_fu_20321_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_729_reg_21799[4]_i_2 
       (.I0(add_ln51_710_reg_21574[2]),
        .I1(add_ln51_721_reg_21584[2]),
        .I2(add_ln51_715_reg_21579[2]),
        .O(\add_ln51_729_reg_21799[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_729_reg_21799[4]_i_3 
       (.I0(add_ln51_710_reg_21574[1]),
        .I1(add_ln51_721_reg_21584[1]),
        .I2(add_ln51_715_reg_21579[1]),
        .O(\add_ln51_729_reg_21799[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_729_reg_21799[4]_i_4 
       (.I0(add_ln51_715_reg_21579[2]),
        .I1(add_ln51_710_reg_21574[2]),
        .I2(add_ln51_721_reg_21584[2]),
        .O(\add_ln51_729_reg_21799[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_729_reg_21799[4]_i_5 
       (.I0(add_ln51_724_reg_21594[0]),
        .I1(add_ln51_723_reg_21589[0]),
        .I2(add_ln51_725_reg_21599[0]),
        .I3(add_ln51_725_reg_21599[1]),
        .I4(add_ln51_723_reg_21589[1]),
        .I5(add_ln51_724_reg_21594[1]),
        .O(zext_ln51_488_fu_20307_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_729_reg_21799[4]_i_6 
       (.I0(add_ln51_715_reg_21579[0]),
        .I1(add_ln51_721_reg_21584[0]),
        .I2(add_ln51_710_reg_21574[0]),
        .I3(\add_ln51_729_reg_21799[1]_i_3_n_5 ),
        .I4(\add_ln51_729_reg_21799[1]_i_2_n_5 ),
        .O(\add_ln51_729_reg_21799[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_729_reg_21799[4]_i_7 
       (.I0(zext_ln51_488_fu_20307_p1[1]),
        .I1(add_ln51_721_reg_21584[1]),
        .I2(add_ln51_710_reg_21574[1]),
        .I3(add_ln51_715_reg_21579[1]),
        .O(\add_ln51_729_reg_21799[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_729_reg_21799[4]_i_8 
       (.I0(add_ln51_725_reg_21599[0]),
        .I1(add_ln51_723_reg_21589[0]),
        .I2(add_ln51_724_reg_21594[0]),
        .I3(add_ln51_723_reg_21589[1]),
        .I4(add_ln51_724_reg_21594[1]),
        .I5(add_ln51_725_reg_21599[1]),
        .O(zext_ln51_488_fu_20307_p1[1]));
  FDRE \add_ln51_729_reg_21799_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_729_fu_20321_p2[0]),
        .Q(add_ln51_729_reg_21799[0]),
        .R(1'b0));
  FDRE \add_ln51_729_reg_21799_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_729_fu_20321_p2[1]),
        .Q(add_ln51_729_reg_21799[1]),
        .R(1'b0));
  FDRE \add_ln51_729_reg_21799_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_729_fu_20321_p2[2]),
        .Q(add_ln51_729_reg_21799[2]),
        .R(1'b0));
  FDRE \add_ln51_729_reg_21799_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_729_fu_20321_p2[3]),
        .Q(add_ln51_729_reg_21799[3]),
        .R(1'b0));
  FDRE \add_ln51_729_reg_21799_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_729_fu_20321_p2[4]),
        .Q(add_ln51_729_reg_21799[4]),
        .R(1'b0));
  FDRE \add_ln51_735_reg_21604_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_735_fu_18594_p2[0]),
        .Q(add_ln51_735_reg_21604[0]),
        .R(1'b0));
  FDRE \add_ln51_735_reg_21604_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_735_fu_18594_p2[1]),
        .Q(add_ln51_735_reg_21604[1]),
        .R(1'b0));
  FDRE \add_ln51_735_reg_21604_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_735_fu_18594_p2[2]),
        .Q(add_ln51_735_reg_21604[2]),
        .R(1'b0));
  FDRE \add_ln51_740_reg_21609_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_740_fu_18632_p2[0]),
        .Q(add_ln51_740_reg_21609[0]),
        .R(1'b0));
  FDRE \add_ln51_740_reg_21609_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_740_fu_18632_p2[1]),
        .Q(add_ln51_740_reg_21609[1]),
        .R(1'b0));
  FDRE \add_ln51_740_reg_21609_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_740_fu_18632_p2[2]),
        .Q(add_ln51_740_reg_21609[2]),
        .R(1'b0));
  FDRE \add_ln51_746_reg_21614_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_746_fu_18670_p2[0]),
        .Q(add_ln51_746_reg_21614[0]),
        .R(1'b0));
  FDRE \add_ln51_746_reg_21614_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_746_fu_18670_p2[1]),
        .Q(add_ln51_746_reg_21614[1]),
        .R(1'b0));
  FDRE \add_ln51_746_reg_21614_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_746_fu_18670_p2[2]),
        .Q(add_ln51_746_reg_21614[2]),
        .R(1'b0));
  FDRE \add_ln51_751_reg_21619_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_751_fu_18708_p2[0]),
        .Q(add_ln51_751_reg_21619[0]),
        .R(1'b0));
  FDRE \add_ln51_751_reg_21619_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_751_fu_18708_p2[1]),
        .Q(add_ln51_751_reg_21619[1]),
        .R(1'b0));
  FDRE \add_ln51_751_reg_21619_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_751_fu_18708_p2[2]),
        .Q(add_ln51_751_reg_21619[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_753_reg_21804[0]_i_1 
       (.I0(add_ln51_740_reg_21609[0]),
        .I1(add_ln51_746_reg_21614[0]),
        .I2(add_ln51_735_reg_21604[0]),
        .I3(add_ln51_751_reg_21619[0]),
        .O(add_ln51_753_fu_20359_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    \add_ln51_753_reg_21804[1]_i_1 
       (.I0(add_ln51_751_reg_21619[0]),
        .I1(add_ln51_740_reg_21609[0]),
        .I2(add_ln51_735_reg_21604[0]),
        .I3(add_ln51_746_reg_21614[0]),
        .I4(\add_ln51_753_reg_21804[1]_i_2_n_5 ),
        .O(add_ln51_753_fu_20359_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_753_reg_21804[1]_i_2 
       (.I0(add_ln51_740_reg_21609[1]),
        .I1(add_ln51_746_reg_21614[1]),
        .I2(add_ln51_735_reg_21604[1]),
        .I3(add_ln51_751_reg_21619[1]),
        .O(\add_ln51_753_reg_21804[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9669699666666666)) 
    \add_ln51_753_reg_21804[2]_i_1 
       (.I0(\add_ln51_753_reg_21804[2]_i_2_n_5 ),
        .I1(\add_ln51_753_reg_21804[2]_i_3_n_5 ),
        .I2(add_ln51_740_reg_21609[1]),
        .I3(add_ln51_746_reg_21614[1]),
        .I4(add_ln51_735_reg_21604[1]),
        .I5(add_ln51_751_reg_21619[1]),
        .O(add_ln51_753_fu_20359_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \add_ln51_753_reg_21804[2]_i_2 
       (.I0(add_ln51_751_reg_21619[0]),
        .I1(add_ln51_740_reg_21609[0]),
        .I2(add_ln51_746_reg_21614[0]),
        .I3(add_ln51_735_reg_21604[0]),
        .I4(\add_ln51_753_reg_21804[1]_i_2_n_5 ),
        .O(\add_ln51_753_reg_21804[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_753_reg_21804[2]_i_3 
       (.I0(add_ln51_751_reg_21619[2]),
        .I1(add_ln51_735_reg_21604[2]),
        .I2(add_ln51_746_reg_21614[2]),
        .I3(add_ln51_740_reg_21609[2]),
        .I4(\add_ln51_753_reg_21804[4]_i_3_n_5 ),
        .O(\add_ln51_753_reg_21804[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA99595569556566A)) 
    \add_ln51_753_reg_21804[3]_i_1 
       (.I0(\add_ln51_753_reg_21804[4]_i_2_n_5 ),
        .I1(add_ln51_740_reg_21609[2]),
        .I2(add_ln51_746_reg_21614[2]),
        .I3(add_ln51_735_reg_21604[2]),
        .I4(add_ln51_751_reg_21619[2]),
        .I5(\add_ln51_753_reg_21804[4]_i_3_n_5 ),
        .O(add_ln51_753_fu_20359_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_753_reg_21804[4]_i_1 
       (.I0(\add_ln51_753_reg_21804[4]_i_2_n_5 ),
        .I1(add_ln51_740_reg_21609[2]),
        .I2(add_ln51_735_reg_21604[2]),
        .I3(add_ln51_746_reg_21614[2]),
        .I4(\add_ln51_753_reg_21804[4]_i_3_n_5 ),
        .I5(add_ln51_751_reg_21619[2]),
        .O(add_ln51_753_fu_20359_p2[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA82280000)) 
    \add_ln51_753_reg_21804[4]_i_2 
       (.I0(\add_ln51_753_reg_21804[2]_i_2_n_5 ),
        .I1(add_ln51_740_reg_21609[1]),
        .I2(add_ln51_746_reg_21614[1]),
        .I3(add_ln51_735_reg_21604[1]),
        .I4(add_ln51_751_reg_21619[1]),
        .I5(\add_ln51_753_reg_21804[2]_i_3_n_5 ),
        .O(\add_ln51_753_reg_21804[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_753_reg_21804[4]_i_3 
       (.I0(add_ln51_740_reg_21609[1]),
        .I1(add_ln51_735_reg_21604[1]),
        .I2(add_ln51_746_reg_21614[1]),
        .O(\add_ln51_753_reg_21804[4]_i_3_n_5 ));
  FDRE \add_ln51_753_reg_21804_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_753_fu_20359_p2[0]),
        .Q(add_ln51_753_reg_21804[0]),
        .R(1'b0));
  FDRE \add_ln51_753_reg_21804_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_753_fu_20359_p2[1]),
        .Q(add_ln51_753_reg_21804[1]),
        .R(1'b0));
  FDRE \add_ln51_753_reg_21804_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_753_fu_20359_p2[2]),
        .Q(add_ln51_753_reg_21804[2]),
        .R(1'b0));
  FDRE \add_ln51_753_reg_21804_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_753_fu_20359_p2[3]),
        .Q(add_ln51_753_reg_21804[3]),
        .R(1'b0));
  FDRE \add_ln51_753_reg_21804_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_753_fu_20359_p2[4]),
        .Q(add_ln51_753_reg_21804[4]),
        .R(1'b0));
  FDRE \add_ln51_758_reg_21624_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_758_fu_18746_p2[0]),
        .Q(add_ln51_758_reg_21624[0]),
        .R(1'b0));
  FDRE \add_ln51_758_reg_21624_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_758_fu_18746_p2[1]),
        .Q(add_ln51_758_reg_21624[1]),
        .R(1'b0));
  FDRE \add_ln51_758_reg_21624_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_758_fu_18746_p2[2]),
        .Q(add_ln51_758_reg_21624[2]),
        .R(1'b0));
  FDRE \add_ln51_75_reg_20924_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_75_fu_14686_p2[0]),
        .Q(add_ln51_75_reg_20924[0]),
        .R(1'b0));
  FDRE \add_ln51_75_reg_20924_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_75_fu_14686_p2[1]),
        .Q(add_ln51_75_reg_20924[1]),
        .R(1'b0));
  FDRE \add_ln51_75_reg_20924_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_75_fu_14686_p2[2]),
        .Q(add_ln51_75_reg_20924[2]),
        .R(1'b0));
  FDRE \add_ln51_763_reg_21629_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_763_fu_18784_p2[0]),
        .Q(add_ln51_763_reg_21629[0]),
        .R(1'b0));
  FDRE \add_ln51_763_reg_21629_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_763_fu_18784_p2[1]),
        .Q(add_ln51_763_reg_21629[1]),
        .R(1'b0));
  FDRE \add_ln51_763_reg_21629_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_763_fu_18784_p2[2]),
        .Q(add_ln51_763_reg_21629[2]),
        .R(1'b0));
  FDRE \add_ln51_769_reg_21634_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_769_fu_18822_p2[0]),
        .Q(add_ln51_769_reg_21634[0]),
        .R(1'b0));
  FDRE \add_ln51_769_reg_21634_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_769_fu_18822_p2[1]),
        .Q(add_ln51_769_reg_21634[1]),
        .R(1'b0));
  FDRE \add_ln51_769_reg_21634_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_769_fu_18822_p2[2]),
        .Q(add_ln51_769_reg_21634[2]),
        .R(1'b0));
  FDRE \add_ln51_771_reg_21639_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_771_reg_21639_reg[0]_0 ),
        .Q(add_ln51_771_reg_21639[0]),
        .R(1'b0));
  FDRE \add_ln51_771_reg_21639_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_771_fu_18834_p2),
        .Q(add_ln51_771_reg_21639[1]),
        .R(1'b0));
  FDRE \add_ln51_772_reg_21644_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_772_reg_21644_reg[0]_0 ),
        .Q(add_ln51_772_reg_21644[0]),
        .R(1'b0));
  FDRE \add_ln51_772_reg_21644_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_772_reg_21644_reg[1]_0 ),
        .Q(add_ln51_772_reg_21644[1]),
        .R(1'b0));
  FDRE \add_ln51_773_reg_21649_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_773_reg_21649_reg[0]_0 ),
        .Q(add_ln51_773_reg_21649[0]),
        .R(1'b0));
  FDRE \add_ln51_773_reg_21649_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_773_reg_21649_reg[1]_0 ),
        .Q(add_ln51_773_reg_21649[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_777_reg_21809[0]_i_1 
       (.I0(add_ln51_769_reg_21634[0]),
        .I1(add_ln51_758_reg_21624[0]),
        .I2(add_ln51_763_reg_21629[0]),
        .I3(add_ln51_771_reg_21639[0]),
        .I4(add_ln51_772_reg_21644[0]),
        .I5(add_ln51_773_reg_21649[0]),
        .O(add_ln51_777_fu_20419_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_777_reg_21809[1]_i_1 
       (.I0(\add_ln51_777_reg_21809[1]_i_2_n_5 ),
        .I1(add_ln51_758_reg_21624[0]),
        .I2(add_ln51_769_reg_21634[0]),
        .I3(add_ln51_763_reg_21629[0]),
        .I4(\add_ln51_777_reg_21809[1]_i_3_n_5 ),
        .O(add_ln51_777_fu_20419_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_777_reg_21809[1]_i_2 
       (.I0(add_ln51_771_reg_21639[0]),
        .I1(add_ln51_772_reg_21644[0]),
        .I2(add_ln51_773_reg_21649[0]),
        .I3(add_ln51_769_reg_21634[0]),
        .I4(add_ln51_758_reg_21624[0]),
        .I5(add_ln51_763_reg_21629[0]),
        .O(\add_ln51_777_reg_21809[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_777_reg_21809[1]_i_3 
       (.I0(add_ln51_769_reg_21634[1]),
        .I1(add_ln51_758_reg_21624[1]),
        .I2(add_ln51_763_reg_21629[1]),
        .I3(zext_ln51_520_fu_20405_p1[1]),
        .O(\add_ln51_777_reg_21809[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_777_reg_21809[2]_i_1 
       (.I0(\add_ln51_777_reg_21809[4]_i_6_n_5 ),
        .I1(\add_ln51_777_reg_21809[4]_i_7_n_5 ),
        .I2(\add_ln51_777_reg_21809[2]_i_2_n_5 ),
        .O(add_ln51_777_fu_20419_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_777_reg_21809[2]_i_2 
       (.I0(add_ln51_763_reg_21629[1]),
        .I1(add_ln51_769_reg_21634[1]),
        .I2(add_ln51_758_reg_21624[1]),
        .I3(zext_ln51_520_fu_20405_p1[2]),
        .I4(\add_ln51_777_reg_21809[4]_i_4_n_5 ),
        .O(\add_ln51_777_reg_21809[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_777_reg_21809[3]_i_1 
       (.I0(\add_ln51_777_reg_21809[4]_i_6_n_5 ),
        .I1(\add_ln51_777_reg_21809[4]_i_7_n_5 ),
        .I2(\add_ln51_777_reg_21809[4]_i_2_n_5 ),
        .I3(zext_ln51_520_fu_20405_p1[2]),
        .I4(\add_ln51_777_reg_21809[4]_i_4_n_5 ),
        .I5(\add_ln51_777_reg_21809[4]_i_3_n_5 ),
        .O(add_ln51_777_fu_20419_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_777_reg_21809[4]_i_1 
       (.I0(\add_ln51_777_reg_21809[4]_i_2_n_5 ),
        .I1(\add_ln51_777_reg_21809[4]_i_3_n_5 ),
        .I2(\add_ln51_777_reg_21809[4]_i_4_n_5 ),
        .I3(zext_ln51_520_fu_20405_p1[2]),
        .I4(\add_ln51_777_reg_21809[4]_i_6_n_5 ),
        .I5(\add_ln51_777_reg_21809[4]_i_7_n_5 ),
        .O(add_ln51_777_fu_20419_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_777_reg_21809[4]_i_2 
       (.I0(add_ln51_758_reg_21624[2]),
        .I1(add_ln51_769_reg_21634[2]),
        .I2(add_ln51_763_reg_21629[2]),
        .O(\add_ln51_777_reg_21809[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_777_reg_21809[4]_i_3 
       (.I0(add_ln51_758_reg_21624[1]),
        .I1(add_ln51_769_reg_21634[1]),
        .I2(add_ln51_763_reg_21629[1]),
        .O(\add_ln51_777_reg_21809[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_777_reg_21809[4]_i_4 
       (.I0(add_ln51_763_reg_21629[2]),
        .I1(add_ln51_758_reg_21624[2]),
        .I2(add_ln51_769_reg_21634[2]),
        .O(\add_ln51_777_reg_21809[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_777_reg_21809[4]_i_5 
       (.I0(add_ln51_772_reg_21644[0]),
        .I1(add_ln51_771_reg_21639[0]),
        .I2(add_ln51_773_reg_21649[0]),
        .I3(add_ln51_773_reg_21649[1]),
        .I4(add_ln51_771_reg_21639[1]),
        .I5(add_ln51_772_reg_21644[1]),
        .O(zext_ln51_520_fu_20405_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_777_reg_21809[4]_i_6 
       (.I0(add_ln51_763_reg_21629[0]),
        .I1(add_ln51_769_reg_21634[0]),
        .I2(add_ln51_758_reg_21624[0]),
        .I3(\add_ln51_777_reg_21809[1]_i_3_n_5 ),
        .I4(\add_ln51_777_reg_21809[1]_i_2_n_5 ),
        .O(\add_ln51_777_reg_21809[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_777_reg_21809[4]_i_7 
       (.I0(zext_ln51_520_fu_20405_p1[1]),
        .I1(add_ln51_769_reg_21634[1]),
        .I2(add_ln51_758_reg_21624[1]),
        .I3(add_ln51_763_reg_21629[1]),
        .O(\add_ln51_777_reg_21809[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_777_reg_21809[4]_i_8 
       (.I0(add_ln51_773_reg_21649[0]),
        .I1(add_ln51_771_reg_21639[0]),
        .I2(add_ln51_772_reg_21644[0]),
        .I3(add_ln51_771_reg_21639[1]),
        .I4(add_ln51_772_reg_21644[1]),
        .I5(add_ln51_773_reg_21649[1]),
        .O(zext_ln51_520_fu_20405_p1[1]));
  FDRE \add_ln51_777_reg_21809_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_777_fu_20419_p2[0]),
        .Q(add_ln51_777_reg_21809[0]),
        .R(1'b0));
  FDRE \add_ln51_777_reg_21809_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_777_fu_20419_p2[1]),
        .Q(add_ln51_777_reg_21809[1]),
        .R(1'b0));
  FDRE \add_ln51_777_reg_21809_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_777_fu_20419_p2[2]),
        .Q(add_ln51_777_reg_21809[2]),
        .R(1'b0));
  FDRE \add_ln51_777_reg_21809_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_777_fu_20419_p2[3]),
        .Q(add_ln51_777_reg_21809[3]),
        .R(1'b0));
  FDRE \add_ln51_777_reg_21809_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_777_fu_20419_p2[4]),
        .Q(add_ln51_777_reg_21809[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_780_reg_21829[3]_i_10 
       (.I0(add_ln51_777_reg_21809[0]),
        .I1(add_ln51_680_reg_21789[0]),
        .I2(add_ln51_729_reg_21799[0]),
        .I3(add_ln51_680_reg_21789[1]),
        .I4(add_ln51_729_reg_21799[1]),
        .I5(add_ln51_777_reg_21809[1]),
        .O(\add_ln51_780_reg_21829[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_780_reg_21829[3]_i_11 
       (.I0(add_ln51_608_reg_21774[2]),
        .I1(\add_ln51_780_reg_21829[7]_i_39_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_40_n_5 ),
        .O(\add_ln51_780_reg_21829[3]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_780_reg_21829[3]_i_12 
       (.I0(add_ln51_777_reg_21809[0]),
        .I1(add_ln51_729_reg_21799[0]),
        .I2(add_ln51_680_reg_21789[0]),
        .O(\add_ln51_780_reg_21829[3]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_780_reg_21829[3]_i_13 
       (.I0(add_ln51_753_reg_21804[0]),
        .I1(add_ln51_632_reg_21779[0]),
        .I2(add_ln51_705_reg_21794[0]),
        .O(\add_ln51_780_reg_21829[3]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_780_reg_21829[3]_i_2 
       (.I0(\add_ln51_780_reg_21829[3]_i_9_n_5 ),
        .I1(\add_ln51_780_reg_21829[3]_i_10_n_5 ),
        .I2(add_ln51_608_reg_21774[1]),
        .I3(add_ln51_656_reg_21784[2]),
        .I4(\add_ln51_780_reg_21829[3]_i_11_n_5 ),
        .O(\add_ln51_780_reg_21829[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_780_reg_21829[3]_i_3 
       (.I0(\add_ln51_780_reg_21829[3]_i_9_n_5 ),
        .I1(\add_ln51_780_reg_21829[3]_i_10_n_5 ),
        .I2(add_ln51_608_reg_21774[1]),
        .I3(add_ln51_656_reg_21784[2]),
        .I4(\add_ln51_780_reg_21829[3]_i_11_n_5 ),
        .O(\add_ln51_780_reg_21829[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_780_reg_21829[3]_i_4 
       (.I0(\add_ln51_780_reg_21829[3]_i_10_n_5 ),
        .I1(\add_ln51_780_reg_21829[3]_i_9_n_5 ),
        .I2(add_ln51_608_reg_21774[1]),
        .I3(add_ln51_656_reg_21784[1]),
        .O(\add_ln51_780_reg_21829[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_780_reg_21829[3]_i_5 
       (.I0(add_ln51_608_reg_21774[3]),
        .I1(\add_ln51_780_reg_21829[7]_i_15_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_16_n_5 ),
        .I3(\add_ln51_780_reg_21829[3]_i_2_n_5 ),
        .I4(add_ln51_656_reg_21784[3]),
        .I5(\add_ln51_780_reg_21829[7]_i_17_n_5 ),
        .O(\add_ln51_780_reg_21829[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln51_780_reg_21829[3]_i_6 
       (.I0(\add_ln51_780_reg_21829[3]_i_11_n_5 ),
        .I1(add_ln51_656_reg_21784[2]),
        .I2(add_ln51_608_reg_21774[1]),
        .I3(\add_ln51_780_reg_21829[3]_i_9_n_5 ),
        .I4(\add_ln51_780_reg_21829[3]_i_10_n_5 ),
        .I5(add_ln51_656_reg_21784[1]),
        .O(\add_ln51_780_reg_21829[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h566A6A566A56566A)) 
    \add_ln51_780_reg_21829[3]_i_7 
       (.I0(\add_ln51_780_reg_21829[3]_i_4_n_5 ),
        .I1(add_ln51_608_reg_21774[0]),
        .I2(\add_ln51_780_reg_21829[3]_i_12_n_5 ),
        .I3(add_ln51_753_reg_21804[0]),
        .I4(add_ln51_632_reg_21779[0]),
        .I5(add_ln51_705_reg_21794[0]),
        .O(\add_ln51_780_reg_21829[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_780_reg_21829[3]_i_8 
       (.I0(add_ln51_680_reg_21789[0]),
        .I1(add_ln51_729_reg_21799[0]),
        .I2(add_ln51_777_reg_21809[0]),
        .I3(\add_ln51_780_reg_21829[3]_i_13_n_5 ),
        .I4(add_ln51_608_reg_21774[0]),
        .I5(add_ln51_656_reg_21784[0]),
        .O(\add_ln51_780_reg_21829[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_780_reg_21829[3]_i_9 
       (.I0(add_ln51_753_reg_21804[0]),
        .I1(add_ln51_705_reg_21794[0]),
        .I2(add_ln51_632_reg_21779[0]),
        .I3(add_ln51_705_reg_21794[1]),
        .I4(add_ln51_632_reg_21779[1]),
        .I5(add_ln51_753_reg_21804[1]),
        .O(\add_ln51_780_reg_21829[3]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_780_reg_21829[7]_i_10 
       (.I0(\add_ln51_780_reg_21829[7]_i_18_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_19_n_5 ),
        .I2(add_ln51_777_reg_21809[4]),
        .I3(add_ln51_680_reg_21789[4]),
        .I4(add_ln51_729_reg_21799[4]),
        .O(\add_ln51_780_reg_21829[7]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_11 
       (.I0(\add_ln51_780_reg_21829[7]_i_12_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_13_n_5 ),
        .I2(add_ln51_608_reg_21774[4]),
        .O(\add_ln51_780_reg_21829[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    \add_ln51_780_reg_21829[7]_i_12 
       (.I0(\add_ln51_780_reg_21829[7]_i_27_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_28_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_29_n_5 ),
        .I3(\add_ln51_780_reg_21829[7]_i_30_n_5 ),
        .I4(\add_ln51_780_reg_21829[7]_i_31_n_5 ),
        .I5(\add_ln51_780_reg_21829[7]_i_32_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h001717FFFFE8E800)) 
    \add_ln51_780_reg_21829[7]_i_13 
       (.I0(\add_ln51_780_reg_21829[7]_i_33_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_34_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_35_n_5 ),
        .I3(\add_ln51_780_reg_21829[7]_i_36_n_5 ),
        .I4(\add_ln51_780_reg_21829[7]_i_37_n_5 ),
        .I5(\add_ln51_780_reg_21829[7]_i_38_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_14 
       (.I0(\add_ln51_780_reg_21829[7]_i_15_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_16_n_5 ),
        .I2(add_ln51_608_reg_21774[3]),
        .O(\add_ln51_780_reg_21829[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_780_reg_21829[7]_i_15 
       (.I0(\add_ln51_780_reg_21829[7]_i_29_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_28_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_31_n_5 ),
        .I3(add_ln51_632_reg_21779[2]),
        .I4(add_ln51_705_reg_21794[2]),
        .I5(add_ln51_753_reg_21804[2]),
        .O(\add_ln51_780_reg_21829[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_780_reg_21829[7]_i_16 
       (.I0(\add_ln51_780_reg_21829[7]_i_35_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_34_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_37_n_5 ),
        .I3(add_ln51_729_reg_21799[2]),
        .I4(add_ln51_680_reg_21789[2]),
        .I5(add_ln51_777_reg_21809[2]),
        .O(\add_ln51_780_reg_21829[7]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_17 
       (.I0(\add_ln51_780_reg_21829[7]_i_39_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_40_n_5 ),
        .I2(add_ln51_608_reg_21774[2]),
        .O(\add_ln51_780_reg_21829[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_780_reg_21829[7]_i_18 
       (.I0(\add_ln51_780_reg_21829[7]_i_37_n_5 ),
        .I1(add_ln51_777_reg_21809[2]),
        .I2(add_ln51_680_reg_21789[2]),
        .I3(add_ln51_729_reg_21799[2]),
        .I4(\add_ln51_780_reg_21829[7]_i_35_n_5 ),
        .I5(\add_ln51_780_reg_21829[7]_i_34_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_19 
       (.I0(add_ln51_729_reg_21799[3]),
        .I1(add_ln51_680_reg_21789[3]),
        .I2(add_ln51_777_reg_21809[3]),
        .O(\add_ln51_780_reg_21829[7]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_2 
       (.I0(\add_ln51_780_reg_21829[7]_i_9_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_10_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_11_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hE8808000)) 
    \add_ln51_780_reg_21829[7]_i_20 
       (.I0(\add_ln51_780_reg_21829[7]_i_25_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_26_n_5 ),
        .I2(add_ln51_753_reg_21804[4]),
        .I3(add_ln51_632_reg_21779[4]),
        .I4(add_ln51_705_reg_21794[4]),
        .O(\add_ln51_780_reg_21829[7]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_21 
       (.I0(add_ln51_632_reg_21779[4]),
        .I1(add_ln51_705_reg_21794[4]),
        .I2(add_ln51_753_reg_21804[4]),
        .O(\add_ln51_780_reg_21829[7]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_780_reg_21829[7]_i_22 
       (.I0(add_ln51_705_reg_21794[4]),
        .I1(add_ln51_632_reg_21779[4]),
        .I2(add_ln51_753_reg_21804[4]),
        .I3(\add_ln51_780_reg_21829[7]_i_26_n_5 ),
        .I4(\add_ln51_780_reg_21829[7]_i_25_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_23 
       (.I0(add_ln51_729_reg_21799[4]),
        .I1(add_ln51_680_reg_21789[4]),
        .I2(add_ln51_777_reg_21809[4]),
        .O(\add_ln51_780_reg_21829[7]_i_23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_780_reg_21829[7]_i_24 
       (.I0(add_ln51_680_reg_21789[4]),
        .I1(add_ln51_729_reg_21799[4]),
        .I2(add_ln51_777_reg_21809[4]),
        .I3(\add_ln51_780_reg_21829[7]_i_19_n_5 ),
        .I4(\add_ln51_780_reg_21829[7]_i_18_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_780_reg_21829[7]_i_25 
       (.I0(\add_ln51_780_reg_21829[7]_i_31_n_5 ),
        .I1(add_ln51_753_reg_21804[2]),
        .I2(add_ln51_705_reg_21794[2]),
        .I3(add_ln51_632_reg_21779[2]),
        .I4(\add_ln51_780_reg_21829[7]_i_29_n_5 ),
        .I5(\add_ln51_780_reg_21829[7]_i_28_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_26 
       (.I0(add_ln51_632_reg_21779[3]),
        .I1(add_ln51_705_reg_21794[3]),
        .I2(add_ln51_753_reg_21804[3]),
        .O(\add_ln51_780_reg_21829[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_780_reg_21829[7]_i_27 
       (.I0(add_ln51_753_reg_21804[2]),
        .I1(add_ln51_632_reg_21779[2]),
        .I2(add_ln51_705_reg_21794[2]),
        .O(\add_ln51_780_reg_21829[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_28 
       (.I0(add_ln51_632_reg_21779[1]),
        .I1(add_ln51_705_reg_21794[1]),
        .I2(add_ln51_753_reg_21804[1]),
        .O(\add_ln51_780_reg_21829[7]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \add_ln51_780_reg_21829[7]_i_29 
       (.I0(add_ln51_705_reg_21794[1]),
        .I1(add_ln51_632_reg_21779[1]),
        .I2(add_ln51_753_reg_21804[1]),
        .I3(add_ln51_753_reg_21804[0]),
        .I4(add_ln51_705_reg_21794[0]),
        .I5(add_ln51_632_reg_21779[0]),
        .O(\add_ln51_780_reg_21829[7]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_780_reg_21829[7]_i_3 
       (.I0(add_ln51_608_reg_21774[4]),
        .I1(\add_ln51_780_reg_21829[7]_i_12_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_13_n_5 ),
        .I3(add_ln51_656_reg_21784[4]),
        .I4(\add_ln51_780_reg_21829[7]_i_14_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_30 
       (.I0(add_ln51_632_reg_21779[2]),
        .I1(add_ln51_705_reg_21794[2]),
        .I2(add_ln51_753_reg_21804[2]),
        .O(\add_ln51_780_reg_21829[7]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_780_reg_21829[7]_i_31 
       (.I0(add_ln51_753_reg_21804[3]),
        .I1(add_ln51_632_reg_21779[3]),
        .I2(add_ln51_705_reg_21794[3]),
        .O(\add_ln51_780_reg_21829[7]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_780_reg_21829[7]_i_32 
       (.I0(add_ln51_753_reg_21804[3]),
        .I1(add_ln51_705_reg_21794[3]),
        .I2(add_ln51_632_reg_21779[3]),
        .I3(add_ln51_705_reg_21794[4]),
        .I4(add_ln51_632_reg_21779[4]),
        .I5(add_ln51_753_reg_21804[4]),
        .O(\add_ln51_780_reg_21829[7]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_780_reg_21829[7]_i_33 
       (.I0(add_ln51_777_reg_21809[2]),
        .I1(add_ln51_729_reg_21799[2]),
        .I2(add_ln51_680_reg_21789[2]),
        .O(\add_ln51_780_reg_21829[7]_i_33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_34 
       (.I0(add_ln51_729_reg_21799[1]),
        .I1(add_ln51_680_reg_21789[1]),
        .I2(add_ln51_777_reg_21809[1]),
        .O(\add_ln51_780_reg_21829[7]_i_34_n_5 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \add_ln51_780_reg_21829[7]_i_35 
       (.I0(add_ln51_680_reg_21789[1]),
        .I1(add_ln51_729_reg_21799[1]),
        .I2(add_ln51_777_reg_21809[1]),
        .I3(add_ln51_777_reg_21809[0]),
        .I4(add_ln51_680_reg_21789[0]),
        .I5(add_ln51_729_reg_21799[0]),
        .O(\add_ln51_780_reg_21829[7]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_780_reg_21829[7]_i_36 
       (.I0(add_ln51_729_reg_21799[2]),
        .I1(add_ln51_680_reg_21789[2]),
        .I2(add_ln51_777_reg_21809[2]),
        .O(\add_ln51_780_reg_21829[7]_i_36_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_780_reg_21829[7]_i_37 
       (.I0(add_ln51_777_reg_21809[3]),
        .I1(add_ln51_729_reg_21799[3]),
        .I2(add_ln51_680_reg_21789[3]),
        .O(\add_ln51_780_reg_21829[7]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_780_reg_21829[7]_i_38 
       (.I0(add_ln51_777_reg_21809[3]),
        .I1(add_ln51_680_reg_21789[3]),
        .I2(add_ln51_729_reg_21799[3]),
        .I3(add_ln51_680_reg_21789[4]),
        .I4(add_ln51_729_reg_21799[4]),
        .I5(add_ln51_777_reg_21809[4]),
        .O(\add_ln51_780_reg_21829[7]_i_38_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln51_780_reg_21829[7]_i_39 
       (.I0(\add_ln51_780_reg_21829[7]_i_29_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_27_n_5 ),
        .I2(add_ln51_632_reg_21779[1]),
        .I3(add_ln51_705_reg_21794[1]),
        .I4(add_ln51_753_reg_21804[1]),
        .O(\add_ln51_780_reg_21829[7]_i_39_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_780_reg_21829[7]_i_4 
       (.I0(add_ln51_608_reg_21774[3]),
        .I1(\add_ln51_780_reg_21829[7]_i_15_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_16_n_5 ),
        .I3(add_ln51_656_reg_21784[3]),
        .I4(\add_ln51_780_reg_21829[7]_i_17_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln51_780_reg_21829[7]_i_40 
       (.I0(\add_ln51_780_reg_21829[7]_i_35_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_33_n_5 ),
        .I2(add_ln51_729_reg_21799[1]),
        .I3(add_ln51_680_reg_21789[1]),
        .I4(add_ln51_777_reg_21809[1]),
        .O(\add_ln51_780_reg_21829[7]_i_40_n_5 ));
  LUT6 #(
    .INIT(64'hE880800000000000)) 
    \add_ln51_780_reg_21829[7]_i_5 
       (.I0(\add_ln51_780_reg_21829[7]_i_18_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_19_n_5 ),
        .I2(add_ln51_777_reg_21809[4]),
        .I3(add_ln51_729_reg_21799[4]),
        .I4(add_ln51_680_reg_21789[4]),
        .I5(\add_ln51_780_reg_21829[7]_i_20_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_780_reg_21829[7]_i_6 
       (.I0(\add_ln51_780_reg_21829[7]_i_11_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_21_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_22_n_5 ),
        .I3(\add_ln51_780_reg_21829[7]_i_23_n_5 ),
        .I4(\add_ln51_780_reg_21829[7]_i_24_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_780_reg_21829[7]_i_7 
       (.I0(\add_ln51_780_reg_21829[7]_i_3_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_10_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_9_n_5 ),
        .I3(\add_ln51_780_reg_21829[7]_i_11_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_780_reg_21829[7]_i_8 
       (.I0(add_ln51_608_reg_21774[4]),
        .I1(\add_ln51_780_reg_21829[7]_i_12_n_5 ),
        .I2(\add_ln51_780_reg_21829[7]_i_13_n_5 ),
        .I3(\add_ln51_780_reg_21829[7]_i_4_n_5 ),
        .I4(add_ln51_656_reg_21784[4]),
        .I5(\add_ln51_780_reg_21829[7]_i_14_n_5 ),
        .O(\add_ln51_780_reg_21829[7]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_780_reg_21829[7]_i_9 
       (.I0(\add_ln51_780_reg_21829[7]_i_25_n_5 ),
        .I1(\add_ln51_780_reg_21829[7]_i_26_n_5 ),
        .I2(add_ln51_753_reg_21804[4]),
        .I3(add_ln51_705_reg_21794[4]),
        .I4(add_ln51_632_reg_21779[4]),
        .O(\add_ln51_780_reg_21829[7]_i_9_n_5 ));
  FDRE \add_ln51_780_reg_21829_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_780_fu_20779_p2[0]),
        .Q(add_ln51_780_reg_21829[0]),
        .R(1'b0));
  FDRE \add_ln51_780_reg_21829_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_780_fu_20779_p2[1]),
        .Q(add_ln51_780_reg_21829[1]),
        .R(1'b0));
  FDRE \add_ln51_780_reg_21829_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_780_fu_20779_p2[2]),
        .Q(add_ln51_780_reg_21829[2]),
        .R(1'b0));
  FDRE \add_ln51_780_reg_21829_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_780_fu_20779_p2[3]),
        .Q(add_ln51_780_reg_21829[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_780_reg_21829_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln51_780_reg_21829_reg[3]_i_1_n_5 ,\add_ln51_780_reg_21829_reg[3]_i_1_n_6 ,\add_ln51_780_reg_21829_reg[3]_i_1_n_7 ,\add_ln51_780_reg_21829_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln51_780_reg_21829[3]_i_2_n_5 ,\add_ln51_780_reg_21829[3]_i_3_n_5 ,\add_ln51_780_reg_21829[3]_i_4_n_5 ,add_ln51_656_reg_21784[0]}),
        .O(add_ln51_780_fu_20779_p2[3:0]),
        .S({\add_ln51_780_reg_21829[3]_i_5_n_5 ,\add_ln51_780_reg_21829[3]_i_6_n_5 ,\add_ln51_780_reg_21829[3]_i_7_n_5 ,\add_ln51_780_reg_21829[3]_i_8_n_5 }));
  FDRE \add_ln51_780_reg_21829_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_780_fu_20779_p2[4]),
        .Q(add_ln51_780_reg_21829[4]),
        .R(1'b0));
  FDRE \add_ln51_780_reg_21829_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_780_fu_20779_p2[5]),
        .Q(add_ln51_780_reg_21829[5]),
        .R(1'b0));
  FDRE \add_ln51_780_reg_21829_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_780_fu_20779_p2[6]),
        .Q(add_ln51_780_reg_21829[6]),
        .R(1'b0));
  FDRE \add_ln51_780_reg_21829_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_780_fu_20779_p2[7]),
        .Q(add_ln51_780_reg_21829[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln51_780_reg_21829_reg[7]_i_1 
       (.CI(\add_ln51_780_reg_21829_reg[3]_i_1_n_5 ),
        .CO({\NLW_add_ln51_780_reg_21829_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln51_780_reg_21829_reg[7]_i_1_n_6 ,\add_ln51_780_reg_21829_reg[7]_i_1_n_7 ,\add_ln51_780_reg_21829_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln51_780_reg_21829[7]_i_2_n_5 ,\add_ln51_780_reg_21829[7]_i_3_n_5 ,\add_ln51_780_reg_21829[7]_i_4_n_5 }),
        .O(add_ln51_780_fu_20779_p2[7:4]),
        .S({\add_ln51_780_reg_21829[7]_i_5_n_5 ,\add_ln51_780_reg_21829[7]_i_6_n_5 ,\add_ln51_780_reg_21829[7]_i_7_n_5 ,\add_ln51_780_reg_21829[7]_i_8_n_5 }));
  FDRE \add_ln51_80_reg_20929_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_80_fu_14724_p2[0]),
        .Q(add_ln51_80_reg_20929[0]),
        .R(1'b0));
  FDRE \add_ln51_80_reg_20929_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_80_fu_14724_p2[1]),
        .Q(add_ln51_80_reg_20929[1]),
        .R(1'b0));
  FDRE \add_ln51_80_reg_20929_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_80_fu_14724_p2[2]),
        .Q(add_ln51_80_reg_20929[2]),
        .R(1'b0));
  FDRE \add_ln51_86_reg_20934_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_86_fu_14762_p2[0]),
        .Q(add_ln51_86_reg_20934[0]),
        .R(1'b0));
  FDRE \add_ln51_86_reg_20934_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_86_fu_14762_p2[1]),
        .Q(add_ln51_86_reg_20934[1]),
        .R(1'b0));
  FDRE \add_ln51_86_reg_20934_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_86_fu_14762_p2[2]),
        .Q(add_ln51_86_reg_20934[2]),
        .R(1'b0));
  FDRE \add_ln51_88_reg_20939_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_88_fu_14774_p2[0]),
        .Q(add_ln51_88_reg_20939[0]),
        .R(1'b0));
  FDRE \add_ln51_88_reg_20939_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_88_fu_14774_p2[1]),
        .Q(add_ln51_88_reg_20939[1]),
        .R(1'b0));
  FDRE \add_ln51_89_reg_20944_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_89_fu_14780_p2[0]),
        .Q(add_ln51_89_reg_20944[0]),
        .R(1'b0));
  FDRE \add_ln51_89_reg_20944_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_89_fu_14780_p2[1]),
        .Q(add_ln51_89_reg_20944[1]),
        .R(1'b0));
  FDRE \add_ln51_90_reg_20949_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_90_fu_14786_p2[0]),
        .Q(add_ln51_90_reg_20949[0]),
        .R(1'b0));
  FDRE \add_ln51_90_reg_20949_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_90_fu_14786_p2[1]),
        .Q(add_ln51_90_reg_20949[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_94_reg_21669[0]_i_1 
       (.I0(add_ln51_86_reg_20934[0]),
        .I1(add_ln51_75_reg_20924[0]),
        .I2(add_ln51_80_reg_20929[0]),
        .I3(add_ln51_88_reg_20939[0]),
        .I4(add_ln51_89_reg_20944[0]),
        .I5(add_ln51_90_reg_20949[0]),
        .O(add_ln51_94_fu_19047_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    \add_ln51_94_reg_21669[1]_i_1 
       (.I0(\add_ln51_94_reg_21669[1]_i_2_n_5 ),
        .I1(add_ln51_75_reg_20924[0]),
        .I2(add_ln51_86_reg_20934[0]),
        .I3(add_ln51_80_reg_20929[0]),
        .I4(\add_ln51_94_reg_21669[1]_i_3_n_5 ),
        .O(add_ln51_94_fu_19047_p2[1]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \add_ln51_94_reg_21669[1]_i_2 
       (.I0(add_ln51_88_reg_20939[0]),
        .I1(add_ln51_89_reg_20944[0]),
        .I2(add_ln51_90_reg_20949[0]),
        .I3(add_ln51_86_reg_20934[0]),
        .I4(add_ln51_75_reg_20924[0]),
        .I5(add_ln51_80_reg_20929[0]),
        .O(\add_ln51_94_reg_21669[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_94_reg_21669[1]_i_3 
       (.I0(add_ln51_86_reg_20934[1]),
        .I1(add_ln51_75_reg_20924[1]),
        .I2(add_ln51_80_reg_20929[1]),
        .I3(zext_ln51_61_fu_19033_p1[1]),
        .O(\add_ln51_94_reg_21669[1]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_94_reg_21669[2]_i_1 
       (.I0(\add_ln51_94_reg_21669[4]_i_6_n_5 ),
        .I1(\add_ln51_94_reg_21669[4]_i_7_n_5 ),
        .I2(\add_ln51_94_reg_21669[2]_i_2_n_5 ),
        .O(add_ln51_94_fu_19047_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_94_reg_21669[2]_i_2 
       (.I0(add_ln51_80_reg_20929[1]),
        .I1(add_ln51_86_reg_20934[1]),
        .I2(add_ln51_75_reg_20924[1]),
        .I3(zext_ln51_61_fu_19033_p1[2]),
        .I4(\add_ln51_94_reg_21669[4]_i_4_n_5 ),
        .O(\add_ln51_94_reg_21669[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln51_94_reg_21669[3]_i_1 
       (.I0(\add_ln51_94_reg_21669[4]_i_6_n_5 ),
        .I1(\add_ln51_94_reg_21669[4]_i_7_n_5 ),
        .I2(\add_ln51_94_reg_21669[4]_i_2_n_5 ),
        .I3(zext_ln51_61_fu_19033_p1[2]),
        .I4(\add_ln51_94_reg_21669[4]_i_4_n_5 ),
        .I5(\add_ln51_94_reg_21669[4]_i_3_n_5 ),
        .O(add_ln51_94_fu_19047_p2[3]));
  LUT6 #(
    .INIT(64'hFEEAEAA8EAA8A880)) 
    \add_ln51_94_reg_21669[4]_i_1 
       (.I0(\add_ln51_94_reg_21669[4]_i_2_n_5 ),
        .I1(\add_ln51_94_reg_21669[4]_i_3_n_5 ),
        .I2(\add_ln51_94_reg_21669[4]_i_4_n_5 ),
        .I3(zext_ln51_61_fu_19033_p1[2]),
        .I4(\add_ln51_94_reg_21669[4]_i_6_n_5 ),
        .I5(\add_ln51_94_reg_21669[4]_i_7_n_5 ),
        .O(add_ln51_94_fu_19047_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_94_reg_21669[4]_i_2 
       (.I0(add_ln51_75_reg_20924[2]),
        .I1(add_ln51_86_reg_20934[2]),
        .I2(add_ln51_80_reg_20929[2]),
        .O(\add_ln51_94_reg_21669[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_94_reg_21669[4]_i_3 
       (.I0(add_ln51_75_reg_20924[1]),
        .I1(add_ln51_86_reg_20934[1]),
        .I2(add_ln51_80_reg_20929[1]),
        .O(\add_ln51_94_reg_21669[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_94_reg_21669[4]_i_4 
       (.I0(add_ln51_80_reg_20929[2]),
        .I1(add_ln51_75_reg_20924[2]),
        .I2(add_ln51_86_reg_20934[2]),
        .O(\add_ln51_94_reg_21669[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17FFFFE8FFE8E800)) 
    \add_ln51_94_reg_21669[4]_i_5 
       (.I0(add_ln51_89_reg_20944[0]),
        .I1(add_ln51_88_reg_20939[0]),
        .I2(add_ln51_90_reg_20949[0]),
        .I3(add_ln51_90_reg_20949[1]),
        .I4(add_ln51_88_reg_20939[1]),
        .I5(add_ln51_89_reg_20944[1]),
        .O(zext_ln51_61_fu_19033_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_94_reg_21669[4]_i_6 
       (.I0(add_ln51_80_reg_20929[0]),
        .I1(add_ln51_86_reg_20934[0]),
        .I2(add_ln51_75_reg_20924[0]),
        .I3(\add_ln51_94_reg_21669[1]_i_3_n_5 ),
        .I4(\add_ln51_94_reg_21669[1]_i_2_n_5 ),
        .O(\add_ln51_94_reg_21669[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \add_ln51_94_reg_21669[4]_i_7 
       (.I0(zext_ln51_61_fu_19033_p1[1]),
        .I1(add_ln51_86_reg_20934[1]),
        .I2(add_ln51_75_reg_20924[1]),
        .I3(add_ln51_80_reg_20929[1]),
        .O(\add_ln51_94_reg_21669[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_94_reg_21669[4]_i_8 
       (.I0(add_ln51_90_reg_20949[0]),
        .I1(add_ln51_88_reg_20939[0]),
        .I2(add_ln51_89_reg_20944[0]),
        .I3(add_ln51_88_reg_20939[1]),
        .I4(add_ln51_89_reg_20944[1]),
        .I5(add_ln51_90_reg_20949[1]),
        .O(zext_ln51_61_fu_19033_p1[1]));
  FDRE \add_ln51_94_reg_21669_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_94_fu_19047_p2[0]),
        .Q(add_ln51_94_reg_21669[0]),
        .R(1'b0));
  FDRE \add_ln51_94_reg_21669_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_94_fu_19047_p2[1]),
        .Q(add_ln51_94_reg_21669[1]),
        .R(1'b0));
  FDRE \add_ln51_94_reg_21669_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_94_fu_19047_p2[2]),
        .Q(add_ln51_94_reg_21669[2]),
        .R(1'b0));
  FDRE \add_ln51_94_reg_21669_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_94_fu_19047_p2[3]),
        .Q(add_ln51_94_reg_21669[3]),
        .R(1'b0));
  FDRE \add_ln51_94_reg_21669_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_94_fu_19047_p2[4]),
        .Q(add_ln51_94_reg_21669[4]),
        .R(1'b0));
  FDRE \add_ln51_9_reg_20859_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_9_fu_14282_p2[0]),
        .Q(add_ln51_9_reg_20859[0]),
        .R(1'b0));
  FDRE \add_ln51_9_reg_20859_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_9_fu_14282_p2[1]),
        .Q(add_ln51_9_reg_20859[1]),
        .R(1'b0));
  FDRE \add_ln51_9_reg_20859_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_9_fu_14282_p2[2]),
        .Q(add_ln51_9_reg_20859[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_16040),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .add_ln46_fu_6352_p2({add_ln46_fu_6352_p2[7:2],add_ln46_fu_6352_p2[0]}),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_x_2(ap_sig_allocacmp_x_2),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg),
        .x_fu_16040(x_fu_16040),
        .\x_fu_1604_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\x_fu_1604_reg[4] (\x_fu_1604_reg_n_5_[3] ),
        .\x_fu_1604_reg[4]_0 (\x_fu_1604_reg_n_5_[2] ),
        .\x_fu_1604_reg[4]_1 (\x_fu_1604_reg_n_5_[1] ),
        .\x_fu_1604_reg[4]_2 (\x_fu_1604_reg_n_5_[0] ),
        .\x_fu_1604_reg[4]_3 (\x_fu_1604_reg_n_5_[4] ),
        .\x_fu_1604_reg[7] (\x_fu_1604_reg_n_5_[7] ),
        .\x_fu_1604_reg[7]_0 (\x_fu_1604_reg_n_5_[6] ),
        .\x_fu_1604_reg[7]_1 (\x_fu_1604_reg_n_5_[5] ));
  (* srl_bus_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_2[1]),
        .Q(\lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_2[2]),
        .Q(\lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_2[3]),
        .Q(\lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_2[4]),
        .Q(\lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_2[5]),
        .Q(\lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_2[6]),
        .Q(\lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2_n_5 ));
  FDRE \lshr_ln_reg_20849_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_20849_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[1]),
        .R(1'b0));
  FDRE \lshr_ln_reg_20849_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_20849_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[3]),
        .R(1'b0));
  FDRE \lshr_ln_reg_20849_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[4]),
        .R(1'b0));
  FDRE \lshr_ln_reg_20849_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_100
       (.I0(add_ln51_585_reg_21824[0]),
        .I1(add_ln51_194_reg_21814[0]),
        .I2(add_ln51_389_reg_21819[0]),
        .I3(add_ln51_780_reg_21829[0]),
        .O(ram_reg_i_100_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_101
       (.I0(add_ln51_389_reg_21819[7]),
        .I1(add_ln51_194_reg_21814[7]),
        .I2(add_ln51_585_reg_21824[7]),
        .O(ram_reg_i_101_n_5));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_102
       (.I0(add_ln51_194_reg_21814[6]),
        .I1(add_ln51_585_reg_21824[6]),
        .I2(add_ln51_389_reg_21819[6]),
        .O(ram_reg_i_102_n_5));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_103
       (.I0(add_ln51_389_reg_21819[6]),
        .I1(add_ln51_194_reg_21814[6]),
        .I2(add_ln51_585_reg_21824[6]),
        .O(ram_reg_i_103_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_104
       (.I0(add_ln51_389_reg_21819[5]),
        .I1(add_ln51_194_reg_21814[5]),
        .I2(add_ln51_585_reg_21824[5]),
        .O(ram_reg_i_104_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_105
       (.I0(add_ln51_389_reg_21819[4]),
        .I1(add_ln51_194_reg_21814[4]),
        .I2(add_ln51_585_reg_21824[4]),
        .O(ram_reg_i_105_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_106
       (.I0(add_ln51_389_reg_21819[3]),
        .I1(add_ln51_194_reg_21814[3]),
        .I2(add_ln51_585_reg_21824[3]),
        .O(ram_reg_i_106_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_107
       (.I0(add_ln51_389_reg_21819[2]),
        .I1(add_ln51_194_reg_21814[2]),
        .I2(add_ln51_585_reg_21824[2]),
        .O(ram_reg_i_107_n_5));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_i_32
       (.I0(layer1_activations_ce0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(trunc_ln46_reg_20845_pp0_iter2_reg),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_45
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0),
        .I1(Q[2]),
        .O(DIADI));
  LUT5 #(
    .INIT(32'hB8888888)) 
    ram_reg_i_46
       (.I0(layer1_activations_ce0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(trunc_ln46_reg_20845_pp0_iter2_reg),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0),
        .O(WEA));
  CARRY4 ram_reg_i_54
       (.CI(ram_reg_i_55_n_5),
        .CO({NLW_ram_reg_i_54_CO_UNCONNECTED[3:2],cnt_3_fu_20822_p2[8],NLW_ram_reg_i_54_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_i_81_n_5}),
        .O({NLW_ram_reg_i_54_O_UNCONNECTED[3:1],cnt_3_fu_20822_p2[7]}),
        .S({1'b0,1'b0,1'b1,ram_reg_i_82_n_5}));
  CARRY4 ram_reg_i_55
       (.CI(ram_reg_i_57_n_5),
        .CO({ram_reg_i_55_n_5,ram_reg_i_55_n_6,ram_reg_i_55_n_7,ram_reg_i_55_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_83_n_5,ram_reg_i_84_n_5,ram_reg_i_85_n_5,ram_reg_i_86_n_5}),
        .O(cnt_3_fu_20822_p2[6:3]),
        .S({ram_reg_i_87_n_5,ram_reg_i_88_n_5,ram_reg_i_89_n_5,ram_reg_i_90_n_5}));
  CARRY4 ram_reg_i_57
       (.CI(1'b0),
        .CO({ram_reg_i_57_n_5,ram_reg_i_57_n_6,ram_reg_i_57_n_7,ram_reg_i_57_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_94_n_5,ram_reg_i_95_n_5,ram_reg_i_96_n_5,add_ln51_780_reg_21829[0]}),
        .O({cnt_3_fu_20822_p2[2:0],grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_d0}),
        .S({ram_reg_i_97_n_5,ram_reg_i_98_n_5,ram_reg_i_99_n_5,ram_reg_i_100_n_5}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    ram_reg_i_81
       (.I0(add_ln51_780_reg_21829[7]),
        .I1(ram_reg_i_101_n_5),
        .I2(add_ln51_389_reg_21819[6]),
        .I3(add_ln51_585_reg_21824[6]),
        .I4(add_ln51_194_reg_21814[6]),
        .O(ram_reg_i_81_n_5));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    ram_reg_i_82
       (.I0(ram_reg_i_102_n_5),
        .I1(add_ln51_780_reg_21829[7]),
        .I2(add_ln51_389_reg_21819[7]),
        .I3(add_ln51_585_reg_21824[7]),
        .I4(add_ln51_194_reg_21814[7]),
        .O(ram_reg_i_82_n_5));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    ram_reg_i_83
       (.I0(add_ln51_780_reg_21829[6]),
        .I1(ram_reg_i_103_n_5),
        .I2(add_ln51_389_reg_21819[5]),
        .I3(add_ln51_585_reg_21824[5]),
        .I4(add_ln51_194_reg_21814[5]),
        .O(ram_reg_i_83_n_5));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    ram_reg_i_84
       (.I0(add_ln51_780_reg_21829[5]),
        .I1(ram_reg_i_104_n_5),
        .I2(add_ln51_389_reg_21819[4]),
        .I3(add_ln51_585_reg_21824[4]),
        .I4(add_ln51_194_reg_21814[4]),
        .O(ram_reg_i_84_n_5));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    ram_reg_i_85
       (.I0(add_ln51_780_reg_21829[4]),
        .I1(ram_reg_i_105_n_5),
        .I2(add_ln51_389_reg_21819[3]),
        .I3(add_ln51_585_reg_21824[3]),
        .I4(add_ln51_194_reg_21814[3]),
        .O(ram_reg_i_85_n_5));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    ram_reg_i_86
       (.I0(add_ln51_780_reg_21829[3]),
        .I1(ram_reg_i_106_n_5),
        .I2(add_ln51_389_reg_21819[2]),
        .I3(add_ln51_585_reg_21824[2]),
        .I4(add_ln51_194_reg_21814[2]),
        .O(ram_reg_i_86_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    ram_reg_i_87
       (.I0(ram_reg_i_83_n_5),
        .I1(ram_reg_i_101_n_5),
        .I2(add_ln51_780_reg_21829[7]),
        .I3(add_ln51_194_reg_21814[6]),
        .I4(add_ln51_585_reg_21824[6]),
        .I5(add_ln51_389_reg_21819[6]),
        .O(ram_reg_i_87_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    ram_reg_i_88
       (.I0(ram_reg_i_84_n_5),
        .I1(ram_reg_i_103_n_5),
        .I2(add_ln51_780_reg_21829[6]),
        .I3(add_ln51_194_reg_21814[5]),
        .I4(add_ln51_585_reg_21824[5]),
        .I5(add_ln51_389_reg_21819[5]),
        .O(ram_reg_i_88_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    ram_reg_i_89
       (.I0(ram_reg_i_85_n_5),
        .I1(ram_reg_i_104_n_5),
        .I2(add_ln51_780_reg_21829[5]),
        .I3(add_ln51_194_reg_21814[4]),
        .I4(add_ln51_585_reg_21824[4]),
        .I5(add_ln51_389_reg_21819[4]),
        .O(ram_reg_i_89_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    ram_reg_i_90
       (.I0(ram_reg_i_86_n_5),
        .I1(ram_reg_i_105_n_5),
        .I2(add_ln51_780_reg_21829[4]),
        .I3(add_ln51_194_reg_21814[3]),
        .I4(add_ln51_585_reg_21824[3]),
        .I5(add_ln51_389_reg_21819[3]),
        .O(ram_reg_i_90_n_5));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    ram_reg_i_94
       (.I0(add_ln51_780_reg_21829[2]),
        .I1(ram_reg_i_107_n_5),
        .I2(add_ln51_389_reg_21819[1]),
        .I3(add_ln51_585_reg_21824[1]),
        .I4(add_ln51_194_reg_21814[1]),
        .O(ram_reg_i_94_n_5));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    ram_reg_i_95
       (.I0(add_ln51_389_reg_21819[1]),
        .I1(add_ln51_585_reg_21824[1]),
        .I2(add_ln51_194_reg_21814[1]),
        .I3(add_ln51_780_reg_21829[2]),
        .I4(ram_reg_i_107_n_5),
        .O(ram_reg_i_95_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_96
       (.I0(add_ln51_585_reg_21824[1]),
        .I1(add_ln51_194_reg_21814[1]),
        .I2(add_ln51_389_reg_21819[1]),
        .I3(add_ln51_780_reg_21829[1]),
        .O(ram_reg_i_96_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    ram_reg_i_97
       (.I0(ram_reg_i_94_n_5),
        .I1(ram_reg_i_106_n_5),
        .I2(add_ln51_780_reg_21829[3]),
        .I3(add_ln51_194_reg_21814[2]),
        .I4(add_ln51_585_reg_21824[2]),
        .I5(add_ln51_389_reg_21819[2]),
        .O(ram_reg_i_97_n_5));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    ram_reg_i_98
       (.I0(ram_reg_i_107_n_5),
        .I1(add_ln51_780_reg_21829[2]),
        .I2(add_ln51_389_reg_21819[1]),
        .I3(add_ln51_194_reg_21814[1]),
        .I4(add_ln51_585_reg_21824[1]),
        .I5(add_ln51_780_reg_21829[1]),
        .O(ram_reg_i_98_n_5));
  LUT4 #(
    .INIT(16'h566A)) 
    ram_reg_i_99
       (.I0(ram_reg_i_96_n_5),
        .I1(add_ln51_389_reg_21819[0]),
        .I2(add_ln51_585_reg_21824[0]),
        .I3(add_ln51_194_reg_21814[0]),
        .O(ram_reg_i_99_n_5));
  (* srl_bus_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/trunc_ln46_reg_20845_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_2[0]),
        .Q(\trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  FDRE \trunc_ln46_reg_20845_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(trunc_ln46_reg_20845_pp0_iter2_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_1604_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_16040),
        .D(add_ln46_fu_6352_p2[0]),
        .Q(\x_fu_1604_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_1604_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_16040),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\x_fu_1604_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_1604_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_16040),
        .D(add_ln46_fu_6352_p2[2]),
        .Q(\x_fu_1604_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_1604_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_16040),
        .D(add_ln46_fu_6352_p2[3]),
        .Q(\x_fu_1604_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_1604_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_16040),
        .D(add_ln46_fu_6352_p2[4]),
        .Q(\x_fu_1604_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_1604_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_16040),
        .D(add_ln46_fu_6352_p2[5]),
        .Q(\x_fu_1604_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_1604_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_16040),
        .D(add_ln46_fu_6352_p2[6]),
        .Q(\x_fu_1604_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_1604_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_16040),
        .D(add_ln46_fu_6352_p2[7]),
        .Q(\x_fu_1604_reg_n_5_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_11
   (grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0,
    p_0_in__1,
    p_0_in__2,
    p_0_in__3,
    p_0_in__0,
    D,
    \ap_CS_fsm_reg[9] ,
    d0,
    cnt_2_fu_3680_p2,
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0,
    layer2_activations_ce0,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out,
    add_ln51_95_fu_2670_p2,
    \add_ln51_95_reg_3754_reg[0]_0 ,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out,
    add_ln51_98_fu_2696_p2,
    \add_ln51_98_reg_3759_reg[0]_0 ,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out,
    add_ln51_127_fu_2878_p2,
    \add_ln51_127_reg_3794_reg[0]_0 ,
    add_ln51_134_fu_2930_p2,
    \add_ln51_134_reg_3804_reg[0]_0 ,
    add_ln51_130_fu_2904_p2,
    \add_ln51_130_reg_3799_reg[0]_0 ,
    add_ln51_142_fu_2982_p2,
    \add_ln51_142_reg_3814_reg[0]_0 ,
    add_ln51_149_fu_3034_p2,
    \add_ln51_149_reg_3824_reg[0]_0 ,
    add_ln51_145_fu_3008_p2,
    \add_ln51_145_reg_3819_reg[0]_0 ,
    add_ln51_137_fu_2956_p2,
    \add_ln51_137_reg_3809_reg[0]_0 ,
    add_ln51_158_fu_3086_p2,
    \add_ln51_158_reg_3834_reg[0]_0 ,
    add_ln51_165_fu_3138_p2,
    \add_ln51_165_reg_3844_reg[0]_0 ,
    add_ln51_161_fu_3112_p2,
    \add_ln51_161_reg_3839_reg[0]_0 ,
    add_ln51_173_fu_3190_p2,
    \add_ln51_173_reg_3854_reg[0]_0 ,
    add_ln51_180_fu_3242_p2,
    \add_ln51_180_reg_3864_reg[0]_0 ,
    add_ln51_176_fu_3216_p2,
    \add_ln51_176_reg_3859_reg[0]_0 ,
    add_ln51_168_fu_3164_p2,
    \add_ln51_168_reg_3849_reg[0]_0 ,
    add_ln51_152_fu_3060_p2,
    \add_ln51_152_reg_3829_reg[0]_0 ,
    add_ln51_183_fu_3268_p2,
    \add_ln51_183_reg_3869_reg[0]_0 ,
    ap_rst_n);
  output grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0;
  output p_0_in__1;
  output p_0_in__2;
  output p_0_in__3;
  output p_0_in__0;
  output [1:0]D;
  output \ap_CS_fsm_reg[9] ;
  output [0:0]d0;
  output [6:0]cnt_2_fu_3680_p2;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg;
  input [2:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0;
  input layer2_activations_ce0;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out;
  input [1:0]add_ln51_95_fu_2670_p2;
  input \add_ln51_95_reg_3754_reg[0]_0 ;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out;
  input [1:0]add_ln51_98_fu_2696_p2;
  input \add_ln51_98_reg_3759_reg[0]_0 ;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out;
  input [1:0]add_ln51_127_fu_2878_p2;
  input \add_ln51_127_reg_3794_reg[0]_0 ;
  input [1:0]add_ln51_134_fu_2930_p2;
  input \add_ln51_134_reg_3804_reg[0]_0 ;
  input [1:0]add_ln51_130_fu_2904_p2;
  input \add_ln51_130_reg_3799_reg[0]_0 ;
  input [1:0]add_ln51_142_fu_2982_p2;
  input \add_ln51_142_reg_3814_reg[0]_0 ;
  input [1:0]add_ln51_149_fu_3034_p2;
  input \add_ln51_149_reg_3824_reg[0]_0 ;
  input [1:0]add_ln51_145_fu_3008_p2;
  input \add_ln51_145_reg_3819_reg[0]_0 ;
  input [1:0]add_ln51_137_fu_2956_p2;
  input \add_ln51_137_reg_3809_reg[0]_0 ;
  input [1:0]add_ln51_158_fu_3086_p2;
  input \add_ln51_158_reg_3834_reg[0]_0 ;
  input [1:0]add_ln51_165_fu_3138_p2;
  input \add_ln51_165_reg_3844_reg[0]_0 ;
  input [1:0]add_ln51_161_fu_3112_p2;
  input \add_ln51_161_reg_3839_reg[0]_0 ;
  input [1:0]add_ln51_173_fu_3190_p2;
  input \add_ln51_173_reg_3854_reg[0]_0 ;
  input [1:0]add_ln51_180_fu_3242_p2;
  input \add_ln51_180_reg_3864_reg[0]_0 ;
  input [1:0]add_ln51_176_fu_3216_p2;
  input \add_ln51_176_reg_3859_reg[0]_0 ;
  input [1:0]add_ln51_168_fu_3164_p2;
  input \add_ln51_168_reg_3849_reg[0]_0 ;
  input [1:0]add_ln51_152_fu_3060_p2;
  input \add_ln51_152_reg_3829_reg[0]_0 ;
  input [1:0]add_ln51_183_fu_3268_p2;
  input \add_ln51_183_reg_3869_reg[0]_0 ;
  input ap_rst_n;

  wire [1:0]D;
  wire [2:0]Q;
  wire [6:0]add_ln46_fu_1142_p2;
  wire [2:0]add_ln51_102_fu_2722_p2;
  wire [2:0]add_ln51_102_reg_3764;
  wire [2:0]add_ln51_105_fu_2748_p2;
  wire [2:0]add_ln51_105_reg_3769;
  wire [2:0]add_ln51_110_fu_2774_p2;
  wire [2:0]add_ln51_110_reg_3774;
  wire [2:0]add_ln51_113_fu_2800_p2;
  wire [2:0]add_ln51_113_reg_3779;
  wire [2:0]add_ln51_117_fu_2826_p2;
  wire [2:0]add_ln51_117_reg_3784;
  wire [2:0]add_ln51_120_fu_2852_p2;
  wire [2:0]add_ln51_120_reg_3789;
  wire [6:0]add_ln51_124_fu_3467_p2;
  wire [6:0]add_ln51_124_reg_3874;
  wire \add_ln51_124_reg_3874[3]_i_10_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_11_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_12_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_13_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_14_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_15_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_16_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_17_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_18_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_19_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_20_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_21_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_22_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_23_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_24_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_25_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_26_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_27_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_28_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_29_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_2_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_30_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_31_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_32_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_33_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_34_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_35_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_36_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_3_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_4_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_5_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_6_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_7_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_8_n_5 ;
  wire \add_ln51_124_reg_3874[3]_i_9_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_10_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_11_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_12_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_13_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_14_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_15_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_16_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_17_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_18_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_19_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_20_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_21_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_22_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_23_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_24_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_25_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_26_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_27_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_28_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_29_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_2_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_30_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_31_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_32_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_33_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_3_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_4_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_5_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_6_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_7_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_8_n_5 ;
  wire \add_ln51_124_reg_3874[6]_i_9_n_5 ;
  wire \add_ln51_124_reg_3874_reg[3]_i_1_n_5 ;
  wire \add_ln51_124_reg_3874_reg[3]_i_1_n_6 ;
  wire \add_ln51_124_reg_3874_reg[3]_i_1_n_7 ;
  wire \add_ln51_124_reg_3874_reg[3]_i_1_n_8 ;
  wire \add_ln51_124_reg_3874_reg[6]_i_1_n_8 ;
  wire [1:0]add_ln51_127_fu_2878_p2;
  wire [2:0]add_ln51_127_reg_3794;
  wire \add_ln51_127_reg_3794_reg[0]_0 ;
  wire [1:0]add_ln51_130_fu_2904_p2;
  wire [2:0]add_ln51_130_reg_3799;
  wire \add_ln51_130_reg_3799_reg[0]_0 ;
  wire [1:0]add_ln51_134_fu_2930_p2;
  wire [2:0]add_ln51_134_reg_3804;
  wire \add_ln51_134_reg_3804_reg[0]_0 ;
  wire [1:0]add_ln51_137_fu_2956_p2;
  wire [2:0]add_ln51_137_reg_3809;
  wire \add_ln51_137_reg_3809_reg[0]_0 ;
  wire [1:0]add_ln51_142_fu_2982_p2;
  wire [2:0]add_ln51_142_reg_3814;
  wire \add_ln51_142_reg_3814_reg[0]_0 ;
  wire [1:0]add_ln51_145_fu_3008_p2;
  wire [2:0]add_ln51_145_reg_3819;
  wire \add_ln51_145_reg_3819_reg[0]_0 ;
  wire [1:0]add_ln51_149_fu_3034_p2;
  wire [2:0]add_ln51_149_reg_3824;
  wire \add_ln51_149_reg_3824_reg[0]_0 ;
  wire [1:0]add_ln51_152_fu_3060_p2;
  wire [2:0]add_ln51_152_reg_3829;
  wire \add_ln51_152_reg_3829_reg[0]_0 ;
  wire [1:0]add_ln51_158_fu_3086_p2;
  wire [2:0]add_ln51_158_reg_3834;
  wire \add_ln51_158_reg_3834_reg[0]_0 ;
  wire [1:0]add_ln51_161_fu_3112_p2;
  wire [2:0]add_ln51_161_reg_3839;
  wire \add_ln51_161_reg_3839_reg[0]_0 ;
  wire [1:0]add_ln51_165_fu_3138_p2;
  wire [2:0]add_ln51_165_reg_3844;
  wire \add_ln51_165_reg_3844_reg[0]_0 ;
  wire [1:0]add_ln51_168_fu_3164_p2;
  wire [2:0]add_ln51_168_reg_3849;
  wire \add_ln51_168_reg_3849_reg[0]_0 ;
  wire [1:0]add_ln51_173_fu_3190_p2;
  wire [2:0]add_ln51_173_reg_3854;
  wire \add_ln51_173_reg_3854_reg[0]_0 ;
  wire [1:0]add_ln51_176_fu_3216_p2;
  wire [2:0]add_ln51_176_reg_3859;
  wire \add_ln51_176_reg_3859_reg[0]_0 ;
  wire [1:0]add_ln51_180_fu_3242_p2;
  wire [2:0]add_ln51_180_reg_3864;
  wire \add_ln51_180_reg_3864_reg[0]_0 ;
  wire [1:0]add_ln51_183_fu_3268_p2;
  wire [2:0]add_ln51_183_reg_3869;
  wire \add_ln51_183_reg_3869_reg[0]_0 ;
  wire [6:0]add_ln51_187_fu_3661_p2;
  wire [6:0]add_ln51_187_reg_3879;
  wire \add_ln51_187_reg_3879[3]_i_10_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_11_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_12_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_13_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_14_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_15_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_16_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_17_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_18_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_19_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_20_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_21_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_22_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_23_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_24_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_25_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_26_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_27_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_28_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_29_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_2_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_30_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_31_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_32_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_33_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_34_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_35_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_36_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_3_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_4_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_5_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_6_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_7_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_8_n_5 ;
  wire \add_ln51_187_reg_3879[3]_i_9_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_10_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_11_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_12_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_13_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_14_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_15_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_16_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_17_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_18_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_19_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_20_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_21_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_22_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_23_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_24_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_25_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_26_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_27_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_28_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_29_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_2_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_30_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_31_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_32_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_33_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_3_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_4_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_5_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_6_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_7_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_8_n_5 ;
  wire \add_ln51_187_reg_3879[6]_i_9_n_5 ;
  wire \add_ln51_187_reg_3879_reg[3]_i_1_n_5 ;
  wire \add_ln51_187_reg_3879_reg[3]_i_1_n_6 ;
  wire \add_ln51_187_reg_3879_reg[3]_i_1_n_7 ;
  wire \add_ln51_187_reg_3879_reg[3]_i_1_n_8 ;
  wire \add_ln51_187_reg_3879_reg[6]_i_1_n_8 ;
  wire [2:0]add_ln51_64_fu_2462_p2;
  wire [2:0]add_ln51_64_reg_3714;
  wire [2:0]add_ln51_67_fu_2488_p2;
  wire [2:0]add_ln51_67_reg_3719;
  wire [2:0]add_ln51_71_fu_2514_p2;
  wire [2:0]add_ln51_71_reg_3724;
  wire [2:0]add_ln51_74_fu_2540_p2;
  wire [2:0]add_ln51_74_reg_3729;
  wire [2:0]add_ln51_79_fu_2566_p2;
  wire [2:0]add_ln51_79_reg_3734;
  wire [2:0]add_ln51_82_fu_2592_p2;
  wire [2:0]add_ln51_82_reg_3739;
  wire [2:0]add_ln51_86_fu_2618_p2;
  wire [2:0]add_ln51_86_reg_3744;
  wire [2:0]add_ln51_89_fu_2644_p2;
  wire [2:0]add_ln51_89_reg_3749;
  wire [1:0]add_ln51_95_fu_2670_p2;
  wire [2:0]add_ln51_95_reg_3754;
  wire \add_ln51_95_reg_3754_reg[0]_0 ;
  wire [1:0]add_ln51_98_fu_2696_p2;
  wire [2:0]add_ln51_98_reg_3759;
  wire \add_ln51_98_reg_3759_reg[0]_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_x;
  wire [6:0]cnt_2_fu_3680_p2;
  wire [0:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0;
  wire layer2_activations_ce0;
  wire [3:0]lshr_ln46_1_reg_3709;
  wire [1:0]p_0_in;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__2;
  wire p_0_in__3;
  wire ram_reg_0_15_0_0_i_10_n_5;
  wire ram_reg_0_15_0_0_i_11_n_5;
  wire ram_reg_0_15_0_0_i_2__0_n_5;
  wire ram_reg_0_15_0_0_i_7_n_5;
  wire ram_reg_0_15_0_0_i_7_n_6;
  wire ram_reg_0_15_0_0_i_7_n_7;
  wire ram_reg_0_15_0_0_i_7_n_8;
  wire ram_reg_0_15_0_0_i_8_n_5;
  wire ram_reg_0_15_0_0_i_9_n_5;
  wire ram_reg_0_15_4_4_i_2_n_7;
  wire ram_reg_0_15_4_4_i_2_n_8;
  wire ram_reg_0_15_4_4_i_3_n_5;
  wire ram_reg_0_15_4_4_i_4_n_5;
  wire ram_reg_0_15_4_4_i_5_n_5;
  wire [1:0]trunc_ln46_reg_3705;
  wire trunc_ln46_reg_3705_pp0_iter1_reg_n_5;
  wire x_1_fu_3040;
  wire \x_1_fu_304[6]_i_3_n_5 ;
  wire \x_1_fu_304[6]_i_4_n_5 ;
  wire \x_1_fu_304[6]_i_5_n_5 ;
  wire \x_1_fu_304_reg_n_5_[0] ;
  wire \x_1_fu_304_reg_n_5_[1] ;
  wire \x_1_fu_304_reg_n_5_[2] ;
  wire \x_1_fu_304_reg_n_5_[3] ;
  wire \x_1_fu_304_reg_n_5_[4] ;
  wire \x_1_fu_304_reg_n_5_[5] ;
  wire \x_1_fu_304_reg_n_5_[6] ;
  wire [3:1]\NLW_add_ln51_124_reg_3874_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln51_124_reg_3874_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln51_187_reg_3879_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln51_187_reg_3879_reg[6]_i_1_O_UNCONNECTED ;
  wire [2:2]NLW_ram_reg_0_15_4_4_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_15_4_4_i_2_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_102_reg_3764[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out),
        .O(add_ln51_102_fu_2722_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_102_reg_3764[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out),
        .O(add_ln51_102_fu_2722_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_102_reg_3764[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_31_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_1_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_127_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_126_out),
        .O(add_ln51_102_fu_2722_p2[2]));
  FDRE \add_ln51_102_reg_3764_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_102_fu_2722_p2[0]),
        .Q(add_ln51_102_reg_3764[0]),
        .R(1'b0));
  FDRE \add_ln51_102_reg_3764_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_102_fu_2722_p2[1]),
        .Q(add_ln51_102_reg_3764[1]),
        .R(1'b0));
  FDRE \add_ln51_102_reg_3764_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_102_fu_2722_p2[2]),
        .Q(add_ln51_102_reg_3764[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_105_reg_3769[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out),
        .O(add_ln51_105_fu_2748_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_105_reg_3769[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out),
        .O(add_ln51_105_fu_2748_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_105_reg_3769[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_13_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_125_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_124_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_88_out),
        .O(add_ln51_105_fu_2748_p2[2]));
  FDRE \add_ln51_105_reg_3769_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_105_fu_2748_p2[0]),
        .Q(add_ln51_105_reg_3769[0]),
        .R(1'b0));
  FDRE \add_ln51_105_reg_3769_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_105_fu_2748_p2[1]),
        .Q(add_ln51_105_reg_3769[1]),
        .R(1'b0));
  FDRE \add_ln51_105_reg_3769_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_105_fu_2748_p2[2]),
        .Q(add_ln51_105_reg_3769[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_110_reg_3774[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out),
        .O(add_ln51_110_fu_2774_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_110_reg_3774[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out),
        .O(add_ln51_110_fu_2774_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_110_reg_3774[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_65_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_30_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_106_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_64_out),
        .O(add_ln51_110_fu_2774_p2[2]));
  FDRE \add_ln51_110_reg_3774_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_110_fu_2774_p2[0]),
        .Q(add_ln51_110_reg_3774[0]),
        .R(1'b0));
  FDRE \add_ln51_110_reg_3774_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_110_fu_2774_p2[1]),
        .Q(add_ln51_110_reg_3774[1]),
        .R(1'b0));
  FDRE \add_ln51_110_reg_3774_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_110_fu_2774_p2[2]),
        .Q(add_ln51_110_reg_3774[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_113_reg_3779[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out),
        .O(add_ln51_113_fu_2800_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_113_reg_3779[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out),
        .O(add_ln51_113_fu_2800_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_113_reg_3779[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_66_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_90_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_61_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_77_out),
        .O(add_ln51_113_fu_2800_p2[2]));
  FDRE \add_ln51_113_reg_3779_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_113_fu_2800_p2[0]),
        .Q(add_ln51_113_reg_3779[0]),
        .R(1'b0));
  FDRE \add_ln51_113_reg_3779_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_113_fu_2800_p2[1]),
        .Q(add_ln51_113_reg_3779[1]),
        .R(1'b0));
  FDRE \add_ln51_113_reg_3779_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_113_fu_2800_p2[2]),
        .Q(add_ln51_113_reg_3779[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_117_reg_3784[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out),
        .O(add_ln51_117_fu_2826_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_117_reg_3784[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out),
        .O(add_ln51_117_fu_2826_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_117_reg_3784[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_36_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_53_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_68_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_80_out),
        .O(add_ln51_117_fu_2826_p2[2]));
  FDRE \add_ln51_117_reg_3784_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_117_fu_2826_p2[0]),
        .Q(add_ln51_117_reg_3784[0]),
        .R(1'b0));
  FDRE \add_ln51_117_reg_3784_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_117_fu_2826_p2[1]),
        .Q(add_ln51_117_reg_3784[1]),
        .R(1'b0));
  FDRE \add_ln51_117_reg_3784_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_117_fu_2826_p2[2]),
        .Q(add_ln51_117_reg_3784[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_120_reg_3789[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out),
        .O(add_ln51_120_fu_2852_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_120_reg_3789[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out),
        .O(add_ln51_120_fu_2852_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_120_reg_3789[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_92_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_101_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_60_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_24_out),
        .O(add_ln51_120_fu_2852_p2[2]));
  FDRE \add_ln51_120_reg_3789_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_120_fu_2852_p2[0]),
        .Q(add_ln51_120_reg_3789[0]),
        .R(1'b0));
  FDRE \add_ln51_120_reg_3789_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_120_fu_2852_p2[1]),
        .Q(add_ln51_120_reg_3789[1]),
        .R(1'b0));
  FDRE \add_ln51_120_reg_3789_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_120_fu_2852_p2[2]),
        .Q(add_ln51_120_reg_3789[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_124_reg_3874[3]_i_10 
       (.I0(\add_ln51_124_reg_3874[3]_i_26_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_27_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_28_n_5 ),
        .I3(\add_ln51_124_reg_3874[3]_i_29_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_16_n_5 ),
        .I5(\add_ln51_124_reg_3874[3]_i_30_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_124_reg_3874[3]_i_11 
       (.I0(add_ln51_110_reg_3774[1]),
        .I1(add_ln51_98_reg_3759[1]),
        .I2(add_ln51_117_reg_3784[1]),
        .I3(add_ln51_120_reg_3789[1]),
        .I4(\add_ln51_124_reg_3874[3]_i_31_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_124_reg_3874[3]_i_12 
       (.I0(add_ln51_71_reg_3724[1]),
        .I1(add_ln51_64_reg_3714[1]),
        .I2(add_ln51_67_reg_3719[1]),
        .I3(\add_ln51_124_reg_3874[3]_i_32_n_5 ),
        .I4(\add_ln51_124_reg_3874[3]_i_33_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_124_reg_3874[3]_i_13 
       (.I0(add_ln51_110_reg_3774[2]),
        .I1(add_ln51_98_reg_3759[2]),
        .I2(add_ln51_117_reg_3784[2]),
        .I3(add_ln51_120_reg_3789[2]),
        .I4(\add_ln51_124_reg_3874[3]_i_34_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_124_reg_3874[3]_i_14 
       (.I0(add_ln51_95_reg_3754[0]),
        .I1(add_ln51_74_reg_3729[0]),
        .I2(add_ln51_102_reg_3764[0]),
        .I3(\add_ln51_124_reg_3874[3]_i_35_n_5 ),
        .I4(\add_ln51_124_reg_3874[3]_i_36_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_124_reg_3874[3]_i_15 
       (.I0(add_ln51_71_reg_3724[1]),
        .I1(add_ln51_64_reg_3714[1]),
        .I2(add_ln51_67_reg_3719[1]),
        .I3(\add_ln51_124_reg_3874[3]_i_32_n_5 ),
        .I4(\add_ln51_124_reg_3874[3]_i_33_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_124_reg_3874[3]_i_16 
       (.I0(add_ln51_71_reg_3724[0]),
        .I1(add_ln51_64_reg_3714[0]),
        .I2(add_ln51_67_reg_3719[0]),
        .I3(add_ln51_86_reg_3744[0]),
        .I4(add_ln51_79_reg_3734[0]),
        .I5(add_ln51_82_reg_3739[0]),
        .O(\add_ln51_124_reg_3874[3]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_124_reg_3874[3]_i_17 
       (.I0(add_ln51_95_reg_3754[0]),
        .I1(add_ln51_74_reg_3729[0]),
        .I2(add_ln51_102_reg_3764[0]),
        .I3(\add_ln51_124_reg_3874[3]_i_35_n_5 ),
        .I4(\add_ln51_124_reg_3874[3]_i_36_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_18 
       (.I0(add_ln51_89_reg_3749[0]),
        .I1(add_ln51_113_reg_3779[0]),
        .I2(add_ln51_105_reg_3769[0]),
        .O(\add_ln51_124_reg_3874[3]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_19 
       (.I0(\add_ln51_124_reg_3874[3]_i_12_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_13_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_14_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_2 
       (.I0(\add_ln51_124_reg_3874[6]_i_11_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_12_n_5 ),
        .I2(\add_ln51_124_reg_3874[6]_i_13_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_124_reg_3874[3]_i_20 
       (.I0(add_ln51_110_reg_3774[0]),
        .I1(add_ln51_98_reg_3759[0]),
        .I2(add_ln51_117_reg_3784[0]),
        .I3(add_ln51_120_reg_3789[0]),
        .I4(\add_ln51_124_reg_3874[3]_i_18_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_124_reg_3874[3]_i_21 
       (.I0(add_ln51_110_reg_3774[1]),
        .I1(add_ln51_98_reg_3759[1]),
        .I2(add_ln51_117_reg_3784[1]),
        .I3(add_ln51_120_reg_3789[1]),
        .I4(\add_ln51_124_reg_3874[3]_i_31_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_21_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_124_reg_3874[3]_i_22 
       (.I0(add_ln51_71_reg_3724[0]),
        .I1(add_ln51_64_reg_3714[0]),
        .I2(add_ln51_67_reg_3719[0]),
        .I3(\add_ln51_124_reg_3874[3]_i_25_n_5 ),
        .I4(\add_ln51_124_reg_3874[3]_i_24_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[3]_i_23 
       (.I0(\add_ln51_124_reg_3874[3]_i_15_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_16_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_17_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_23_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_24 
       (.I0(add_ln51_82_reg_3739[0]),
        .I1(add_ln51_79_reg_3734[0]),
        .I2(add_ln51_86_reg_3744[0]),
        .O(\add_ln51_124_reg_3874[3]_i_24_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_25 
       (.I0(add_ln51_102_reg_3764[0]),
        .I1(add_ln51_74_reg_3729[0]),
        .I2(add_ln51_95_reg_3754[0]),
        .O(\add_ln51_124_reg_3874[3]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_124_reg_3874[3]_i_26 
       (.I0(add_ln51_86_reg_3744[2]),
        .I1(add_ln51_79_reg_3734[2]),
        .I2(add_ln51_82_reg_3739[2]),
        .I3(add_ln51_95_reg_3754[2]),
        .I4(add_ln51_74_reg_3729[2]),
        .I5(add_ln51_102_reg_3764[2]),
        .O(\add_ln51_124_reg_3874[3]_i_26_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_27 
       (.I0(add_ln51_67_reg_3719[2]),
        .I1(add_ln51_64_reg_3714[2]),
        .I2(add_ln51_71_reg_3724[2]),
        .O(\add_ln51_124_reg_3874[3]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \add_ln51_124_reg_3874[3]_i_28 
       (.I0(add_ln51_86_reg_3744[0]),
        .I1(add_ln51_79_reg_3734[0]),
        .I2(add_ln51_82_reg_3739[0]),
        .I3(add_ln51_71_reg_3724[0]),
        .I4(add_ln51_64_reg_3714[0]),
        .I5(add_ln51_67_reg_3719[0]),
        .O(\add_ln51_124_reg_3874[3]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_124_reg_3874[3]_i_29 
       (.I0(add_ln51_71_reg_3724[1]),
        .I1(add_ln51_64_reg_3714[1]),
        .I2(add_ln51_67_reg_3719[1]),
        .I3(add_ln51_86_reg_3744[1]),
        .I4(add_ln51_79_reg_3734[1]),
        .I5(add_ln51_82_reg_3739[1]),
        .O(\add_ln51_124_reg_3874[3]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_124_reg_3874[3]_i_3 
       (.I0(\add_ln51_124_reg_3874[3]_i_10_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_11_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_12_n_5 ),
        .I3(\add_ln51_124_reg_3874[3]_i_13_n_5 ),
        .I4(\add_ln51_124_reg_3874[3]_i_14_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_124_reg_3874[3]_i_30 
       (.I0(add_ln51_110_reg_3774[1]),
        .I1(add_ln51_98_reg_3759[1]),
        .I2(add_ln51_117_reg_3784[1]),
        .I3(add_ln51_105_reg_3769[1]),
        .I4(add_ln51_113_reg_3779[1]),
        .I5(add_ln51_89_reg_3749[1]),
        .O(\add_ln51_124_reg_3874[3]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_31 
       (.I0(add_ln51_89_reg_3749[1]),
        .I1(add_ln51_113_reg_3779[1]),
        .I2(add_ln51_105_reg_3769[1]),
        .O(\add_ln51_124_reg_3874[3]_i_31_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_32 
       (.I0(add_ln51_102_reg_3764[1]),
        .I1(add_ln51_74_reg_3729[1]),
        .I2(add_ln51_95_reg_3754[1]),
        .O(\add_ln51_124_reg_3874[3]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_33 
       (.I0(add_ln51_82_reg_3739[1]),
        .I1(add_ln51_79_reg_3734[1]),
        .I2(add_ln51_86_reg_3744[1]),
        .O(\add_ln51_124_reg_3874[3]_i_33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_34 
       (.I0(add_ln51_89_reg_3749[2]),
        .I1(add_ln51_113_reg_3779[2]),
        .I2(add_ln51_105_reg_3769[2]),
        .O(\add_ln51_124_reg_3874[3]_i_34_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[3]_i_35 
       (.I0(add_ln51_89_reg_3749[0]),
        .I1(add_ln51_113_reg_3779[0]),
        .I2(add_ln51_105_reg_3769[0]),
        .O(\add_ln51_124_reg_3874[3]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[3]_i_36 
       (.I0(add_ln51_117_reg_3784[0]),
        .I1(add_ln51_98_reg_3759[0]),
        .I2(add_ln51_110_reg_3774[0]),
        .O(\add_ln51_124_reg_3874[3]_i_36_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[3]_i_4 
       (.I0(\add_ln51_124_reg_3874[3]_i_15_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_16_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_17_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_124_reg_3874[3]_i_5 
       (.I0(add_ln51_110_reg_3774[0]),
        .I1(add_ln51_98_reg_3759[0]),
        .I2(add_ln51_117_reg_3784[0]),
        .I3(add_ln51_120_reg_3789[0]),
        .I4(\add_ln51_124_reg_3874[3]_i_18_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln51_124_reg_3874[3]_i_6 
       (.I0(\add_ln51_124_reg_3874[6]_i_13_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_12_n_5 ),
        .I2(\add_ln51_124_reg_3874[6]_i_11_n_5 ),
        .I3(\add_ln51_124_reg_3874[3]_i_19_n_5 ),
        .I4(\add_ln51_124_reg_3874[3]_i_11_n_5 ),
        .I5(\add_ln51_124_reg_3874[3]_i_10_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_124_reg_3874[3]_i_7 
       (.I0(\add_ln51_124_reg_3874[3]_i_20_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_21_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_22_n_5 ),
        .I3(\add_ln51_124_reg_3874[3]_i_3_n_5 ),
        .I4(\add_ln51_124_reg_3874[3]_i_23_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_124_reg_3874[3]_i_8 
       (.I0(\add_ln51_124_reg_3874[3]_i_4_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_22_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_21_n_5 ),
        .I3(\add_ln51_124_reg_3874[3]_i_20_n_5 ),
        .O(\add_ln51_124_reg_3874[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_124_reg_3874[3]_i_9 
       (.I0(\add_ln51_124_reg_3874[3]_i_5_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_24_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_25_n_5 ),
        .I3(add_ln51_67_reg_3719[0]),
        .I4(add_ln51_64_reg_3714[0]),
        .I5(add_ln51_71_reg_3724[0]),
        .O(\add_ln51_124_reg_3874[3]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[6]_i_10 
       (.I0(\add_ln51_124_reg_3874[6]_i_22_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_25_n_5 ),
        .I2(\add_ln51_124_reg_3874[6]_i_26_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_124_reg_3874[6]_i_11 
       (.I0(\add_ln51_124_reg_3874[3]_i_14_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_13_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_12_n_5 ),
        .I3(\add_ln51_124_reg_3874[6]_i_22_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_23_n_5 ),
        .I5(\add_ln51_124_reg_3874[6]_i_24_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[6]_i_12 
       (.I0(\add_ln51_124_reg_3874[6]_i_27_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_28_n_5 ),
        .I2(\add_ln51_124_reg_3874[6]_i_29_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \add_ln51_124_reg_3874[6]_i_13 
       (.I0(\add_ln51_124_reg_3874[3]_i_22_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_21_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_20_n_5 ),
        .I3(\add_ln51_124_reg_3874[3]_i_17_n_5 ),
        .I4(\add_ln51_124_reg_3874[3]_i_16_n_5 ),
        .I5(\add_ln51_124_reg_3874[3]_i_15_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[6]_i_14 
       (.I0(add_ln51_117_reg_3784[1]),
        .I1(add_ln51_98_reg_3759[1]),
        .I2(add_ln51_110_reg_3774[1]),
        .O(\add_ln51_124_reg_3874[6]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[6]_i_15 
       (.I0(add_ln51_89_reg_3749[1]),
        .I1(add_ln51_113_reg_3779[1]),
        .I2(add_ln51_105_reg_3769[1]),
        .O(\add_ln51_124_reg_3874[6]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[6]_i_16 
       (.I0(add_ln51_102_reg_3764[1]),
        .I1(add_ln51_74_reg_3729[1]),
        .I2(add_ln51_95_reg_3754[1]),
        .O(\add_ln51_124_reg_3874[6]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_124_reg_3874[6]_i_17 
       (.I0(add_ln51_71_reg_3724[2]),
        .I1(add_ln51_64_reg_3714[2]),
        .I2(add_ln51_67_reg_3719[2]),
        .I3(add_ln51_86_reg_3744[2]),
        .I4(add_ln51_79_reg_3734[2]),
        .I5(add_ln51_82_reg_3739[2]),
        .O(\add_ln51_124_reg_3874[6]_i_17_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[6]_i_18 
       (.I0(add_ln51_102_reg_3764[2]),
        .I1(add_ln51_74_reg_3729[2]),
        .I2(add_ln51_95_reg_3754[2]),
        .O(\add_ln51_124_reg_3874[6]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_124_reg_3874[6]_i_19 
       (.I0(add_ln51_110_reg_3774[2]),
        .I1(add_ln51_98_reg_3759[2]),
        .I2(add_ln51_117_reg_3784[2]),
        .I3(add_ln51_105_reg_3769[2]),
        .I4(add_ln51_113_reg_3779[2]),
        .I5(add_ln51_89_reg_3749[2]),
        .O(\add_ln51_124_reg_3874[6]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_124_reg_3874[6]_i_2 
       (.I0(\add_ln51_124_reg_3874[6]_i_6_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_7_n_5 ),
        .I2(\add_ln51_124_reg_3874[6]_i_8_n_5 ),
        .I3(\add_ln51_124_reg_3874[6]_i_9_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_10_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[6]_i_20 
       (.I0(add_ln51_89_reg_3749[2]),
        .I1(add_ln51_113_reg_3779[2]),
        .I2(add_ln51_105_reg_3769[2]),
        .O(\add_ln51_124_reg_3874[6]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[6]_i_21 
       (.I0(add_ln51_117_reg_3784[2]),
        .I1(add_ln51_98_reg_3759[2]),
        .I2(add_ln51_110_reg_3774[2]),
        .O(\add_ln51_124_reg_3874[6]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln51_124_reg_3874[6]_i_22 
       (.I0(\add_ln51_124_reg_3874[3]_i_28_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_30_n_5 ),
        .I2(add_ln51_67_reg_3719[1]),
        .I3(add_ln51_64_reg_3714[1]),
        .I4(add_ln51_71_reg_3724[1]),
        .O(\add_ln51_124_reg_3874[6]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_124_reg_3874[6]_i_23 
       (.I0(\add_ln51_124_reg_3874[3]_i_34_n_5 ),
        .I1(add_ln51_120_reg_3789[2]),
        .I2(\add_ln51_124_reg_3874[6]_i_31_n_5 ),
        .I3(\add_ln51_124_reg_3874[6]_i_32_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_33_n_5 ),
        .I5(\add_ln51_124_reg_3874[3]_i_27_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_124_reg_3874[6]_i_24 
       (.I0(\add_ln51_124_reg_3874[6]_i_14_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_15_n_5 ),
        .I2(\add_ln51_124_reg_3874[6]_i_16_n_5 ),
        .I3(\add_ln51_124_reg_3874[6]_i_17_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_18_n_5 ),
        .I5(\add_ln51_124_reg_3874[6]_i_19_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_24_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_124_reg_3874[6]_i_25 
       (.I0(add_ln51_71_reg_3724[2]),
        .I1(add_ln51_64_reg_3714[2]),
        .I2(add_ln51_67_reg_3719[2]),
        .I3(\add_ln51_124_reg_3874[6]_i_33_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_32_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_124_reg_3874[6]_i_26 
       (.I0(add_ln51_110_reg_3774[2]),
        .I1(add_ln51_98_reg_3759[2]),
        .I2(add_ln51_117_reg_3784[2]),
        .I3(add_ln51_120_reg_3789[2]),
        .I4(\add_ln51_124_reg_3874[3]_i_34_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_124_reg_3874[6]_i_27 
       (.I0(add_ln51_71_reg_3724[2]),
        .I1(add_ln51_64_reg_3714[2]),
        .I2(add_ln51_67_reg_3719[2]),
        .I3(\add_ln51_124_reg_3874[6]_i_33_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_32_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln51_124_reg_3874[6]_i_28 
       (.I0(\add_ln51_124_reg_3874[3]_i_28_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_30_n_5 ),
        .I2(add_ln51_67_reg_3719[1]),
        .I3(add_ln51_64_reg_3714[1]),
        .I4(add_ln51_71_reg_3724[1]),
        .O(\add_ln51_124_reg_3874[6]_i_28_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_124_reg_3874[6]_i_29 
       (.I0(add_ln51_95_reg_3754[1]),
        .I1(add_ln51_74_reg_3729[1]),
        .I2(add_ln51_102_reg_3764[1]),
        .I3(\add_ln51_124_reg_3874[6]_i_15_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_14_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[6]_i_3 
       (.I0(\add_ln51_124_reg_3874[6]_i_11_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_12_n_5 ),
        .I2(\add_ln51_124_reg_3874[6]_i_13_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_124_reg_3874[6]_i_30 
       (.I0(add_ln51_82_reg_3739[1]),
        .I1(add_ln51_79_reg_3734[1]),
        .I2(add_ln51_86_reg_3744[1]),
        .O(\add_ln51_124_reg_3874[6]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[6]_i_31 
       (.I0(add_ln51_117_reg_3784[2]),
        .I1(add_ln51_98_reg_3759[2]),
        .I2(add_ln51_110_reg_3774[2]),
        .O(\add_ln51_124_reg_3874[6]_i_31_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[6]_i_32 
       (.I0(add_ln51_82_reg_3739[2]),
        .I1(add_ln51_79_reg_3734[2]),
        .I2(add_ln51_86_reg_3744[2]),
        .O(\add_ln51_124_reg_3874[6]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_124_reg_3874[6]_i_33 
       (.I0(add_ln51_102_reg_3764[2]),
        .I1(add_ln51_74_reg_3729[2]),
        .I2(add_ln51_95_reg_3754[2]),
        .O(\add_ln51_124_reg_3874[6]_i_33_n_5 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_124_reg_3874[6]_i_4 
       (.I0(\add_ln51_124_reg_3874[6]_i_10_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_9_n_5 ),
        .I2(\add_ln51_124_reg_3874[6]_i_8_n_5 ),
        .I3(\add_ln51_124_reg_3874[6]_i_7_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_6_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_124_reg_3874[6]_i_5 
       (.I0(\add_ln51_124_reg_3874[6]_i_6_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_7_n_5 ),
        .I2(\add_ln51_124_reg_3874[6]_i_8_n_5 ),
        .I3(\add_ln51_124_reg_3874[6]_i_3_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_10_n_5 ),
        .I5(\add_ln51_124_reg_3874[6]_i_9_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hE800FFE8FFE8E800)) 
    \add_ln51_124_reg_3874[6]_i_6 
       (.I0(\add_ln51_124_reg_3874[6]_i_14_n_5 ),
        .I1(\add_ln51_124_reg_3874[6]_i_15_n_5 ),
        .I2(\add_ln51_124_reg_3874[6]_i_16_n_5 ),
        .I3(\add_ln51_124_reg_3874[6]_i_17_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_18_n_5 ),
        .I5(\add_ln51_124_reg_3874[6]_i_19_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \add_ln51_124_reg_3874[6]_i_7 
       (.I0(add_ln51_86_reg_3744[2]),
        .I1(add_ln51_79_reg_3734[2]),
        .I2(add_ln51_82_reg_3739[2]),
        .I3(add_ln51_71_reg_3724[2]),
        .I4(add_ln51_64_reg_3714[2]),
        .I5(add_ln51_67_reg_3719[2]),
        .O(\add_ln51_124_reg_3874[6]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_124_reg_3874[6]_i_8 
       (.I0(add_ln51_95_reg_3754[2]),
        .I1(add_ln51_74_reg_3729[2]),
        .I2(add_ln51_102_reg_3764[2]),
        .I3(\add_ln51_124_reg_3874[6]_i_20_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_21_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hE8FFFFE800E8E800)) 
    \add_ln51_124_reg_3874[6]_i_9 
       (.I0(\add_ln51_124_reg_3874[3]_i_14_n_5 ),
        .I1(\add_ln51_124_reg_3874[3]_i_13_n_5 ),
        .I2(\add_ln51_124_reg_3874[3]_i_12_n_5 ),
        .I3(\add_ln51_124_reg_3874[6]_i_22_n_5 ),
        .I4(\add_ln51_124_reg_3874[6]_i_23_n_5 ),
        .I5(\add_ln51_124_reg_3874[6]_i_24_n_5 ),
        .O(\add_ln51_124_reg_3874[6]_i_9_n_5 ));
  FDRE \add_ln51_124_reg_3874_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_124_fu_3467_p2[0]),
        .Q(add_ln51_124_reg_3874[0]),
        .R(1'b0));
  FDRE \add_ln51_124_reg_3874_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_124_fu_3467_p2[1]),
        .Q(add_ln51_124_reg_3874[1]),
        .R(1'b0));
  FDRE \add_ln51_124_reg_3874_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_124_fu_3467_p2[2]),
        .Q(add_ln51_124_reg_3874[2]),
        .R(1'b0));
  FDRE \add_ln51_124_reg_3874_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_124_fu_3467_p2[3]),
        .Q(add_ln51_124_reg_3874[3]),
        .R(1'b0));
  CARRY4 \add_ln51_124_reg_3874_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln51_124_reg_3874_reg[3]_i_1_n_5 ,\add_ln51_124_reg_3874_reg[3]_i_1_n_6 ,\add_ln51_124_reg_3874_reg[3]_i_1_n_7 ,\add_ln51_124_reg_3874_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln51_124_reg_3874[3]_i_2_n_5 ,\add_ln51_124_reg_3874[3]_i_3_n_5 ,\add_ln51_124_reg_3874[3]_i_4_n_5 ,\add_ln51_124_reg_3874[3]_i_5_n_5 }),
        .O(add_ln51_124_fu_3467_p2[3:0]),
        .S({\add_ln51_124_reg_3874[3]_i_6_n_5 ,\add_ln51_124_reg_3874[3]_i_7_n_5 ,\add_ln51_124_reg_3874[3]_i_8_n_5 ,\add_ln51_124_reg_3874[3]_i_9_n_5 }));
  FDRE \add_ln51_124_reg_3874_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_124_fu_3467_p2[4]),
        .Q(add_ln51_124_reg_3874[4]),
        .R(1'b0));
  FDRE \add_ln51_124_reg_3874_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_124_fu_3467_p2[5]),
        .Q(add_ln51_124_reg_3874[5]),
        .R(1'b0));
  FDRE \add_ln51_124_reg_3874_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_124_fu_3467_p2[6]),
        .Q(add_ln51_124_reg_3874[6]),
        .R(1'b0));
  CARRY4 \add_ln51_124_reg_3874_reg[6]_i_1 
       (.CI(\add_ln51_124_reg_3874_reg[3]_i_1_n_5 ),
        .CO({\NLW_add_ln51_124_reg_3874_reg[6]_i_1_CO_UNCONNECTED [3],add_ln51_124_fu_3467_p2[6],\NLW_add_ln51_124_reg_3874_reg[6]_i_1_CO_UNCONNECTED [1],\add_ln51_124_reg_3874_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln51_124_reg_3874[6]_i_2_n_5 ,\add_ln51_124_reg_3874[6]_i_3_n_5 }),
        .O({\NLW_add_ln51_124_reg_3874_reg[6]_i_1_O_UNCONNECTED [3:2],add_ln51_124_fu_3467_p2[5:4]}),
        .S({1'b0,1'b1,\add_ln51_124_reg_3874[6]_i_4_n_5 ,\add_ln51_124_reg_3874[6]_i_5_n_5 }));
  FDRE \add_ln51_127_reg_3794_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_127_reg_3794_reg[0]_0 ),
        .Q(add_ln51_127_reg_3794[0]),
        .R(1'b0));
  FDRE \add_ln51_127_reg_3794_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_127_fu_2878_p2[0]),
        .Q(add_ln51_127_reg_3794[1]),
        .R(1'b0));
  FDRE \add_ln51_127_reg_3794_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_127_fu_2878_p2[1]),
        .Q(add_ln51_127_reg_3794[2]),
        .R(1'b0));
  FDRE \add_ln51_130_reg_3799_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_130_reg_3799_reg[0]_0 ),
        .Q(add_ln51_130_reg_3799[0]),
        .R(1'b0));
  FDRE \add_ln51_130_reg_3799_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_130_fu_2904_p2[0]),
        .Q(add_ln51_130_reg_3799[1]),
        .R(1'b0));
  FDRE \add_ln51_130_reg_3799_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_130_fu_2904_p2[1]),
        .Q(add_ln51_130_reg_3799[2]),
        .R(1'b0));
  FDRE \add_ln51_134_reg_3804_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_134_reg_3804_reg[0]_0 ),
        .Q(add_ln51_134_reg_3804[0]),
        .R(1'b0));
  FDRE \add_ln51_134_reg_3804_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_134_fu_2930_p2[0]),
        .Q(add_ln51_134_reg_3804[1]),
        .R(1'b0));
  FDRE \add_ln51_134_reg_3804_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_134_fu_2930_p2[1]),
        .Q(add_ln51_134_reg_3804[2]),
        .R(1'b0));
  FDRE \add_ln51_137_reg_3809_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_137_reg_3809_reg[0]_0 ),
        .Q(add_ln51_137_reg_3809[0]),
        .R(1'b0));
  FDRE \add_ln51_137_reg_3809_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_137_fu_2956_p2[0]),
        .Q(add_ln51_137_reg_3809[1]),
        .R(1'b0));
  FDRE \add_ln51_137_reg_3809_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_137_fu_2956_p2[1]),
        .Q(add_ln51_137_reg_3809[2]),
        .R(1'b0));
  FDRE \add_ln51_142_reg_3814_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_142_reg_3814_reg[0]_0 ),
        .Q(add_ln51_142_reg_3814[0]),
        .R(1'b0));
  FDRE \add_ln51_142_reg_3814_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_142_fu_2982_p2[0]),
        .Q(add_ln51_142_reg_3814[1]),
        .R(1'b0));
  FDRE \add_ln51_142_reg_3814_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_142_fu_2982_p2[1]),
        .Q(add_ln51_142_reg_3814[2]),
        .R(1'b0));
  FDRE \add_ln51_145_reg_3819_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_145_reg_3819_reg[0]_0 ),
        .Q(add_ln51_145_reg_3819[0]),
        .R(1'b0));
  FDRE \add_ln51_145_reg_3819_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_145_fu_3008_p2[0]),
        .Q(add_ln51_145_reg_3819[1]),
        .R(1'b0));
  FDRE \add_ln51_145_reg_3819_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_145_fu_3008_p2[1]),
        .Q(add_ln51_145_reg_3819[2]),
        .R(1'b0));
  FDRE \add_ln51_149_reg_3824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_149_reg_3824_reg[0]_0 ),
        .Q(add_ln51_149_reg_3824[0]),
        .R(1'b0));
  FDRE \add_ln51_149_reg_3824_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_149_fu_3034_p2[0]),
        .Q(add_ln51_149_reg_3824[1]),
        .R(1'b0));
  FDRE \add_ln51_149_reg_3824_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_149_fu_3034_p2[1]),
        .Q(add_ln51_149_reg_3824[2]),
        .R(1'b0));
  FDRE \add_ln51_152_reg_3829_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_152_reg_3829_reg[0]_0 ),
        .Q(add_ln51_152_reg_3829[0]),
        .R(1'b0));
  FDRE \add_ln51_152_reg_3829_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_152_fu_3060_p2[0]),
        .Q(add_ln51_152_reg_3829[1]),
        .R(1'b0));
  FDRE \add_ln51_152_reg_3829_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_152_fu_3060_p2[1]),
        .Q(add_ln51_152_reg_3829[2]),
        .R(1'b0));
  FDRE \add_ln51_158_reg_3834_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_158_reg_3834_reg[0]_0 ),
        .Q(add_ln51_158_reg_3834[0]),
        .R(1'b0));
  FDRE \add_ln51_158_reg_3834_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_158_fu_3086_p2[0]),
        .Q(add_ln51_158_reg_3834[1]),
        .R(1'b0));
  FDRE \add_ln51_158_reg_3834_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_158_fu_3086_p2[1]),
        .Q(add_ln51_158_reg_3834[2]),
        .R(1'b0));
  FDRE \add_ln51_161_reg_3839_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_161_reg_3839_reg[0]_0 ),
        .Q(add_ln51_161_reg_3839[0]),
        .R(1'b0));
  FDRE \add_ln51_161_reg_3839_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_161_fu_3112_p2[0]),
        .Q(add_ln51_161_reg_3839[1]),
        .R(1'b0));
  FDRE \add_ln51_161_reg_3839_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_161_fu_3112_p2[1]),
        .Q(add_ln51_161_reg_3839[2]),
        .R(1'b0));
  FDRE \add_ln51_165_reg_3844_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_165_reg_3844_reg[0]_0 ),
        .Q(add_ln51_165_reg_3844[0]),
        .R(1'b0));
  FDRE \add_ln51_165_reg_3844_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_165_fu_3138_p2[0]),
        .Q(add_ln51_165_reg_3844[1]),
        .R(1'b0));
  FDRE \add_ln51_165_reg_3844_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_165_fu_3138_p2[1]),
        .Q(add_ln51_165_reg_3844[2]),
        .R(1'b0));
  FDRE \add_ln51_168_reg_3849_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_168_reg_3849_reg[0]_0 ),
        .Q(add_ln51_168_reg_3849[0]),
        .R(1'b0));
  FDRE \add_ln51_168_reg_3849_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_168_fu_3164_p2[0]),
        .Q(add_ln51_168_reg_3849[1]),
        .R(1'b0));
  FDRE \add_ln51_168_reg_3849_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_168_fu_3164_p2[1]),
        .Q(add_ln51_168_reg_3849[2]),
        .R(1'b0));
  FDRE \add_ln51_173_reg_3854_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_173_reg_3854_reg[0]_0 ),
        .Q(add_ln51_173_reg_3854[0]),
        .R(1'b0));
  FDRE \add_ln51_173_reg_3854_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_173_fu_3190_p2[0]),
        .Q(add_ln51_173_reg_3854[1]),
        .R(1'b0));
  FDRE \add_ln51_173_reg_3854_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_173_fu_3190_p2[1]),
        .Q(add_ln51_173_reg_3854[2]),
        .R(1'b0));
  FDRE \add_ln51_176_reg_3859_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_176_reg_3859_reg[0]_0 ),
        .Q(add_ln51_176_reg_3859[0]),
        .R(1'b0));
  FDRE \add_ln51_176_reg_3859_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_176_fu_3216_p2[0]),
        .Q(add_ln51_176_reg_3859[1]),
        .R(1'b0));
  FDRE \add_ln51_176_reg_3859_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_176_fu_3216_p2[1]),
        .Q(add_ln51_176_reg_3859[2]),
        .R(1'b0));
  FDRE \add_ln51_180_reg_3864_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_180_reg_3864_reg[0]_0 ),
        .Q(add_ln51_180_reg_3864[0]),
        .R(1'b0));
  FDRE \add_ln51_180_reg_3864_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_180_fu_3242_p2[0]),
        .Q(add_ln51_180_reg_3864[1]),
        .R(1'b0));
  FDRE \add_ln51_180_reg_3864_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_180_fu_3242_p2[1]),
        .Q(add_ln51_180_reg_3864[2]),
        .R(1'b0));
  FDRE \add_ln51_183_reg_3869_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_183_reg_3869_reg[0]_0 ),
        .Q(add_ln51_183_reg_3869[0]),
        .R(1'b0));
  FDRE \add_ln51_183_reg_3869_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_183_fu_3268_p2[0]),
        .Q(add_ln51_183_reg_3869[1]),
        .R(1'b0));
  FDRE \add_ln51_183_reg_3869_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_183_fu_3268_p2[1]),
        .Q(add_ln51_183_reg_3869[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_187_reg_3879[3]_i_10 
       (.I0(\add_ln51_187_reg_3879[3]_i_26_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_27_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_28_n_5 ),
        .I3(\add_ln51_187_reg_3879[3]_i_29_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_16_n_5 ),
        .I5(\add_ln51_187_reg_3879[3]_i_30_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_187_reg_3879[3]_i_11 
       (.I0(add_ln51_173_reg_3854[1]),
        .I1(add_ln51_161_reg_3839[1]),
        .I2(add_ln51_180_reg_3864[1]),
        .I3(add_ln51_183_reg_3869[1]),
        .I4(\add_ln51_187_reg_3879[3]_i_31_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_187_reg_3879[3]_i_12 
       (.I0(add_ln51_134_reg_3804[1]),
        .I1(add_ln51_127_reg_3794[1]),
        .I2(add_ln51_130_reg_3799[1]),
        .I3(\add_ln51_187_reg_3879[3]_i_32_n_5 ),
        .I4(\add_ln51_187_reg_3879[3]_i_33_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_187_reg_3879[3]_i_13 
       (.I0(add_ln51_173_reg_3854[2]),
        .I1(add_ln51_161_reg_3839[2]),
        .I2(add_ln51_180_reg_3864[2]),
        .I3(add_ln51_183_reg_3869[2]),
        .I4(\add_ln51_187_reg_3879[3]_i_34_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_187_reg_3879[3]_i_14 
       (.I0(add_ln51_158_reg_3834[0]),
        .I1(add_ln51_137_reg_3809[0]),
        .I2(add_ln51_165_reg_3844[0]),
        .I3(\add_ln51_187_reg_3879[3]_i_35_n_5 ),
        .I4(\add_ln51_187_reg_3879[3]_i_36_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_187_reg_3879[3]_i_15 
       (.I0(add_ln51_134_reg_3804[1]),
        .I1(add_ln51_127_reg_3794[1]),
        .I2(add_ln51_130_reg_3799[1]),
        .I3(\add_ln51_187_reg_3879[3]_i_32_n_5 ),
        .I4(\add_ln51_187_reg_3879[3]_i_33_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_187_reg_3879[3]_i_16 
       (.I0(add_ln51_134_reg_3804[0]),
        .I1(add_ln51_127_reg_3794[0]),
        .I2(add_ln51_130_reg_3799[0]),
        .I3(add_ln51_149_reg_3824[0]),
        .I4(add_ln51_142_reg_3814[0]),
        .I5(add_ln51_145_reg_3819[0]),
        .O(\add_ln51_187_reg_3879[3]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_187_reg_3879[3]_i_17 
       (.I0(add_ln51_158_reg_3834[0]),
        .I1(add_ln51_137_reg_3809[0]),
        .I2(add_ln51_165_reg_3844[0]),
        .I3(\add_ln51_187_reg_3879[3]_i_35_n_5 ),
        .I4(\add_ln51_187_reg_3879[3]_i_36_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_18 
       (.I0(add_ln51_152_reg_3829[0]),
        .I1(add_ln51_176_reg_3859[0]),
        .I2(add_ln51_168_reg_3849[0]),
        .O(\add_ln51_187_reg_3879[3]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_19 
       (.I0(\add_ln51_187_reg_3879[3]_i_12_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_13_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_14_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_2 
       (.I0(\add_ln51_187_reg_3879[6]_i_11_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_12_n_5 ),
        .I2(\add_ln51_187_reg_3879[6]_i_13_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_187_reg_3879[3]_i_20 
       (.I0(add_ln51_173_reg_3854[0]),
        .I1(add_ln51_161_reg_3839[0]),
        .I2(add_ln51_180_reg_3864[0]),
        .I3(add_ln51_183_reg_3869[0]),
        .I4(\add_ln51_187_reg_3879[3]_i_18_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_187_reg_3879[3]_i_21 
       (.I0(add_ln51_173_reg_3854[1]),
        .I1(add_ln51_161_reg_3839[1]),
        .I2(add_ln51_180_reg_3864[1]),
        .I3(add_ln51_183_reg_3869[1]),
        .I4(\add_ln51_187_reg_3879[3]_i_31_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_21_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_187_reg_3879[3]_i_22 
       (.I0(add_ln51_134_reg_3804[0]),
        .I1(add_ln51_127_reg_3794[0]),
        .I2(add_ln51_130_reg_3799[0]),
        .I3(\add_ln51_187_reg_3879[3]_i_25_n_5 ),
        .I4(\add_ln51_187_reg_3879[3]_i_24_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[3]_i_23 
       (.I0(\add_ln51_187_reg_3879[3]_i_15_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_16_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_17_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_23_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_24 
       (.I0(add_ln51_145_reg_3819[0]),
        .I1(add_ln51_142_reg_3814[0]),
        .I2(add_ln51_149_reg_3824[0]),
        .O(\add_ln51_187_reg_3879[3]_i_24_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_25 
       (.I0(add_ln51_165_reg_3844[0]),
        .I1(add_ln51_137_reg_3809[0]),
        .I2(add_ln51_158_reg_3834[0]),
        .O(\add_ln51_187_reg_3879[3]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_187_reg_3879[3]_i_26 
       (.I0(add_ln51_149_reg_3824[2]),
        .I1(add_ln51_142_reg_3814[2]),
        .I2(add_ln51_145_reg_3819[2]),
        .I3(add_ln51_158_reg_3834[2]),
        .I4(add_ln51_137_reg_3809[2]),
        .I5(add_ln51_165_reg_3844[2]),
        .O(\add_ln51_187_reg_3879[3]_i_26_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_27 
       (.I0(add_ln51_130_reg_3799[2]),
        .I1(add_ln51_127_reg_3794[2]),
        .I2(add_ln51_134_reg_3804[2]),
        .O(\add_ln51_187_reg_3879[3]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \add_ln51_187_reg_3879[3]_i_28 
       (.I0(add_ln51_149_reg_3824[0]),
        .I1(add_ln51_142_reg_3814[0]),
        .I2(add_ln51_145_reg_3819[0]),
        .I3(add_ln51_134_reg_3804[0]),
        .I4(add_ln51_127_reg_3794[0]),
        .I5(add_ln51_130_reg_3799[0]),
        .O(\add_ln51_187_reg_3879[3]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_187_reg_3879[3]_i_29 
       (.I0(add_ln51_134_reg_3804[1]),
        .I1(add_ln51_127_reg_3794[1]),
        .I2(add_ln51_130_reg_3799[1]),
        .I3(add_ln51_149_reg_3824[1]),
        .I4(add_ln51_142_reg_3814[1]),
        .I5(add_ln51_145_reg_3819[1]),
        .O(\add_ln51_187_reg_3879[3]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_187_reg_3879[3]_i_3 
       (.I0(\add_ln51_187_reg_3879[3]_i_10_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_11_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_12_n_5 ),
        .I3(\add_ln51_187_reg_3879[3]_i_13_n_5 ),
        .I4(\add_ln51_187_reg_3879[3]_i_14_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_187_reg_3879[3]_i_30 
       (.I0(add_ln51_173_reg_3854[1]),
        .I1(add_ln51_161_reg_3839[1]),
        .I2(add_ln51_180_reg_3864[1]),
        .I3(add_ln51_168_reg_3849[1]),
        .I4(add_ln51_176_reg_3859[1]),
        .I5(add_ln51_152_reg_3829[1]),
        .O(\add_ln51_187_reg_3879[3]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_31 
       (.I0(add_ln51_152_reg_3829[1]),
        .I1(add_ln51_176_reg_3859[1]),
        .I2(add_ln51_168_reg_3849[1]),
        .O(\add_ln51_187_reg_3879[3]_i_31_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_32 
       (.I0(add_ln51_165_reg_3844[1]),
        .I1(add_ln51_137_reg_3809[1]),
        .I2(add_ln51_158_reg_3834[1]),
        .O(\add_ln51_187_reg_3879[3]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_33 
       (.I0(add_ln51_145_reg_3819[1]),
        .I1(add_ln51_142_reg_3814[1]),
        .I2(add_ln51_149_reg_3824[1]),
        .O(\add_ln51_187_reg_3879[3]_i_33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_34 
       (.I0(add_ln51_152_reg_3829[2]),
        .I1(add_ln51_176_reg_3859[2]),
        .I2(add_ln51_168_reg_3849[2]),
        .O(\add_ln51_187_reg_3879[3]_i_34_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[3]_i_35 
       (.I0(add_ln51_152_reg_3829[0]),
        .I1(add_ln51_176_reg_3859[0]),
        .I2(add_ln51_168_reg_3849[0]),
        .O(\add_ln51_187_reg_3879[3]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[3]_i_36 
       (.I0(add_ln51_180_reg_3864[0]),
        .I1(add_ln51_161_reg_3839[0]),
        .I2(add_ln51_173_reg_3854[0]),
        .O(\add_ln51_187_reg_3879[3]_i_36_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[3]_i_4 
       (.I0(\add_ln51_187_reg_3879[3]_i_15_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_16_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_17_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_187_reg_3879[3]_i_5 
       (.I0(add_ln51_173_reg_3854[0]),
        .I1(add_ln51_161_reg_3839[0]),
        .I2(add_ln51_180_reg_3864[0]),
        .I3(add_ln51_183_reg_3869[0]),
        .I4(\add_ln51_187_reg_3879[3]_i_18_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln51_187_reg_3879[3]_i_6 
       (.I0(\add_ln51_187_reg_3879[6]_i_13_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_12_n_5 ),
        .I2(\add_ln51_187_reg_3879[6]_i_11_n_5 ),
        .I3(\add_ln51_187_reg_3879[3]_i_19_n_5 ),
        .I4(\add_ln51_187_reg_3879[3]_i_11_n_5 ),
        .I5(\add_ln51_187_reg_3879[3]_i_10_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_187_reg_3879[3]_i_7 
       (.I0(\add_ln51_187_reg_3879[3]_i_20_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_21_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_22_n_5 ),
        .I3(\add_ln51_187_reg_3879[3]_i_3_n_5 ),
        .I4(\add_ln51_187_reg_3879[3]_i_23_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_187_reg_3879[3]_i_8 
       (.I0(\add_ln51_187_reg_3879[3]_i_4_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_22_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_21_n_5 ),
        .I3(\add_ln51_187_reg_3879[3]_i_20_n_5 ),
        .O(\add_ln51_187_reg_3879[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_187_reg_3879[3]_i_9 
       (.I0(\add_ln51_187_reg_3879[3]_i_5_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_24_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_25_n_5 ),
        .I3(add_ln51_130_reg_3799[0]),
        .I4(add_ln51_127_reg_3794[0]),
        .I5(add_ln51_134_reg_3804[0]),
        .O(\add_ln51_187_reg_3879[3]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[6]_i_10 
       (.I0(\add_ln51_187_reg_3879[6]_i_22_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_25_n_5 ),
        .I2(\add_ln51_187_reg_3879[6]_i_26_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_187_reg_3879[6]_i_11 
       (.I0(\add_ln51_187_reg_3879[3]_i_14_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_13_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_12_n_5 ),
        .I3(\add_ln51_187_reg_3879[6]_i_22_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_23_n_5 ),
        .I5(\add_ln51_187_reg_3879[6]_i_24_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[6]_i_12 
       (.I0(\add_ln51_187_reg_3879[6]_i_27_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_28_n_5 ),
        .I2(\add_ln51_187_reg_3879[6]_i_29_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \add_ln51_187_reg_3879[6]_i_13 
       (.I0(\add_ln51_187_reg_3879[3]_i_22_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_21_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_20_n_5 ),
        .I3(\add_ln51_187_reg_3879[3]_i_17_n_5 ),
        .I4(\add_ln51_187_reg_3879[3]_i_16_n_5 ),
        .I5(\add_ln51_187_reg_3879[3]_i_15_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[6]_i_14 
       (.I0(add_ln51_180_reg_3864[1]),
        .I1(add_ln51_161_reg_3839[1]),
        .I2(add_ln51_173_reg_3854[1]),
        .O(\add_ln51_187_reg_3879[6]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[6]_i_15 
       (.I0(add_ln51_152_reg_3829[1]),
        .I1(add_ln51_176_reg_3859[1]),
        .I2(add_ln51_168_reg_3849[1]),
        .O(\add_ln51_187_reg_3879[6]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[6]_i_16 
       (.I0(add_ln51_165_reg_3844[1]),
        .I1(add_ln51_137_reg_3809[1]),
        .I2(add_ln51_158_reg_3834[1]),
        .O(\add_ln51_187_reg_3879[6]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_187_reg_3879[6]_i_17 
       (.I0(add_ln51_134_reg_3804[2]),
        .I1(add_ln51_127_reg_3794[2]),
        .I2(add_ln51_130_reg_3799[2]),
        .I3(add_ln51_149_reg_3824[2]),
        .I4(add_ln51_142_reg_3814[2]),
        .I5(add_ln51_145_reg_3819[2]),
        .O(\add_ln51_187_reg_3879[6]_i_17_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[6]_i_18 
       (.I0(add_ln51_165_reg_3844[2]),
        .I1(add_ln51_137_reg_3809[2]),
        .I2(add_ln51_158_reg_3834[2]),
        .O(\add_ln51_187_reg_3879[6]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_187_reg_3879[6]_i_19 
       (.I0(add_ln51_173_reg_3854[2]),
        .I1(add_ln51_161_reg_3839[2]),
        .I2(add_ln51_180_reg_3864[2]),
        .I3(add_ln51_168_reg_3849[2]),
        .I4(add_ln51_176_reg_3859[2]),
        .I5(add_ln51_152_reg_3829[2]),
        .O(\add_ln51_187_reg_3879[6]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_187_reg_3879[6]_i_2 
       (.I0(\add_ln51_187_reg_3879[6]_i_6_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_7_n_5 ),
        .I2(\add_ln51_187_reg_3879[6]_i_8_n_5 ),
        .I3(\add_ln51_187_reg_3879[6]_i_9_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_10_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[6]_i_20 
       (.I0(add_ln51_152_reg_3829[2]),
        .I1(add_ln51_176_reg_3859[2]),
        .I2(add_ln51_168_reg_3849[2]),
        .O(\add_ln51_187_reg_3879[6]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[6]_i_21 
       (.I0(add_ln51_180_reg_3864[2]),
        .I1(add_ln51_161_reg_3839[2]),
        .I2(add_ln51_173_reg_3854[2]),
        .O(\add_ln51_187_reg_3879[6]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln51_187_reg_3879[6]_i_22 
       (.I0(\add_ln51_187_reg_3879[3]_i_28_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_30_n_5 ),
        .I2(add_ln51_130_reg_3799[1]),
        .I3(add_ln51_127_reg_3794[1]),
        .I4(add_ln51_134_reg_3804[1]),
        .O(\add_ln51_187_reg_3879[6]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln51_187_reg_3879[6]_i_23 
       (.I0(\add_ln51_187_reg_3879[3]_i_34_n_5 ),
        .I1(add_ln51_183_reg_3869[2]),
        .I2(\add_ln51_187_reg_3879[6]_i_31_n_5 ),
        .I3(\add_ln51_187_reg_3879[6]_i_32_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_33_n_5 ),
        .I5(\add_ln51_187_reg_3879[3]_i_27_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln51_187_reg_3879[6]_i_24 
       (.I0(\add_ln51_187_reg_3879[6]_i_14_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_15_n_5 ),
        .I2(\add_ln51_187_reg_3879[6]_i_16_n_5 ),
        .I3(\add_ln51_187_reg_3879[6]_i_17_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_18_n_5 ),
        .I5(\add_ln51_187_reg_3879[6]_i_19_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_24_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_187_reg_3879[6]_i_25 
       (.I0(add_ln51_134_reg_3804[2]),
        .I1(add_ln51_127_reg_3794[2]),
        .I2(add_ln51_130_reg_3799[2]),
        .I3(\add_ln51_187_reg_3879[6]_i_33_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_32_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln51_187_reg_3879[6]_i_26 
       (.I0(add_ln51_173_reg_3854[2]),
        .I1(add_ln51_161_reg_3839[2]),
        .I2(add_ln51_180_reg_3864[2]),
        .I3(add_ln51_183_reg_3869[2]),
        .I4(\add_ln51_187_reg_3879[3]_i_34_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln51_187_reg_3879[6]_i_27 
       (.I0(add_ln51_134_reg_3804[2]),
        .I1(add_ln51_127_reg_3794[2]),
        .I2(add_ln51_130_reg_3799[2]),
        .I3(\add_ln51_187_reg_3879[6]_i_33_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_32_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln51_187_reg_3879[6]_i_28 
       (.I0(\add_ln51_187_reg_3879[3]_i_28_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_30_n_5 ),
        .I2(add_ln51_130_reg_3799[1]),
        .I3(add_ln51_127_reg_3794[1]),
        .I4(add_ln51_134_reg_3804[1]),
        .O(\add_ln51_187_reg_3879[6]_i_28_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln51_187_reg_3879[6]_i_29 
       (.I0(add_ln51_158_reg_3834[1]),
        .I1(add_ln51_137_reg_3809[1]),
        .I2(add_ln51_165_reg_3844[1]),
        .I3(\add_ln51_187_reg_3879[6]_i_15_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_14_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[6]_i_3 
       (.I0(\add_ln51_187_reg_3879[6]_i_11_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_12_n_5 ),
        .I2(\add_ln51_187_reg_3879[6]_i_13_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_187_reg_3879[6]_i_30 
       (.I0(add_ln51_145_reg_3819[1]),
        .I1(add_ln51_142_reg_3814[1]),
        .I2(add_ln51_149_reg_3824[1]),
        .O(\add_ln51_187_reg_3879[6]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[6]_i_31 
       (.I0(add_ln51_180_reg_3864[2]),
        .I1(add_ln51_161_reg_3839[2]),
        .I2(add_ln51_173_reg_3854[2]),
        .O(\add_ln51_187_reg_3879[6]_i_31_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[6]_i_32 
       (.I0(add_ln51_145_reg_3819[2]),
        .I1(add_ln51_142_reg_3814[2]),
        .I2(add_ln51_149_reg_3824[2]),
        .O(\add_ln51_187_reg_3879[6]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_187_reg_3879[6]_i_33 
       (.I0(add_ln51_165_reg_3844[2]),
        .I1(add_ln51_137_reg_3809[2]),
        .I2(add_ln51_158_reg_3834[2]),
        .O(\add_ln51_187_reg_3879[6]_i_33_n_5 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln51_187_reg_3879[6]_i_4 
       (.I0(\add_ln51_187_reg_3879[6]_i_10_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_9_n_5 ),
        .I2(\add_ln51_187_reg_3879[6]_i_8_n_5 ),
        .I3(\add_ln51_187_reg_3879[6]_i_7_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_6_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_187_reg_3879[6]_i_5 
       (.I0(\add_ln51_187_reg_3879[6]_i_6_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_7_n_5 ),
        .I2(\add_ln51_187_reg_3879[6]_i_8_n_5 ),
        .I3(\add_ln51_187_reg_3879[6]_i_3_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_10_n_5 ),
        .I5(\add_ln51_187_reg_3879[6]_i_9_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hE800FFE8FFE8E800)) 
    \add_ln51_187_reg_3879[6]_i_6 
       (.I0(\add_ln51_187_reg_3879[6]_i_14_n_5 ),
        .I1(\add_ln51_187_reg_3879[6]_i_15_n_5 ),
        .I2(\add_ln51_187_reg_3879[6]_i_16_n_5 ),
        .I3(\add_ln51_187_reg_3879[6]_i_17_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_18_n_5 ),
        .I5(\add_ln51_187_reg_3879[6]_i_19_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \add_ln51_187_reg_3879[6]_i_7 
       (.I0(add_ln51_149_reg_3824[2]),
        .I1(add_ln51_142_reg_3814[2]),
        .I2(add_ln51_145_reg_3819[2]),
        .I3(add_ln51_134_reg_3804[2]),
        .I4(add_ln51_127_reg_3794[2]),
        .I5(add_ln51_130_reg_3799[2]),
        .O(\add_ln51_187_reg_3879[6]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln51_187_reg_3879[6]_i_8 
       (.I0(add_ln51_158_reg_3834[2]),
        .I1(add_ln51_137_reg_3809[2]),
        .I2(add_ln51_165_reg_3844[2]),
        .I3(\add_ln51_187_reg_3879[6]_i_20_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_21_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hE8FFFFE800E8E800)) 
    \add_ln51_187_reg_3879[6]_i_9 
       (.I0(\add_ln51_187_reg_3879[3]_i_14_n_5 ),
        .I1(\add_ln51_187_reg_3879[3]_i_13_n_5 ),
        .I2(\add_ln51_187_reg_3879[3]_i_12_n_5 ),
        .I3(\add_ln51_187_reg_3879[6]_i_22_n_5 ),
        .I4(\add_ln51_187_reg_3879[6]_i_23_n_5 ),
        .I5(\add_ln51_187_reg_3879[6]_i_24_n_5 ),
        .O(\add_ln51_187_reg_3879[6]_i_9_n_5 ));
  FDRE \add_ln51_187_reg_3879_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_187_fu_3661_p2[0]),
        .Q(add_ln51_187_reg_3879[0]),
        .R(1'b0));
  FDRE \add_ln51_187_reg_3879_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_187_fu_3661_p2[1]),
        .Q(add_ln51_187_reg_3879[1]),
        .R(1'b0));
  FDRE \add_ln51_187_reg_3879_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_187_fu_3661_p2[2]),
        .Q(add_ln51_187_reg_3879[2]),
        .R(1'b0));
  FDRE \add_ln51_187_reg_3879_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_187_fu_3661_p2[3]),
        .Q(add_ln51_187_reg_3879[3]),
        .R(1'b0));
  CARRY4 \add_ln51_187_reg_3879_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln51_187_reg_3879_reg[3]_i_1_n_5 ,\add_ln51_187_reg_3879_reg[3]_i_1_n_6 ,\add_ln51_187_reg_3879_reg[3]_i_1_n_7 ,\add_ln51_187_reg_3879_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln51_187_reg_3879[3]_i_2_n_5 ,\add_ln51_187_reg_3879[3]_i_3_n_5 ,\add_ln51_187_reg_3879[3]_i_4_n_5 ,\add_ln51_187_reg_3879[3]_i_5_n_5 }),
        .O(add_ln51_187_fu_3661_p2[3:0]),
        .S({\add_ln51_187_reg_3879[3]_i_6_n_5 ,\add_ln51_187_reg_3879[3]_i_7_n_5 ,\add_ln51_187_reg_3879[3]_i_8_n_5 ,\add_ln51_187_reg_3879[3]_i_9_n_5 }));
  FDRE \add_ln51_187_reg_3879_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_187_fu_3661_p2[4]),
        .Q(add_ln51_187_reg_3879[4]),
        .R(1'b0));
  FDRE \add_ln51_187_reg_3879_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_187_fu_3661_p2[5]),
        .Q(add_ln51_187_reg_3879[5]),
        .R(1'b0));
  FDRE \add_ln51_187_reg_3879_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_187_fu_3661_p2[6]),
        .Q(add_ln51_187_reg_3879[6]),
        .R(1'b0));
  CARRY4 \add_ln51_187_reg_3879_reg[6]_i_1 
       (.CI(\add_ln51_187_reg_3879_reg[3]_i_1_n_5 ),
        .CO({\NLW_add_ln51_187_reg_3879_reg[6]_i_1_CO_UNCONNECTED [3],add_ln51_187_fu_3661_p2[6],\NLW_add_ln51_187_reg_3879_reg[6]_i_1_CO_UNCONNECTED [1],\add_ln51_187_reg_3879_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln51_187_reg_3879[6]_i_2_n_5 ,\add_ln51_187_reg_3879[6]_i_3_n_5 }),
        .O({\NLW_add_ln51_187_reg_3879_reg[6]_i_1_O_UNCONNECTED [3:2],add_ln51_187_fu_3661_p2[5:4]}),
        .S({1'b0,1'b1,\add_ln51_187_reg_3879[6]_i_4_n_5 ,\add_ln51_187_reg_3879[6]_i_5_n_5 }));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_64_reg_3714[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out),
        .O(add_ln51_64_fu_2462_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_64_reg_3714[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out),
        .O(add_ln51_64_fu_2462_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_64_reg_3714[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_79_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_34_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_107_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_93_out),
        .O(add_ln51_64_fu_2462_p2[2]));
  FDRE \add_ln51_64_reg_3714_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_64_fu_2462_p2[0]),
        .Q(add_ln51_64_reg_3714[0]),
        .R(1'b0));
  FDRE \add_ln51_64_reg_3714_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_64_fu_2462_p2[1]),
        .Q(add_ln51_64_reg_3714[1]),
        .R(1'b0));
  FDRE \add_ln51_64_reg_3714_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_64_fu_2462_p2[2]),
        .Q(add_ln51_64_reg_3714[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_67_reg_3719[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out),
        .O(add_ln51_67_fu_2488_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_67_reg_3719[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out),
        .O(add_ln51_67_fu_2488_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_67_reg_3719[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_72_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_3_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_76_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_113_out),
        .O(add_ln51_67_fu_2488_p2[2]));
  FDRE \add_ln51_67_reg_3719_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_67_fu_2488_p2[0]),
        .Q(add_ln51_67_reg_3719[0]),
        .R(1'b0));
  FDRE \add_ln51_67_reg_3719_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_67_fu_2488_p2[1]),
        .Q(add_ln51_67_reg_3719[1]),
        .R(1'b0));
  FDRE \add_ln51_67_reg_3719_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_67_fu_2488_p2[2]),
        .Q(add_ln51_67_reg_3719[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_71_reg_3724[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out),
        .O(add_ln51_71_fu_2514_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_71_reg_3724[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out),
        .O(add_ln51_71_fu_2514_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_71_reg_3724[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_56_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_91_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_45_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_14_out),
        .O(add_ln51_71_fu_2514_p2[2]));
  FDRE \add_ln51_71_reg_3724_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_71_fu_2514_p2[0]),
        .Q(add_ln51_71_reg_3724[0]),
        .R(1'b0));
  FDRE \add_ln51_71_reg_3724_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_71_fu_2514_p2[1]),
        .Q(add_ln51_71_reg_3724[1]),
        .R(1'b0));
  FDRE \add_ln51_71_reg_3724_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_71_fu_2514_p2[2]),
        .Q(add_ln51_71_reg_3724[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_74_reg_3729[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out),
        .O(add_ln51_74_fu_2540_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_74_reg_3729[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out),
        .O(add_ln51_74_fu_2540_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_74_reg_3729[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_103_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_41_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_19_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_2_out),
        .O(add_ln51_74_fu_2540_p2[2]));
  FDRE \add_ln51_74_reg_3729_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_74_fu_2540_p2[0]),
        .Q(add_ln51_74_reg_3729[0]),
        .R(1'b0));
  FDRE \add_ln51_74_reg_3729_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_74_fu_2540_p2[1]),
        .Q(add_ln51_74_reg_3729[1]),
        .R(1'b0));
  FDRE \add_ln51_74_reg_3729_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_74_fu_2540_p2[2]),
        .Q(add_ln51_74_reg_3729[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_79_reg_3734[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out),
        .O(add_ln51_79_fu_2566_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_79_reg_3734[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out),
        .O(add_ln51_79_fu_2566_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_79_reg_3734[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_58_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_12_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_85_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_52_out),
        .O(add_ln51_79_fu_2566_p2[2]));
  FDRE \add_ln51_79_reg_3734_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_79_fu_2566_p2[0]),
        .Q(add_ln51_79_reg_3734[0]),
        .R(1'b0));
  FDRE \add_ln51_79_reg_3734_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_79_fu_2566_p2[1]),
        .Q(add_ln51_79_reg_3734[1]),
        .R(1'b0));
  FDRE \add_ln51_79_reg_3734_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_79_fu_2566_p2[2]),
        .Q(add_ln51_79_reg_3734[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_82_reg_3739[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out),
        .O(add_ln51_82_fu_2592_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_82_reg_3739[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out),
        .O(add_ln51_82_fu_2592_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_82_reg_3739[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_116_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_97_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_6_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_104_out),
        .O(add_ln51_82_fu_2592_p2[2]));
  FDRE \add_ln51_82_reg_3739_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_82_fu_2592_p2[0]),
        .Q(add_ln51_82_reg_3739[0]),
        .R(1'b0));
  FDRE \add_ln51_82_reg_3739_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_82_fu_2592_p2[1]),
        .Q(add_ln51_82_reg_3739[1]),
        .R(1'b0));
  FDRE \add_ln51_82_reg_3739_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_82_fu_2592_p2[2]),
        .Q(add_ln51_82_reg_3739[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_86_reg_3744[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out),
        .O(add_ln51_86_fu_2618_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_86_reg_3744[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out),
        .O(add_ln51_86_fu_2618_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_86_reg_3744[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_17_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_89_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_100_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_21_out),
        .O(add_ln51_86_fu_2618_p2[2]));
  FDRE \add_ln51_86_reg_3744_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_86_fu_2618_p2[0]),
        .Q(add_ln51_86_reg_3744[0]),
        .R(1'b0));
  FDRE \add_ln51_86_reg_3744_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_86_fu_2618_p2[1]),
        .Q(add_ln51_86_reg_3744[1]),
        .R(1'b0));
  FDRE \add_ln51_86_reg_3744_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_86_fu_2618_p2[2]),
        .Q(add_ln51_86_reg_3744[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_89_reg_3749[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out),
        .O(add_ln51_89_fu_2644_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_89_reg_3749[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out),
        .O(add_ln51_89_fu_2644_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_89_reg_3749[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_75_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_57_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_23_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_quant_15_out),
        .O(add_ln51_89_fu_2644_p2[2]));
  FDRE \add_ln51_89_reg_3749_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_89_fu_2644_p2[0]),
        .Q(add_ln51_89_reg_3749[0]),
        .R(1'b0));
  FDRE \add_ln51_89_reg_3749_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_89_fu_2644_p2[1]),
        .Q(add_ln51_89_reg_3749[1]),
        .R(1'b0));
  FDRE \add_ln51_89_reg_3749_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_89_fu_2644_p2[2]),
        .Q(add_ln51_89_reg_3749[2]),
        .R(1'b0));
  FDRE \add_ln51_95_reg_3754_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_95_reg_3754_reg[0]_0 ),
        .Q(add_ln51_95_reg_3754[0]),
        .R(1'b0));
  FDRE \add_ln51_95_reg_3754_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_95_fu_2670_p2[0]),
        .Q(add_ln51_95_reg_3754[1]),
        .R(1'b0));
  FDRE \add_ln51_95_reg_3754_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_95_fu_2670_p2[1]),
        .Q(add_ln51_95_reg_3754[2]),
        .R(1'b0));
  FDRE \add_ln51_98_reg_3759_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_98_reg_3759_reg[0]_0 ),
        .Q(add_ln51_98_reg_3759[0]),
        .R(1'b0));
  FDRE \add_ln51_98_reg_3759_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_98_fu_2696_p2[0]),
        .Q(add_ln51_98_reg_3759[1]),
        .R(1'b0));
  FDRE \add_ln51_98_reg_3759_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_98_fu_2696_p2[1]),
        .Q(add_ln51_98_reg_3759[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_1_fu_3040),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .add_ln46_fu_1142_p2(add_ln46_fu_1142_p2),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_x(ap_sig_allocacmp_x),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_8),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0(\x_1_fu_304[6]_i_3_n_5 ),
        .x_1_fu_3040(x_1_fu_3040),
        .\x_1_fu_304_reg[4] (\x_1_fu_304_reg_n_5_[2] ),
        .\x_1_fu_304_reg[4]_0 (\x_1_fu_304_reg_n_5_[0] ),
        .\x_1_fu_304_reg[4]_1 (\x_1_fu_304_reg_n_5_[1] ),
        .\x_1_fu_304_reg[4]_2 (\x_1_fu_304_reg_n_5_[3] ),
        .\x_1_fu_304_reg[4]_3 (\x_1_fu_304_reg_n_5_[4] ),
        .\x_1_fu_304_reg[6] (\x_1_fu_304_reg_n_5_[5] ),
        .\x_1_fu_304_reg[6]_0 (\x_1_fu_304[6]_i_4_n_5 ),
        .\x_1_fu_304_reg[6]_1 (\x_1_fu_304_reg_n_5_[6] ));
  FDRE \lshr_ln46_1_reg_3709_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lshr_ln46_1_reg_3709[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0[0]),
        .R(1'b0));
  FDRE \lshr_ln46_1_reg_3709_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lshr_ln46_1_reg_3709[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0[1]),
        .R(1'b0));
  FDRE \lshr_ln46_1_reg_3709_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lshr_ln46_1_reg_3709[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0[2]),
        .R(1'b0));
  FDRE \lshr_ln46_1_reg_3709_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lshr_ln46_1_reg_3709[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0[3]),
        .R(1'b0));
  FDRE \lshr_ln46_1_reg_3709_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_1_fu_304_reg_n_5_[2] ),
        .Q(lshr_ln46_1_reg_3709[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \lshr_ln46_1_reg_3709_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_1_fu_304_reg_n_5_[3] ),
        .Q(lshr_ln46_1_reg_3709[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \lshr_ln46_1_reg_3709_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_1_fu_304_reg_n_5_[4] ),
        .Q(lshr_ln46_1_reg_3709[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \lshr_ln46_1_reg_3709_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_1_fu_304_reg_n_5_[5] ),
        .Q(lshr_ln46_1_reg_3709[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  LUT6 #(
    .INIT(64'hFF20002000000000)) 
    ram_reg_0_15_0_0_i_1
       (.I0(trunc_ln46_reg_3705_pp0_iter1_reg_n_5),
        .I1(p_0_in[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0),
        .I5(layer2_activations_ce0),
        .O(p_0_in__1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_15_0_0_i_10
       (.I0(add_ln51_187_reg_3879[1]),
        .I1(add_ln51_124_reg_3874[1]),
        .O(ram_reg_0_15_0_0_i_10_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_15_0_0_i_11
       (.I0(add_ln51_187_reg_3879[0]),
        .I1(add_ln51_124_reg_3874[0]),
        .O(ram_reg_0_15_0_0_i_11_n_5));
  LUT6 #(
    .INIT(64'hFF80008000000000)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(p_0_in[0]),
        .I1(ram_reg_0_15_0_0_i_2__0_n_5),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0),
        .I5(layer2_activations_ce0),
        .O(p_0_in__2));
  LUT6 #(
    .INIT(64'hFF20002000000000)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(ram_reg_0_15_0_0_i_2__0_n_5),
        .I1(p_0_in[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0),
        .I5(layer2_activations_ce0),
        .O(p_0_in__3));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_0_0_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0),
        .I1(Q[2]),
        .O(d0));
  LUT6 #(
    .INIT(64'hFF80008000000000)) 
    ram_reg_0_15_0_0_i_2
       (.I0(p_0_in[0]),
        .I1(trunc_ln46_reg_3705_pp0_iter1_reg_n_5),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_2_ce0),
        .I5(layer2_activations_ce0),
        .O(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0),
        .I1(p_0_in[1]),
        .O(ram_reg_0_15_0_0_i_2__0_n_5));
  CARRY4 ram_reg_0_15_0_0_i_7
       (.CI(1'b0),
        .CO({ram_reg_0_15_0_0_i_7_n_5,ram_reg_0_15_0_0_i_7_n_6,ram_reg_0_15_0_0_i_7_n_7,ram_reg_0_15_0_0_i_7_n_8}),
        .CYINIT(1'b0),
        .DI(add_ln51_187_reg_3879[3:0]),
        .O({cnt_2_fu_3680_p2[2:0],grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_d0}),
        .S({ram_reg_0_15_0_0_i_8_n_5,ram_reg_0_15_0_0_i_9_n_5,ram_reg_0_15_0_0_i_10_n_5,ram_reg_0_15_0_0_i_11_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_15_0_0_i_8
       (.I0(add_ln51_187_reg_3879[3]),
        .I1(add_ln51_124_reg_3874[3]),
        .O(ram_reg_0_15_0_0_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_15_0_0_i_9
       (.I0(add_ln51_187_reg_3879[2]),
        .I1(add_ln51_124_reg_3874[2]),
        .O(ram_reg_0_15_0_0_i_9_n_5));
  CARRY4 ram_reg_0_15_4_4_i_2
       (.CI(ram_reg_0_15_0_0_i_7_n_5),
        .CO({cnt_2_fu_3680_p2[6],NLW_ram_reg_0_15_4_4_i_2_CO_UNCONNECTED[2],ram_reg_0_15_4_4_i_2_n_7,ram_reg_0_15_4_4_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln51_187_reg_3879[6:4]}),
        .O({NLW_ram_reg_0_15_4_4_i_2_O_UNCONNECTED[3],cnt_2_fu_3680_p2[5:3]}),
        .S({1'b1,ram_reg_0_15_4_4_i_3_n_5,ram_reg_0_15_4_4_i_4_n_5,ram_reg_0_15_4_4_i_5_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_15_4_4_i_3
       (.I0(add_ln51_187_reg_3879[6]),
        .I1(add_ln51_124_reg_3874[6]),
        .O(ram_reg_0_15_4_4_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_15_4_4_i_4
       (.I0(add_ln51_187_reg_3879[5]),
        .I1(add_ln51_124_reg_3874[5]),
        .O(ram_reg_0_15_4_4_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_15_4_4_i_5
       (.I0(add_ln51_187_reg_3879[4]),
        .I1(add_ln51_124_reg_3874[4]),
        .O(ram_reg_0_15_4_4_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    trunc_ln46_reg_3705_pp0_iter1_reg
       (.I0(p_0_in[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_2_ce0),
        .O(trunc_ln46_reg_3705_pp0_iter1_reg_n_5));
  FDRE \trunc_ln46_reg_3705_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln46_reg_3705[0]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_3705_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln46_reg_3705[1]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_3705_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_x),
        .Q(trunc_ln46_reg_3705[0]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_3705_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_1_fu_304_reg_n_5_[1] ),
        .Q(trunc_ln46_reg_3705[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \x_1_fu_304[6]_i_3 
       (.I0(\x_1_fu_304_reg_n_5_[3] ),
        .I1(\x_1_fu_304_reg_n_5_[4] ),
        .I2(\x_1_fu_304_reg_n_5_[1] ),
        .I3(\x_1_fu_304_reg_n_5_[2] ),
        .I4(\x_1_fu_304_reg_n_5_[0] ),
        .I5(\x_1_fu_304[6]_i_5_n_5 ),
        .O(\x_1_fu_304[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \x_1_fu_304[6]_i_4 
       (.I0(\x_1_fu_304_reg_n_5_[3] ),
        .I1(\x_1_fu_304_reg_n_5_[1] ),
        .I2(\x_1_fu_304_reg_n_5_[0] ),
        .I3(\x_1_fu_304_reg_n_5_[2] ),
        .I4(\x_1_fu_304_reg_n_5_[4] ),
        .O(\x_1_fu_304[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_1_fu_304[6]_i_5 
       (.I0(\x_1_fu_304_reg_n_5_[5] ),
        .I1(\x_1_fu_304_reg_n_5_[6] ),
        .O(\x_1_fu_304[6]_i_5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(x_1_fu_3040),
        .D(add_ln46_fu_1142_p2[0]),
        .Q(\x_1_fu_304_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_304_reg[1] 
       (.C(ap_clk),
        .CE(x_1_fu_3040),
        .D(add_ln46_fu_1142_p2[1]),
        .Q(\x_1_fu_304_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_304_reg[2] 
       (.C(ap_clk),
        .CE(x_1_fu_3040),
        .D(add_ln46_fu_1142_p2[2]),
        .Q(\x_1_fu_304_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_304_reg[3] 
       (.C(ap_clk),
        .CE(x_1_fu_3040),
        .D(add_ln46_fu_1142_p2[3]),
        .Q(\x_1_fu_304_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_304_reg[4] 
       (.C(ap_clk),
        .CE(x_1_fu_3040),
        .D(add_ln46_fu_1142_p2[4]),
        .Q(\x_1_fu_304_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_304_reg[5] 
       (.C(ap_clk),
        .CE(x_1_fu_3040),
        .D(add_ln46_fu_1142_p2[5]),
        .Q(\x_1_fu_304_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_1_fu_304_reg[6] 
       (.C(ap_clk),
        .CE(x_1_fu_3040),
        .D(add_ln46_fu_1142_p2[6]),
        .Q(\x_1_fu_304_reg_n_5_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_46_12
   (grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0,
    D,
    \ap_CS_fsm_reg[15] ,
    d0,
    \cnt_1_reg_1938_reg[6]_0 ,
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out,
    add_ln51_33_fu_1447_p2,
    add_ln51_40_fu_1499_p2,
    \add_ln51_40_reg_1908_reg[0]_0 ,
    add_ln51_36_fu_1473_p2,
    \add_ln51_36_reg_1903_reg[0]_0 ,
    add_ln51_48_fu_1551_p2,
    \add_ln51_48_reg_1918_reg[0]_0 ,
    add_ln51_55_fu_1603_p2,
    \add_ln51_55_reg_1928_reg[0]_0 ,
    add_ln51_51_fu_1577_p2,
    \add_ln51_51_reg_1923_reg[0]_0 ,
    add_ln51_43_fu_1525_p2,
    \add_ln51_43_reg_1913_reg[0]_0 ,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out,
    add_ln51_58_fu_1629_p2,
    \add_ln51_58_reg_1933_reg[0]_0 ,
    ap_rst_n);
  output grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0;
  output [1:0]D;
  output \ap_CS_fsm_reg[15] ;
  output [0:0]d0;
  output [5:0]\cnt_1_reg_1938_reg[6]_0 ;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg;
  input [2:0]Q;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out;
  input [2:0]add_ln51_33_fu_1447_p2;
  input [1:0]add_ln51_40_fu_1499_p2;
  input \add_ln51_40_reg_1908_reg[0]_0 ;
  input [1:0]add_ln51_36_fu_1473_p2;
  input \add_ln51_36_reg_1903_reg[0]_0 ;
  input [1:0]add_ln51_48_fu_1551_p2;
  input \add_ln51_48_reg_1918_reg[0]_0 ;
  input [1:0]add_ln51_55_fu_1603_p2;
  input \add_ln51_55_reg_1928_reg[0]_0 ;
  input [1:0]add_ln51_51_fu_1577_p2;
  input \add_ln51_51_reg_1923_reg[0]_0 ;
  input [1:0]add_ln51_43_fu_1525_p2;
  input \add_ln51_43_reg_1913_reg[0]_0 ;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out;
  input [1:0]add_ln51_58_fu_1629_p2;
  input \add_ln51_58_reg_1933_reg[0]_0 ;
  input ap_rst_n;

  wire [1:0]D;
  wire [2:0]Q;
  wire [3:0]add_ln46_fu_573_p2;
  wire [2:0]add_ln51_12_fu_1317_p2;
  wire [2:0]add_ln51_12_reg_1873;
  wire [2:0]add_ln51_17_fu_1343_p2;
  wire [2:0]add_ln51_17_reg_1878;
  wire [2:0]add_ln51_20_fu_1369_p2;
  wire [2:0]add_ln51_20_reg_1883;
  wire [2:0]add_ln51_24_fu_1395_p2;
  wire [2:0]add_ln51_24_reg_1888;
  wire [2:0]add_ln51_27_fu_1421_p2;
  wire [2:0]add_ln51_27_reg_1893;
  wire [2:0]add_ln51_2_fu_1239_p2;
  wire [2:0]add_ln51_2_reg_1858;
  wire [2:0]add_ln51_33_fu_1447_p2;
  wire [2:0]add_ln51_33_reg_1898;
  wire [1:0]add_ln51_36_fu_1473_p2;
  wire [2:0]add_ln51_36_reg_1903;
  wire \add_ln51_36_reg_1903_reg[0]_0 ;
  wire [1:0]add_ln51_40_fu_1499_p2;
  wire [2:0]add_ln51_40_reg_1908;
  wire \add_ln51_40_reg_1908_reg[0]_0 ;
  wire [1:0]add_ln51_43_fu_1525_p2;
  wire [2:0]add_ln51_43_reg_1913;
  wire \add_ln51_43_reg_1913_reg[0]_0 ;
  wire [1:0]add_ln51_48_fu_1551_p2;
  wire [2:0]add_ln51_48_reg_1918;
  wire \add_ln51_48_reg_1918_reg[0]_0 ;
  wire [1:0]add_ln51_51_fu_1577_p2;
  wire [2:0]add_ln51_51_reg_1923;
  wire \add_ln51_51_reg_1923_reg[0]_0 ;
  wire [1:0]add_ln51_55_fu_1603_p2;
  wire [2:0]add_ln51_55_reg_1928;
  wire \add_ln51_55_reg_1928_reg[0]_0 ;
  wire [1:0]add_ln51_58_fu_1629_p2;
  wire [2:0]add_ln51_58_reg_1933;
  wire \add_ln51_58_reg_1933_reg[0]_0 ;
  wire [2:0]add_ln51_5_fu_1265_p2;
  wire [2:0]add_ln51_5_reg_1863;
  wire [2:0]add_ln51_9_fu_1291_p2;
  wire [2:0]add_ln51_9_reg_1868;
  wire \ap_CS_fsm_reg[15] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_x_1;
  wire [6:0]cnt_1_fu_1828_p2;
  wire \cnt_1_reg_1938[3]_i_10_n_5 ;
  wire \cnt_1_reg_1938[3]_i_11_n_5 ;
  wire \cnt_1_reg_1938[3]_i_12_n_5 ;
  wire \cnt_1_reg_1938[3]_i_13_n_5 ;
  wire \cnt_1_reg_1938[3]_i_14_n_5 ;
  wire \cnt_1_reg_1938[3]_i_15_n_5 ;
  wire \cnt_1_reg_1938[3]_i_16_n_5 ;
  wire \cnt_1_reg_1938[3]_i_17_n_5 ;
  wire \cnt_1_reg_1938[3]_i_18_n_5 ;
  wire \cnt_1_reg_1938[3]_i_19_n_5 ;
  wire \cnt_1_reg_1938[3]_i_20_n_5 ;
  wire \cnt_1_reg_1938[3]_i_21_n_5 ;
  wire \cnt_1_reg_1938[3]_i_22_n_5 ;
  wire \cnt_1_reg_1938[3]_i_23_n_5 ;
  wire \cnt_1_reg_1938[3]_i_24_n_5 ;
  wire \cnt_1_reg_1938[3]_i_25_n_5 ;
  wire \cnt_1_reg_1938[3]_i_26_n_5 ;
  wire \cnt_1_reg_1938[3]_i_27_n_5 ;
  wire \cnt_1_reg_1938[3]_i_28_n_5 ;
  wire \cnt_1_reg_1938[3]_i_29_n_5 ;
  wire \cnt_1_reg_1938[3]_i_2_n_5 ;
  wire \cnt_1_reg_1938[3]_i_30_n_5 ;
  wire \cnt_1_reg_1938[3]_i_31_n_5 ;
  wire \cnt_1_reg_1938[3]_i_32_n_5 ;
  wire \cnt_1_reg_1938[3]_i_33_n_5 ;
  wire \cnt_1_reg_1938[3]_i_34_n_5 ;
  wire \cnt_1_reg_1938[3]_i_35_n_5 ;
  wire \cnt_1_reg_1938[3]_i_36_n_5 ;
  wire \cnt_1_reg_1938[3]_i_3_n_5 ;
  wire \cnt_1_reg_1938[3]_i_4_n_5 ;
  wire \cnt_1_reg_1938[3]_i_5_n_5 ;
  wire \cnt_1_reg_1938[3]_i_6_n_5 ;
  wire \cnt_1_reg_1938[3]_i_7_n_5 ;
  wire \cnt_1_reg_1938[3]_i_8_n_5 ;
  wire \cnt_1_reg_1938[3]_i_9_n_5 ;
  wire \cnt_1_reg_1938[6]_i_10_n_5 ;
  wire \cnt_1_reg_1938[6]_i_11_n_5 ;
  wire \cnt_1_reg_1938[6]_i_12_n_5 ;
  wire \cnt_1_reg_1938[6]_i_13_n_5 ;
  wire \cnt_1_reg_1938[6]_i_14_n_5 ;
  wire \cnt_1_reg_1938[6]_i_15_n_5 ;
  wire \cnt_1_reg_1938[6]_i_16_n_5 ;
  wire \cnt_1_reg_1938[6]_i_17_n_5 ;
  wire \cnt_1_reg_1938[6]_i_18_n_5 ;
  wire \cnt_1_reg_1938[6]_i_19_n_5 ;
  wire \cnt_1_reg_1938[6]_i_20_n_5 ;
  wire \cnt_1_reg_1938[6]_i_21_n_5 ;
  wire \cnt_1_reg_1938[6]_i_22_n_5 ;
  wire \cnt_1_reg_1938[6]_i_23_n_5 ;
  wire \cnt_1_reg_1938[6]_i_24_n_5 ;
  wire \cnt_1_reg_1938[6]_i_25_n_5 ;
  wire \cnt_1_reg_1938[6]_i_26_n_5 ;
  wire \cnt_1_reg_1938[6]_i_27_n_5 ;
  wire \cnt_1_reg_1938[6]_i_28_n_5 ;
  wire \cnt_1_reg_1938[6]_i_29_n_5 ;
  wire \cnt_1_reg_1938[6]_i_2_n_5 ;
  wire \cnt_1_reg_1938[6]_i_30_n_5 ;
  wire \cnt_1_reg_1938[6]_i_31_n_5 ;
  wire \cnt_1_reg_1938[6]_i_32_n_5 ;
  wire \cnt_1_reg_1938[6]_i_33_n_5 ;
  wire \cnt_1_reg_1938[6]_i_3_n_5 ;
  wire \cnt_1_reg_1938[6]_i_4_n_5 ;
  wire \cnt_1_reg_1938[6]_i_5_n_5 ;
  wire \cnt_1_reg_1938[6]_i_6_n_5 ;
  wire \cnt_1_reg_1938[6]_i_7_n_5 ;
  wire \cnt_1_reg_1938[6]_i_8_n_5 ;
  wire \cnt_1_reg_1938[6]_i_9_n_5 ;
  wire \cnt_1_reg_1938_reg[3]_i_1_n_5 ;
  wire \cnt_1_reg_1938_reg[3]_i_1_n_6 ;
  wire \cnt_1_reg_1938_reg[3]_i_1_n_7 ;
  wire \cnt_1_reg_1938_reg[3]_i_1_n_8 ;
  wire [5:0]\cnt_1_reg_1938_reg[6]_0 ;
  wire \cnt_1_reg_1938_reg[6]_i_1_n_8 ;
  wire [0:0]d0;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0;
  wire [3:0]x_1_reg_1849;
  wire x_fu_1580;
  wire \x_fu_158_reg_n_5_[0] ;
  wire \x_fu_158_reg_n_5_[1] ;
  wire \x_fu_158_reg_n_5_[2] ;
  wire \x_fu_158_reg_n_5_[3] ;
  wire [3:1]\NLW_cnt_1_reg_1938_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_1_reg_1938_reg[6]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_12_reg_1873[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out),
        .O(add_ln51_12_fu_1317_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_12_reg_1873[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out),
        .O(add_ln51_12_fu_1317_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_12_reg_1873[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_52_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_37_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_4_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_27_out),
        .O(add_ln51_12_fu_1317_p2[2]));
  FDRE \add_ln51_12_reg_1873_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_12_fu_1317_p2[0]),
        .Q(add_ln51_12_reg_1873[0]),
        .R(1'b0));
  FDRE \add_ln51_12_reg_1873_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_12_fu_1317_p2[1]),
        .Q(add_ln51_12_reg_1873[1]),
        .R(1'b0));
  FDRE \add_ln51_12_reg_1873_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_12_fu_1317_p2[2]),
        .Q(add_ln51_12_reg_1873[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_17_reg_1878[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out),
        .O(add_ln51_17_fu_1343_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_17_reg_1878[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out),
        .O(add_ln51_17_fu_1343_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_17_reg_1878[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_17_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_23_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_48_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_21_out),
        .O(add_ln51_17_fu_1343_p2[2]));
  FDRE \add_ln51_17_reg_1878_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_17_fu_1343_p2[0]),
        .Q(add_ln51_17_reg_1878[0]),
        .R(1'b0));
  FDRE \add_ln51_17_reg_1878_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_17_fu_1343_p2[1]),
        .Q(add_ln51_17_reg_1878[1]),
        .R(1'b0));
  FDRE \add_ln51_17_reg_1878_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_17_fu_1343_p2[2]),
        .Q(add_ln51_17_reg_1878[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_20_reg_1883[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out),
        .O(add_ln51_20_fu_1369_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_20_reg_1883[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out),
        .O(add_ln51_20_fu_1369_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_20_reg_1883[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_18_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_16_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_51_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out),
        .O(add_ln51_20_fu_1369_p2[2]));
  FDRE \add_ln51_20_reg_1883_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_20_fu_1369_p2[0]),
        .Q(add_ln51_20_reg_1883[0]),
        .R(1'b0));
  FDRE \add_ln51_20_reg_1883_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_20_fu_1369_p2[1]),
        .Q(add_ln51_20_reg_1883[1]),
        .R(1'b0));
  FDRE \add_ln51_20_reg_1883_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_20_fu_1369_p2[2]),
        .Q(add_ln51_20_reg_1883[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_24_reg_1888[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out),
        .O(add_ln51_24_fu_1395_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_24_reg_1888[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out),
        .O(add_ln51_24_fu_1395_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_24_reg_1888[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_14_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_41_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_55_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_25_out),
        .O(add_ln51_24_fu_1395_p2[2]));
  FDRE \add_ln51_24_reg_1888_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_24_fu_1395_p2[0]),
        .Q(add_ln51_24_reg_1888[0]),
        .R(1'b0));
  FDRE \add_ln51_24_reg_1888_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_24_fu_1395_p2[1]),
        .Q(add_ln51_24_reg_1888[1]),
        .R(1'b0));
  FDRE \add_ln51_24_reg_1888_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_24_fu_1395_p2[2]),
        .Q(add_ln51_24_reg_1888[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_27_reg_1893[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out),
        .O(add_ln51_27_fu_1421_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_27_reg_1893[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out),
        .O(add_ln51_27_fu_1421_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_27_reg_1893[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_2_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_32_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_50_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_33_out),
        .O(add_ln51_27_fu_1421_p2[2]));
  FDRE \add_ln51_27_reg_1893_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_27_fu_1421_p2[0]),
        .Q(add_ln51_27_reg_1893[0]),
        .R(1'b0));
  FDRE \add_ln51_27_reg_1893_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_27_fu_1421_p2[1]),
        .Q(add_ln51_27_reg_1893[1]),
        .R(1'b0));
  FDRE \add_ln51_27_reg_1893_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_27_fu_1421_p2[2]),
        .Q(add_ln51_27_reg_1893[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_2_reg_1858[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out),
        .O(add_ln51_2_fu_1239_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_2_reg_1858[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out),
        .O(add_ln51_2_fu_1239_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_2_reg_1858[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_1_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_44_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_9_out),
        .O(add_ln51_2_fu_1239_p2[2]));
  FDRE \add_ln51_2_reg_1858_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_2_fu_1239_p2[0]),
        .Q(add_ln51_2_reg_1858[0]),
        .R(1'b0));
  FDRE \add_ln51_2_reg_1858_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_2_fu_1239_p2[1]),
        .Q(add_ln51_2_reg_1858[1]),
        .R(1'b0));
  FDRE \add_ln51_2_reg_1858_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_2_fu_1239_p2[2]),
        .Q(add_ln51_2_reg_1858[2]),
        .R(1'b0));
  FDRE \add_ln51_33_reg_1898_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_33_fu_1447_p2[0]),
        .Q(add_ln51_33_reg_1898[0]),
        .R(1'b0));
  FDRE \add_ln51_33_reg_1898_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_33_fu_1447_p2[1]),
        .Q(add_ln51_33_reg_1898[1]),
        .R(1'b0));
  FDRE \add_ln51_33_reg_1898_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_33_fu_1447_p2[2]),
        .Q(add_ln51_33_reg_1898[2]),
        .R(1'b0));
  FDRE \add_ln51_36_reg_1903_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_36_reg_1903_reg[0]_0 ),
        .Q(add_ln51_36_reg_1903[0]),
        .R(1'b0));
  FDRE \add_ln51_36_reg_1903_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_36_fu_1473_p2[0]),
        .Q(add_ln51_36_reg_1903[1]),
        .R(1'b0));
  FDRE \add_ln51_36_reg_1903_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_36_fu_1473_p2[1]),
        .Q(add_ln51_36_reg_1903[2]),
        .R(1'b0));
  FDRE \add_ln51_40_reg_1908_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_40_reg_1908_reg[0]_0 ),
        .Q(add_ln51_40_reg_1908[0]),
        .R(1'b0));
  FDRE \add_ln51_40_reg_1908_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_40_fu_1499_p2[0]),
        .Q(add_ln51_40_reg_1908[1]),
        .R(1'b0));
  FDRE \add_ln51_40_reg_1908_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_40_fu_1499_p2[1]),
        .Q(add_ln51_40_reg_1908[2]),
        .R(1'b0));
  FDRE \add_ln51_43_reg_1913_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_43_reg_1913_reg[0]_0 ),
        .Q(add_ln51_43_reg_1913[0]),
        .R(1'b0));
  FDRE \add_ln51_43_reg_1913_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_43_fu_1525_p2[0]),
        .Q(add_ln51_43_reg_1913[1]),
        .R(1'b0));
  FDRE \add_ln51_43_reg_1913_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_43_fu_1525_p2[1]),
        .Q(add_ln51_43_reg_1913[2]),
        .R(1'b0));
  FDRE \add_ln51_48_reg_1918_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_48_reg_1918_reg[0]_0 ),
        .Q(add_ln51_48_reg_1918[0]),
        .R(1'b0));
  FDRE \add_ln51_48_reg_1918_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_48_fu_1551_p2[0]),
        .Q(add_ln51_48_reg_1918[1]),
        .R(1'b0));
  FDRE \add_ln51_48_reg_1918_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_48_fu_1551_p2[1]),
        .Q(add_ln51_48_reg_1918[2]),
        .R(1'b0));
  FDRE \add_ln51_51_reg_1923_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_51_reg_1923_reg[0]_0 ),
        .Q(add_ln51_51_reg_1923[0]),
        .R(1'b0));
  FDRE \add_ln51_51_reg_1923_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_51_fu_1577_p2[0]),
        .Q(add_ln51_51_reg_1923[1]),
        .R(1'b0));
  FDRE \add_ln51_51_reg_1923_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_51_fu_1577_p2[1]),
        .Q(add_ln51_51_reg_1923[2]),
        .R(1'b0));
  FDRE \add_ln51_55_reg_1928_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_55_reg_1928_reg[0]_0 ),
        .Q(add_ln51_55_reg_1928[0]),
        .R(1'b0));
  FDRE \add_ln51_55_reg_1928_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_55_fu_1603_p2[0]),
        .Q(add_ln51_55_reg_1928[1]),
        .R(1'b0));
  FDRE \add_ln51_55_reg_1928_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_55_fu_1603_p2[1]),
        .Q(add_ln51_55_reg_1928[2]),
        .R(1'b0));
  FDRE \add_ln51_58_reg_1933_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln51_58_reg_1933_reg[0]_0 ),
        .Q(add_ln51_58_reg_1933[0]),
        .R(1'b0));
  FDRE \add_ln51_58_reg_1933_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_58_fu_1629_p2[0]),
        .Q(add_ln51_58_reg_1933[1]),
        .R(1'b0));
  FDRE \add_ln51_58_reg_1933_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_58_fu_1629_p2[1]),
        .Q(add_ln51_58_reg_1933[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_5_reg_1863[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out),
        .O(add_ln51_5_fu_1265_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_5_reg_1863[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out),
        .O(add_ln51_5_fu_1265_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_5_reg_1863[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_42_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_53_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_49_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_24_out),
        .O(add_ln51_5_fu_1265_p2[2]));
  FDRE \add_ln51_5_reg_1863_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_5_fu_1265_p2[0]),
        .Q(add_ln51_5_reg_1863[0]),
        .R(1'b0));
  FDRE \add_ln51_5_reg_1863_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_5_fu_1265_p2[1]),
        .Q(add_ln51_5_reg_1863[1]),
        .R(1'b0));
  FDRE \add_ln51_5_reg_1863_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_5_fu_1265_p2[2]),
        .Q(add_ln51_5_reg_1863[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln51_9_reg_1868[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out),
        .O(add_ln51_9_fu_1291_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln51_9_reg_1868[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out),
        .O(add_ln51_9_fu_1291_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln51_9_reg_1868[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_46_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_59_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_40_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_10_out),
        .O(add_ln51_9_fu_1291_p2[2]));
  FDRE \add_ln51_9_reg_1868_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_9_fu_1291_p2[0]),
        .Q(add_ln51_9_reg_1868[0]),
        .R(1'b0));
  FDRE \add_ln51_9_reg_1868_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_9_fu_1291_p2[1]),
        .Q(add_ln51_9_reg_1868[1]),
        .R(1'b0));
  FDRE \add_ln51_9_reg_1868_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln51_9_fu_1291_p2[2]),
        .Q(add_ln51_9_reg_1868[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_1580),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \cnt_1_reg_1938[3]_i_10 
       (.I0(\cnt_1_reg_1938[3]_i_26_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_27_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_28_n_5 ),
        .I3(\cnt_1_reg_1938[3]_i_29_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_16_n_5 ),
        .I5(\cnt_1_reg_1938[3]_i_30_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \cnt_1_reg_1938[3]_i_11 
       (.I0(add_ln51_48_reg_1918[1]),
        .I1(add_ln51_36_reg_1903[1]),
        .I2(add_ln51_55_reg_1928[1]),
        .I3(add_ln51_58_reg_1933[1]),
        .I4(\cnt_1_reg_1938[3]_i_31_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \cnt_1_reg_1938[3]_i_12 
       (.I0(add_ln51_9_reg_1868[1]),
        .I1(add_ln51_2_reg_1858[1]),
        .I2(add_ln51_5_reg_1863[1]),
        .I3(\cnt_1_reg_1938[3]_i_32_n_5 ),
        .I4(\cnt_1_reg_1938[3]_i_33_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \cnt_1_reg_1938[3]_i_13 
       (.I0(add_ln51_48_reg_1918[2]),
        .I1(add_ln51_36_reg_1903[2]),
        .I2(add_ln51_55_reg_1928[2]),
        .I3(add_ln51_58_reg_1933[2]),
        .I4(\cnt_1_reg_1938[3]_i_34_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \cnt_1_reg_1938[3]_i_14 
       (.I0(add_ln51_33_reg_1898[0]),
        .I1(add_ln51_12_reg_1873[0]),
        .I2(add_ln51_40_reg_1908[0]),
        .I3(\cnt_1_reg_1938[3]_i_35_n_5 ),
        .I4(\cnt_1_reg_1938[3]_i_36_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \cnt_1_reg_1938[3]_i_15 
       (.I0(add_ln51_9_reg_1868[1]),
        .I1(add_ln51_2_reg_1858[1]),
        .I2(add_ln51_5_reg_1863[1]),
        .I3(\cnt_1_reg_1938[3]_i_32_n_5 ),
        .I4(\cnt_1_reg_1938[3]_i_33_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \cnt_1_reg_1938[3]_i_16 
       (.I0(add_ln51_9_reg_1868[0]),
        .I1(add_ln51_2_reg_1858[0]),
        .I2(add_ln51_5_reg_1863[0]),
        .I3(add_ln51_24_reg_1888[0]),
        .I4(add_ln51_17_reg_1878[0]),
        .I5(add_ln51_20_reg_1883[0]),
        .O(\cnt_1_reg_1938[3]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \cnt_1_reg_1938[3]_i_17 
       (.I0(add_ln51_33_reg_1898[0]),
        .I1(add_ln51_12_reg_1873[0]),
        .I2(add_ln51_40_reg_1908[0]),
        .I3(\cnt_1_reg_1938[3]_i_35_n_5 ),
        .I4(\cnt_1_reg_1938[3]_i_36_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_18 
       (.I0(add_ln51_27_reg_1893[0]),
        .I1(add_ln51_51_reg_1923[0]),
        .I2(add_ln51_43_reg_1913[0]),
        .O(\cnt_1_reg_1938[3]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_19 
       (.I0(\cnt_1_reg_1938[3]_i_12_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_13_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_14_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_2 
       (.I0(\cnt_1_reg_1938[6]_i_11_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_12_n_5 ),
        .I2(\cnt_1_reg_1938[6]_i_13_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \cnt_1_reg_1938[3]_i_20 
       (.I0(add_ln51_48_reg_1918[0]),
        .I1(add_ln51_36_reg_1903[0]),
        .I2(add_ln51_55_reg_1928[0]),
        .I3(add_ln51_58_reg_1933[0]),
        .I4(\cnt_1_reg_1938[3]_i_18_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \cnt_1_reg_1938[3]_i_21 
       (.I0(add_ln51_48_reg_1918[1]),
        .I1(add_ln51_36_reg_1903[1]),
        .I2(add_ln51_55_reg_1928[1]),
        .I3(add_ln51_58_reg_1933[1]),
        .I4(\cnt_1_reg_1938[3]_i_31_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_21_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \cnt_1_reg_1938[3]_i_22 
       (.I0(add_ln51_9_reg_1868[0]),
        .I1(add_ln51_2_reg_1858[0]),
        .I2(add_ln51_5_reg_1863[0]),
        .I3(\cnt_1_reg_1938[3]_i_25_n_5 ),
        .I4(\cnt_1_reg_1938[3]_i_24_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[3]_i_23 
       (.I0(\cnt_1_reg_1938[3]_i_15_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_16_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_17_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_23_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_24 
       (.I0(add_ln51_20_reg_1883[0]),
        .I1(add_ln51_17_reg_1878[0]),
        .I2(add_ln51_24_reg_1888[0]),
        .O(\cnt_1_reg_1938[3]_i_24_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_25 
       (.I0(add_ln51_40_reg_1908[0]),
        .I1(add_ln51_12_reg_1873[0]),
        .I2(add_ln51_33_reg_1898[0]),
        .O(\cnt_1_reg_1938[3]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \cnt_1_reg_1938[3]_i_26 
       (.I0(add_ln51_24_reg_1888[2]),
        .I1(add_ln51_17_reg_1878[2]),
        .I2(add_ln51_20_reg_1883[2]),
        .I3(add_ln51_33_reg_1898[2]),
        .I4(add_ln51_12_reg_1873[2]),
        .I5(add_ln51_40_reg_1908[2]),
        .O(\cnt_1_reg_1938[3]_i_26_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_27 
       (.I0(add_ln51_5_reg_1863[2]),
        .I1(add_ln51_2_reg_1858[2]),
        .I2(add_ln51_9_reg_1868[2]),
        .O(\cnt_1_reg_1938[3]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \cnt_1_reg_1938[3]_i_28 
       (.I0(add_ln51_24_reg_1888[0]),
        .I1(add_ln51_17_reg_1878[0]),
        .I2(add_ln51_20_reg_1883[0]),
        .I3(add_ln51_9_reg_1868[0]),
        .I4(add_ln51_2_reg_1858[0]),
        .I5(add_ln51_5_reg_1863[0]),
        .O(\cnt_1_reg_1938[3]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \cnt_1_reg_1938[3]_i_29 
       (.I0(add_ln51_9_reg_1868[1]),
        .I1(add_ln51_2_reg_1858[1]),
        .I2(add_ln51_5_reg_1863[1]),
        .I3(add_ln51_24_reg_1888[1]),
        .I4(add_ln51_17_reg_1878[1]),
        .I5(add_ln51_20_reg_1883[1]),
        .O(\cnt_1_reg_1938[3]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \cnt_1_reg_1938[3]_i_3 
       (.I0(\cnt_1_reg_1938[3]_i_10_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_11_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_12_n_5 ),
        .I3(\cnt_1_reg_1938[3]_i_13_n_5 ),
        .I4(\cnt_1_reg_1938[3]_i_14_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \cnt_1_reg_1938[3]_i_30 
       (.I0(add_ln51_48_reg_1918[1]),
        .I1(add_ln51_36_reg_1903[1]),
        .I2(add_ln51_55_reg_1928[1]),
        .I3(add_ln51_43_reg_1913[1]),
        .I4(add_ln51_51_reg_1923[1]),
        .I5(add_ln51_27_reg_1893[1]),
        .O(\cnt_1_reg_1938[3]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_31 
       (.I0(add_ln51_27_reg_1893[1]),
        .I1(add_ln51_51_reg_1923[1]),
        .I2(add_ln51_43_reg_1913[1]),
        .O(\cnt_1_reg_1938[3]_i_31_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_32 
       (.I0(add_ln51_40_reg_1908[1]),
        .I1(add_ln51_12_reg_1873[1]),
        .I2(add_ln51_33_reg_1898[1]),
        .O(\cnt_1_reg_1938[3]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_33 
       (.I0(add_ln51_20_reg_1883[1]),
        .I1(add_ln51_17_reg_1878[1]),
        .I2(add_ln51_24_reg_1888[1]),
        .O(\cnt_1_reg_1938[3]_i_33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_34 
       (.I0(add_ln51_27_reg_1893[2]),
        .I1(add_ln51_51_reg_1923[2]),
        .I2(add_ln51_43_reg_1913[2]),
        .O(\cnt_1_reg_1938[3]_i_34_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[3]_i_35 
       (.I0(add_ln51_27_reg_1893[0]),
        .I1(add_ln51_51_reg_1923[0]),
        .I2(add_ln51_43_reg_1913[0]),
        .O(\cnt_1_reg_1938[3]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[3]_i_36 
       (.I0(add_ln51_55_reg_1928[0]),
        .I1(add_ln51_36_reg_1903[0]),
        .I2(add_ln51_48_reg_1918[0]),
        .O(\cnt_1_reg_1938[3]_i_36_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[3]_i_4 
       (.I0(\cnt_1_reg_1938[3]_i_15_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_16_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_17_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \cnt_1_reg_1938[3]_i_5 
       (.I0(add_ln51_48_reg_1918[0]),
        .I1(add_ln51_36_reg_1903[0]),
        .I2(add_ln51_55_reg_1928[0]),
        .I3(add_ln51_58_reg_1933[0]),
        .I4(\cnt_1_reg_1938[3]_i_18_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \cnt_1_reg_1938[3]_i_6 
       (.I0(\cnt_1_reg_1938[6]_i_13_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_12_n_5 ),
        .I2(\cnt_1_reg_1938[6]_i_11_n_5 ),
        .I3(\cnt_1_reg_1938[3]_i_19_n_5 ),
        .I4(\cnt_1_reg_1938[3]_i_11_n_5 ),
        .I5(\cnt_1_reg_1938[3]_i_10_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \cnt_1_reg_1938[3]_i_7 
       (.I0(\cnt_1_reg_1938[3]_i_20_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_21_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_22_n_5 ),
        .I3(\cnt_1_reg_1938[3]_i_3_n_5 ),
        .I4(\cnt_1_reg_1938[3]_i_23_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \cnt_1_reg_1938[3]_i_8 
       (.I0(\cnt_1_reg_1938[3]_i_4_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_22_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_21_n_5 ),
        .I3(\cnt_1_reg_1938[3]_i_20_n_5 ),
        .O(\cnt_1_reg_1938[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \cnt_1_reg_1938[3]_i_9 
       (.I0(\cnt_1_reg_1938[3]_i_5_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_24_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_25_n_5 ),
        .I3(add_ln51_5_reg_1863[0]),
        .I4(add_ln51_2_reg_1858[0]),
        .I5(add_ln51_9_reg_1868[0]),
        .O(\cnt_1_reg_1938[3]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[6]_i_10 
       (.I0(\cnt_1_reg_1938[6]_i_22_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_25_n_5 ),
        .I2(\cnt_1_reg_1938[6]_i_26_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \cnt_1_reg_1938[6]_i_11 
       (.I0(\cnt_1_reg_1938[3]_i_14_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_13_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_12_n_5 ),
        .I3(\cnt_1_reg_1938[6]_i_22_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_23_n_5 ),
        .I5(\cnt_1_reg_1938[6]_i_24_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[6]_i_12 
       (.I0(\cnt_1_reg_1938[6]_i_27_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_28_n_5 ),
        .I2(\cnt_1_reg_1938[6]_i_29_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \cnt_1_reg_1938[6]_i_13 
       (.I0(\cnt_1_reg_1938[3]_i_22_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_21_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_20_n_5 ),
        .I3(\cnt_1_reg_1938[3]_i_17_n_5 ),
        .I4(\cnt_1_reg_1938[3]_i_16_n_5 ),
        .I5(\cnt_1_reg_1938[3]_i_15_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[6]_i_14 
       (.I0(add_ln51_55_reg_1928[1]),
        .I1(add_ln51_36_reg_1903[1]),
        .I2(add_ln51_48_reg_1918[1]),
        .O(\cnt_1_reg_1938[6]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[6]_i_15 
       (.I0(add_ln51_27_reg_1893[1]),
        .I1(add_ln51_51_reg_1923[1]),
        .I2(add_ln51_43_reg_1913[1]),
        .O(\cnt_1_reg_1938[6]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[6]_i_16 
       (.I0(add_ln51_40_reg_1908[1]),
        .I1(add_ln51_12_reg_1873[1]),
        .I2(add_ln51_33_reg_1898[1]),
        .O(\cnt_1_reg_1938[6]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \cnt_1_reg_1938[6]_i_17 
       (.I0(add_ln51_9_reg_1868[2]),
        .I1(add_ln51_2_reg_1858[2]),
        .I2(add_ln51_5_reg_1863[2]),
        .I3(add_ln51_24_reg_1888[2]),
        .I4(add_ln51_17_reg_1878[2]),
        .I5(add_ln51_20_reg_1883[2]),
        .O(\cnt_1_reg_1938[6]_i_17_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[6]_i_18 
       (.I0(add_ln51_40_reg_1908[2]),
        .I1(add_ln51_12_reg_1873[2]),
        .I2(add_ln51_33_reg_1898[2]),
        .O(\cnt_1_reg_1938[6]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \cnt_1_reg_1938[6]_i_19 
       (.I0(add_ln51_48_reg_1918[2]),
        .I1(add_ln51_36_reg_1903[2]),
        .I2(add_ln51_55_reg_1928[2]),
        .I3(add_ln51_43_reg_1913[2]),
        .I4(add_ln51_51_reg_1923[2]),
        .I5(add_ln51_27_reg_1893[2]),
        .O(\cnt_1_reg_1938[6]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \cnt_1_reg_1938[6]_i_2 
       (.I0(\cnt_1_reg_1938[6]_i_6_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_7_n_5 ),
        .I2(\cnt_1_reg_1938[6]_i_8_n_5 ),
        .I3(\cnt_1_reg_1938[6]_i_9_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_10_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[6]_i_20 
       (.I0(add_ln51_27_reg_1893[2]),
        .I1(add_ln51_51_reg_1923[2]),
        .I2(add_ln51_43_reg_1913[2]),
        .O(\cnt_1_reg_1938[6]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[6]_i_21 
       (.I0(add_ln51_55_reg_1928[2]),
        .I1(add_ln51_36_reg_1903[2]),
        .I2(add_ln51_48_reg_1918[2]),
        .O(\cnt_1_reg_1938[6]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \cnt_1_reg_1938[6]_i_22 
       (.I0(\cnt_1_reg_1938[3]_i_28_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_30_n_5 ),
        .I2(add_ln51_5_reg_1863[1]),
        .I3(add_ln51_2_reg_1858[1]),
        .I4(add_ln51_9_reg_1868[1]),
        .O(\cnt_1_reg_1938[6]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \cnt_1_reg_1938[6]_i_23 
       (.I0(\cnt_1_reg_1938[3]_i_34_n_5 ),
        .I1(add_ln51_58_reg_1933[2]),
        .I2(\cnt_1_reg_1938[6]_i_31_n_5 ),
        .I3(\cnt_1_reg_1938[6]_i_32_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_33_n_5 ),
        .I5(\cnt_1_reg_1938[3]_i_27_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \cnt_1_reg_1938[6]_i_24 
       (.I0(\cnt_1_reg_1938[6]_i_14_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_15_n_5 ),
        .I2(\cnt_1_reg_1938[6]_i_16_n_5 ),
        .I3(\cnt_1_reg_1938[6]_i_17_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_18_n_5 ),
        .I5(\cnt_1_reg_1938[6]_i_19_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_24_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \cnt_1_reg_1938[6]_i_25 
       (.I0(add_ln51_9_reg_1868[2]),
        .I1(add_ln51_2_reg_1858[2]),
        .I2(add_ln51_5_reg_1863[2]),
        .I3(\cnt_1_reg_1938[6]_i_33_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_32_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \cnt_1_reg_1938[6]_i_26 
       (.I0(add_ln51_48_reg_1918[2]),
        .I1(add_ln51_36_reg_1903[2]),
        .I2(add_ln51_55_reg_1928[2]),
        .I3(add_ln51_58_reg_1933[2]),
        .I4(\cnt_1_reg_1938[3]_i_34_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \cnt_1_reg_1938[6]_i_27 
       (.I0(add_ln51_9_reg_1868[2]),
        .I1(add_ln51_2_reg_1858[2]),
        .I2(add_ln51_5_reg_1863[2]),
        .I3(\cnt_1_reg_1938[6]_i_33_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_32_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \cnt_1_reg_1938[6]_i_28 
       (.I0(\cnt_1_reg_1938[3]_i_28_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_30_n_5 ),
        .I2(add_ln51_5_reg_1863[1]),
        .I3(add_ln51_2_reg_1858[1]),
        .I4(add_ln51_9_reg_1868[1]),
        .O(\cnt_1_reg_1938[6]_i_28_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \cnt_1_reg_1938[6]_i_29 
       (.I0(add_ln51_33_reg_1898[1]),
        .I1(add_ln51_12_reg_1873[1]),
        .I2(add_ln51_40_reg_1908[1]),
        .I3(\cnt_1_reg_1938[6]_i_15_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_14_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[6]_i_3 
       (.I0(\cnt_1_reg_1938[6]_i_11_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_12_n_5 ),
        .I2(\cnt_1_reg_1938[6]_i_13_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \cnt_1_reg_1938[6]_i_30 
       (.I0(add_ln51_20_reg_1883[1]),
        .I1(add_ln51_17_reg_1878[1]),
        .I2(add_ln51_24_reg_1888[1]),
        .O(\cnt_1_reg_1938[6]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[6]_i_31 
       (.I0(add_ln51_55_reg_1928[2]),
        .I1(add_ln51_36_reg_1903[2]),
        .I2(add_ln51_48_reg_1918[2]),
        .O(\cnt_1_reg_1938[6]_i_31_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[6]_i_32 
       (.I0(add_ln51_20_reg_1883[2]),
        .I1(add_ln51_17_reg_1878[2]),
        .I2(add_ln51_24_reg_1888[2]),
        .O(\cnt_1_reg_1938[6]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_1_reg_1938[6]_i_33 
       (.I0(add_ln51_40_reg_1908[2]),
        .I1(add_ln51_12_reg_1873[2]),
        .I2(add_ln51_33_reg_1898[2]),
        .O(\cnt_1_reg_1938[6]_i_33_n_5 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \cnt_1_reg_1938[6]_i_4 
       (.I0(\cnt_1_reg_1938[6]_i_10_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_9_n_5 ),
        .I2(\cnt_1_reg_1938[6]_i_8_n_5 ),
        .I3(\cnt_1_reg_1938[6]_i_7_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_6_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \cnt_1_reg_1938[6]_i_5 
       (.I0(\cnt_1_reg_1938[6]_i_6_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_7_n_5 ),
        .I2(\cnt_1_reg_1938[6]_i_8_n_5 ),
        .I3(\cnt_1_reg_1938[6]_i_3_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_10_n_5 ),
        .I5(\cnt_1_reg_1938[6]_i_9_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hE800FFE8FFE8E800)) 
    \cnt_1_reg_1938[6]_i_6 
       (.I0(\cnt_1_reg_1938[6]_i_14_n_5 ),
        .I1(\cnt_1_reg_1938[6]_i_15_n_5 ),
        .I2(\cnt_1_reg_1938[6]_i_16_n_5 ),
        .I3(\cnt_1_reg_1938[6]_i_17_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_18_n_5 ),
        .I5(\cnt_1_reg_1938[6]_i_19_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \cnt_1_reg_1938[6]_i_7 
       (.I0(add_ln51_24_reg_1888[2]),
        .I1(add_ln51_17_reg_1878[2]),
        .I2(add_ln51_20_reg_1883[2]),
        .I3(add_ln51_9_reg_1868[2]),
        .I4(add_ln51_2_reg_1858[2]),
        .I5(add_ln51_5_reg_1863[2]),
        .O(\cnt_1_reg_1938[6]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \cnt_1_reg_1938[6]_i_8 
       (.I0(add_ln51_33_reg_1898[2]),
        .I1(add_ln51_12_reg_1873[2]),
        .I2(add_ln51_40_reg_1908[2]),
        .I3(\cnt_1_reg_1938[6]_i_20_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_21_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hE8FFFFE800E8E800)) 
    \cnt_1_reg_1938[6]_i_9 
       (.I0(\cnt_1_reg_1938[3]_i_14_n_5 ),
        .I1(\cnt_1_reg_1938[3]_i_13_n_5 ),
        .I2(\cnt_1_reg_1938[3]_i_12_n_5 ),
        .I3(\cnt_1_reg_1938[6]_i_22_n_5 ),
        .I4(\cnt_1_reg_1938[6]_i_23_n_5 ),
        .I5(\cnt_1_reg_1938[6]_i_24_n_5 ),
        .O(\cnt_1_reg_1938[6]_i_9_n_5 ));
  FDRE \cnt_1_reg_1938_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnt_1_fu_1828_p2[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0),
        .R(1'b0));
  FDRE \cnt_1_reg_1938_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnt_1_fu_1828_p2[1]),
        .Q(\cnt_1_reg_1938_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \cnt_1_reg_1938_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnt_1_fu_1828_p2[2]),
        .Q(\cnt_1_reg_1938_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \cnt_1_reg_1938_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnt_1_fu_1828_p2[3]),
        .Q(\cnt_1_reg_1938_reg[6]_0 [2]),
        .R(1'b0));
  CARRY4 \cnt_1_reg_1938_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\cnt_1_reg_1938_reg[3]_i_1_n_5 ,\cnt_1_reg_1938_reg[3]_i_1_n_6 ,\cnt_1_reg_1938_reg[3]_i_1_n_7 ,\cnt_1_reg_1938_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\cnt_1_reg_1938[3]_i_2_n_5 ,\cnt_1_reg_1938[3]_i_3_n_5 ,\cnt_1_reg_1938[3]_i_4_n_5 ,\cnt_1_reg_1938[3]_i_5_n_5 }),
        .O(cnt_1_fu_1828_p2[3:0]),
        .S({\cnt_1_reg_1938[3]_i_6_n_5 ,\cnt_1_reg_1938[3]_i_7_n_5 ,\cnt_1_reg_1938[3]_i_8_n_5 ,\cnt_1_reg_1938[3]_i_9_n_5 }));
  FDRE \cnt_1_reg_1938_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnt_1_fu_1828_p2[4]),
        .Q(\cnt_1_reg_1938_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \cnt_1_reg_1938_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnt_1_fu_1828_p2[5]),
        .Q(\cnt_1_reg_1938_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \cnt_1_reg_1938_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnt_1_fu_1828_p2[6]),
        .Q(\cnt_1_reg_1938_reg[6]_0 [5]),
        .R(1'b0));
  CARRY4 \cnt_1_reg_1938_reg[6]_i_1 
       (.CI(\cnt_1_reg_1938_reg[3]_i_1_n_5 ),
        .CO({\NLW_cnt_1_reg_1938_reg[6]_i_1_CO_UNCONNECTED [3],cnt_1_fu_1828_p2[6],\NLW_cnt_1_reg_1938_reg[6]_i_1_CO_UNCONNECTED [1],\cnt_1_reg_1938_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\cnt_1_reg_1938[6]_i_2_n_5 ,\cnt_1_reg_1938[6]_i_3_n_5 }),
        .O({\NLW_cnt_1_reg_1938_reg[6]_i_1_O_UNCONNECTED [3:2],cnt_1_fu_1828_p2[5:4]}),
        .S({1'b0,1'b1,\cnt_1_reg_1938[6]_i_4_n_5 ,\cnt_1_reg_1938[6]_i_5_n_5 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .add_ln46_fu_573_p2(add_ln46_fu_573_p2),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_x_1(ap_sig_allocacmp_x_1),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready),
        .grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .\x_1_reg_1849_reg[0] (\x_fu_158_reg_n_5_[0] ),
        .\x_1_reg_1849_reg[1] (\x_fu_158_reg_n_5_[1] ),
        .\x_1_reg_1849_reg[2] (\x_fu_158_reg_n_5_[2] ),
        .\x_1_reg_1849_reg[3] (\x_fu_158_reg_n_5_[3] ),
        .x_fu_1580(x_fu_1580));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_0_0_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_d0),
        .I1(Q[2]),
        .O(d0));
  FDRE \x_1_reg_1849_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_1_reg_1849[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0[0]),
        .R(1'b0));
  FDRE \x_1_reg_1849_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_1_reg_1849[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0[1]),
        .R(1'b0));
  FDRE \x_1_reg_1849_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_1_reg_1849[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0[2]),
        .R(1'b0));
  FDRE \x_1_reg_1849_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_1_reg_1849[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0[3]),
        .R(1'b0));
  FDRE \x_1_reg_1849_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_x_1[0]),
        .Q(x_1_reg_1849[0]),
        .R(1'b0));
  FDRE \x_1_reg_1849_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_x_1[1]),
        .Q(x_1_reg_1849[1]),
        .R(1'b0));
  FDRE \x_1_reg_1849_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_x_1[2]),
        .Q(x_1_reg_1849[2]),
        .R(1'b0));
  FDRE \x_1_reg_1849_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_x_1[3]),
        .Q(x_1_reg_1849[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_1580),
        .D(add_ln46_fu_573_p2[0]),
        .Q(\x_fu_158_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_1580),
        .D(add_ln46_fu_573_p2[1]),
        .Q(\x_fu_158_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_1580),
        .D(add_ln46_fu_573_p2[2]),
        .Q(\x_fu_158_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_1580),
        .D(add_ln46_fu_573_p2[3]),
        .Q(\x_fu_158_reg_n_5_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_88_1
   (ap_enable_reg_pp0_iter1,
    add_ln51_431_fu_16804_p2,
    add_ln51_528_fu_17384_p2,
    add_ln51_479_fu_17094_p2,
    add_ln51_576_fu_17674_p2,
    add_ln51_626_fu_17964_p2,
    add_ln51_723_fu_18544_p2,
    add_ln51_674_fu_18254_p2,
    add_ln51_771_fu_18834_p2,
    \X0_input_278_fu_4300_reg[0]_0 ,
    \X0_input_56_fu_3412_reg[0]_0 ,
    \X0_input_575_fu_5488_reg[0]_0 ,
    \X0_input_155_fu_3808_reg[0]_0 ,
    \X0_input_736_fu_6132_reg[0]_0 ,
    \X0_input_596_fu_5572_reg[0]_0 ,
    \X0_input_659_fu_5824_reg[0]_0 ,
    \X0_input_738_fu_6140_reg[0]_0 ,
    \X0_input_449_fu_4984_reg[0]_0 ,
    \X0_input_754_fu_6204_reg[0]_0 ,
    \X0_input_560_fu_5428_reg[0]_0 ,
    \X0_input_621_fu_5672_reg[0]_0 ,
    \X0_input_41_fu_3352_reg[0]_0 ,
    \X0_input_417_fu_4856_reg[0]_0 ,
    \X0_input_479_fu_5104_reg[0]_0 ,
    \X0_input_290_fu_4348_reg[0]_0 ,
    \X0_input_349_fu_4584_reg[0]_0 ,
    \X0_input_650_fu_5788_reg[0]_0 ,
    \X0_input_668_fu_5860_reg[0]_0 ,
    \X0_input_280_fu_4308_reg[0]_0 ,
    \X0_input_367_fu_4656_reg[0]_0 ,
    \X0_input_568_fu_5460_reg[0]_0 ,
    \X0_input_295_fu_4368_reg[0]_0 ,
    \X0_input_745_fu_6168_reg[0]_0 ,
    \X0_input_291_fu_4352_reg[0]_0 ,
    \X0_input_617_fu_5656_reg[0]_0 ,
    \X0_input_40_fu_3348_reg[0]_0 ,
    \X0_input_767_fu_6256_reg[0]_0 ,
    \X0_input_190_fu_3948_reg[0]_0 ,
    \X0_input_631_fu_5712_reg[0]_0 ,
    \X0_input_218_fu_4060_reg[0]_0 ,
    \X0_input_557_fu_5416_reg[0]_0 ,
    \X0_input_597_fu_5576_reg[0]_0 ,
    \X0_input_447_fu_4976_reg[0]_0 ,
    \X0_input_753_fu_6200_reg[0]_0 ,
    \X0_input_724_fu_6084_reg[0]_0 ,
    \X0_input_710_fu_6028_reg[0]_0 ,
    \X0_input_4_fu_3204_reg[0]_0 ,
    \X0_input_167_fu_3856_reg[0]_0 ,
    \X0_input_359_fu_4624_reg[0]_0 ,
    D,
    grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg,
    add_ln51_4_fu_14244_p2,
    add_ln51_15_fu_14320_p2,
    add_ln51_9_fu_14282_p2,
    add_ln51_20_fu_14358_p2,
    add_ln51_52_fu_14534_p2,
    add_ln51_63_fu_14610_p2,
    add_ln51_57_fu_14572_p2,
    add_ln51_68_fu_14648_p2,
    add_ln51_41_fu_14490_p2,
    add_ln51_40_fu_14484_p2,
    add_ln51_42_fu_14496_p2,
    add_ln51_27_fu_14396_p2,
    add_ln51_38_fu_14472_p2,
    add_ln51_32_fu_14434_p2,
    add_ln51_101_fu_14824_p2,
    add_ln51_112_fu_14900_p2,
    add_ln51_106_fu_14862_p2,
    add_ln51_117_fu_14938_p2,
    add_ln51_149_fu_15114_p2,
    add_ln51_160_fu_15190_p2,
    add_ln51_154_fu_15152_p2,
    add_ln51_165_fu_15228_p2,
    add_ln51_138_fu_15070_p2,
    add_ln51_137_fu_15064_p2,
    add_ln51_139_fu_15076_p2,
    add_ln51_124_fu_14976_p2,
    add_ln51_135_fu_15052_p2,
    add_ln51_129_fu_15014_p2,
    add_ln51_89_fu_14780_p2,
    add_ln51_88_fu_14774_p2,
    add_ln51_90_fu_14786_p2,
    add_ln51_75_fu_14686_p2,
    add_ln51_86_fu_14762_p2,
    add_ln51_80_fu_14724_p2,
    add_ln51_186_fu_15360_p2,
    add_ln51_185_fu_15354_p2,
    add_ln51_187_fu_15366_p2,
    add_ln51_172_fu_15266_p2,
    add_ln51_183_fu_15342_p2,
    add_ln51_177_fu_15304_p2,
    add_ln51_395_fu_16564_p2,
    add_ln51_406_fu_16640_p2,
    add_ln51_400_fu_16602_p2,
    add_ln51_411_fu_16678_p2,
    add_ln51_443_fu_16854_p2,
    add_ln51_454_fu_16930_p2,
    add_ln51_448_fu_16892_p2,
    add_ln51_459_fu_16968_p2,
    add_ln51_418_fu_16716_p2,
    add_ln51_429_fu_16792_p2,
    add_ln51_423_fu_16754_p2,
    add_ln51_492_fu_17144_p2,
    add_ln51_503_fu_17220_p2,
    add_ln51_497_fu_17182_p2,
    add_ln51_508_fu_17258_p2,
    add_ln51_540_fu_17434_p2,
    add_ln51_551_fu_17510_p2,
    add_ln51_545_fu_17472_p2,
    add_ln51_556_fu_17548_p2,
    add_ln51_515_fu_17296_p2,
    add_ln51_526_fu_17372_p2,
    add_ln51_520_fu_17334_p2,
    add_ln51_466_fu_17006_p2,
    add_ln51_477_fu_17082_p2,
    add_ln51_471_fu_17044_p2,
    add_ln51_563_fu_17586_p2,
    add_ln51_574_fu_17662_p2,
    add_ln51_568_fu_17624_p2,
    add_ln51_199_fu_15404_p2,
    add_ln51_210_fu_15480_p2,
    add_ln51_204_fu_15442_p2,
    add_ln51_215_fu_15518_p2,
    add_ln51_247_fu_15694_p2,
    add_ln51_258_fu_15770_p2,
    add_ln51_252_fu_15732_p2,
    add_ln51_263_fu_15808_p2,
    add_ln51_236_fu_15650_p2,
    add_ln51_235_fu_15644_p2,
    add_ln51_237_fu_15656_p2,
    add_ln51_222_fu_15556_p2,
    add_ln51_233_fu_15632_p2,
    add_ln51_227_fu_15594_p2,
    add_ln51_296_fu_15984_p2,
    add_ln51_307_fu_16060_p2,
    add_ln51_301_fu_16022_p2,
    add_ln51_312_fu_16098_p2,
    add_ln51_344_fu_16274_p2,
    add_ln51_355_fu_16350_p2,
    add_ln51_349_fu_16312_p2,
    add_ln51_360_fu_16388_p2,
    add_ln51_333_fu_16230_p2,
    add_ln51_332_fu_16224_p2,
    add_ln51_334_fu_16236_p2,
    add_ln51_319_fu_16136_p2,
    add_ln51_330_fu_16212_p2,
    add_ln51_324_fu_16174_p2,
    add_ln51_284_fu_15940_p2,
    add_ln51_283_fu_15934_p2,
    add_ln51_285_fu_15946_p2,
    add_ln51_270_fu_15846_p2,
    add_ln51_281_fu_15922_p2,
    add_ln51_275_fu_15884_p2,
    add_ln51_381_fu_16520_p2,
    add_ln51_380_fu_16514_p2,
    add_ln51_382_fu_16526_p2,
    add_ln51_367_fu_16426_p2,
    add_ln51_378_fu_16502_p2,
    add_ln51_372_fu_16464_p2,
    add_ln51_590_fu_17724_p2,
    add_ln51_601_fu_17800_p2,
    add_ln51_595_fu_17762_p2,
    add_ln51_606_fu_17838_p2,
    add_ln51_638_fu_18014_p2,
    add_ln51_649_fu_18090_p2,
    add_ln51_643_fu_18052_p2,
    add_ln51_654_fu_18128_p2,
    add_ln51_613_fu_17876_p2,
    add_ln51_624_fu_17952_p2,
    add_ln51_618_fu_17914_p2,
    add_ln51_687_fu_18304_p2,
    add_ln51_698_fu_18380_p2,
    add_ln51_692_fu_18342_p2,
    add_ln51_703_fu_18418_p2,
    add_ln51_735_fu_18594_p2,
    add_ln51_746_fu_18670_p2,
    add_ln51_740_fu_18632_p2,
    add_ln51_751_fu_18708_p2,
    add_ln51_710_fu_18456_p2,
    add_ln51_721_fu_18532_p2,
    add_ln51_715_fu_18494_p2,
    add_ln51_661_fu_18166_p2,
    add_ln51_672_fu_18242_p2,
    add_ln51_666_fu_18204_p2,
    add_ln51_758_fu_18746_p2,
    add_ln51_769_fu_18822_p2,
    add_ln51_763_fu_18784_p2,
    Q,
    S,
    add_ln92_fu_11865_p2_carry__1_0,
    add_ln92_fu_11865_p2_carry__2_0,
    add_ln92_fu_11865_p2_carry__3_0,
    add_ln92_fu_11865_p2_carry__4_0,
    add_ln92_fu_11865_p2_carry__5_0,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
    ap_done_cache_reg,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n,
    E);
  output ap_enable_reg_pp0_iter1;
  output [0:0]add_ln51_431_fu_16804_p2;
  output [0:0]add_ln51_528_fu_17384_p2;
  output [0:0]add_ln51_479_fu_17094_p2;
  output [0:0]add_ln51_576_fu_17674_p2;
  output [0:0]add_ln51_626_fu_17964_p2;
  output [0:0]add_ln51_723_fu_18544_p2;
  output [0:0]add_ln51_674_fu_18254_p2;
  output [0:0]add_ln51_771_fu_18834_p2;
  output \X0_input_278_fu_4300_reg[0]_0 ;
  output \X0_input_56_fu_3412_reg[0]_0 ;
  output \X0_input_575_fu_5488_reg[0]_0 ;
  output \X0_input_155_fu_3808_reg[0]_0 ;
  output \X0_input_736_fu_6132_reg[0]_0 ;
  output \X0_input_596_fu_5572_reg[0]_0 ;
  output \X0_input_659_fu_5824_reg[0]_0 ;
  output \X0_input_738_fu_6140_reg[0]_0 ;
  output \X0_input_449_fu_4984_reg[0]_0 ;
  output \X0_input_754_fu_6204_reg[0]_0 ;
  output \X0_input_560_fu_5428_reg[0]_0 ;
  output \X0_input_621_fu_5672_reg[0]_0 ;
  output \X0_input_41_fu_3352_reg[0]_0 ;
  output \X0_input_417_fu_4856_reg[0]_0 ;
  output \X0_input_479_fu_5104_reg[0]_0 ;
  output \X0_input_290_fu_4348_reg[0]_0 ;
  output \X0_input_349_fu_4584_reg[0]_0 ;
  output \X0_input_650_fu_5788_reg[0]_0 ;
  output \X0_input_668_fu_5860_reg[0]_0 ;
  output \X0_input_280_fu_4308_reg[0]_0 ;
  output \X0_input_367_fu_4656_reg[0]_0 ;
  output \X0_input_568_fu_5460_reg[0]_0 ;
  output \X0_input_295_fu_4368_reg[0]_0 ;
  output \X0_input_745_fu_6168_reg[0]_0 ;
  output \X0_input_291_fu_4352_reg[0]_0 ;
  output \X0_input_617_fu_5656_reg[0]_0 ;
  output \X0_input_40_fu_3348_reg[0]_0 ;
  output \X0_input_767_fu_6256_reg[0]_0 ;
  output \X0_input_190_fu_3948_reg[0]_0 ;
  output \X0_input_631_fu_5712_reg[0]_0 ;
  output \X0_input_218_fu_4060_reg[0]_0 ;
  output \X0_input_557_fu_5416_reg[0]_0 ;
  output \X0_input_597_fu_5576_reg[0]_0 ;
  output \X0_input_447_fu_4976_reg[0]_0 ;
  output \X0_input_753_fu_6200_reg[0]_0 ;
  output \X0_input_724_fu_6084_reg[0]_0 ;
  output \X0_input_710_fu_6028_reg[0]_0 ;
  output \X0_input_4_fu_3204_reg[0]_0 ;
  output \X0_input_167_fu_3856_reg[0]_0 ;
  output \X0_input_359_fu_4624_reg[0]_0 ;
  output [1:0]D;
  output grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg;
  output [2:0]add_ln51_4_fu_14244_p2;
  output [2:0]add_ln51_15_fu_14320_p2;
  output [2:0]add_ln51_9_fu_14282_p2;
  output [2:0]add_ln51_20_fu_14358_p2;
  output [2:0]add_ln51_52_fu_14534_p2;
  output [2:0]add_ln51_63_fu_14610_p2;
  output [2:0]add_ln51_57_fu_14572_p2;
  output [2:0]add_ln51_68_fu_14648_p2;
  output [1:0]add_ln51_41_fu_14490_p2;
  output [1:0]add_ln51_40_fu_14484_p2;
  output [1:0]add_ln51_42_fu_14496_p2;
  output [2:0]add_ln51_27_fu_14396_p2;
  output [2:0]add_ln51_38_fu_14472_p2;
  output [2:0]add_ln51_32_fu_14434_p2;
  output [2:0]add_ln51_101_fu_14824_p2;
  output [2:0]add_ln51_112_fu_14900_p2;
  output [2:0]add_ln51_106_fu_14862_p2;
  output [2:0]add_ln51_117_fu_14938_p2;
  output [2:0]add_ln51_149_fu_15114_p2;
  output [2:0]add_ln51_160_fu_15190_p2;
  output [2:0]add_ln51_154_fu_15152_p2;
  output [2:0]add_ln51_165_fu_15228_p2;
  output [1:0]add_ln51_138_fu_15070_p2;
  output [1:0]add_ln51_137_fu_15064_p2;
  output [1:0]add_ln51_139_fu_15076_p2;
  output [2:0]add_ln51_124_fu_14976_p2;
  output [2:0]add_ln51_135_fu_15052_p2;
  output [2:0]add_ln51_129_fu_15014_p2;
  output [1:0]add_ln51_89_fu_14780_p2;
  output [1:0]add_ln51_88_fu_14774_p2;
  output [1:0]add_ln51_90_fu_14786_p2;
  output [2:0]add_ln51_75_fu_14686_p2;
  output [2:0]add_ln51_86_fu_14762_p2;
  output [2:0]add_ln51_80_fu_14724_p2;
  output [1:0]add_ln51_186_fu_15360_p2;
  output [1:0]add_ln51_185_fu_15354_p2;
  output [1:0]add_ln51_187_fu_15366_p2;
  output [2:0]add_ln51_172_fu_15266_p2;
  output [2:0]add_ln51_183_fu_15342_p2;
  output [2:0]add_ln51_177_fu_15304_p2;
  output [2:0]add_ln51_395_fu_16564_p2;
  output [2:0]add_ln51_406_fu_16640_p2;
  output [2:0]add_ln51_400_fu_16602_p2;
  output [2:0]add_ln51_411_fu_16678_p2;
  output [2:0]add_ln51_443_fu_16854_p2;
  output [2:0]add_ln51_454_fu_16930_p2;
  output [2:0]add_ln51_448_fu_16892_p2;
  output [2:0]add_ln51_459_fu_16968_p2;
  output [2:0]add_ln51_418_fu_16716_p2;
  output [2:0]add_ln51_429_fu_16792_p2;
  output [2:0]add_ln51_423_fu_16754_p2;
  output [2:0]add_ln51_492_fu_17144_p2;
  output [2:0]add_ln51_503_fu_17220_p2;
  output [2:0]add_ln51_497_fu_17182_p2;
  output [2:0]add_ln51_508_fu_17258_p2;
  output [2:0]add_ln51_540_fu_17434_p2;
  output [2:0]add_ln51_551_fu_17510_p2;
  output [2:0]add_ln51_545_fu_17472_p2;
  output [2:0]add_ln51_556_fu_17548_p2;
  output [2:0]add_ln51_515_fu_17296_p2;
  output [2:0]add_ln51_526_fu_17372_p2;
  output [2:0]add_ln51_520_fu_17334_p2;
  output [2:0]add_ln51_466_fu_17006_p2;
  output [2:0]add_ln51_477_fu_17082_p2;
  output [2:0]add_ln51_471_fu_17044_p2;
  output [2:0]add_ln51_563_fu_17586_p2;
  output [2:0]add_ln51_574_fu_17662_p2;
  output [2:0]add_ln51_568_fu_17624_p2;
  output [2:0]add_ln51_199_fu_15404_p2;
  output [2:0]add_ln51_210_fu_15480_p2;
  output [2:0]add_ln51_204_fu_15442_p2;
  output [2:0]add_ln51_215_fu_15518_p2;
  output [2:0]add_ln51_247_fu_15694_p2;
  output [2:0]add_ln51_258_fu_15770_p2;
  output [2:0]add_ln51_252_fu_15732_p2;
  output [2:0]add_ln51_263_fu_15808_p2;
  output [1:0]add_ln51_236_fu_15650_p2;
  output [1:0]add_ln51_235_fu_15644_p2;
  output [1:0]add_ln51_237_fu_15656_p2;
  output [2:0]add_ln51_222_fu_15556_p2;
  output [2:0]add_ln51_233_fu_15632_p2;
  output [2:0]add_ln51_227_fu_15594_p2;
  output [2:0]add_ln51_296_fu_15984_p2;
  output [2:0]add_ln51_307_fu_16060_p2;
  output [2:0]add_ln51_301_fu_16022_p2;
  output [2:0]add_ln51_312_fu_16098_p2;
  output [2:0]add_ln51_344_fu_16274_p2;
  output [2:0]add_ln51_355_fu_16350_p2;
  output [2:0]add_ln51_349_fu_16312_p2;
  output [2:0]add_ln51_360_fu_16388_p2;
  output [1:0]add_ln51_333_fu_16230_p2;
  output [1:0]add_ln51_332_fu_16224_p2;
  output [1:0]add_ln51_334_fu_16236_p2;
  output [2:0]add_ln51_319_fu_16136_p2;
  output [2:0]add_ln51_330_fu_16212_p2;
  output [2:0]add_ln51_324_fu_16174_p2;
  output [1:0]add_ln51_284_fu_15940_p2;
  output [1:0]add_ln51_283_fu_15934_p2;
  output [1:0]add_ln51_285_fu_15946_p2;
  output [2:0]add_ln51_270_fu_15846_p2;
  output [2:0]add_ln51_281_fu_15922_p2;
  output [2:0]add_ln51_275_fu_15884_p2;
  output [1:0]add_ln51_381_fu_16520_p2;
  output [1:0]add_ln51_380_fu_16514_p2;
  output [1:0]add_ln51_382_fu_16526_p2;
  output [2:0]add_ln51_367_fu_16426_p2;
  output [2:0]add_ln51_378_fu_16502_p2;
  output [2:0]add_ln51_372_fu_16464_p2;
  output [2:0]add_ln51_590_fu_17724_p2;
  output [2:0]add_ln51_601_fu_17800_p2;
  output [2:0]add_ln51_595_fu_17762_p2;
  output [2:0]add_ln51_606_fu_17838_p2;
  output [2:0]add_ln51_638_fu_18014_p2;
  output [2:0]add_ln51_649_fu_18090_p2;
  output [2:0]add_ln51_643_fu_18052_p2;
  output [2:0]add_ln51_654_fu_18128_p2;
  output [2:0]add_ln51_613_fu_17876_p2;
  output [2:0]add_ln51_624_fu_17952_p2;
  output [2:0]add_ln51_618_fu_17914_p2;
  output [2:0]add_ln51_687_fu_18304_p2;
  output [2:0]add_ln51_698_fu_18380_p2;
  output [2:0]add_ln51_692_fu_18342_p2;
  output [2:0]add_ln51_703_fu_18418_p2;
  output [2:0]add_ln51_735_fu_18594_p2;
  output [2:0]add_ln51_746_fu_18670_p2;
  output [2:0]add_ln51_740_fu_18632_p2;
  output [2:0]add_ln51_751_fu_18708_p2;
  output [2:0]add_ln51_710_fu_18456_p2;
  output [2:0]add_ln51_721_fu_18532_p2;
  output [2:0]add_ln51_715_fu_18494_p2;
  output [2:0]add_ln51_661_fu_18166_p2;
  output [2:0]add_ln51_672_fu_18242_p2;
  output [2:0]add_ln51_666_fu_18204_p2;
  output [2:0]add_ln51_758_fu_18746_p2;
  output [2:0]add_ln51_769_fu_18822_p2;
  output [2:0]add_ln51_763_fu_18784_p2;
  input [24:0]Q;
  input [2:0]S;
  input [3:0]add_ln92_fu_11865_p2_carry__1_0;
  input [3:0]add_ln92_fu_11865_p2_carry__2_0;
  input [3:0]add_ln92_fu_11865_p2_carry__3_0;
  input [3:0]add_ln92_fu_11865_p2_carry__4_0;
  input [3:0]add_ln92_fu_11865_p2_carry__5_0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg;
  input [0:0]ap_done_cache_reg;
  input [1:0]\ap_CS_fsm_reg[2] ;
  input ap_rst_n;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [24:0]Q;
  wire [2:0]S;
  wire \X0_input_100_fu_3588[0]_i_1_n_5 ;
  wire \X0_input_101_fu_3592[0]_i_1_n_5 ;
  wire \X0_input_102_fu_3596[0]_i_1_n_5 ;
  wire \X0_input_103_fu_3600[0]_i_1_n_5 ;
  wire \X0_input_104_fu_3604[0]_i_1_n_5 ;
  wire \X0_input_105_fu_3608[0]_i_1_n_5 ;
  wire \X0_input_106_fu_3612[0]_i_1_n_5 ;
  wire \X0_input_107_fu_3616[0]_i_1_n_5 ;
  wire \X0_input_108_fu_3620[0]_i_1_n_5 ;
  wire \X0_input_109_fu_3624[0]_i_1_n_5 ;
  wire \X0_input_10_fu_3228[0]_i_1_n_5 ;
  wire \X0_input_110_fu_3628[0]_i_1_n_5 ;
  wire \X0_input_111_fu_3632[0]_i_1_n_5 ;
  wire \X0_input_112_fu_3636[0]_i_1_n_5 ;
  wire \X0_input_113_fu_3640[0]_i_1_n_5 ;
  wire \X0_input_114_fu_3644[0]_i_1_n_5 ;
  wire \X0_input_115_fu_3648[0]_i_1_n_5 ;
  wire \X0_input_116_fu_3652[0]_i_1_n_5 ;
  wire \X0_input_117_fu_3656[0]_i_1_n_5 ;
  wire \X0_input_118_fu_3660[0]_i_1_n_5 ;
  wire \X0_input_119_fu_3664[0]_i_1_n_5 ;
  wire \X0_input_11_fu_3232[0]_i_1_n_5 ;
  wire \X0_input_120_fu_3668[0]_i_1_n_5 ;
  wire \X0_input_121_fu_3672[0]_i_1_n_5 ;
  wire \X0_input_122_fu_3676[0]_i_1_n_5 ;
  wire \X0_input_123_fu_3680[0]_i_1_n_5 ;
  wire \X0_input_124_fu_3684[0]_i_1_n_5 ;
  wire \X0_input_124_fu_3684[0]_i_2_n_5 ;
  wire \X0_input_125_fu_3688[0]_i_1_n_5 ;
  wire \X0_input_125_fu_3688[0]_i_2_n_5 ;
  wire \X0_input_126_fu_3692[0]_i_1_n_5 ;
  wire \X0_input_126_fu_3692[0]_i_2_n_5 ;
  wire \X0_input_127_fu_3696[0]_i_1_n_5 ;
  wire \X0_input_127_fu_3696[0]_i_2_n_5 ;
  wire \X0_input_128_fu_3700[0]_i_1_n_5 ;
  wire \X0_input_129_fu_3704[0]_i_1_n_5 ;
  wire \X0_input_12_fu_3236[0]_i_1_n_5 ;
  wire \X0_input_130_fu_3708[0]_i_1_n_5 ;
  wire \X0_input_131_fu_3712[0]_i_1_n_5 ;
  wire \X0_input_132_fu_3716[0]_i_1_n_5 ;
  wire \X0_input_133_fu_3720[0]_i_1_n_5 ;
  wire \X0_input_134_fu_3724[0]_i_1_n_5 ;
  wire \X0_input_135_fu_3728[0]_i_1_n_5 ;
  wire \X0_input_136_fu_3732[0]_i_1_n_5 ;
  wire \X0_input_137_fu_3736[0]_i_1_n_5 ;
  wire \X0_input_138_fu_3740[0]_i_1_n_5 ;
  wire \X0_input_139_fu_3744[0]_i_1_n_5 ;
  wire \X0_input_13_fu_3240[0]_i_1_n_5 ;
  wire \X0_input_140_fu_3748[0]_i_1_n_5 ;
  wire \X0_input_141_fu_3752[0]_i_1_n_5 ;
  wire \X0_input_142_fu_3756[0]_i_1_n_5 ;
  wire \X0_input_143_fu_3760[0]_i_1_n_5 ;
  wire \X0_input_144_fu_3764[0]_i_1_n_5 ;
  wire \X0_input_145_fu_3768[0]_i_1_n_5 ;
  wire \X0_input_146_fu_3772[0]_i_1_n_5 ;
  wire \X0_input_147_fu_3776[0]_i_1_n_5 ;
  wire \X0_input_148_fu_3780[0]_i_1_n_5 ;
  wire \X0_input_149_fu_3784[0]_i_1_n_5 ;
  wire \X0_input_14_fu_3244[0]_i_1_n_5 ;
  wire \X0_input_150_fu_3788[0]_i_1_n_5 ;
  wire \X0_input_151_fu_3792[0]_i_1_n_5 ;
  wire \X0_input_152_fu_3796[0]_i_1_n_5 ;
  wire \X0_input_153_fu_3800[0]_i_1_n_5 ;
  wire \X0_input_154_fu_3804[0]_i_1_n_5 ;
  wire \X0_input_155_fu_3808[0]_i_1_n_5 ;
  wire \X0_input_155_fu_3808_reg[0]_0 ;
  wire \X0_input_156_fu_3812[0]_i_1_n_5 ;
  wire \X0_input_157_fu_3816[0]_i_1_n_5 ;
  wire \X0_input_158_fu_3820[0]_i_1_n_5 ;
  wire \X0_input_159_fu_3824[0]_i_1_n_5 ;
  wire \X0_input_15_fu_3248[0]_i_1_n_5 ;
  wire \X0_input_160_fu_3828[0]_i_1_n_5 ;
  wire \X0_input_161_fu_3832[0]_i_1_n_5 ;
  wire \X0_input_162_fu_3836[0]_i_1_n_5 ;
  wire \X0_input_163_fu_3840[0]_i_1_n_5 ;
  wire \X0_input_164_fu_3844[0]_i_1_n_5 ;
  wire \X0_input_165_fu_3848[0]_i_1_n_5 ;
  wire \X0_input_166_fu_3852[0]_i_1_n_5 ;
  wire \X0_input_167_fu_3856[0]_i_1_n_5 ;
  wire \X0_input_167_fu_3856_reg[0]_0 ;
  wire \X0_input_168_fu_3860[0]_i_1_n_5 ;
  wire \X0_input_169_fu_3864[0]_i_1_n_5 ;
  wire \X0_input_16_fu_3252[0]_i_1_n_5 ;
  wire \X0_input_170_fu_3868[0]_i_1_n_5 ;
  wire \X0_input_171_fu_3872[0]_i_1_n_5 ;
  wire \X0_input_172_fu_3876[0]_i_1_n_5 ;
  wire \X0_input_173_fu_3880[0]_i_1_n_5 ;
  wire \X0_input_174_fu_3884[0]_i_1_n_5 ;
  wire \X0_input_175_fu_3888[0]_i_1_n_5 ;
  wire \X0_input_176_fu_3892[0]_i_1_n_5 ;
  wire \X0_input_177_fu_3896[0]_i_1_n_5 ;
  wire \X0_input_178_fu_3900[0]_i_1_n_5 ;
  wire \X0_input_179_fu_3904[0]_i_1_n_5 ;
  wire \X0_input_17_fu_3256[0]_i_1_n_5 ;
  wire \X0_input_180_fu_3908[0]_i_1_n_5 ;
  wire \X0_input_181_fu_3912[0]_i_1_n_5 ;
  wire \X0_input_182_fu_3916[0]_i_1_n_5 ;
  wire \X0_input_183_fu_3920[0]_i_1_n_5 ;
  wire \X0_input_184_fu_3924[0]_i_1_n_5 ;
  wire \X0_input_185_fu_3928[0]_i_1_n_5 ;
  wire \X0_input_186_fu_3932[0]_i_1_n_5 ;
  wire \X0_input_187_fu_3936[0]_i_1_n_5 ;
  wire \X0_input_188_fu_3940[0]_i_1_n_5 ;
  wire \X0_input_188_fu_3940[0]_i_2_n_5 ;
  wire \X0_input_189_fu_3944[0]_i_1_n_5 ;
  wire \X0_input_189_fu_3944[0]_i_2_n_5 ;
  wire \X0_input_18_fu_3260[0]_i_1_n_5 ;
  wire \X0_input_190_fu_3948[0]_i_1_n_5 ;
  wire \X0_input_190_fu_3948[0]_i_2_n_5 ;
  wire \X0_input_190_fu_3948_reg[0]_0 ;
  wire \X0_input_191_fu_3952[0]_i_1_n_5 ;
  wire \X0_input_191_fu_3952[0]_i_2_n_5 ;
  wire \X0_input_192_fu_3956[0]_i_1_n_5 ;
  wire \X0_input_193_fu_3960[0]_i_1_n_5 ;
  wire \X0_input_194_fu_3964[0]_i_1_n_5 ;
  wire \X0_input_195_fu_3968[0]_i_1_n_5 ;
  wire \X0_input_196_fu_3972[0]_i_1_n_5 ;
  wire \X0_input_197_fu_3976[0]_i_1_n_5 ;
  wire \X0_input_198_fu_3980[0]_i_1_n_5 ;
  wire \X0_input_199_fu_3984[0]_i_1_n_5 ;
  wire \X0_input_19_fu_3264[0]_i_1_n_5 ;
  wire \X0_input_1_fu_3192[0]_i_1_n_5 ;
  wire \X0_input_200_fu_3988[0]_i_1_n_5 ;
  wire \X0_input_201_fu_3992[0]_i_1_n_5 ;
  wire \X0_input_202_fu_3996[0]_i_1_n_5 ;
  wire \X0_input_203_fu_4000[0]_i_1_n_5 ;
  wire \X0_input_204_fu_4004[0]_i_1_n_5 ;
  wire \X0_input_205_fu_4008[0]_i_1_n_5 ;
  wire \X0_input_206_fu_4012[0]_i_1_n_5 ;
  wire \X0_input_207_fu_4016[0]_i_1_n_5 ;
  wire \X0_input_208_fu_4020[0]_i_1_n_5 ;
  wire \X0_input_209_fu_4024[0]_i_1_n_5 ;
  wire \X0_input_20_fu_3268[0]_i_1_n_5 ;
  wire \X0_input_210_fu_4028[0]_i_1_n_5 ;
  wire \X0_input_211_fu_4032[0]_i_1_n_5 ;
  wire \X0_input_212_fu_4036[0]_i_1_n_5 ;
  wire \X0_input_213_fu_4040[0]_i_1_n_5 ;
  wire \X0_input_214_fu_4044[0]_i_1_n_5 ;
  wire \X0_input_215_fu_4048[0]_i_1_n_5 ;
  wire \X0_input_216_fu_4052[0]_i_1_n_5 ;
  wire \X0_input_217_fu_4056[0]_i_1_n_5 ;
  wire \X0_input_218_fu_4060[0]_i_1_n_5 ;
  wire \X0_input_218_fu_4060_reg[0]_0 ;
  wire \X0_input_219_fu_4064[0]_i_1_n_5 ;
  wire \X0_input_21_fu_3272[0]_i_1_n_5 ;
  wire \X0_input_220_fu_4068[0]_i_1_n_5 ;
  wire \X0_input_221_fu_4072[0]_i_1_n_5 ;
  wire \X0_input_222_fu_4076[0]_i_1_n_5 ;
  wire \X0_input_223_fu_4080[0]_i_1_n_5 ;
  wire \X0_input_224_fu_4084[0]_i_1_n_5 ;
  wire \X0_input_225_fu_4088[0]_i_1_n_5 ;
  wire \X0_input_226_fu_4092[0]_i_1_n_5 ;
  wire \X0_input_227_fu_4096[0]_i_1_n_5 ;
  wire \X0_input_228_fu_4100[0]_i_1_n_5 ;
  wire \X0_input_229_fu_4104[0]_i_1_n_5 ;
  wire \X0_input_22_fu_3276[0]_i_1_n_5 ;
  wire \X0_input_230_fu_4108[0]_i_1_n_5 ;
  wire \X0_input_231_fu_4112[0]_i_1_n_5 ;
  wire \X0_input_232_fu_4116[0]_i_1_n_5 ;
  wire \X0_input_233_fu_4120[0]_i_1_n_5 ;
  wire \X0_input_234_fu_4124[0]_i_1_n_5 ;
  wire \X0_input_235_fu_4128[0]_i_1_n_5 ;
  wire \X0_input_236_fu_4132[0]_i_1_n_5 ;
  wire \X0_input_237_fu_4136[0]_i_1_n_5 ;
  wire \X0_input_238_fu_4140[0]_i_1_n_5 ;
  wire \X0_input_239_fu_4144[0]_i_1_n_5 ;
  wire \X0_input_23_fu_3280[0]_i_1_n_5 ;
  wire \X0_input_240_fu_4148[0]_i_1_n_5 ;
  wire \X0_input_241_fu_4152[0]_i_1_n_5 ;
  wire \X0_input_242_fu_4156[0]_i_1_n_5 ;
  wire \X0_input_243_fu_4160[0]_i_1_n_5 ;
  wire \X0_input_244_fu_4164[0]_i_1_n_5 ;
  wire \X0_input_245_fu_4168[0]_i_1_n_5 ;
  wire \X0_input_246_fu_4172[0]_i_1_n_5 ;
  wire \X0_input_247_fu_4176[0]_i_1_n_5 ;
  wire \X0_input_248_fu_4180[0]_i_1_n_5 ;
  wire \X0_input_249_fu_4184[0]_i_1_n_5 ;
  wire \X0_input_24_fu_3284[0]_i_1_n_5 ;
  wire \X0_input_250_fu_4188[0]_i_1_n_5 ;
  wire \X0_input_251_fu_4192[0]_i_1_n_5 ;
  wire \X0_input_252_fu_4196[0]_i_1_n_5 ;
  wire \X0_input_252_fu_4196[0]_i_2_n_5 ;
  wire \X0_input_253_fu_4200[0]_i_1_n_5 ;
  wire \X0_input_253_fu_4200[0]_i_2_n_5 ;
  wire \X0_input_254_fu_4204[0]_i_1_n_5 ;
  wire \X0_input_254_fu_4204[0]_i_2_n_5 ;
  wire \X0_input_255_fu_4208[0]_i_1_n_5 ;
  wire \X0_input_255_fu_4208[0]_i_2_n_5 ;
  wire \X0_input_256_fu_4212[0]_i_1_n_5 ;
  wire \X0_input_257_fu_4216[0]_i_1_n_5 ;
  wire \X0_input_258_fu_4220[0]_i_1_n_5 ;
  wire \X0_input_259_fu_4224[0]_i_1_n_5 ;
  wire \X0_input_25_fu_3288[0]_i_1_n_5 ;
  wire \X0_input_260_fu_4228[0]_i_1_n_5 ;
  wire \X0_input_261_fu_4232[0]_i_1_n_5 ;
  wire \X0_input_262_fu_4236[0]_i_1_n_5 ;
  wire \X0_input_263_fu_4240[0]_i_1_n_5 ;
  wire \X0_input_264_fu_4244[0]_i_1_n_5 ;
  wire \X0_input_265_fu_4248[0]_i_1_n_5 ;
  wire \X0_input_266_fu_4252[0]_i_1_n_5 ;
  wire \X0_input_267_fu_4256[0]_i_1_n_5 ;
  wire \X0_input_268_fu_4260[0]_i_1_n_5 ;
  wire \X0_input_269_fu_4264[0]_i_1_n_5 ;
  wire \X0_input_26_fu_3292[0]_i_1_n_5 ;
  wire \X0_input_270_fu_4268[0]_i_1_n_5 ;
  wire \X0_input_271_fu_4272[0]_i_1_n_5 ;
  wire \X0_input_272_fu_4276[0]_i_1_n_5 ;
  wire \X0_input_273_fu_4280[0]_i_1_n_5 ;
  wire \X0_input_274_fu_4284[0]_i_1_n_5 ;
  wire \X0_input_275_fu_4288[0]_i_1_n_5 ;
  wire \X0_input_276_fu_4292[0]_i_1_n_5 ;
  wire \X0_input_277_fu_4296[0]_i_1_n_5 ;
  wire \X0_input_278_fu_4300[0]_i_1_n_5 ;
  wire \X0_input_278_fu_4300_reg[0]_0 ;
  wire \X0_input_279_fu_4304[0]_i_1_n_5 ;
  wire \X0_input_27_fu_3296[0]_i_1_n_5 ;
  wire \X0_input_280_fu_4308[0]_i_1_n_5 ;
  wire \X0_input_280_fu_4308_reg[0]_0 ;
  wire \X0_input_281_fu_4312[0]_i_1_n_5 ;
  wire \X0_input_282_fu_4316[0]_i_1_n_5 ;
  wire \X0_input_283_fu_4320[0]_i_1_n_5 ;
  wire \X0_input_284_fu_4324[0]_i_1_n_5 ;
  wire \X0_input_285_fu_4328[0]_i_1_n_5 ;
  wire \X0_input_286_fu_4332[0]_i_1_n_5 ;
  wire \X0_input_287_fu_4336[0]_i_1_n_5 ;
  wire \X0_input_288_fu_4340[0]_i_1_n_5 ;
  wire \X0_input_289_fu_4344[0]_i_1_n_5 ;
  wire \X0_input_28_fu_3300[0]_i_1_n_5 ;
  wire \X0_input_290_fu_4348[0]_i_1_n_5 ;
  wire \X0_input_290_fu_4348_reg[0]_0 ;
  wire \X0_input_291_fu_4352[0]_i_1_n_5 ;
  wire \X0_input_291_fu_4352_reg[0]_0 ;
  wire \X0_input_292_fu_4356[0]_i_1_n_5 ;
  wire \X0_input_293_fu_4360[0]_i_1_n_5 ;
  wire \X0_input_294_fu_4364[0]_i_1_n_5 ;
  wire \X0_input_295_fu_4368[0]_i_1_n_5 ;
  wire \X0_input_295_fu_4368_reg[0]_0 ;
  wire \X0_input_296_fu_4372[0]_i_1_n_5 ;
  wire \X0_input_297_fu_4376[0]_i_1_n_5 ;
  wire \X0_input_298_fu_4380[0]_i_1_n_5 ;
  wire \X0_input_299_fu_4384[0]_i_1_n_5 ;
  wire \X0_input_29_fu_3304[0]_i_1_n_5 ;
  wire \X0_input_2_fu_3196[0]_i_1_n_5 ;
  wire \X0_input_300_fu_4388[0]_i_1_n_5 ;
  wire \X0_input_301_fu_4392[0]_i_1_n_5 ;
  wire \X0_input_302_fu_4396[0]_i_1_n_5 ;
  wire \X0_input_303_fu_4400[0]_i_1_n_5 ;
  wire \X0_input_304_fu_4404[0]_i_1_n_5 ;
  wire \X0_input_305_fu_4408[0]_i_1_n_5 ;
  wire \X0_input_306_fu_4412[0]_i_1_n_5 ;
  wire \X0_input_307_fu_4416[0]_i_1_n_5 ;
  wire \X0_input_308_fu_4420[0]_i_1_n_5 ;
  wire \X0_input_309_fu_4424[0]_i_1_n_5 ;
  wire \X0_input_30_fu_3308[0]_i_1_n_5 ;
  wire \X0_input_310_fu_4428[0]_i_1_n_5 ;
  wire \X0_input_311_fu_4432[0]_i_1_n_5 ;
  wire \X0_input_312_fu_4436[0]_i_1_n_5 ;
  wire \X0_input_313_fu_4440[0]_i_1_n_5 ;
  wire \X0_input_314_fu_4444[0]_i_1_n_5 ;
  wire \X0_input_315_fu_4448[0]_i_1_n_5 ;
  wire \X0_input_316_fu_4452[0]_i_1_n_5 ;
  wire \X0_input_316_fu_4452[0]_i_2_n_5 ;
  wire \X0_input_317_fu_4456[0]_i_1_n_5 ;
  wire \X0_input_317_fu_4456[0]_i_2_n_5 ;
  wire \X0_input_318_fu_4460[0]_i_1_n_5 ;
  wire \X0_input_318_fu_4460[0]_i_2_n_5 ;
  wire \X0_input_319_fu_4464[0]_i_1_n_5 ;
  wire \X0_input_319_fu_4464[0]_i_2_n_5 ;
  wire \X0_input_31_fu_3312[0]_i_1_n_5 ;
  wire \X0_input_320_fu_4468[0]_i_1_n_5 ;
  wire \X0_input_321_fu_4472[0]_i_1_n_5 ;
  wire \X0_input_322_fu_4476[0]_i_1_n_5 ;
  wire \X0_input_323_fu_4480[0]_i_1_n_5 ;
  wire \X0_input_324_fu_4484[0]_i_1_n_5 ;
  wire \X0_input_325_fu_4488[0]_i_1_n_5 ;
  wire \X0_input_326_fu_4492[0]_i_1_n_5 ;
  wire \X0_input_327_fu_4496[0]_i_1_n_5 ;
  wire \X0_input_328_fu_4500[0]_i_1_n_5 ;
  wire \X0_input_329_fu_4504[0]_i_1_n_5 ;
  wire \X0_input_32_fu_3316[0]_i_1_n_5 ;
  wire \X0_input_330_fu_4508[0]_i_1_n_5 ;
  wire \X0_input_331_fu_4512[0]_i_1_n_5 ;
  wire \X0_input_332_fu_4516[0]_i_1_n_5 ;
  wire \X0_input_333_fu_4520[0]_i_1_n_5 ;
  wire \X0_input_334_fu_4524[0]_i_1_n_5 ;
  wire \X0_input_335_fu_4528[0]_i_1_n_5 ;
  wire \X0_input_336_fu_4532[0]_i_1_n_5 ;
  wire \X0_input_337_fu_4536[0]_i_1_n_5 ;
  wire \X0_input_338_fu_4540[0]_i_1_n_5 ;
  wire \X0_input_339_fu_4544[0]_i_1_n_5 ;
  wire \X0_input_33_fu_3320[0]_i_1_n_5 ;
  wire \X0_input_340_fu_4548[0]_i_1_n_5 ;
  wire \X0_input_341_fu_4552[0]_i_1_n_5 ;
  wire \X0_input_342_fu_4556[0]_i_1_n_5 ;
  wire \X0_input_343_fu_4560[0]_i_1_n_5 ;
  wire \X0_input_344_fu_4564[0]_i_1_n_5 ;
  wire \X0_input_345_fu_4568[0]_i_1_n_5 ;
  wire \X0_input_346_fu_4572[0]_i_1_n_5 ;
  wire \X0_input_347_fu_4576[0]_i_1_n_5 ;
  wire \X0_input_348_fu_4580[0]_i_1_n_5 ;
  wire \X0_input_349_fu_4584[0]_i_1_n_5 ;
  wire \X0_input_349_fu_4584_reg[0]_0 ;
  wire \X0_input_34_fu_3324[0]_i_1_n_5 ;
  wire \X0_input_350_fu_4588[0]_i_1_n_5 ;
  wire \X0_input_351_fu_4592[0]_i_1_n_5 ;
  wire \X0_input_352_fu_4596[0]_i_1_n_5 ;
  wire \X0_input_353_fu_4600[0]_i_1_n_5 ;
  wire \X0_input_354_fu_4604[0]_i_1_n_5 ;
  wire \X0_input_355_fu_4608[0]_i_1_n_5 ;
  wire \X0_input_356_fu_4612[0]_i_1_n_5 ;
  wire \X0_input_357_fu_4616[0]_i_1_n_5 ;
  wire \X0_input_358_fu_4620[0]_i_1_n_5 ;
  wire \X0_input_359_fu_4624[0]_i_1_n_5 ;
  wire \X0_input_359_fu_4624_reg[0]_0 ;
  wire \X0_input_35_fu_3328[0]_i_1_n_5 ;
  wire \X0_input_360_fu_4628[0]_i_1_n_5 ;
  wire \X0_input_361_fu_4632[0]_i_1_n_5 ;
  wire \X0_input_362_fu_4636[0]_i_1_n_5 ;
  wire \X0_input_363_fu_4640[0]_i_1_n_5 ;
  wire \X0_input_364_fu_4644[0]_i_1_n_5 ;
  wire \X0_input_365_fu_4648[0]_i_1_n_5 ;
  wire \X0_input_366_fu_4652[0]_i_1_n_5 ;
  wire \X0_input_367_fu_4656[0]_i_1_n_5 ;
  wire \X0_input_367_fu_4656_reg[0]_0 ;
  wire \X0_input_368_fu_4660[0]_i_1_n_5 ;
  wire \X0_input_369_fu_4664[0]_i_1_n_5 ;
  wire \X0_input_36_fu_3332[0]_i_1_n_5 ;
  wire \X0_input_370_fu_4668[0]_i_1_n_5 ;
  wire \X0_input_371_fu_4672[0]_i_1_n_5 ;
  wire \X0_input_372_fu_4676[0]_i_1_n_5 ;
  wire \X0_input_373_fu_4680[0]_i_1_n_5 ;
  wire \X0_input_374_fu_4684[0]_i_1_n_5 ;
  wire \X0_input_375_fu_4688[0]_i_1_n_5 ;
  wire \X0_input_376_fu_4692[0]_i_1_n_5 ;
  wire \X0_input_377_fu_4696[0]_i_1_n_5 ;
  wire \X0_input_378_fu_4700[0]_i_1_n_5 ;
  wire \X0_input_379_fu_4704[0]_i_1_n_5 ;
  wire \X0_input_37_fu_3336[0]_i_1_n_5 ;
  wire \X0_input_380_fu_4708[0]_i_1_n_5 ;
  wire \X0_input_380_fu_4708[0]_i_2_n_5 ;
  wire \X0_input_381_fu_4712[0]_i_1_n_5 ;
  wire \X0_input_381_fu_4712[0]_i_2_n_5 ;
  wire \X0_input_382_fu_4716[0]_i_1_n_5 ;
  wire \X0_input_382_fu_4716[0]_i_2_n_5 ;
  wire \X0_input_383_fu_4720[0]_i_1_n_5 ;
  wire \X0_input_383_fu_4720[0]_i_2_n_5 ;
  wire \X0_input_384_fu_4724[0]_i_1_n_5 ;
  wire \X0_input_385_fu_4728[0]_i_1_n_5 ;
  wire \X0_input_386_fu_4732[0]_i_1_n_5 ;
  wire \X0_input_387_fu_4736[0]_i_1_n_5 ;
  wire \X0_input_388_fu_4740[0]_i_1_n_5 ;
  wire \X0_input_389_fu_4744[0]_i_1_n_5 ;
  wire \X0_input_38_fu_3340[0]_i_1_n_5 ;
  wire \X0_input_390_fu_4748[0]_i_1_n_5 ;
  wire \X0_input_391_fu_4752[0]_i_1_n_5 ;
  wire \X0_input_392_fu_4756[0]_i_1_n_5 ;
  wire \X0_input_393_fu_4760[0]_i_1_n_5 ;
  wire \X0_input_394_fu_4764[0]_i_1_n_5 ;
  wire \X0_input_395_fu_4768[0]_i_1_n_5 ;
  wire \X0_input_396_fu_4772[0]_i_1_n_5 ;
  wire \X0_input_397_fu_4776[0]_i_1_n_5 ;
  wire \X0_input_398_fu_4780[0]_i_1_n_5 ;
  wire \X0_input_399_fu_4784[0]_i_1_n_5 ;
  wire \X0_input_39_fu_3344[0]_i_1_n_5 ;
  wire \X0_input_3_fu_3200[0]_i_1_n_5 ;
  wire \X0_input_400_fu_4788[0]_i_1_n_5 ;
  wire \X0_input_401_fu_4792[0]_i_1_n_5 ;
  wire \X0_input_402_fu_4796[0]_i_1_n_5 ;
  wire \X0_input_403_fu_4800[0]_i_1_n_5 ;
  wire \X0_input_404_fu_4804[0]_i_1_n_5 ;
  wire \X0_input_405_fu_4808[0]_i_1_n_5 ;
  wire \X0_input_406_fu_4812[0]_i_1_n_5 ;
  wire \X0_input_407_fu_4816[0]_i_1_n_5 ;
  wire \X0_input_408_fu_4820[0]_i_1_n_5 ;
  wire \X0_input_409_fu_4824[0]_i_1_n_5 ;
  wire \X0_input_40_fu_3348[0]_i_1_n_5 ;
  wire \X0_input_40_fu_3348_reg[0]_0 ;
  wire \X0_input_410_fu_4828[0]_i_1_n_5 ;
  wire \X0_input_411_fu_4832[0]_i_1_n_5 ;
  wire \X0_input_412_fu_4836[0]_i_1_n_5 ;
  wire \X0_input_413_fu_4840[0]_i_1_n_5 ;
  wire \X0_input_414_fu_4844[0]_i_1_n_5 ;
  wire \X0_input_415_fu_4848[0]_i_1_n_5 ;
  wire \X0_input_416_fu_4852[0]_i_1_n_5 ;
  wire \X0_input_417_fu_4856[0]_i_1_n_5 ;
  wire \X0_input_417_fu_4856_reg[0]_0 ;
  wire \X0_input_418_fu_4860[0]_i_1_n_5 ;
  wire \X0_input_419_fu_4864[0]_i_1_n_5 ;
  wire \X0_input_41_fu_3352[0]_i_1_n_5 ;
  wire \X0_input_41_fu_3352_reg[0]_0 ;
  wire \X0_input_420_fu_4868[0]_i_1_n_5 ;
  wire \X0_input_421_fu_4872[0]_i_1_n_5 ;
  wire \X0_input_422_fu_4876[0]_i_1_n_5 ;
  wire \X0_input_423_fu_4880[0]_i_1_n_5 ;
  wire \X0_input_424_fu_4884[0]_i_1_n_5 ;
  wire \X0_input_425_fu_4888[0]_i_1_n_5 ;
  wire \X0_input_426_fu_4892[0]_i_1_n_5 ;
  wire \X0_input_427_fu_4896[0]_i_1_n_5 ;
  wire \X0_input_428_fu_4900[0]_i_1_n_5 ;
  wire \X0_input_429_fu_4904[0]_i_1_n_5 ;
  wire \X0_input_42_fu_3356[0]_i_1_n_5 ;
  wire \X0_input_430_fu_4908[0]_i_1_n_5 ;
  wire \X0_input_431_fu_4912[0]_i_1_n_5 ;
  wire \X0_input_432_fu_4916[0]_i_1_n_5 ;
  wire \X0_input_433_fu_4920[0]_i_1_n_5 ;
  wire \X0_input_434_fu_4924[0]_i_1_n_5 ;
  wire \X0_input_435_fu_4928[0]_i_1_n_5 ;
  wire \X0_input_436_fu_4932[0]_i_1_n_5 ;
  wire \X0_input_437_fu_4936[0]_i_1_n_5 ;
  wire \X0_input_438_fu_4940[0]_i_1_n_5 ;
  wire \X0_input_439_fu_4944[0]_i_1_n_5 ;
  wire \X0_input_43_fu_3360[0]_i_1_n_5 ;
  wire \X0_input_440_fu_4948[0]_i_1_n_5 ;
  wire \X0_input_441_fu_4952[0]_i_1_n_5 ;
  wire \X0_input_442_fu_4956[0]_i_1_n_5 ;
  wire \X0_input_443_fu_4960[0]_i_1_n_5 ;
  wire \X0_input_444_fu_4964[0]_i_1_n_5 ;
  wire \X0_input_444_fu_4964[0]_i_2_n_5 ;
  wire \X0_input_445_fu_4968[0]_i_1_n_5 ;
  wire \X0_input_445_fu_4968[0]_i_2_n_5 ;
  wire \X0_input_446_fu_4972[0]_i_1_n_5 ;
  wire \X0_input_446_fu_4972[0]_i_2_n_5 ;
  wire \X0_input_447_fu_4976[0]_i_1_n_5 ;
  wire \X0_input_447_fu_4976[0]_i_2_n_5 ;
  wire \X0_input_447_fu_4976_reg[0]_0 ;
  wire \X0_input_448_fu_4980[0]_i_1_n_5 ;
  wire \X0_input_449_fu_4984[0]_i_1_n_5 ;
  wire \X0_input_449_fu_4984_reg[0]_0 ;
  wire \X0_input_44_fu_3364[0]_i_1_n_5 ;
  wire \X0_input_450_fu_4988[0]_i_1_n_5 ;
  wire \X0_input_451_fu_4992[0]_i_1_n_5 ;
  wire \X0_input_452_fu_4996[0]_i_1_n_5 ;
  wire \X0_input_453_fu_5000[0]_i_1_n_5 ;
  wire \X0_input_454_fu_5004[0]_i_1_n_5 ;
  wire \X0_input_455_fu_5008[0]_i_1_n_5 ;
  wire \X0_input_456_fu_5012[0]_i_1_n_5 ;
  wire \X0_input_457_fu_5016[0]_i_1_n_5 ;
  wire \X0_input_458_fu_5020[0]_i_1_n_5 ;
  wire \X0_input_459_fu_5024[0]_i_1_n_5 ;
  wire \X0_input_45_fu_3368[0]_i_1_n_5 ;
  wire \X0_input_460_fu_5028[0]_i_1_n_5 ;
  wire \X0_input_461_fu_5032[0]_i_1_n_5 ;
  wire \X0_input_462_fu_5036[0]_i_1_n_5 ;
  wire \X0_input_463_fu_5040[0]_i_1_n_5 ;
  wire \X0_input_464_fu_5044[0]_i_1_n_5 ;
  wire \X0_input_465_fu_5048[0]_i_1_n_5 ;
  wire \X0_input_466_fu_5052[0]_i_1_n_5 ;
  wire \X0_input_467_fu_5056[0]_i_1_n_5 ;
  wire \X0_input_468_fu_5060[0]_i_1_n_5 ;
  wire \X0_input_469_fu_5064[0]_i_1_n_5 ;
  wire \X0_input_46_fu_3372[0]_i_1_n_5 ;
  wire \X0_input_470_fu_5068[0]_i_1_n_5 ;
  wire \X0_input_471_fu_5072[0]_i_1_n_5 ;
  wire \X0_input_472_fu_5076[0]_i_1_n_5 ;
  wire \X0_input_473_fu_5080[0]_i_1_n_5 ;
  wire \X0_input_474_fu_5084[0]_i_1_n_5 ;
  wire \X0_input_475_fu_5088[0]_i_1_n_5 ;
  wire \X0_input_476_fu_5092[0]_i_1_n_5 ;
  wire \X0_input_477_fu_5096[0]_i_1_n_5 ;
  wire \X0_input_478_fu_5100[0]_i_1_n_5 ;
  wire \X0_input_479_fu_5104[0]_i_1_n_5 ;
  wire \X0_input_479_fu_5104_reg[0]_0 ;
  wire \X0_input_47_fu_3376[0]_i_1_n_5 ;
  wire \X0_input_480_fu_5108[0]_i_1_n_5 ;
  wire \X0_input_481_fu_5112[0]_i_1_n_5 ;
  wire \X0_input_482_fu_5116[0]_i_1_n_5 ;
  wire \X0_input_483_fu_5120[0]_i_1_n_5 ;
  wire \X0_input_484_fu_5124[0]_i_1_n_5 ;
  wire \X0_input_485_fu_5128[0]_i_1_n_5 ;
  wire \X0_input_486_fu_5132[0]_i_1_n_5 ;
  wire \X0_input_487_fu_5136[0]_i_1_n_5 ;
  wire \X0_input_488_fu_5140[0]_i_1_n_5 ;
  wire \X0_input_489_fu_5144[0]_i_1_n_5 ;
  wire \X0_input_48_fu_3380[0]_i_1_n_5 ;
  wire \X0_input_490_fu_5148[0]_i_1_n_5 ;
  wire \X0_input_491_fu_5152[0]_i_1_n_5 ;
  wire \X0_input_492_fu_5156[0]_i_1_n_5 ;
  wire \X0_input_493_fu_5160[0]_i_1_n_5 ;
  wire \X0_input_494_fu_5164[0]_i_1_n_5 ;
  wire \X0_input_495_fu_5168[0]_i_1_n_5 ;
  wire \X0_input_496_fu_5172[0]_i_1_n_5 ;
  wire \X0_input_497_fu_5176[0]_i_1_n_5 ;
  wire \X0_input_498_fu_5180[0]_i_1_n_5 ;
  wire \X0_input_499_fu_5184[0]_i_1_n_5 ;
  wire \X0_input_49_fu_3384[0]_i_1_n_5 ;
  wire \X0_input_4_fu_3204[0]_i_1_n_5 ;
  wire \X0_input_4_fu_3204_reg[0]_0 ;
  wire \X0_input_500_fu_5188[0]_i_1_n_5 ;
  wire \X0_input_501_fu_5192[0]_i_1_n_5 ;
  wire \X0_input_502_fu_5196[0]_i_1_n_5 ;
  wire \X0_input_503_fu_5200[0]_i_1_n_5 ;
  wire \X0_input_504_fu_5204[0]_i_1_n_5 ;
  wire \X0_input_505_fu_5208[0]_i_1_n_5 ;
  wire \X0_input_506_fu_5212[0]_i_1_n_5 ;
  wire \X0_input_507_fu_5216[0]_i_1_n_5 ;
  wire \X0_input_508_fu_5220[0]_i_1_n_5 ;
  wire \X0_input_508_fu_5220[0]_i_2_n_5 ;
  wire \X0_input_509_fu_5224[0]_i_1_n_5 ;
  wire \X0_input_509_fu_5224[0]_i_2_n_5 ;
  wire \X0_input_50_fu_3388[0]_i_1_n_5 ;
  wire \X0_input_510_fu_5228[0]_i_1_n_5 ;
  wire \X0_input_510_fu_5228[0]_i_2_n_5 ;
  wire \X0_input_511_fu_5232[0]_i_1_n_5 ;
  wire \X0_input_511_fu_5232[0]_i_2_n_5 ;
  wire \X0_input_512_fu_5236[0]_i_1_n_5 ;
  wire \X0_input_513_fu_5240[0]_i_1_n_5 ;
  wire \X0_input_514_fu_5244[0]_i_1_n_5 ;
  wire \X0_input_515_fu_5248[0]_i_1_n_5 ;
  wire \X0_input_516_fu_5252[0]_i_1_n_5 ;
  wire \X0_input_517_fu_5256[0]_i_1_n_5 ;
  wire \X0_input_517_fu_5256[0]_i_2_n_5 ;
  wire \X0_input_518_fu_5260[0]_i_1_n_5 ;
  wire \X0_input_519_fu_5264[0]_i_1_n_5 ;
  wire \X0_input_51_fu_3392[0]_i_1_n_5 ;
  wire \X0_input_520_fu_5268[0]_i_1_n_5 ;
  wire \X0_input_521_fu_5272[0]_i_1_n_5 ;
  wire \X0_input_522_fu_5276[0]_i_1_n_5 ;
  wire \X0_input_523_fu_5280[0]_i_1_n_5 ;
  wire \X0_input_524_fu_5284[0]_i_1_n_5 ;
  wire \X0_input_525_fu_5288[0]_i_1_n_5 ;
  wire \X0_input_526_fu_5292[0]_i_1_n_5 ;
  wire \X0_input_527_fu_5296[0]_i_1_n_5 ;
  wire \X0_input_528_fu_5300[0]_i_1_n_5 ;
  wire \X0_input_529_fu_5304[0]_i_1_n_5 ;
  wire \X0_input_52_fu_3396[0]_i_1_n_5 ;
  wire \X0_input_530_fu_5308[0]_i_1_n_5 ;
  wire \X0_input_531_fu_5312[0]_i_1_n_5 ;
  wire \X0_input_532_fu_5316[0]_i_1_n_5 ;
  wire \X0_input_533_fu_5320[0]_i_1_n_5 ;
  wire \X0_input_534_fu_5324[0]_i_1_n_5 ;
  wire \X0_input_535_fu_5328[0]_i_1_n_5 ;
  wire \X0_input_536_fu_5332[0]_i_1_n_5 ;
  wire \X0_input_537_fu_5336[0]_i_1_n_5 ;
  wire \X0_input_538_fu_5340[0]_i_1_n_5 ;
  wire \X0_input_539_fu_5344[0]_i_1_n_5 ;
  wire \X0_input_53_fu_3400[0]_i_1_n_5 ;
  wire \X0_input_540_fu_5348[0]_i_1_n_5 ;
  wire \X0_input_541_fu_5352[0]_i_1_n_5 ;
  wire \X0_input_542_fu_5356[0]_i_1_n_5 ;
  wire \X0_input_543_fu_5360[0]_i_1_n_5 ;
  wire \X0_input_544_fu_5364[0]_i_1_n_5 ;
  wire \X0_input_545_fu_5368[0]_i_1_n_5 ;
  wire \X0_input_546_fu_5372[0]_i_1_n_5 ;
  wire \X0_input_547_fu_5376[0]_i_1_n_5 ;
  wire \X0_input_548_fu_5380[0]_i_1_n_5 ;
  wire \X0_input_549_fu_5384[0]_i_1_n_5 ;
  wire \X0_input_54_fu_3404[0]_i_1_n_5 ;
  wire \X0_input_550_fu_5388[0]_i_1_n_5 ;
  wire \X0_input_551_fu_5392[0]_i_1_n_5 ;
  wire \X0_input_552_fu_5396[0]_i_1_n_5 ;
  wire \X0_input_553_fu_5400[0]_i_1_n_5 ;
  wire \X0_input_554_fu_5404[0]_i_1_n_5 ;
  wire \X0_input_555_fu_5408[0]_i_1_n_5 ;
  wire \X0_input_556_fu_5412[0]_i_1_n_5 ;
  wire \X0_input_557_fu_5416[0]_i_1_n_5 ;
  wire \X0_input_557_fu_5416_reg[0]_0 ;
  wire \X0_input_558_fu_5420[0]_i_1_n_5 ;
  wire \X0_input_559_fu_5424[0]_i_1_n_5 ;
  wire \X0_input_55_fu_3408[0]_i_1_n_5 ;
  wire \X0_input_560_fu_5428[0]_i_1_n_5 ;
  wire \X0_input_560_fu_5428_reg[0]_0 ;
  wire \X0_input_561_fu_5432[0]_i_1_n_5 ;
  wire \X0_input_562_fu_5436[0]_i_1_n_5 ;
  wire \X0_input_563_fu_5440[0]_i_1_n_5 ;
  wire \X0_input_564_fu_5444[0]_i_1_n_5 ;
  wire \X0_input_565_fu_5448[0]_i_1_n_5 ;
  wire \X0_input_566_fu_5452[0]_i_1_n_5 ;
  wire \X0_input_567_fu_5456[0]_i_1_n_5 ;
  wire \X0_input_568_fu_5460[0]_i_1_n_5 ;
  wire \X0_input_568_fu_5460_reg[0]_0 ;
  wire \X0_input_569_fu_5464[0]_i_1_n_5 ;
  wire \X0_input_56_fu_3412[0]_i_1_n_5 ;
  wire \X0_input_56_fu_3412_reg[0]_0 ;
  wire \X0_input_570_fu_5468[0]_i_1_n_5 ;
  wire \X0_input_571_fu_5472[0]_i_1_n_5 ;
  wire \X0_input_572_fu_5476[0]_i_1_n_5 ;
  wire \X0_input_572_fu_5476[0]_i_2_n_5 ;
  wire \X0_input_573_fu_5480[0]_i_1_n_5 ;
  wire \X0_input_573_fu_5480[0]_i_2_n_5 ;
  wire \X0_input_574_fu_5484[0]_i_1_n_5 ;
  wire \X0_input_574_fu_5484[0]_i_2_n_5 ;
  wire \X0_input_575_fu_5488[0]_i_1_n_5 ;
  wire \X0_input_575_fu_5488[0]_i_2_n_5 ;
  wire \X0_input_575_fu_5488_reg[0]_0 ;
  wire \X0_input_576_fu_5492[0]_i_1_n_5 ;
  wire \X0_input_577_fu_5496[0]_i_1_n_5 ;
  wire \X0_input_578_fu_5500[0]_i_1_n_5 ;
  wire \X0_input_579_fu_5504[0]_i_1_n_5 ;
  wire \X0_input_57_fu_3416[0]_i_1_n_5 ;
  wire \X0_input_580_fu_5508[0]_i_1_n_5 ;
  wire \X0_input_581_fu_5512[0]_i_1_n_5 ;
  wire \X0_input_582_fu_5516[0]_i_1_n_5 ;
  wire \X0_input_583_fu_5520[0]_i_1_n_5 ;
  wire \X0_input_584_fu_5524[0]_i_1_n_5 ;
  wire \X0_input_585_fu_5528[0]_i_1_n_5 ;
  wire \X0_input_586_fu_5532[0]_i_1_n_5 ;
  wire \X0_input_587_fu_5536[0]_i_1_n_5 ;
  wire \X0_input_588_fu_5540[0]_i_1_n_5 ;
  wire \X0_input_589_fu_5544[0]_i_1_n_5 ;
  wire \X0_input_58_fu_3420[0]_i_1_n_5 ;
  wire \X0_input_590_fu_5548[0]_i_1_n_5 ;
  wire \X0_input_591_fu_5552[0]_i_1_n_5 ;
  wire \X0_input_592_fu_5556[0]_i_1_n_5 ;
  wire \X0_input_593_fu_5560[0]_i_1_n_5 ;
  wire \X0_input_594_fu_5564[0]_i_1_n_5 ;
  wire \X0_input_595_fu_5568[0]_i_1_n_5 ;
  wire \X0_input_596_fu_5572[0]_i_1_n_5 ;
  wire \X0_input_596_fu_5572_reg[0]_0 ;
  wire \X0_input_597_fu_5576[0]_i_1_n_5 ;
  wire \X0_input_597_fu_5576_reg[0]_0 ;
  wire \X0_input_598_fu_5580[0]_i_1_n_5 ;
  wire \X0_input_599_fu_5584[0]_i_1_n_5 ;
  wire \X0_input_59_fu_3424[0]_i_1_n_5 ;
  wire \X0_input_5_fu_3208[0]_i_1_n_5 ;
  wire \X0_input_600_fu_5588[0]_i_1_n_5 ;
  wire \X0_input_601_fu_5592[0]_i_1_n_5 ;
  wire \X0_input_602_fu_5596[0]_i_1_n_5 ;
  wire \X0_input_603_fu_5600[0]_i_1_n_5 ;
  wire \X0_input_604_fu_5604[0]_i_1_n_5 ;
  wire \X0_input_605_fu_5608[0]_i_1_n_5 ;
  wire \X0_input_606_fu_5612[0]_i_1_n_5 ;
  wire \X0_input_607_fu_5616[0]_i_1_n_5 ;
  wire \X0_input_608_fu_5620[0]_i_1_n_5 ;
  wire \X0_input_609_fu_5624[0]_i_1_n_5 ;
  wire \X0_input_60_fu_3428[0]_i_1_n_5 ;
  wire \X0_input_60_fu_3428[0]_i_2_n_5 ;
  wire \X0_input_610_fu_5628[0]_i_1_n_5 ;
  wire \X0_input_611_fu_5632[0]_i_1_n_5 ;
  wire \X0_input_612_fu_5636[0]_i_1_n_5 ;
  wire \X0_input_613_fu_5640[0]_i_1_n_5 ;
  wire \X0_input_614_fu_5644[0]_i_1_n_5 ;
  wire \X0_input_615_fu_5648[0]_i_1_n_5 ;
  wire \X0_input_616_fu_5652[0]_i_1_n_5 ;
  wire \X0_input_617_fu_5656[0]_i_1_n_5 ;
  wire \X0_input_617_fu_5656_reg[0]_0 ;
  wire \X0_input_618_fu_5660[0]_i_1_n_5 ;
  wire \X0_input_619_fu_5664[0]_i_1_n_5 ;
  wire \X0_input_61_fu_3432[0]_i_1_n_5 ;
  wire \X0_input_61_fu_3432[0]_i_2_n_5 ;
  wire \X0_input_620_fu_5668[0]_i_1_n_5 ;
  wire \X0_input_621_fu_5672[0]_i_1_n_5 ;
  wire \X0_input_621_fu_5672_reg[0]_0 ;
  wire \X0_input_622_fu_5676[0]_i_1_n_5 ;
  wire \X0_input_623_fu_5680[0]_i_1_n_5 ;
  wire \X0_input_624_fu_5684[0]_i_1_n_5 ;
  wire \X0_input_625_fu_5688[0]_i_1_n_5 ;
  wire \X0_input_626_fu_5692[0]_i_1_n_5 ;
  wire \X0_input_627_fu_5696[0]_i_1_n_5 ;
  wire \X0_input_628_fu_5700[0]_i_1_n_5 ;
  wire \X0_input_629_fu_5704[0]_i_1_n_5 ;
  wire \X0_input_62_fu_3436[0]_i_1_n_5 ;
  wire \X0_input_62_fu_3436[0]_i_2_n_5 ;
  wire \X0_input_630_fu_5708[0]_i_1_n_5 ;
  wire \X0_input_631_fu_5712[0]_i_1_n_5 ;
  wire \X0_input_631_fu_5712_reg[0]_0 ;
  wire \X0_input_632_fu_5716[0]_i_1_n_5 ;
  wire \X0_input_633_fu_5720[0]_i_1_n_5 ;
  wire \X0_input_634_fu_5724[0]_i_1_n_5 ;
  wire \X0_input_635_fu_5728[0]_i_1_n_5 ;
  wire \X0_input_636_fu_5732[0]_i_1_n_5 ;
  wire \X0_input_636_fu_5732[0]_i_2_n_5 ;
  wire \X0_input_637_fu_5736[0]_i_1_n_5 ;
  wire \X0_input_637_fu_5736[0]_i_2_n_5 ;
  wire \X0_input_638_fu_5740[0]_i_1_n_5 ;
  wire \X0_input_638_fu_5740[0]_i_2_n_5 ;
  wire \X0_input_639_fu_5744[0]_i_1_n_5 ;
  wire \X0_input_639_fu_5744[0]_i_2_n_5 ;
  wire \X0_input_63_fu_3440[0]_i_1_n_5 ;
  wire \X0_input_63_fu_3440[0]_i_2_n_5 ;
  wire \X0_input_640_fu_5748[0]_i_1_n_5 ;
  wire \X0_input_641_fu_5752[0]_i_1_n_5 ;
  wire \X0_input_642_fu_5756[0]_i_1_n_5 ;
  wire \X0_input_643_fu_5760[0]_i_1_n_5 ;
  wire \X0_input_644_fu_5764[0]_i_1_n_5 ;
  wire \X0_input_645_fu_5768[0]_i_1_n_5 ;
  wire \X0_input_646_fu_5772[0]_i_1_n_5 ;
  wire \X0_input_647_fu_5776[0]_i_1_n_5 ;
  wire \X0_input_648_fu_5780[0]_i_1_n_5 ;
  wire \X0_input_649_fu_5784[0]_i_1_n_5 ;
  wire \X0_input_64_fu_3444[0]_i_1_n_5 ;
  wire \X0_input_650_fu_5788[0]_i_1_n_5 ;
  wire \X0_input_650_fu_5788_reg[0]_0 ;
  wire \X0_input_651_fu_5792[0]_i_1_n_5 ;
  wire \X0_input_652_fu_5796[0]_i_1_n_5 ;
  wire \X0_input_653_fu_5800[0]_i_1_n_5 ;
  wire \X0_input_654_fu_5804[0]_i_1_n_5 ;
  wire \X0_input_655_fu_5808[0]_i_1_n_5 ;
  wire \X0_input_656_fu_5812[0]_i_1_n_5 ;
  wire \X0_input_657_fu_5816[0]_i_1_n_5 ;
  wire \X0_input_658_fu_5820[0]_i_1_n_5 ;
  wire \X0_input_659_fu_5824[0]_i_1_n_5 ;
  wire \X0_input_659_fu_5824_reg[0]_0 ;
  wire \X0_input_65_fu_3448[0]_i_1_n_5 ;
  wire \X0_input_660_fu_5828[0]_i_1_n_5 ;
  wire \X0_input_661_fu_5832[0]_i_1_n_5 ;
  wire \X0_input_662_fu_5836[0]_i_1_n_5 ;
  wire \X0_input_663_fu_5840[0]_i_1_n_5 ;
  wire \X0_input_664_fu_5844[0]_i_1_n_5 ;
  wire \X0_input_665_fu_5848[0]_i_1_n_5 ;
  wire \X0_input_666_fu_5852[0]_i_1_n_5 ;
  wire \X0_input_667_fu_5856[0]_i_1_n_5 ;
  wire \X0_input_668_fu_5860[0]_i_1_n_5 ;
  wire \X0_input_668_fu_5860_reg[0]_0 ;
  wire \X0_input_669_fu_5864[0]_i_1_n_5 ;
  wire \X0_input_66_fu_3452[0]_i_1_n_5 ;
  wire \X0_input_670_fu_5868[0]_i_1_n_5 ;
  wire \X0_input_671_fu_5872[0]_i_1_n_5 ;
  wire \X0_input_672_fu_5876[0]_i_1_n_5 ;
  wire \X0_input_673_fu_5880[0]_i_1_n_5 ;
  wire \X0_input_674_fu_5884[0]_i_1_n_5 ;
  wire \X0_input_675_fu_5888[0]_i_1_n_5 ;
  wire \X0_input_676_fu_5892[0]_i_1_n_5 ;
  wire \X0_input_677_fu_5896[0]_i_1_n_5 ;
  wire \X0_input_678_fu_5900[0]_i_1_n_5 ;
  wire \X0_input_679_fu_5904[0]_i_1_n_5 ;
  wire \X0_input_67_fu_3456[0]_i_1_n_5 ;
  wire \X0_input_680_fu_5908[0]_i_1_n_5 ;
  wire \X0_input_681_fu_5912[0]_i_1_n_5 ;
  wire \X0_input_682_fu_5916[0]_i_1_n_5 ;
  wire \X0_input_683_fu_5920[0]_i_1_n_5 ;
  wire \X0_input_684_fu_5924[0]_i_1_n_5 ;
  wire \X0_input_685_fu_5928[0]_i_1_n_5 ;
  wire \X0_input_686_fu_5932[0]_i_1_n_5 ;
  wire \X0_input_687_fu_5936[0]_i_1_n_5 ;
  wire \X0_input_688_fu_5940[0]_i_1_n_5 ;
  wire \X0_input_689_fu_5944[0]_i_1_n_5 ;
  wire \X0_input_68_fu_3460[0]_i_1_n_5 ;
  wire \X0_input_690_fu_5948[0]_i_1_n_5 ;
  wire \X0_input_691_fu_5952[0]_i_1_n_5 ;
  wire \X0_input_692_fu_5956[0]_i_1_n_5 ;
  wire \X0_input_693_fu_5960[0]_i_1_n_5 ;
  wire \X0_input_694_fu_5964[0]_i_1_n_5 ;
  wire \X0_input_695_fu_5968[0]_i_1_n_5 ;
  wire \X0_input_696_fu_5972[0]_i_1_n_5 ;
  wire \X0_input_697_fu_5976[0]_i_1_n_5 ;
  wire \X0_input_698_fu_5980[0]_i_1_n_5 ;
  wire \X0_input_699_fu_5984[0]_i_1_n_5 ;
  wire \X0_input_69_fu_3464[0]_i_1_n_5 ;
  wire \X0_input_6_fu_3212[0]_i_1_n_5 ;
  wire \X0_input_700_fu_5988[0]_i_1_n_5 ;
  wire \X0_input_700_fu_5988[0]_i_2_n_5 ;
  wire \X0_input_701_fu_5992[0]_i_1_n_5 ;
  wire \X0_input_701_fu_5992[0]_i_2_n_5 ;
  wire \X0_input_702_fu_5996[0]_i_1_n_5 ;
  wire \X0_input_702_fu_5996[0]_i_2_n_5 ;
  wire \X0_input_703_fu_6000[0]_i_1_n_5 ;
  wire \X0_input_703_fu_6000[0]_i_2_n_5 ;
  wire \X0_input_704_fu_6004[0]_i_1_n_5 ;
  wire \X0_input_705_fu_6008[0]_i_1_n_5 ;
  wire \X0_input_706_fu_6012[0]_i_1_n_5 ;
  wire \X0_input_707_fu_6016[0]_i_1_n_5 ;
  wire \X0_input_708_fu_6020[0]_i_1_n_5 ;
  wire \X0_input_709_fu_6024[0]_i_1_n_5 ;
  wire \X0_input_70_fu_3468[0]_i_1_n_5 ;
  wire \X0_input_710_fu_6028[0]_i_1_n_5 ;
  wire \X0_input_710_fu_6028_reg[0]_0 ;
  wire \X0_input_711_fu_6032[0]_i_1_n_5 ;
  wire \X0_input_712_fu_6036[0]_i_1_n_5 ;
  wire \X0_input_713_fu_6040[0]_i_1_n_5 ;
  wire \X0_input_714_fu_6044[0]_i_1_n_5 ;
  wire \X0_input_715_fu_6048[0]_i_1_n_5 ;
  wire \X0_input_716_fu_6052[0]_i_1_n_5 ;
  wire \X0_input_717_fu_6056[0]_i_1_n_5 ;
  wire \X0_input_718_fu_6060[0]_i_1_n_5 ;
  wire \X0_input_719_fu_6064[0]_i_1_n_5 ;
  wire \X0_input_719_fu_6064[0]_i_2_n_5 ;
  wire \X0_input_71_fu_3472[0]_i_1_n_5 ;
  wire \X0_input_720_fu_6068[0]_i_1_n_5 ;
  wire \X0_input_721_fu_6072[0]_i_1_n_5 ;
  wire \X0_input_722_fu_6076[0]_i_1_n_5 ;
  wire \X0_input_723_fu_6080[0]_i_1_n_5 ;
  wire \X0_input_723_fu_6080[0]_i_2_n_5 ;
  wire \X0_input_724_fu_6084[0]_i_1_n_5 ;
  wire \X0_input_724_fu_6084_reg[0]_0 ;
  wire \X0_input_725_fu_6088[0]_i_1_n_5 ;
  wire \X0_input_726_fu_6092[0]_i_1_n_5 ;
  wire \X0_input_727_fu_6096[0]_i_1_n_5 ;
  wire \X0_input_727_fu_6096[0]_i_2_n_5 ;
  wire \X0_input_728_fu_6100[0]_i_1_n_5 ;
  wire \X0_input_729_fu_6104[0]_i_1_n_5 ;
  wire \X0_input_72_fu_3476[0]_i_1_n_5 ;
  wire \X0_input_730_fu_6108[0]_i_1_n_5 ;
  wire \X0_input_731_fu_6112[0]_i_1_n_5 ;
  wire \X0_input_731_fu_6112[0]_i_2_n_5 ;
  wire \X0_input_732_fu_6116[0]_i_1_n_5 ;
  wire \X0_input_733_fu_6120[0]_i_1_n_5 ;
  wire \X0_input_734_fu_6124[0]_i_1_n_5 ;
  wire \X0_input_735_fu_6128[0]_i_1_n_5 ;
  wire \X0_input_735_fu_6128[0]_i_2_n_5 ;
  wire \X0_input_736_fu_6132[0]_i_1_n_5 ;
  wire \X0_input_736_fu_6132_reg[0]_0 ;
  wire \X0_input_737_fu_6136[0]_i_1_n_5 ;
  wire \X0_input_738_fu_6140[0]_i_1_n_5 ;
  wire \X0_input_738_fu_6140_reg[0]_0 ;
  wire \X0_input_739_fu_6144[0]_i_1_n_5 ;
  wire \X0_input_739_fu_6144[0]_i_2_n_5 ;
  wire \X0_input_73_fu_3480[0]_i_1_n_5 ;
  wire \X0_input_740_fu_6148[0]_i_1_n_5 ;
  wire \X0_input_741_fu_6152[0]_i_1_n_5 ;
  wire \X0_input_742_fu_6156[0]_i_1_n_5 ;
  wire \X0_input_743_fu_6160[0]_i_1_n_5 ;
  wire \X0_input_743_fu_6160[0]_i_2_n_5 ;
  wire \X0_input_744_fu_6164[0]_i_1_n_5 ;
  wire \X0_input_745_fu_6168[0]_i_1_n_5 ;
  wire \X0_input_745_fu_6168_reg[0]_0 ;
  wire \X0_input_746_fu_6172[0]_i_1_n_5 ;
  wire \X0_input_747_fu_6176[0]_i_1_n_5 ;
  wire \X0_input_747_fu_6176[0]_i_2_n_5 ;
  wire \X0_input_748_fu_6180[0]_i_1_n_5 ;
  wire \X0_input_749_fu_6184[0]_i_1_n_5 ;
  wire \X0_input_74_fu_3484[0]_i_1_n_5 ;
  wire \X0_input_750_fu_6188[0]_i_1_n_5 ;
  wire \X0_input_751_fu_6192[0]_i_1_n_5 ;
  wire \X0_input_751_fu_6192[0]_i_2_n_5 ;
  wire \X0_input_752_fu_6196[0]_i_1_n_5 ;
  wire \X0_input_753_fu_6200[0]_i_1_n_5 ;
  wire \X0_input_753_fu_6200_reg[0]_0 ;
  wire \X0_input_754_fu_6204[0]_i_1_n_5 ;
  wire \X0_input_754_fu_6204_reg[0]_0 ;
  wire \X0_input_755_fu_6208[0]_i_1_n_5 ;
  wire \X0_input_755_fu_6208[0]_i_2_n_5 ;
  wire \X0_input_756_fu_6212[0]_i_1_n_5 ;
  wire \X0_input_757_fu_6216[0]_i_1_n_5 ;
  wire \X0_input_758_fu_6220[0]_i_1_n_5 ;
  wire \X0_input_759_fu_6224[0]_i_1_n_5 ;
  wire \X0_input_759_fu_6224[0]_i_2_n_5 ;
  wire \X0_input_75_fu_3488[0]_i_1_n_5 ;
  wire \X0_input_760_fu_6228[0]_i_1_n_5 ;
  wire \X0_input_761_fu_6232[0]_i_1_n_5 ;
  wire \X0_input_762_fu_6236[0]_i_1_n_5 ;
  wire \X0_input_763_fu_6240[0]_i_1_n_5 ;
  wire \X0_input_763_fu_6240[0]_i_2_n_5 ;
  wire \X0_input_764_fu_6244[0]_i_1_n_5 ;
  wire \X0_input_764_fu_6244[0]_i_2_n_5 ;
  wire \X0_input_765_fu_6248[0]_i_1_n_5 ;
  wire \X0_input_765_fu_6248[0]_i_2_n_5 ;
  wire \X0_input_765_fu_6248[0]_i_3_n_5 ;
  wire \X0_input_766_fu_6252[0]_i_1_n_5 ;
  wire \X0_input_766_fu_6252[0]_i_2_n_5 ;
  wire \X0_input_767_fu_6256[0]_i_1_n_5 ;
  wire \X0_input_767_fu_6256[0]_i_2_n_5 ;
  wire \X0_input_767_fu_6256[0]_i_3_n_5 ;
  wire \X0_input_767_fu_6256[0]_i_4_n_5 ;
  wire \X0_input_767_fu_6256_reg[0]_0 ;
  wire \X0_input_768_fu_6260[0]_i_1_n_5 ;
  wire \X0_input_769_fu_6264[0]_i_1_n_5 ;
  wire \X0_input_76_fu_3492[0]_i_1_n_5 ;
  wire \X0_input_770_fu_6268[0]_i_1_n_5 ;
  wire \X0_input_771_fu_6272[0]_i_1_n_5 ;
  wire \X0_input_771_fu_6272[0]_i_2_n_5 ;
  wire \X0_input_772_fu_6276[0]_i_1_n_5 ;
  wire \X0_input_773_fu_6280[0]_i_1_n_5 ;
  wire \X0_input_774_fu_6284[0]_i_1_n_5 ;
  wire \X0_input_775_fu_6288[0]_i_1_n_5 ;
  wire \X0_input_775_fu_6288[0]_i_2_n_5 ;
  wire \X0_input_776_fu_6292[0]_i_1_n_5 ;
  wire \X0_input_777_fu_6296[0]_i_1_n_5 ;
  wire \X0_input_778_fu_6300[0]_i_1_n_5 ;
  wire \X0_input_779_fu_6304[0]_i_1_n_5 ;
  wire \X0_input_779_fu_6304[0]_i_2_n_5 ;
  wire \X0_input_77_fu_3496[0]_i_1_n_5 ;
  wire \X0_input_780_fu_6308[0]_i_1_n_5 ;
  wire \X0_input_780_fu_6308[0]_i_2_n_5 ;
  wire \X0_input_781_fu_6312[0]_i_1_n_5 ;
  wire \X0_input_781_fu_6312[0]_i_2_n_5 ;
  wire \X0_input_781_fu_6312[0]_i_3_n_5 ;
  wire \X0_input_782_fu_6316[0]_i_1_n_5 ;
  wire \X0_input_782_fu_6316[0]_i_2_n_5 ;
  wire \X0_input_782_fu_6316[0]_i_3_n_5 ;
  wire \X0_input_783_fu_6320[0]_i_1_n_5 ;
  wire \X0_input_783_fu_6320[0]_i_2_n_5 ;
  wire \X0_input_783_fu_6320[0]_i_3_n_5 ;
  wire \X0_input_783_fu_6320[0]_i_4_n_5 ;
  wire \X0_input_783_fu_6320[0]_i_5_n_5 ;
  wire \X0_input_78_fu_3500[0]_i_1_n_5 ;
  wire \X0_input_79_fu_3504[0]_i_1_n_5 ;
  wire \X0_input_7_fu_3216[0]_i_1_n_5 ;
  wire \X0_input_80_fu_3508[0]_i_1_n_5 ;
  wire \X0_input_81_fu_3512[0]_i_1_n_5 ;
  wire \X0_input_82_fu_3516[0]_i_1_n_5 ;
  wire \X0_input_83_fu_3520[0]_i_1_n_5 ;
  wire \X0_input_84_fu_3524[0]_i_1_n_5 ;
  wire \X0_input_85_fu_3528[0]_i_1_n_5 ;
  wire \X0_input_86_fu_3532[0]_i_1_n_5 ;
  wire \X0_input_87_fu_3536[0]_i_1_n_5 ;
  wire \X0_input_88_fu_3540[0]_i_1_n_5 ;
  wire \X0_input_89_fu_3544[0]_i_1_n_5 ;
  wire \X0_input_8_fu_3220[0]_i_1_n_5 ;
  wire \X0_input_90_fu_3548[0]_i_1_n_5 ;
  wire \X0_input_91_fu_3552[0]_i_1_n_5 ;
  wire \X0_input_92_fu_3556[0]_i_1_n_5 ;
  wire \X0_input_93_fu_3560[0]_i_1_n_5 ;
  wire \X0_input_94_fu_3564[0]_i_1_n_5 ;
  wire \X0_input_95_fu_3568[0]_i_1_n_5 ;
  wire \X0_input_96_fu_3572[0]_i_1_n_5 ;
  wire \X0_input_97_fu_3576[0]_i_1_n_5 ;
  wire \X0_input_98_fu_3580[0]_i_1_n_5 ;
  wire \X0_input_99_fu_3584[0]_i_1_n_5 ;
  wire \X0_input_9_fu_3224[0]_i_1_n_5 ;
  wire \X0_input_fu_3188[0]_i_1_n_5 ;
  wire [2:0]add_ln51_101_fu_14824_p2;
  wire [2:0]add_ln51_106_fu_14862_p2;
  wire [2:0]add_ln51_112_fu_14900_p2;
  wire [2:0]add_ln51_117_fu_14938_p2;
  wire [2:0]add_ln51_124_fu_14976_p2;
  wire [2:0]add_ln51_129_fu_15014_p2;
  wire [2:0]add_ln51_135_fu_15052_p2;
  wire [1:0]add_ln51_137_fu_15064_p2;
  wire [1:0]add_ln51_138_fu_15070_p2;
  wire [1:0]add_ln51_139_fu_15076_p2;
  wire [2:0]add_ln51_149_fu_15114_p2;
  wire [2:0]add_ln51_154_fu_15152_p2;
  wire [2:0]add_ln51_15_fu_14320_p2;
  wire [2:0]add_ln51_160_fu_15190_p2;
  wire [2:0]add_ln51_165_fu_15228_p2;
  wire [2:0]add_ln51_172_fu_15266_p2;
  wire [2:0]add_ln51_177_fu_15304_p2;
  wire [2:0]add_ln51_183_fu_15342_p2;
  wire [1:0]add_ln51_185_fu_15354_p2;
  wire [1:0]add_ln51_186_fu_15360_p2;
  wire [1:0]add_ln51_187_fu_15366_p2;
  wire [2:0]add_ln51_199_fu_15404_p2;
  wire [2:0]add_ln51_204_fu_15442_p2;
  wire [2:0]add_ln51_20_fu_14358_p2;
  wire [2:0]add_ln51_210_fu_15480_p2;
  wire [2:0]add_ln51_215_fu_15518_p2;
  wire [2:0]add_ln51_222_fu_15556_p2;
  wire [2:0]add_ln51_227_fu_15594_p2;
  wire [2:0]add_ln51_233_fu_15632_p2;
  wire [1:0]add_ln51_235_fu_15644_p2;
  wire [1:0]add_ln51_236_fu_15650_p2;
  wire [1:0]add_ln51_237_fu_15656_p2;
  wire [2:0]add_ln51_247_fu_15694_p2;
  wire [2:0]add_ln51_252_fu_15732_p2;
  wire [2:0]add_ln51_258_fu_15770_p2;
  wire [2:0]add_ln51_263_fu_15808_p2;
  wire [2:0]add_ln51_270_fu_15846_p2;
  wire [2:0]add_ln51_275_fu_15884_p2;
  wire [2:0]add_ln51_27_fu_14396_p2;
  wire [2:0]add_ln51_281_fu_15922_p2;
  wire [1:0]add_ln51_283_fu_15934_p2;
  wire [1:0]add_ln51_284_fu_15940_p2;
  wire [1:0]add_ln51_285_fu_15946_p2;
  wire [2:0]add_ln51_296_fu_15984_p2;
  wire [2:0]add_ln51_301_fu_16022_p2;
  wire [2:0]add_ln51_307_fu_16060_p2;
  wire [2:0]add_ln51_312_fu_16098_p2;
  wire [2:0]add_ln51_319_fu_16136_p2;
  wire [2:0]add_ln51_324_fu_16174_p2;
  wire [2:0]add_ln51_32_fu_14434_p2;
  wire [2:0]add_ln51_330_fu_16212_p2;
  wire [1:0]add_ln51_332_fu_16224_p2;
  wire [1:0]add_ln51_333_fu_16230_p2;
  wire [1:0]add_ln51_334_fu_16236_p2;
  wire [2:0]add_ln51_344_fu_16274_p2;
  wire [2:0]add_ln51_349_fu_16312_p2;
  wire [2:0]add_ln51_355_fu_16350_p2;
  wire [2:0]add_ln51_360_fu_16388_p2;
  wire [2:0]add_ln51_367_fu_16426_p2;
  wire [2:0]add_ln51_372_fu_16464_p2;
  wire [2:0]add_ln51_378_fu_16502_p2;
  wire [1:0]add_ln51_380_fu_16514_p2;
  wire [1:0]add_ln51_381_fu_16520_p2;
  wire [1:0]add_ln51_382_fu_16526_p2;
  wire [2:0]add_ln51_38_fu_14472_p2;
  wire [2:0]add_ln51_395_fu_16564_p2;
  wire [2:0]add_ln51_400_fu_16602_p2;
  wire [2:0]add_ln51_406_fu_16640_p2;
  wire [1:0]add_ln51_40_fu_14484_p2;
  wire [2:0]add_ln51_411_fu_16678_p2;
  wire [2:0]add_ln51_418_fu_16716_p2;
  wire [1:0]add_ln51_41_fu_14490_p2;
  wire [2:0]add_ln51_423_fu_16754_p2;
  wire [2:0]add_ln51_429_fu_16792_p2;
  wire [1:0]add_ln51_42_fu_14496_p2;
  wire [0:0]add_ln51_431_fu_16804_p2;
  wire [2:0]add_ln51_443_fu_16854_p2;
  wire [2:0]add_ln51_448_fu_16892_p2;
  wire [2:0]add_ln51_454_fu_16930_p2;
  wire [2:0]add_ln51_459_fu_16968_p2;
  wire [2:0]add_ln51_466_fu_17006_p2;
  wire [2:0]add_ln51_471_fu_17044_p2;
  wire [2:0]add_ln51_477_fu_17082_p2;
  wire [0:0]add_ln51_479_fu_17094_p2;
  wire [2:0]add_ln51_492_fu_17144_p2;
  wire [2:0]add_ln51_497_fu_17182_p2;
  wire [2:0]add_ln51_4_fu_14244_p2;
  wire [2:0]add_ln51_503_fu_17220_p2;
  wire [2:0]add_ln51_508_fu_17258_p2;
  wire [2:0]add_ln51_515_fu_17296_p2;
  wire [2:0]add_ln51_520_fu_17334_p2;
  wire [2:0]add_ln51_526_fu_17372_p2;
  wire [0:0]add_ln51_528_fu_17384_p2;
  wire [2:0]add_ln51_52_fu_14534_p2;
  wire [2:0]add_ln51_540_fu_17434_p2;
  wire [2:0]add_ln51_545_fu_17472_p2;
  wire [2:0]add_ln51_551_fu_17510_p2;
  wire [2:0]add_ln51_556_fu_17548_p2;
  wire [2:0]add_ln51_563_fu_17586_p2;
  wire [2:0]add_ln51_568_fu_17624_p2;
  wire [2:0]add_ln51_574_fu_17662_p2;
  wire [0:0]add_ln51_576_fu_17674_p2;
  wire [2:0]add_ln51_57_fu_14572_p2;
  wire [2:0]add_ln51_590_fu_17724_p2;
  wire [2:0]add_ln51_595_fu_17762_p2;
  wire [2:0]add_ln51_601_fu_17800_p2;
  wire [2:0]add_ln51_606_fu_17838_p2;
  wire [2:0]add_ln51_613_fu_17876_p2;
  wire [2:0]add_ln51_618_fu_17914_p2;
  wire [2:0]add_ln51_624_fu_17952_p2;
  wire [0:0]add_ln51_626_fu_17964_p2;
  wire [2:0]add_ln51_638_fu_18014_p2;
  wire [2:0]add_ln51_63_fu_14610_p2;
  wire [2:0]add_ln51_643_fu_18052_p2;
  wire [2:0]add_ln51_649_fu_18090_p2;
  wire [2:0]add_ln51_654_fu_18128_p2;
  wire [2:0]add_ln51_661_fu_18166_p2;
  wire [2:0]add_ln51_666_fu_18204_p2;
  wire [2:0]add_ln51_672_fu_18242_p2;
  wire [0:0]add_ln51_674_fu_18254_p2;
  wire [2:0]add_ln51_687_fu_18304_p2;
  wire [2:0]add_ln51_68_fu_14648_p2;
  wire [2:0]add_ln51_692_fu_18342_p2;
  wire [2:0]add_ln51_698_fu_18380_p2;
  wire [2:0]add_ln51_703_fu_18418_p2;
  wire [2:0]add_ln51_710_fu_18456_p2;
  wire [2:0]add_ln51_715_fu_18494_p2;
  wire [2:0]add_ln51_721_fu_18532_p2;
  wire [0:0]add_ln51_723_fu_18544_p2;
  wire [2:0]add_ln51_735_fu_18594_p2;
  wire [2:0]add_ln51_740_fu_18632_p2;
  wire [2:0]add_ln51_746_fu_18670_p2;
  wire [2:0]add_ln51_751_fu_18708_p2;
  wire [2:0]add_ln51_758_fu_18746_p2;
  wire [2:0]add_ln51_75_fu_14686_p2;
  wire [2:0]add_ln51_763_fu_18784_p2;
  wire [2:0]add_ln51_769_fu_18822_p2;
  wire [0:0]add_ln51_771_fu_18834_p2;
  wire [2:0]add_ln51_80_fu_14724_p2;
  wire [2:0]add_ln51_86_fu_14762_p2;
  wire [1:0]add_ln51_88_fu_14774_p2;
  wire [1:0]add_ln51_89_fu_14780_p2;
  wire [1:0]add_ln51_90_fu_14786_p2;
  wire [2:0]add_ln51_9_fu_14282_p2;
  wire [9:0]add_ln88_fu_11844_p2;
  wire [31:30]add_ln92_fu_11865_p2;
  wire add_ln92_fu_11865_p2_carry__0_n_5;
  wire add_ln92_fu_11865_p2_carry__0_n_6;
  wire add_ln92_fu_11865_p2_carry__0_n_7;
  wire add_ln92_fu_11865_p2_carry__0_n_8;
  wire [3:0]add_ln92_fu_11865_p2_carry__1_0;
  wire add_ln92_fu_11865_p2_carry__1_n_5;
  wire add_ln92_fu_11865_p2_carry__1_n_6;
  wire add_ln92_fu_11865_p2_carry__1_n_7;
  wire add_ln92_fu_11865_p2_carry__1_n_8;
  wire [3:0]add_ln92_fu_11865_p2_carry__2_0;
  wire add_ln92_fu_11865_p2_carry__2_n_5;
  wire add_ln92_fu_11865_p2_carry__2_n_6;
  wire add_ln92_fu_11865_p2_carry__2_n_7;
  wire add_ln92_fu_11865_p2_carry__2_n_8;
  wire [3:0]add_ln92_fu_11865_p2_carry__3_0;
  wire add_ln92_fu_11865_p2_carry__3_n_5;
  wire add_ln92_fu_11865_p2_carry__3_n_6;
  wire add_ln92_fu_11865_p2_carry__3_n_7;
  wire add_ln92_fu_11865_p2_carry__3_n_8;
  wire [3:0]add_ln92_fu_11865_p2_carry__4_0;
  wire add_ln92_fu_11865_p2_carry__4_n_5;
  wire add_ln92_fu_11865_p2_carry__4_n_6;
  wire add_ln92_fu_11865_p2_carry__4_n_7;
  wire add_ln92_fu_11865_p2_carry__4_n_8;
  wire [3:0]add_ln92_fu_11865_p2_carry__5_0;
  wire add_ln92_fu_11865_p2_carry_n_5;
  wire add_ln92_fu_11865_p2_carry_n_6;
  wire add_ln92_fu_11865_p2_carry_n_7;
  wire add_ln92_fu_11865_p2_carry_n_8;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [0:0]ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]ap_sig_allocacmp_i_2;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_10_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_119_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_124_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_12_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_142_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_151_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_155_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_167_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_173_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_174_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_190_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_19_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_206_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_208_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_218_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_219_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_222_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_238_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_242_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_273_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_278_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_280_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_290_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_291_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_295_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_301_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_307_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_310_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_31_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_321_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_326_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_335_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_336_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_341_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_343_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_344_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_349_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_359_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_361_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_367_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_372_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_40_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_412_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_417_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_41_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_421_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_432_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_433_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_437_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_447_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_449_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_454_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_465_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_470_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_479_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_497_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_4_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_501_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_512_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_513_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_514_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_521_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_524_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_530_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_531_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_557_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_560_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_565_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_568_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_56_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_575_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_596_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_597_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_604_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_608_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_617_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_621_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_628_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_631_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_632_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_63_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_650_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_659_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_65_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_668_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_677_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_688_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_689_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_68_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_704_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_708_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_70_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_710_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_712_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_716_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_717_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_721_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_724_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_725_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_734_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_736_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_738_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_743_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_745_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_748_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_753_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_754_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_764_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_767_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_770_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_7_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_9_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg;
  wire [9:0]i_2_reg_23648;
  wire i_fu_3184;
  wire \i_fu_3184_reg_n_5_[0] ;
  wire \i_fu_3184_reg_n_5_[1] ;
  wire \i_fu_3184_reg_n_5_[2] ;
  wire \i_fu_3184_reg_n_5_[3] ;
  wire \i_fu_3184_reg_n_5_[4] ;
  wire \i_fu_3184_reg_n_5_[5] ;
  wire \i_fu_3184_reg_n_5_[6] ;
  wire \i_fu_3184_reg_n_5_[7] ;
  wire \i_fu_3184_reg_n_5_[8] ;
  wire \i_fu_3184_reg_n_5_[9] ;
  wire [3:0]NLW_add_ln92_fu_11865_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln92_fu_11865_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln92_fu_11865_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln92_fu_11865_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_add_ln92_fu_11865_p2_carry__3_O_UNCONNECTED;
  wire [2:0]NLW_add_ln92_fu_11865_p2_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_add_ln92_fu_11865_p2_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln92_fu_11865_p2_carry__5_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_100_fu_3588[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out),
        .O(\X0_input_100_fu_3588[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_100_fu_3588_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_100_fu_3588[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_101_fu_3592[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out),
        .O(\X0_input_101_fu_3592[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_101_fu_3592_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_101_fu_3592[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_102_fu_3596[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out),
        .O(\X0_input_102_fu_3596[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_102_fu_3596_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_102_fu_3596[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_103_fu_3600[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out),
        .O(\X0_input_103_fu_3600[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_103_fu_3600_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_103_fu_3600[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_104_fu_3604[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out),
        .O(\X0_input_104_fu_3604[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_104_fu_3604_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_104_fu_3604[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_105_fu_3608[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out),
        .O(\X0_input_105_fu_3608[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_105_fu_3608_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_105_fu_3608[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_106_fu_3612[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out),
        .O(\X0_input_106_fu_3612[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_106_fu_3612_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_106_fu_3612[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_107_fu_3616[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out),
        .O(\X0_input_107_fu_3616[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_107_fu_3616_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_107_fu_3616[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_108_fu_3620[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out),
        .O(\X0_input_108_fu_3620[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_108_fu_3620_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_108_fu_3620[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_109_fu_3624[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out),
        .O(\X0_input_109_fu_3624[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_109_fu_3624_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_109_fu_3624[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_10_fu_3228[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_10_out),
        .O(\X0_input_10_fu_3228[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_10_fu_3228_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_10_fu_3228[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_10_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_110_fu_3628[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out),
        .O(\X0_input_110_fu_3628[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_110_fu_3628_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_110_fu_3628[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_111_fu_3632[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out),
        .O(\X0_input_111_fu_3632[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_111_fu_3632_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_111_fu_3632[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_112_fu_3636[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out),
        .O(\X0_input_112_fu_3636[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_112_fu_3636_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_112_fu_3636[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_113_fu_3640[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out),
        .O(\X0_input_113_fu_3640[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_113_fu_3640_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_113_fu_3640[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_114_fu_3644[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out),
        .O(\X0_input_114_fu_3644[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_114_fu_3644_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_114_fu_3644[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_115_fu_3648[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out),
        .O(\X0_input_115_fu_3648[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_115_fu_3648_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_115_fu_3648[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_116_fu_3652[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out),
        .O(\X0_input_116_fu_3652[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_116_fu_3652_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_116_fu_3652[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_117_fu_3656[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out),
        .O(\X0_input_117_fu_3656[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_117_fu_3656_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_117_fu_3656[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_118_fu_3660[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out),
        .O(\X0_input_118_fu_3660[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_118_fu_3660_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_118_fu_3660[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_119_fu_3664[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_119_out),
        .O(\X0_input_119_fu_3664[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_119_fu_3664_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_119_fu_3664[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_119_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_11_fu_3232[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out),
        .O(\X0_input_11_fu_3232[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_11_fu_3232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_11_fu_3232[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_120_fu_3668[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out),
        .O(\X0_input_120_fu_3668[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_120_fu_3668_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_120_fu_3668[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_121_fu_3672[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out),
        .O(\X0_input_121_fu_3672[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_121_fu_3672_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_121_fu_3672[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_122_fu_3676[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out),
        .O(\X0_input_122_fu_3676[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_122_fu_3676_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_122_fu_3676[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_123_fu_3680[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out),
        .O(\X0_input_123_fu_3680[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_123_fu_3680_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_123_fu_3680[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_124_fu_3684[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_124_out),
        .O(\X0_input_124_fu_3684[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \X0_input_124_fu_3684[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_124_fu_3684[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_124_fu_3684_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_124_fu_3684[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_124_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_125_fu_3688[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out),
        .O(\X0_input_125_fu_3688[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \X0_input_125_fu_3688[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_125_fu_3688[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_125_fu_3688_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_125_fu_3688[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_126_fu_3692[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out),
        .O(\X0_input_126_fu_3692[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \X0_input_126_fu_3692[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_126_fu_3692[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_126_fu_3692_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_126_fu_3692[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_127_fu_3696[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out),
        .O(\X0_input_127_fu_3696[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \X0_input_127_fu_3696[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_127_fu_3696[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_127_fu_3696_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_127_fu_3696[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_128_fu_3700[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out),
        .O(\X0_input_128_fu_3700[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_128_fu_3700_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_128_fu_3700[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_129_fu_3704[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out),
        .O(\X0_input_129_fu_3704[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_129_fu_3704_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_129_fu_3704[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_12_fu_3236[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_12_out),
        .O(\X0_input_12_fu_3236[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_12_fu_3236_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_12_fu_3236[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_12_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_130_fu_3708[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out),
        .O(\X0_input_130_fu_3708[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_130_fu_3708_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_130_fu_3708[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_131_fu_3712[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out),
        .O(\X0_input_131_fu_3712[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_131_fu_3712_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_131_fu_3712[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_132_fu_3716[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out),
        .O(\X0_input_132_fu_3716[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_132_fu_3716_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_132_fu_3716[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_133_fu_3720[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out),
        .O(\X0_input_133_fu_3720[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_133_fu_3720_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_133_fu_3720[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_134_fu_3724[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out),
        .O(\X0_input_134_fu_3724[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_134_fu_3724_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_134_fu_3724[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_135_fu_3728[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out),
        .O(\X0_input_135_fu_3728[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_135_fu_3728_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_135_fu_3728[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_136_fu_3732[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out),
        .O(\X0_input_136_fu_3732[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_136_fu_3732_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_136_fu_3732[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_137_fu_3736[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out),
        .O(\X0_input_137_fu_3736[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_137_fu_3736_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_137_fu_3736[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_138_fu_3740[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out),
        .O(\X0_input_138_fu_3740[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_138_fu_3740_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_138_fu_3740[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_139_fu_3744[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out),
        .O(\X0_input_139_fu_3744[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_139_fu_3744_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_139_fu_3744[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_13_fu_3240[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out),
        .O(\X0_input_13_fu_3240[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_13_fu_3240_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_13_fu_3240[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_140_fu_3748[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out),
        .O(\X0_input_140_fu_3748[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_140_fu_3748_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_140_fu_3748[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_141_fu_3752[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out),
        .O(\X0_input_141_fu_3752[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_141_fu_3752_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_141_fu_3752[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_142_fu_3756[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_142_out),
        .O(\X0_input_142_fu_3756[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_142_fu_3756_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_142_fu_3756[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_142_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_143_fu_3760[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out),
        .O(\X0_input_143_fu_3760[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_143_fu_3760_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_143_fu_3760[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_144_fu_3764[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out),
        .O(\X0_input_144_fu_3764[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_144_fu_3764_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_144_fu_3764[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_145_fu_3768[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out),
        .O(\X0_input_145_fu_3768[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_145_fu_3768_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_145_fu_3768[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_146_fu_3772[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out),
        .O(\X0_input_146_fu_3772[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_146_fu_3772_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_146_fu_3772[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_147_fu_3776[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out),
        .O(\X0_input_147_fu_3776[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_147_fu_3776_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_147_fu_3776[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_148_fu_3780[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out),
        .O(\X0_input_148_fu_3780[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_148_fu_3780_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_148_fu_3780[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_149_fu_3784[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out),
        .O(\X0_input_149_fu_3784[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_149_fu_3784_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_149_fu_3784[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_14_fu_3244[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out),
        .O(\X0_input_14_fu_3244[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_14_fu_3244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_14_fu_3244[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_150_fu_3788[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out),
        .O(\X0_input_150_fu_3788[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_150_fu_3788_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_150_fu_3788[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_151_fu_3792[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_151_out),
        .O(\X0_input_151_fu_3792[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_151_fu_3792_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_151_fu_3792[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_151_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_152_fu_3796[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out),
        .O(\X0_input_152_fu_3796[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_152_fu_3796_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_152_fu_3796[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_153_fu_3800[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out),
        .O(\X0_input_153_fu_3800[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_153_fu_3800_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_153_fu_3800[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_154_fu_3804[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out),
        .O(\X0_input_154_fu_3804[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_154_fu_3804_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_154_fu_3804[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_155_fu_3808[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_155_out),
        .O(\X0_input_155_fu_3808[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_155_fu_3808_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_155_fu_3808[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_155_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_156_fu_3812[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out),
        .O(\X0_input_156_fu_3812[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_156_fu_3812_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_156_fu_3812[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_157_fu_3816[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out),
        .O(\X0_input_157_fu_3816[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_157_fu_3816_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_157_fu_3816[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_158_fu_3820[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out),
        .O(\X0_input_158_fu_3820[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_158_fu_3820_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_158_fu_3820[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_159_fu_3824[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out),
        .O(\X0_input_159_fu_3824[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_159_fu_3824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_159_fu_3824[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_15_fu_3248[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out),
        .O(\X0_input_15_fu_3248[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_15_fu_3248_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_15_fu_3248[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_160_fu_3828[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out),
        .O(\X0_input_160_fu_3828[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_160_fu_3828_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_160_fu_3828[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_161_fu_3832[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out),
        .O(\X0_input_161_fu_3832[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_161_fu_3832_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_161_fu_3832[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_162_fu_3836[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out),
        .O(\X0_input_162_fu_3836[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_162_fu_3836_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_162_fu_3836[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_163_fu_3840[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out),
        .O(\X0_input_163_fu_3840[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_163_fu_3840_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_163_fu_3840[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_164_fu_3844[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out),
        .O(\X0_input_164_fu_3844[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_164_fu_3844_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_164_fu_3844[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_165_fu_3848[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out),
        .O(\X0_input_165_fu_3848[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_165_fu_3848_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_165_fu_3848[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_166_fu_3852[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out),
        .O(\X0_input_166_fu_3852[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_166_fu_3852_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_166_fu_3852[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_167_fu_3856[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_167_out),
        .O(\X0_input_167_fu_3856[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_167_fu_3856_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_167_fu_3856[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_167_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_168_fu_3860[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out),
        .O(\X0_input_168_fu_3860[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_168_fu_3860_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_168_fu_3860[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_169_fu_3864[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out),
        .O(\X0_input_169_fu_3864[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_169_fu_3864_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_169_fu_3864[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_16_fu_3252[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out),
        .O(\X0_input_16_fu_3252[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_16_fu_3252_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_16_fu_3252[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_170_fu_3868[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out),
        .O(\X0_input_170_fu_3868[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_170_fu_3868_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_170_fu_3868[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_171_fu_3872[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out),
        .O(\X0_input_171_fu_3872[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_171_fu_3872_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_171_fu_3872[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_172_fu_3876[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out),
        .O(\X0_input_172_fu_3876[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_172_fu_3876_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_172_fu_3876[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_173_fu_3880[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_173_out),
        .O(\X0_input_173_fu_3880[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_173_fu_3880_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_173_fu_3880[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_173_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_174_fu_3884[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_174_out),
        .O(\X0_input_174_fu_3884[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_174_fu_3884_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_174_fu_3884[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_174_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_175_fu_3888[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out),
        .O(\X0_input_175_fu_3888[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_175_fu_3888_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_175_fu_3888[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_176_fu_3892[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out),
        .O(\X0_input_176_fu_3892[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_176_fu_3892_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_176_fu_3892[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_177_fu_3896[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out),
        .O(\X0_input_177_fu_3896[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_177_fu_3896_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_177_fu_3896[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_178_fu_3900[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out),
        .O(\X0_input_178_fu_3900[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_178_fu_3900_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_178_fu_3900[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_179_fu_3904[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out),
        .O(\X0_input_179_fu_3904[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_179_fu_3904_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_179_fu_3904[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_17_fu_3256[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out),
        .O(\X0_input_17_fu_3256[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_17_fu_3256_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_17_fu_3256[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_180_fu_3908[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out),
        .O(\X0_input_180_fu_3908[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_180_fu_3908_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_180_fu_3908[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_181_fu_3912[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out),
        .O(\X0_input_181_fu_3912[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_181_fu_3912_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_181_fu_3912[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_182_fu_3916[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out),
        .O(\X0_input_182_fu_3916[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_182_fu_3916_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_182_fu_3916[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_183_fu_3920[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out),
        .O(\X0_input_183_fu_3920[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_183_fu_3920_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_183_fu_3920[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_184_fu_3924[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out),
        .O(\X0_input_184_fu_3924[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_184_fu_3924_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_184_fu_3924[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_185_fu_3928[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out),
        .O(\X0_input_185_fu_3928[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_185_fu_3928_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_185_fu_3928[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_186_fu_3932[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out),
        .O(\X0_input_186_fu_3932[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_186_fu_3932_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_186_fu_3932[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_187_fu_3936[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out),
        .O(\X0_input_187_fu_3936[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_187_fu_3936_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_187_fu_3936[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_188_fu_3940[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_188_fu_3940[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out),
        .O(\X0_input_188_fu_3940[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \X0_input_188_fu_3940[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_188_fu_3940[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_188_fu_3940_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_188_fu_3940[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_189_fu_3944[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_189_fu_3944[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out),
        .O(\X0_input_189_fu_3944[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \X0_input_189_fu_3944[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_189_fu_3944[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_189_fu_3944_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_189_fu_3944[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_18_fu_3260[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out),
        .O(\X0_input_18_fu_3260[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_18_fu_3260_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_18_fu_3260[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_190_fu_3948[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_190_fu_3948[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_190_out),
        .O(\X0_input_190_fu_3948[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \X0_input_190_fu_3948[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_190_fu_3948[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_190_fu_3948_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_190_fu_3948[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_190_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_191_fu_3952[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_191_fu_3952[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out),
        .O(\X0_input_191_fu_3952[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \X0_input_191_fu_3952[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_191_fu_3952[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_191_fu_3952_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_191_fu_3952[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_192_fu_3956[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out),
        .O(\X0_input_192_fu_3956[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_192_fu_3956_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_192_fu_3956[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_193_fu_3960[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out),
        .O(\X0_input_193_fu_3960[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_193_fu_3960_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_193_fu_3960[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_194_fu_3964[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out),
        .O(\X0_input_194_fu_3964[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_194_fu_3964_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_194_fu_3964[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_195_fu_3968[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out),
        .O(\X0_input_195_fu_3968[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_195_fu_3968_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_195_fu_3968[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_196_fu_3972[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out),
        .O(\X0_input_196_fu_3972[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_196_fu_3972_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_196_fu_3972[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_197_fu_3976[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out),
        .O(\X0_input_197_fu_3976[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_197_fu_3976_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_197_fu_3976[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_198_fu_3980[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out),
        .O(\X0_input_198_fu_3980[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_198_fu_3980_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_198_fu_3980[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_199_fu_3984[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out),
        .O(\X0_input_199_fu_3984[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_199_fu_3984_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_199_fu_3984[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_19_fu_3264[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_19_out),
        .O(\X0_input_19_fu_3264[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_19_fu_3264_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_19_fu_3264[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_19_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_1_fu_3192[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out),
        .O(\X0_input_1_fu_3192[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_1_fu_3192_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_1_fu_3192[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_200_fu_3988[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out),
        .O(\X0_input_200_fu_3988[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_200_fu_3988_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_200_fu_3988[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_201_fu_3992[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out),
        .O(\X0_input_201_fu_3992[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_201_fu_3992_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_201_fu_3992[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_202_fu_3996[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out),
        .O(\X0_input_202_fu_3996[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_202_fu_3996_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_202_fu_3996[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_203_fu_4000[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out),
        .O(\X0_input_203_fu_4000[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_203_fu_4000_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_203_fu_4000[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_204_fu_4004[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out),
        .O(\X0_input_204_fu_4004[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_204_fu_4004_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_204_fu_4004[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_205_fu_4008[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out),
        .O(\X0_input_205_fu_4008[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_205_fu_4008_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_205_fu_4008[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_206_fu_4012[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_206_out),
        .O(\X0_input_206_fu_4012[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_206_fu_4012_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_206_fu_4012[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_206_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_207_fu_4016[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out),
        .O(\X0_input_207_fu_4016[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_207_fu_4016_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_207_fu_4016[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_208_fu_4020[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_208_out),
        .O(\X0_input_208_fu_4020[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_208_fu_4020_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_208_fu_4020[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_208_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_209_fu_4024[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out),
        .O(\X0_input_209_fu_4024[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_209_fu_4024_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_209_fu_4024[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_20_fu_3268[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out),
        .O(\X0_input_20_fu_3268[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_20_fu_3268_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_20_fu_3268[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_210_fu_4028[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out),
        .O(\X0_input_210_fu_4028[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_210_fu_4028_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_210_fu_4028[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_211_fu_4032[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out),
        .O(\X0_input_211_fu_4032[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_211_fu_4032_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_211_fu_4032[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_212_fu_4036[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out),
        .O(\X0_input_212_fu_4036[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_212_fu_4036_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_212_fu_4036[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_213_fu_4040[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out),
        .O(\X0_input_213_fu_4040[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_213_fu_4040_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_213_fu_4040[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_214_fu_4044[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out),
        .O(\X0_input_214_fu_4044[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_214_fu_4044_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_214_fu_4044[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_215_fu_4048[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out),
        .O(\X0_input_215_fu_4048[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_215_fu_4048_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_215_fu_4048[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_216_fu_4052[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out),
        .O(\X0_input_216_fu_4052[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_216_fu_4052_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_216_fu_4052[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_217_fu_4056[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out),
        .O(\X0_input_217_fu_4056[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_217_fu_4056_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_217_fu_4056[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_218_fu_4060[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_218_out),
        .O(\X0_input_218_fu_4060[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_218_fu_4060_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_218_fu_4060[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_218_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_219_fu_4064[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_219_out),
        .O(\X0_input_219_fu_4064[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_219_fu_4064_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_219_fu_4064[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_219_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_21_fu_3272[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out),
        .O(\X0_input_21_fu_3272[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_21_fu_3272_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_21_fu_3272[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_220_fu_4068[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out),
        .O(\X0_input_220_fu_4068[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_220_fu_4068_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_220_fu_4068[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_221_fu_4072[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out),
        .O(\X0_input_221_fu_4072[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_221_fu_4072_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_221_fu_4072[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_222_fu_4076[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_222_out),
        .O(\X0_input_222_fu_4076[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_222_fu_4076_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_222_fu_4076[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_222_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_223_fu_4080[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out),
        .O(\X0_input_223_fu_4080[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_223_fu_4080_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_223_fu_4080[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_224_fu_4084[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out),
        .O(\X0_input_224_fu_4084[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_224_fu_4084_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_224_fu_4084[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_225_fu_4088[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out),
        .O(\X0_input_225_fu_4088[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_225_fu_4088_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_225_fu_4088[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_226_fu_4092[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out),
        .O(\X0_input_226_fu_4092[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_226_fu_4092_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_226_fu_4092[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_227_fu_4096[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out),
        .O(\X0_input_227_fu_4096[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_227_fu_4096_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_227_fu_4096[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_228_fu_4100[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out),
        .O(\X0_input_228_fu_4100[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_228_fu_4100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_228_fu_4100[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_229_fu_4104[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out),
        .O(\X0_input_229_fu_4104[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_229_fu_4104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_229_fu_4104[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_22_fu_3276[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out),
        .O(\X0_input_22_fu_3276[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_22_fu_3276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_22_fu_3276[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_230_fu_4108[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out),
        .O(\X0_input_230_fu_4108[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_230_fu_4108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_230_fu_4108[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_231_fu_4112[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out),
        .O(\X0_input_231_fu_4112[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_231_fu_4112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_231_fu_4112[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_232_fu_4116[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out),
        .O(\X0_input_232_fu_4116[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_232_fu_4116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_232_fu_4116[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_233_fu_4120[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out),
        .O(\X0_input_233_fu_4120[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_233_fu_4120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_233_fu_4120[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_234_fu_4124[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out),
        .O(\X0_input_234_fu_4124[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_234_fu_4124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_234_fu_4124[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_235_fu_4128[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out),
        .O(\X0_input_235_fu_4128[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_235_fu_4128_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_235_fu_4128[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_236_fu_4132[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out),
        .O(\X0_input_236_fu_4132[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_236_fu_4132_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_236_fu_4132[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_237_fu_4136[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out),
        .O(\X0_input_237_fu_4136[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_237_fu_4136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_237_fu_4136[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_238_fu_4140[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_238_out),
        .O(\X0_input_238_fu_4140[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_238_fu_4140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_238_fu_4140[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_238_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_239_fu_4144[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out),
        .O(\X0_input_239_fu_4144[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_239_fu_4144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_239_fu_4144[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_23_fu_3280[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out),
        .O(\X0_input_23_fu_3280[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_23_fu_3280_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_23_fu_3280[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_240_fu_4148[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out),
        .O(\X0_input_240_fu_4148[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_240_fu_4148_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_240_fu_4148[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_241_fu_4152[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out),
        .O(\X0_input_241_fu_4152[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_241_fu_4152_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_241_fu_4152[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_242_fu_4156[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_242_out),
        .O(\X0_input_242_fu_4156[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_242_fu_4156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_242_fu_4156[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_242_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_243_fu_4160[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out),
        .O(\X0_input_243_fu_4160[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_243_fu_4160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_243_fu_4160[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_244_fu_4164[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out),
        .O(\X0_input_244_fu_4164[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_244_fu_4164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_244_fu_4164[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_245_fu_4168[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out),
        .O(\X0_input_245_fu_4168[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_245_fu_4168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_245_fu_4168[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_246_fu_4172[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out),
        .O(\X0_input_246_fu_4172[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_246_fu_4172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_246_fu_4172[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_247_fu_4176[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out),
        .O(\X0_input_247_fu_4176[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_247_fu_4176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_247_fu_4176[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_248_fu_4180[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out),
        .O(\X0_input_248_fu_4180[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_248_fu_4180_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_248_fu_4180[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_249_fu_4184[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out),
        .O(\X0_input_249_fu_4184[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_249_fu_4184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_249_fu_4184[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_24_fu_3284[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out),
        .O(\X0_input_24_fu_3284[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_24_fu_3284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_24_fu_3284[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_250_fu_4188[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out),
        .O(\X0_input_250_fu_4188[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_250_fu_4188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_250_fu_4188[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_251_fu_4192[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out),
        .O(\X0_input_251_fu_4192[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_251_fu_4192_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_251_fu_4192[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_252_fu_4196[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_252_fu_4196[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out),
        .O(\X0_input_252_fu_4196[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \X0_input_252_fu_4196[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_252_fu_4196[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_252_fu_4196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_252_fu_4196[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_253_fu_4200[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_253_fu_4200[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out),
        .O(\X0_input_253_fu_4200[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \X0_input_253_fu_4200[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_253_fu_4200[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_253_fu_4200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_253_fu_4200[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_254_fu_4204[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_254_fu_4204[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out),
        .O(\X0_input_254_fu_4204[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \X0_input_254_fu_4204[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_254_fu_4204[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_254_fu_4204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_254_fu_4204[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_255_fu_4208[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_255_fu_4208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out),
        .O(\X0_input_255_fu_4208[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \X0_input_255_fu_4208[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_255_fu_4208[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_255_fu_4208_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_255_fu_4208[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_256_fu_4212[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out),
        .O(\X0_input_256_fu_4212[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_256_fu_4212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_256_fu_4212[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_257_fu_4216[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out),
        .O(\X0_input_257_fu_4216[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_257_fu_4216_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_257_fu_4216[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_258_fu_4220[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out),
        .O(\X0_input_258_fu_4220[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_258_fu_4220_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_258_fu_4220[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_259_fu_4224[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out),
        .O(\X0_input_259_fu_4224[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_259_fu_4224_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_259_fu_4224[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_25_fu_3288[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out),
        .O(\X0_input_25_fu_3288[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_25_fu_3288_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_25_fu_3288[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_260_fu_4228[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out),
        .O(\X0_input_260_fu_4228[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_260_fu_4228_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_260_fu_4228[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_261_fu_4232[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out),
        .O(\X0_input_261_fu_4232[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_261_fu_4232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_261_fu_4232[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_262_fu_4236[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out),
        .O(\X0_input_262_fu_4236[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_262_fu_4236_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_262_fu_4236[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_263_fu_4240[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out),
        .O(\X0_input_263_fu_4240[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_263_fu_4240_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_263_fu_4240[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_264_fu_4244[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out),
        .O(\X0_input_264_fu_4244[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_264_fu_4244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_264_fu_4244[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_265_fu_4248[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out),
        .O(\X0_input_265_fu_4248[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_265_fu_4248_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_265_fu_4248[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_266_fu_4252[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out),
        .O(\X0_input_266_fu_4252[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_266_fu_4252_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_266_fu_4252[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_267_fu_4256[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out),
        .O(\X0_input_267_fu_4256[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_267_fu_4256_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_267_fu_4256[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_268_fu_4260[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out),
        .O(\X0_input_268_fu_4260[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_268_fu_4260_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_268_fu_4260[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_269_fu_4264[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out),
        .O(\X0_input_269_fu_4264[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_269_fu_4264_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_269_fu_4264[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_26_fu_3292[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out),
        .O(\X0_input_26_fu_3292[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_26_fu_3292_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_26_fu_3292[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_270_fu_4268[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out),
        .O(\X0_input_270_fu_4268[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_270_fu_4268_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_270_fu_4268[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_271_fu_4272[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out),
        .O(\X0_input_271_fu_4272[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_271_fu_4272_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_271_fu_4272[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_272_fu_4276[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out),
        .O(\X0_input_272_fu_4276[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_272_fu_4276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_272_fu_4276[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_273_fu_4280[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_273_out),
        .O(\X0_input_273_fu_4280[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_273_fu_4280_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_273_fu_4280[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_273_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_274_fu_4284[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out),
        .O(\X0_input_274_fu_4284[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_274_fu_4284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_274_fu_4284[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_275_fu_4288[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out),
        .O(\X0_input_275_fu_4288[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_275_fu_4288_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_275_fu_4288[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_276_fu_4292[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out),
        .O(\X0_input_276_fu_4292[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_276_fu_4292_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_276_fu_4292[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_277_fu_4296[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out),
        .O(\X0_input_277_fu_4296[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_277_fu_4296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_277_fu_4296[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_278_fu_4300[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_278_out),
        .O(\X0_input_278_fu_4300[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_278_fu_4300_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_278_fu_4300[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_278_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_279_fu_4304[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out),
        .O(\X0_input_279_fu_4304[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_279_fu_4304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_279_fu_4304[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_27_fu_3296[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out),
        .O(\X0_input_27_fu_3296[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_27_fu_3296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_27_fu_3296[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_280_fu_4308[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_280_out),
        .O(\X0_input_280_fu_4308[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_280_fu_4308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_280_fu_4308[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_280_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_281_fu_4312[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out),
        .O(\X0_input_281_fu_4312[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_281_fu_4312_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_281_fu_4312[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_282_fu_4316[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out),
        .O(\X0_input_282_fu_4316[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_282_fu_4316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_282_fu_4316[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_283_fu_4320[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out),
        .O(\X0_input_283_fu_4320[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_283_fu_4320_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_283_fu_4320[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_284_fu_4324[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out),
        .O(\X0_input_284_fu_4324[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_284_fu_4324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_284_fu_4324[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_285_fu_4328[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out),
        .O(\X0_input_285_fu_4328[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_285_fu_4328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_285_fu_4328[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_286_fu_4332[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out),
        .O(\X0_input_286_fu_4332[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_286_fu_4332_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_286_fu_4332[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_287_fu_4336[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out),
        .O(\X0_input_287_fu_4336[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_287_fu_4336_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_287_fu_4336[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_288_fu_4340[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out),
        .O(\X0_input_288_fu_4340[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_288_fu_4340_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_288_fu_4340[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_289_fu_4344[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out),
        .O(\X0_input_289_fu_4344[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_289_fu_4344_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_289_fu_4344[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_28_fu_3300[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out),
        .O(\X0_input_28_fu_3300[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_28_fu_3300_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_28_fu_3300[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_290_fu_4348[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_290_out),
        .O(\X0_input_290_fu_4348[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_290_fu_4348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_290_fu_4348[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_290_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_291_fu_4352[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_291_out),
        .O(\X0_input_291_fu_4352[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_291_fu_4352_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_291_fu_4352[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_291_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_292_fu_4356[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out),
        .O(\X0_input_292_fu_4356[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_292_fu_4356_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_292_fu_4356[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_293_fu_4360[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out),
        .O(\X0_input_293_fu_4360[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_293_fu_4360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_293_fu_4360[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_294_fu_4364[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out),
        .O(\X0_input_294_fu_4364[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_294_fu_4364_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_294_fu_4364[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_295_fu_4368[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_295_out),
        .O(\X0_input_295_fu_4368[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_295_fu_4368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_295_fu_4368[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_295_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_296_fu_4372[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out),
        .O(\X0_input_296_fu_4372[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_296_fu_4372_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_296_fu_4372[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_297_fu_4376[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out),
        .O(\X0_input_297_fu_4376[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_297_fu_4376_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_297_fu_4376[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_298_fu_4380[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out),
        .O(\X0_input_298_fu_4380[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_298_fu_4380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_298_fu_4380[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_299_fu_4384[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out),
        .O(\X0_input_299_fu_4384[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_299_fu_4384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_299_fu_4384[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_29_fu_3304[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out),
        .O(\X0_input_29_fu_3304[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_29_fu_3304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_29_fu_3304[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_2_fu_3196[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out),
        .O(\X0_input_2_fu_3196[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_2_fu_3196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_2_fu_3196[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_300_fu_4388[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out),
        .O(\X0_input_300_fu_4388[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_300_fu_4388_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_300_fu_4388[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_301_fu_4392[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_301_out),
        .O(\X0_input_301_fu_4392[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_301_fu_4392_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_301_fu_4392[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_301_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_302_fu_4396[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out),
        .O(\X0_input_302_fu_4396[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_302_fu_4396_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_302_fu_4396[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_303_fu_4400[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out),
        .O(\X0_input_303_fu_4400[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_303_fu_4400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_303_fu_4400[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_304_fu_4404[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out),
        .O(\X0_input_304_fu_4404[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_304_fu_4404_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_304_fu_4404[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_305_fu_4408[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out),
        .O(\X0_input_305_fu_4408[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_305_fu_4408_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_305_fu_4408[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_306_fu_4412[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out),
        .O(\X0_input_306_fu_4412[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_306_fu_4412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_306_fu_4412[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_307_fu_4416[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_307_out),
        .O(\X0_input_307_fu_4416[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_307_fu_4416_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_307_fu_4416[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_307_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_308_fu_4420[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out),
        .O(\X0_input_308_fu_4420[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_308_fu_4420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_308_fu_4420[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_309_fu_4424[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out),
        .O(\X0_input_309_fu_4424[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_309_fu_4424_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_309_fu_4424[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_30_fu_3308[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out),
        .O(\X0_input_30_fu_3308[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_30_fu_3308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_30_fu_3308[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_310_fu_4428[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_310_out),
        .O(\X0_input_310_fu_4428[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_310_fu_4428_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_310_fu_4428[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_310_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_311_fu_4432[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out),
        .O(\X0_input_311_fu_4432[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_311_fu_4432_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_311_fu_4432[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_312_fu_4436[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out),
        .O(\X0_input_312_fu_4436[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_312_fu_4436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_312_fu_4436[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_313_fu_4440[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out),
        .O(\X0_input_313_fu_4440[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_313_fu_4440_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_313_fu_4440[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_314_fu_4444[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out),
        .O(\X0_input_314_fu_4444[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_314_fu_4444_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_314_fu_4444[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_315_fu_4448[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out),
        .O(\X0_input_315_fu_4448[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_315_fu_4448_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_315_fu_4448[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_316_fu_4452[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_316_fu_4452[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out),
        .O(\X0_input_316_fu_4452[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \X0_input_316_fu_4452[0]_i_2 
       (.I0(\X0_input_781_fu_6312[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_316_fu_4452[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_316_fu_4452_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_316_fu_4452[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_317_fu_4456[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_317_fu_4456[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out),
        .O(\X0_input_317_fu_4456[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \X0_input_317_fu_4456[0]_i_2 
       (.I0(\X0_input_781_fu_6312[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_317_fu_4456[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_317_fu_4456_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_317_fu_4456[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_318_fu_4460[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_318_fu_4460[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out),
        .O(\X0_input_318_fu_4460[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \X0_input_318_fu_4460[0]_i_2 
       (.I0(\X0_input_782_fu_6316[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_318_fu_4460[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_318_fu_4460_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_318_fu_4460[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_319_fu_4464[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_319_fu_4464[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out),
        .O(\X0_input_319_fu_4464[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \X0_input_319_fu_4464[0]_i_2 
       (.I0(\X0_input_782_fu_6316[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_319_fu_4464[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_319_fu_4464_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_319_fu_4464[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_31_fu_3312[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_31_out),
        .O(\X0_input_31_fu_3312[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_31_fu_3312_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_31_fu_3312[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_31_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_320_fu_4468[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out),
        .O(\X0_input_320_fu_4468[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_320_fu_4468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_320_fu_4468[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_321_fu_4472[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_321_out),
        .O(\X0_input_321_fu_4472[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_321_fu_4472_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_321_fu_4472[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_321_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_322_fu_4476[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out),
        .O(\X0_input_322_fu_4476[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_322_fu_4476_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_322_fu_4476[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_323_fu_4480[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out),
        .O(\X0_input_323_fu_4480[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_323_fu_4480_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_323_fu_4480[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_324_fu_4484[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out),
        .O(\X0_input_324_fu_4484[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_324_fu_4484_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_324_fu_4484[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_325_fu_4488[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out),
        .O(\X0_input_325_fu_4488[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_325_fu_4488_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_325_fu_4488[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_326_fu_4492[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_326_out),
        .O(\X0_input_326_fu_4492[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_326_fu_4492_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_326_fu_4492[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_326_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_327_fu_4496[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out),
        .O(\X0_input_327_fu_4496[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_327_fu_4496_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_327_fu_4496[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_328_fu_4500[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out),
        .O(\X0_input_328_fu_4500[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_328_fu_4500_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_328_fu_4500[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_329_fu_4504[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out),
        .O(\X0_input_329_fu_4504[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_329_fu_4504_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_329_fu_4504[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_32_fu_3316[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out),
        .O(\X0_input_32_fu_3316[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_32_fu_3316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_32_fu_3316[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_330_fu_4508[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out),
        .O(\X0_input_330_fu_4508[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_330_fu_4508_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_330_fu_4508[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_331_fu_4512[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out),
        .O(\X0_input_331_fu_4512[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_331_fu_4512_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_331_fu_4512[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_332_fu_4516[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out),
        .O(\X0_input_332_fu_4516[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_332_fu_4516_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_332_fu_4516[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_333_fu_4520[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out),
        .O(\X0_input_333_fu_4520[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_333_fu_4520_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_333_fu_4520[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_334_fu_4524[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out),
        .O(\X0_input_334_fu_4524[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_334_fu_4524_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_334_fu_4524[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_335_fu_4528[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_335_out),
        .O(\X0_input_335_fu_4528[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_335_fu_4528_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_335_fu_4528[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_335_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_336_fu_4532[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_336_out),
        .O(\X0_input_336_fu_4532[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_336_fu_4532_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_336_fu_4532[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_336_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_337_fu_4536[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out),
        .O(\X0_input_337_fu_4536[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_337_fu_4536_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_337_fu_4536[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_338_fu_4540[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out),
        .O(\X0_input_338_fu_4540[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_338_fu_4540_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_338_fu_4540[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_339_fu_4544[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out),
        .O(\X0_input_339_fu_4544[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_339_fu_4544_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_339_fu_4544[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_33_fu_3320[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out),
        .O(\X0_input_33_fu_3320[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_33_fu_3320_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_33_fu_3320[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_340_fu_4548[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out),
        .O(\X0_input_340_fu_4548[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_340_fu_4548_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_340_fu_4548[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_341_fu_4552[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_341_out),
        .O(\X0_input_341_fu_4552[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_341_fu_4552_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_341_fu_4552[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_341_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_342_fu_4556[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out),
        .O(\X0_input_342_fu_4556[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_342_fu_4556_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_342_fu_4556[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_343_fu_4560[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_343_out),
        .O(\X0_input_343_fu_4560[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_343_fu_4560_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_343_fu_4560[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_343_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_344_fu_4564[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_344_out),
        .O(\X0_input_344_fu_4564[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_344_fu_4564_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_344_fu_4564[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_344_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_345_fu_4568[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out),
        .O(\X0_input_345_fu_4568[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_345_fu_4568_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_345_fu_4568[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_346_fu_4572[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out),
        .O(\X0_input_346_fu_4572[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_346_fu_4572_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_346_fu_4572[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_347_fu_4576[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out),
        .O(\X0_input_347_fu_4576[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_347_fu_4576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_347_fu_4576[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_348_fu_4580[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out),
        .O(\X0_input_348_fu_4580[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_348_fu_4580_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_348_fu_4580[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_349_fu_4584[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_349_out),
        .O(\X0_input_349_fu_4584[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_349_fu_4584_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_349_fu_4584[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_349_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_34_fu_3324[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out),
        .O(\X0_input_34_fu_3324[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_34_fu_3324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_34_fu_3324[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_350_fu_4588[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out),
        .O(\X0_input_350_fu_4588[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_350_fu_4588_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_350_fu_4588[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_351_fu_4592[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out),
        .O(\X0_input_351_fu_4592[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_351_fu_4592_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_351_fu_4592[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_352_fu_4596[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out),
        .O(\X0_input_352_fu_4596[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_352_fu_4596_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_352_fu_4596[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_353_fu_4600[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out),
        .O(\X0_input_353_fu_4600[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_353_fu_4600_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_353_fu_4600[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_354_fu_4604[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out),
        .O(\X0_input_354_fu_4604[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_354_fu_4604_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_354_fu_4604[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_355_fu_4608[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out),
        .O(\X0_input_355_fu_4608[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_355_fu_4608_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_355_fu_4608[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_356_fu_4612[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out),
        .O(\X0_input_356_fu_4612[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_356_fu_4612_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_356_fu_4612[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_357_fu_4616[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out),
        .O(\X0_input_357_fu_4616[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_357_fu_4616_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_357_fu_4616[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_358_fu_4620[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out),
        .O(\X0_input_358_fu_4620[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_358_fu_4620_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_358_fu_4620[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_359_fu_4624[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_359_out),
        .O(\X0_input_359_fu_4624[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_359_fu_4624_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_359_fu_4624[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_359_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_35_fu_3328[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out),
        .O(\X0_input_35_fu_3328[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_35_fu_3328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_35_fu_3328[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_360_fu_4628[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out),
        .O(\X0_input_360_fu_4628[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_360_fu_4628_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_360_fu_4628[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_361_fu_4632[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_361_out),
        .O(\X0_input_361_fu_4632[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_361_fu_4632_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_361_fu_4632[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_361_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_362_fu_4636[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out),
        .O(\X0_input_362_fu_4636[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_362_fu_4636_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_362_fu_4636[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_363_fu_4640[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out),
        .O(\X0_input_363_fu_4640[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_363_fu_4640_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_363_fu_4640[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_364_fu_4644[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out),
        .O(\X0_input_364_fu_4644[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_364_fu_4644_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_364_fu_4644[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_365_fu_4648[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out),
        .O(\X0_input_365_fu_4648[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_365_fu_4648_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_365_fu_4648[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_366_fu_4652[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out),
        .O(\X0_input_366_fu_4652[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_366_fu_4652_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_366_fu_4652[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_367_fu_4656[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_367_out),
        .O(\X0_input_367_fu_4656[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_367_fu_4656_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_367_fu_4656[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_367_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_368_fu_4660[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out),
        .O(\X0_input_368_fu_4660[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_368_fu_4660_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_368_fu_4660[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_369_fu_4664[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out),
        .O(\X0_input_369_fu_4664[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_369_fu_4664_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_369_fu_4664[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_36_fu_3332[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out),
        .O(\X0_input_36_fu_3332[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_36_fu_3332_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_36_fu_3332[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_370_fu_4668[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out),
        .O(\X0_input_370_fu_4668[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_370_fu_4668_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_370_fu_4668[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_371_fu_4672[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out),
        .O(\X0_input_371_fu_4672[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_371_fu_4672_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_371_fu_4672[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_372_fu_4676[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_372_out),
        .O(\X0_input_372_fu_4676[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_372_fu_4676_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_372_fu_4676[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_372_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_373_fu_4680[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out),
        .O(\X0_input_373_fu_4680[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_373_fu_4680_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_373_fu_4680[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_374_fu_4684[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out),
        .O(\X0_input_374_fu_4684[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_374_fu_4684_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_374_fu_4684[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_375_fu_4688[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out),
        .O(\X0_input_375_fu_4688[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_375_fu_4688_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_375_fu_4688[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_376_fu_4692[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out),
        .O(\X0_input_376_fu_4692[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_376_fu_4692_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_376_fu_4692[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_377_fu_4696[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out),
        .O(\X0_input_377_fu_4696[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_377_fu_4696_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_377_fu_4696[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_378_fu_4700[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out),
        .O(\X0_input_378_fu_4700[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_378_fu_4700_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_378_fu_4700[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_379_fu_4704[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out),
        .O(\X0_input_379_fu_4704[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_379_fu_4704_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_379_fu_4704[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_37_fu_3336[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out),
        .O(\X0_input_37_fu_3336[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_37_fu_3336_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_37_fu_3336[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_380_fu_4708[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_380_fu_4708[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out),
        .O(\X0_input_380_fu_4708[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \X0_input_380_fu_4708[0]_i_2 
       (.I0(\X0_input_781_fu_6312[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_380_fu_4708[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_380_fu_4708_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_380_fu_4708[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_381_fu_4712[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_381_fu_4712[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out),
        .O(\X0_input_381_fu_4712[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \X0_input_381_fu_4712[0]_i_2 
       (.I0(\X0_input_781_fu_6312[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_381_fu_4712[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_381_fu_4712_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_381_fu_4712[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_382_fu_4716[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_382_fu_4716[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out),
        .O(\X0_input_382_fu_4716[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \X0_input_382_fu_4716[0]_i_2 
       (.I0(\X0_input_782_fu_6316[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_382_fu_4716[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_382_fu_4716_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_382_fu_4716[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_383_fu_4720[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_383_fu_4720[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out),
        .O(\X0_input_383_fu_4720[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \X0_input_383_fu_4720[0]_i_2 
       (.I0(\X0_input_782_fu_6316[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_383_fu_4720[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_383_fu_4720_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_383_fu_4720[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_384_fu_4724[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out),
        .O(\X0_input_384_fu_4724[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_384_fu_4724_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_384_fu_4724[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_385_fu_4728[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out),
        .O(\X0_input_385_fu_4728[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_385_fu_4728_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_385_fu_4728[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_386_fu_4732[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out),
        .O(\X0_input_386_fu_4732[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_386_fu_4732_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_386_fu_4732[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_387_fu_4736[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out),
        .O(\X0_input_387_fu_4736[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_387_fu_4736_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_387_fu_4736[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_388_fu_4740[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out),
        .O(\X0_input_388_fu_4740[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_388_fu_4740_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_388_fu_4740[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_389_fu_4744[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out),
        .O(\X0_input_389_fu_4744[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_389_fu_4744_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_389_fu_4744[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_38_fu_3340[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out),
        .O(\X0_input_38_fu_3340[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_38_fu_3340_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_38_fu_3340[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_390_fu_4748[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out),
        .O(\X0_input_390_fu_4748[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_390_fu_4748_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_390_fu_4748[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_391_fu_4752[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out),
        .O(\X0_input_391_fu_4752[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_391_fu_4752_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_391_fu_4752[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_392_fu_4756[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out),
        .O(\X0_input_392_fu_4756[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_392_fu_4756_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_392_fu_4756[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_393_fu_4760[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out),
        .O(\X0_input_393_fu_4760[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_393_fu_4760_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_393_fu_4760[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_394_fu_4764[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out),
        .O(\X0_input_394_fu_4764[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_394_fu_4764_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_394_fu_4764[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_395_fu_4768[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out),
        .O(\X0_input_395_fu_4768[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_395_fu_4768_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_395_fu_4768[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_396_fu_4772[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out),
        .O(\X0_input_396_fu_4772[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_396_fu_4772_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_396_fu_4772[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_397_fu_4776[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out),
        .O(\X0_input_397_fu_4776[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_397_fu_4776_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_397_fu_4776[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_398_fu_4780[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out),
        .O(\X0_input_398_fu_4780[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_398_fu_4780_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_398_fu_4780[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_399_fu_4784[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out),
        .O(\X0_input_399_fu_4784[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_399_fu_4784_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_399_fu_4784[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_39_fu_3344[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out),
        .O(\X0_input_39_fu_3344[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_39_fu_3344_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_39_fu_3344[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_3_fu_3200[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out),
        .O(\X0_input_3_fu_3200[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_3_fu_3200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_3_fu_3200[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_400_fu_4788[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out),
        .O(\X0_input_400_fu_4788[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_400_fu_4788_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_400_fu_4788[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_401_fu_4792[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out),
        .O(\X0_input_401_fu_4792[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_401_fu_4792_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_401_fu_4792[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_402_fu_4796[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out),
        .O(\X0_input_402_fu_4796[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_402_fu_4796_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_402_fu_4796[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_403_fu_4800[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out),
        .O(\X0_input_403_fu_4800[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_403_fu_4800_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_403_fu_4800[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_404_fu_4804[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out),
        .O(\X0_input_404_fu_4804[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_404_fu_4804_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_404_fu_4804[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_405_fu_4808[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out),
        .O(\X0_input_405_fu_4808[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_405_fu_4808_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_405_fu_4808[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_406_fu_4812[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out),
        .O(\X0_input_406_fu_4812[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_406_fu_4812_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_406_fu_4812[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_407_fu_4816[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out),
        .O(\X0_input_407_fu_4816[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_407_fu_4816_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_407_fu_4816[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_408_fu_4820[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out),
        .O(\X0_input_408_fu_4820[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_408_fu_4820_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_408_fu_4820[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_409_fu_4824[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out),
        .O(\X0_input_409_fu_4824[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_409_fu_4824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_409_fu_4824[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_40_fu_3348[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_40_out),
        .O(\X0_input_40_fu_3348[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_40_fu_3348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_40_fu_3348[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_40_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_410_fu_4828[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out),
        .O(\X0_input_410_fu_4828[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_410_fu_4828_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_410_fu_4828[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_411_fu_4832[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out),
        .O(\X0_input_411_fu_4832[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_411_fu_4832_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_411_fu_4832[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_412_fu_4836[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_412_out),
        .O(\X0_input_412_fu_4836[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_412_fu_4836_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_412_fu_4836[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_412_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_413_fu_4840[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out),
        .O(\X0_input_413_fu_4840[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_413_fu_4840_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_413_fu_4840[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_414_fu_4844[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out),
        .O(\X0_input_414_fu_4844[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_414_fu_4844_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_414_fu_4844[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_415_fu_4848[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out),
        .O(\X0_input_415_fu_4848[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_415_fu_4848_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_415_fu_4848[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_416_fu_4852[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out),
        .O(\X0_input_416_fu_4852[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_416_fu_4852_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_416_fu_4852[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_417_fu_4856[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_417_out),
        .O(\X0_input_417_fu_4856[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_417_fu_4856_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_417_fu_4856[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_417_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_418_fu_4860[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out),
        .O(\X0_input_418_fu_4860[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_418_fu_4860_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_418_fu_4860[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_419_fu_4864[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out),
        .O(\X0_input_419_fu_4864[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_419_fu_4864_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_419_fu_4864[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_41_fu_3352[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_41_out),
        .O(\X0_input_41_fu_3352[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_41_fu_3352_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_41_fu_3352[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_41_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_420_fu_4868[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out),
        .O(\X0_input_420_fu_4868[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_420_fu_4868_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_420_fu_4868[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_421_fu_4872[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_421_out),
        .O(\X0_input_421_fu_4872[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_421_fu_4872_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_421_fu_4872[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_421_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_422_fu_4876[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out),
        .O(\X0_input_422_fu_4876[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_422_fu_4876_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_422_fu_4876[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_423_fu_4880[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out),
        .O(\X0_input_423_fu_4880[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_423_fu_4880_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_423_fu_4880[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_424_fu_4884[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out),
        .O(\X0_input_424_fu_4884[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_424_fu_4884_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_424_fu_4884[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_425_fu_4888[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out),
        .O(\X0_input_425_fu_4888[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_425_fu_4888_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_425_fu_4888[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_426_fu_4892[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out),
        .O(\X0_input_426_fu_4892[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_426_fu_4892_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_426_fu_4892[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_427_fu_4896[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out),
        .O(\X0_input_427_fu_4896[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_427_fu_4896_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_427_fu_4896[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_428_fu_4900[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out),
        .O(\X0_input_428_fu_4900[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_428_fu_4900_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_428_fu_4900[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_429_fu_4904[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out),
        .O(\X0_input_429_fu_4904[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_429_fu_4904_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_429_fu_4904[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_42_fu_3356[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out),
        .O(\X0_input_42_fu_3356[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_42_fu_3356_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_42_fu_3356[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_430_fu_4908[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out),
        .O(\X0_input_430_fu_4908[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_430_fu_4908_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_430_fu_4908[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_431_fu_4912[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out),
        .O(\X0_input_431_fu_4912[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_431_fu_4912_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_431_fu_4912[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_432_fu_4916[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_432_out),
        .O(\X0_input_432_fu_4916[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_432_fu_4916_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_432_fu_4916[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_432_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_433_fu_4920[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_433_out),
        .O(\X0_input_433_fu_4920[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_433_fu_4920_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_433_fu_4920[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_433_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_434_fu_4924[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out),
        .O(\X0_input_434_fu_4924[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_434_fu_4924_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_434_fu_4924[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_435_fu_4928[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out),
        .O(\X0_input_435_fu_4928[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_435_fu_4928_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_435_fu_4928[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_436_fu_4932[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out),
        .O(\X0_input_436_fu_4932[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_436_fu_4932_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_436_fu_4932[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_437_fu_4936[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_437_out),
        .O(\X0_input_437_fu_4936[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_437_fu_4936_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_437_fu_4936[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_437_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_438_fu_4940[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out),
        .O(\X0_input_438_fu_4940[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_438_fu_4940_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_438_fu_4940[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_439_fu_4944[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out),
        .O(\X0_input_439_fu_4944[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_439_fu_4944_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_439_fu_4944[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_43_fu_3360[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out),
        .O(\X0_input_43_fu_3360[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_43_fu_3360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_43_fu_3360[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_440_fu_4948[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out),
        .O(\X0_input_440_fu_4948[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_440_fu_4948_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_440_fu_4948[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_441_fu_4952[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out),
        .O(\X0_input_441_fu_4952[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_441_fu_4952_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_441_fu_4952[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_442_fu_4956[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out),
        .O(\X0_input_442_fu_4956[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_442_fu_4956_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_442_fu_4956[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_443_fu_4960[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out),
        .O(\X0_input_443_fu_4960[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_443_fu_4960_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_443_fu_4960[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_444_fu_4964[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_444_fu_4964[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out),
        .O(\X0_input_444_fu_4964[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \X0_input_444_fu_4964[0]_i_2 
       (.I0(\X0_input_781_fu_6312[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_444_fu_4964[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_444_fu_4964_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_444_fu_4964[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_445_fu_4968[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_445_fu_4968[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out),
        .O(\X0_input_445_fu_4968[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \X0_input_445_fu_4968[0]_i_2 
       (.I0(\X0_input_781_fu_6312[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_445_fu_4968[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_445_fu_4968_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_445_fu_4968[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_446_fu_4972[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_446_fu_4972[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out),
        .O(\X0_input_446_fu_4972[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \X0_input_446_fu_4972[0]_i_2 
       (.I0(\X0_input_782_fu_6316[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_446_fu_4972[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_446_fu_4972_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_446_fu_4972[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_447_fu_4976[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_447_fu_4976[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_447_out),
        .O(\X0_input_447_fu_4976[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \X0_input_447_fu_4976[0]_i_2 
       (.I0(\X0_input_782_fu_6316[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_447_fu_4976[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_447_fu_4976_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_447_fu_4976[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_447_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_448_fu_4980[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out),
        .O(\X0_input_448_fu_4980[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_448_fu_4980_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_448_fu_4980[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_449_fu_4984[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_449_out),
        .O(\X0_input_449_fu_4984[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_449_fu_4984_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_449_fu_4984[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_449_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_44_fu_3364[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out),
        .O(\X0_input_44_fu_3364[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_44_fu_3364_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_44_fu_3364[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_450_fu_4988[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out),
        .O(\X0_input_450_fu_4988[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_450_fu_4988_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_450_fu_4988[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_451_fu_4992[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out),
        .O(\X0_input_451_fu_4992[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_451_fu_4992_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_451_fu_4992[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_452_fu_4996[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out),
        .O(\X0_input_452_fu_4996[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_452_fu_4996_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_452_fu_4996[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_453_fu_5000[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out),
        .O(\X0_input_453_fu_5000[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_453_fu_5000_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_453_fu_5000[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_454_fu_5004[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_454_out),
        .O(\X0_input_454_fu_5004[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_454_fu_5004_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_454_fu_5004[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_454_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_455_fu_5008[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out),
        .O(\X0_input_455_fu_5008[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_455_fu_5008_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_455_fu_5008[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_456_fu_5012[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out),
        .O(\X0_input_456_fu_5012[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_456_fu_5012_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_456_fu_5012[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_457_fu_5016[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out),
        .O(\X0_input_457_fu_5016[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_457_fu_5016_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_457_fu_5016[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_458_fu_5020[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out),
        .O(\X0_input_458_fu_5020[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_458_fu_5020_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_458_fu_5020[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_459_fu_5024[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out),
        .O(\X0_input_459_fu_5024[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_459_fu_5024_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_459_fu_5024[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_45_fu_3368[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out),
        .O(\X0_input_45_fu_3368[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_45_fu_3368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_45_fu_3368[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_460_fu_5028[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out),
        .O(\X0_input_460_fu_5028[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_460_fu_5028_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_460_fu_5028[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_461_fu_5032[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out),
        .O(\X0_input_461_fu_5032[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_461_fu_5032_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_461_fu_5032[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_462_fu_5036[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out),
        .O(\X0_input_462_fu_5036[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_462_fu_5036_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_462_fu_5036[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_463_fu_5040[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out),
        .O(\X0_input_463_fu_5040[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_463_fu_5040_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_463_fu_5040[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_464_fu_5044[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out),
        .O(\X0_input_464_fu_5044[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_464_fu_5044_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_464_fu_5044[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_465_fu_5048[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_465_out),
        .O(\X0_input_465_fu_5048[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_465_fu_5048_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_465_fu_5048[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_465_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_466_fu_5052[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out),
        .O(\X0_input_466_fu_5052[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_466_fu_5052_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_466_fu_5052[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_467_fu_5056[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out),
        .O(\X0_input_467_fu_5056[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_467_fu_5056_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_467_fu_5056[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_468_fu_5060[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out),
        .O(\X0_input_468_fu_5060[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_468_fu_5060_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_468_fu_5060[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_469_fu_5064[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out),
        .O(\X0_input_469_fu_5064[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_469_fu_5064_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_469_fu_5064[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_46_fu_3372[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out),
        .O(\X0_input_46_fu_3372[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_46_fu_3372_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_46_fu_3372[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_470_fu_5068[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_470_out),
        .O(\X0_input_470_fu_5068[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_470_fu_5068_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_470_fu_5068[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_470_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_471_fu_5072[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out),
        .O(\X0_input_471_fu_5072[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_471_fu_5072_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_471_fu_5072[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_472_fu_5076[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out),
        .O(\X0_input_472_fu_5076[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_472_fu_5076_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_472_fu_5076[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_473_fu_5080[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out),
        .O(\X0_input_473_fu_5080[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_473_fu_5080_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_473_fu_5080[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_474_fu_5084[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out),
        .O(\X0_input_474_fu_5084[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_474_fu_5084_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_474_fu_5084[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_475_fu_5088[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out),
        .O(\X0_input_475_fu_5088[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_475_fu_5088_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_475_fu_5088[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_476_fu_5092[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out),
        .O(\X0_input_476_fu_5092[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_476_fu_5092_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_476_fu_5092[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_477_fu_5096[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out),
        .O(\X0_input_477_fu_5096[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_477_fu_5096_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_477_fu_5096[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_478_fu_5100[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out),
        .O(\X0_input_478_fu_5100[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_478_fu_5100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_478_fu_5100[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_479_fu_5104[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_479_out),
        .O(\X0_input_479_fu_5104[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_479_fu_5104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_479_fu_5104[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_479_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_47_fu_3376[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out),
        .O(\X0_input_47_fu_3376[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_47_fu_3376_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_47_fu_3376[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_480_fu_5108[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out),
        .O(\X0_input_480_fu_5108[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_480_fu_5108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_480_fu_5108[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_481_fu_5112[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out),
        .O(\X0_input_481_fu_5112[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_481_fu_5112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_481_fu_5112[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_482_fu_5116[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out),
        .O(\X0_input_482_fu_5116[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_482_fu_5116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_482_fu_5116[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_483_fu_5120[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out),
        .O(\X0_input_483_fu_5120[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_483_fu_5120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_483_fu_5120[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_484_fu_5124[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out),
        .O(\X0_input_484_fu_5124[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_484_fu_5124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_484_fu_5124[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_485_fu_5128[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out),
        .O(\X0_input_485_fu_5128[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_485_fu_5128_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_485_fu_5128[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_486_fu_5132[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out),
        .O(\X0_input_486_fu_5132[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_486_fu_5132_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_486_fu_5132[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_487_fu_5136[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out),
        .O(\X0_input_487_fu_5136[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_487_fu_5136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_487_fu_5136[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_488_fu_5140[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out),
        .O(\X0_input_488_fu_5140[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_488_fu_5140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_488_fu_5140[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_489_fu_5144[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out),
        .O(\X0_input_489_fu_5144[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_489_fu_5144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_489_fu_5144[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_48_fu_3380[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out),
        .O(\X0_input_48_fu_3380[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_48_fu_3380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_48_fu_3380[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_490_fu_5148[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out),
        .O(\X0_input_490_fu_5148[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_490_fu_5148_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_490_fu_5148[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_491_fu_5152[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out),
        .O(\X0_input_491_fu_5152[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_491_fu_5152_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_491_fu_5152[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_492_fu_5156[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out),
        .O(\X0_input_492_fu_5156[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_492_fu_5156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_492_fu_5156[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_493_fu_5160[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out),
        .O(\X0_input_493_fu_5160[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_493_fu_5160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_493_fu_5160[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_494_fu_5164[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out),
        .O(\X0_input_494_fu_5164[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_494_fu_5164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_494_fu_5164[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_495_fu_5168[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out),
        .O(\X0_input_495_fu_5168[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_495_fu_5168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_495_fu_5168[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_496_fu_5172[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out),
        .O(\X0_input_496_fu_5172[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_496_fu_5172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_496_fu_5172[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_497_fu_5176[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_497_out),
        .O(\X0_input_497_fu_5176[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_497_fu_5176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_497_fu_5176[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_497_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_498_fu_5180[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out),
        .O(\X0_input_498_fu_5180[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_498_fu_5180_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_498_fu_5180[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_499_fu_5184[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out),
        .O(\X0_input_499_fu_5184[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_499_fu_5184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_499_fu_5184[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_49_fu_3384[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out),
        .O(\X0_input_49_fu_3384[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_49_fu_3384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_49_fu_3384[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_4_fu_3204[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_4_out),
        .O(\X0_input_4_fu_3204[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_4_fu_3204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_4_fu_3204[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_4_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_500_fu_5188[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out),
        .O(\X0_input_500_fu_5188[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_500_fu_5188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_500_fu_5188[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_501_fu_5192[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_501_out),
        .O(\X0_input_501_fu_5192[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_501_fu_5192_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_501_fu_5192[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_501_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_502_fu_5196[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out),
        .O(\X0_input_502_fu_5196[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_502_fu_5196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_502_fu_5196[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_503_fu_5200[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out),
        .O(\X0_input_503_fu_5200[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_503_fu_5200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_503_fu_5200[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_504_fu_5204[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out),
        .O(\X0_input_504_fu_5204[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_504_fu_5204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_504_fu_5204[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_505_fu_5208[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out),
        .O(\X0_input_505_fu_5208[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_505_fu_5208_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_505_fu_5208[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_506_fu_5212[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out),
        .O(\X0_input_506_fu_5212[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_506_fu_5212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_506_fu_5212[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_507_fu_5216[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out),
        .O(\X0_input_507_fu_5216[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_507_fu_5216_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_507_fu_5216[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_508_fu_5220[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_508_fu_5220[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out),
        .O(\X0_input_508_fu_5220[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \X0_input_508_fu_5220[0]_i_2 
       (.I0(\X0_input_781_fu_6312[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_508_fu_5220[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_508_fu_5220_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_508_fu_5220[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_509_fu_5224[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_509_fu_5224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out),
        .O(\X0_input_509_fu_5224[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \X0_input_509_fu_5224[0]_i_2 
       (.I0(\X0_input_781_fu_6312[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_509_fu_5224[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_509_fu_5224_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_509_fu_5224[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_50_fu_3388[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out),
        .O(\X0_input_50_fu_3388[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_50_fu_3388_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_50_fu_3388[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_510_fu_5228[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_510_fu_5228[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out),
        .O(\X0_input_510_fu_5228[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \X0_input_510_fu_5228[0]_i_2 
       (.I0(\X0_input_782_fu_6316[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_510_fu_5228[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_510_fu_5228_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_510_fu_5228[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_511_fu_5232[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_511_fu_5232[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out),
        .O(\X0_input_511_fu_5232[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \X0_input_511_fu_5232[0]_i_2 
       (.I0(\X0_input_782_fu_6316[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_511_fu_5232[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_511_fu_5232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_511_fu_5232[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_512_fu_5236[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_512_out),
        .O(\X0_input_512_fu_5236[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_512_fu_5236_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_512_fu_5236[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_512_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_513_fu_5240[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_513_out),
        .O(\X0_input_513_fu_5240[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_513_fu_5240_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_513_fu_5240[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_513_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_514_fu_5244[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_514_out),
        .O(\X0_input_514_fu_5244[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_514_fu_5244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_514_fu_5244[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_514_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_515_fu_5248[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out),
        .O(\X0_input_515_fu_5248[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_515_fu_5248_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_515_fu_5248[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_516_fu_5252[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out),
        .O(\X0_input_516_fu_5252[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_516_fu_5252_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_516_fu_5252[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \X0_input_517_fu_5256[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(i_2_reg_23648[7]),
        .I3(i_2_reg_23648[6]),
        .I4(\X0_input_517_fu_5256[0]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out),
        .O(\X0_input_517_fu_5256[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    \X0_input_517_fu_5256[0]_i_2 
       (.I0(i_2_reg_23648[9]),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[8]),
        .I3(ap_done_cache_reg),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(i_2_reg_23648[1]),
        .O(\X0_input_517_fu_5256[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_517_fu_5256_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_517_fu_5256[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_518_fu_5260[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out),
        .O(\X0_input_518_fu_5260[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_518_fu_5260_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_518_fu_5260[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_519_fu_5264[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out),
        .O(\X0_input_519_fu_5264[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_519_fu_5264_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_519_fu_5264[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_51_fu_3392[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out),
        .O(\X0_input_51_fu_3392[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_51_fu_3392_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_51_fu_3392[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_520_fu_5268[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out),
        .O(\X0_input_520_fu_5268[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_520_fu_5268_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_520_fu_5268[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_521_fu_5272[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_521_out),
        .O(\X0_input_521_fu_5272[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_521_fu_5272_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_521_fu_5272[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_521_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_522_fu_5276[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out),
        .O(\X0_input_522_fu_5276[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_522_fu_5276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_522_fu_5276[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_523_fu_5280[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out),
        .O(\X0_input_523_fu_5280[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_523_fu_5280_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_523_fu_5280[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_524_fu_5284[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_524_out),
        .O(\X0_input_524_fu_5284[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_524_fu_5284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_524_fu_5284[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_524_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_525_fu_5288[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out),
        .O(\X0_input_525_fu_5288[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_525_fu_5288_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_525_fu_5288[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_526_fu_5292[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out),
        .O(\X0_input_526_fu_5292[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_526_fu_5292_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_526_fu_5292[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_527_fu_5296[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out),
        .O(\X0_input_527_fu_5296[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_527_fu_5296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_527_fu_5296[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_528_fu_5300[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out),
        .O(\X0_input_528_fu_5300[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_528_fu_5300_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_528_fu_5300[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_529_fu_5304[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out),
        .O(\X0_input_529_fu_5304[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_529_fu_5304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_529_fu_5304[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_52_fu_3396[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out),
        .O(\X0_input_52_fu_3396[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_52_fu_3396_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_52_fu_3396[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_530_fu_5308[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_530_out),
        .O(\X0_input_530_fu_5308[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_530_fu_5308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_530_fu_5308[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_530_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_531_fu_5312[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_531_out),
        .O(\X0_input_531_fu_5312[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_531_fu_5312_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_531_fu_5312[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_531_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_532_fu_5316[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out),
        .O(\X0_input_532_fu_5316[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_532_fu_5316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_532_fu_5316[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_533_fu_5320[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out),
        .O(\X0_input_533_fu_5320[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_533_fu_5320_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_533_fu_5320[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_534_fu_5324[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out),
        .O(\X0_input_534_fu_5324[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_534_fu_5324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_534_fu_5324[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_535_fu_5328[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out),
        .O(\X0_input_535_fu_5328[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_535_fu_5328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_535_fu_5328[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_536_fu_5332[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out),
        .O(\X0_input_536_fu_5332[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_536_fu_5332_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_536_fu_5332[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_537_fu_5336[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out),
        .O(\X0_input_537_fu_5336[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_537_fu_5336_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_537_fu_5336[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_538_fu_5340[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out),
        .O(\X0_input_538_fu_5340[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_538_fu_5340_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_538_fu_5340[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_539_fu_5344[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out),
        .O(\X0_input_539_fu_5344[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_539_fu_5344_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_539_fu_5344[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_53_fu_3400[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out),
        .O(\X0_input_53_fu_3400[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_53_fu_3400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_53_fu_3400[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_540_fu_5348[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out),
        .O(\X0_input_540_fu_5348[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_540_fu_5348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_540_fu_5348[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_541_fu_5352[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out),
        .O(\X0_input_541_fu_5352[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_541_fu_5352_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_541_fu_5352[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_542_fu_5356[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out),
        .O(\X0_input_542_fu_5356[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_542_fu_5356_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_542_fu_5356[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_543_fu_5360[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out),
        .O(\X0_input_543_fu_5360[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_543_fu_5360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_543_fu_5360[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_544_fu_5364[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out),
        .O(\X0_input_544_fu_5364[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_544_fu_5364_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_544_fu_5364[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_545_fu_5368[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out),
        .O(\X0_input_545_fu_5368[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_545_fu_5368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_545_fu_5368[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_546_fu_5372[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out),
        .O(\X0_input_546_fu_5372[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_546_fu_5372_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_546_fu_5372[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_547_fu_5376[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out),
        .O(\X0_input_547_fu_5376[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_547_fu_5376_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_547_fu_5376[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_548_fu_5380[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out),
        .O(\X0_input_548_fu_5380[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_548_fu_5380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_548_fu_5380[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_549_fu_5384[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out),
        .O(\X0_input_549_fu_5384[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_549_fu_5384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_549_fu_5384[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_54_fu_3404[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out),
        .O(\X0_input_54_fu_3404[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_54_fu_3404_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_54_fu_3404[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_550_fu_5388[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out),
        .O(\X0_input_550_fu_5388[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_550_fu_5388_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_550_fu_5388[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_551_fu_5392[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out),
        .O(\X0_input_551_fu_5392[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_551_fu_5392_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_551_fu_5392[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_552_fu_5396[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out),
        .O(\X0_input_552_fu_5396[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_552_fu_5396_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_552_fu_5396[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_553_fu_5400[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out),
        .O(\X0_input_553_fu_5400[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_553_fu_5400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_553_fu_5400[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_554_fu_5404[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out),
        .O(\X0_input_554_fu_5404[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_554_fu_5404_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_554_fu_5404[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_555_fu_5408[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out),
        .O(\X0_input_555_fu_5408[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_555_fu_5408_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_555_fu_5408[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_556_fu_5412[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out),
        .O(\X0_input_556_fu_5412[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_556_fu_5412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_556_fu_5412[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_557_fu_5416[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_557_out),
        .O(\X0_input_557_fu_5416[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_557_fu_5416_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_557_fu_5416[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_557_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_558_fu_5420[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out),
        .O(\X0_input_558_fu_5420[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_558_fu_5420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_558_fu_5420[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_559_fu_5424[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out),
        .O(\X0_input_559_fu_5424[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_559_fu_5424_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_559_fu_5424[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_55_fu_3408[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out),
        .O(\X0_input_55_fu_3408[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_55_fu_3408_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_55_fu_3408[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_560_fu_5428[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_560_out),
        .O(\X0_input_560_fu_5428[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_560_fu_5428_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_560_fu_5428[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_560_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_561_fu_5432[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out),
        .O(\X0_input_561_fu_5432[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_561_fu_5432_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_561_fu_5432[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_562_fu_5436[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out),
        .O(\X0_input_562_fu_5436[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_562_fu_5436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_562_fu_5436[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_563_fu_5440[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out),
        .O(\X0_input_563_fu_5440[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_563_fu_5440_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_563_fu_5440[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_564_fu_5444[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out),
        .O(\X0_input_564_fu_5444[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_564_fu_5444_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_564_fu_5444[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_565_fu_5448[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_565_out),
        .O(\X0_input_565_fu_5448[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_565_fu_5448_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_565_fu_5448[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_565_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_566_fu_5452[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out),
        .O(\X0_input_566_fu_5452[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_566_fu_5452_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_566_fu_5452[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_567_fu_5456[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out),
        .O(\X0_input_567_fu_5456[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_567_fu_5456_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_567_fu_5456[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_568_fu_5460[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_568_out),
        .O(\X0_input_568_fu_5460[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_568_fu_5460_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_568_fu_5460[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_568_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_569_fu_5464[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out),
        .O(\X0_input_569_fu_5464[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_569_fu_5464_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_569_fu_5464[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_56_fu_3412[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_56_out),
        .O(\X0_input_56_fu_3412[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_56_fu_3412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_56_fu_3412[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_56_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_570_fu_5468[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out),
        .O(\X0_input_570_fu_5468[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_570_fu_5468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_570_fu_5468[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_571_fu_5472[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out),
        .O(\X0_input_571_fu_5472[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_571_fu_5472_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_571_fu_5472[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_572_fu_5476[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_572_fu_5476[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out),
        .O(\X0_input_572_fu_5476[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \X0_input_572_fu_5476[0]_i_2 
       (.I0(i_2_reg_23648[6]),
        .I1(i_2_reg_23648[7]),
        .I2(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I3(i_2_reg_23648[0]),
        .I4(i_2_reg_23648[9]),
        .O(\X0_input_572_fu_5476[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_572_fu_5476_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_572_fu_5476[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_573_fu_5480[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_573_fu_5480[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out),
        .O(\X0_input_573_fu_5480[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \X0_input_573_fu_5480[0]_i_2 
       (.I0(i_2_reg_23648[6]),
        .I1(i_2_reg_23648[7]),
        .I2(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I3(i_2_reg_23648[0]),
        .I4(i_2_reg_23648[9]),
        .O(\X0_input_573_fu_5480[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_573_fu_5480_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_573_fu_5480[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_574_fu_5484[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_574_fu_5484[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out),
        .O(\X0_input_574_fu_5484[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \X0_input_574_fu_5484[0]_i_2 
       (.I0(i_2_reg_23648[6]),
        .I1(i_2_reg_23648[7]),
        .I2(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I3(i_2_reg_23648[0]),
        .I4(i_2_reg_23648[9]),
        .O(\X0_input_574_fu_5484[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_574_fu_5484_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_574_fu_5484[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_575_fu_5488[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_575_fu_5488[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_575_out),
        .O(\X0_input_575_fu_5488[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \X0_input_575_fu_5488[0]_i_2 
       (.I0(i_2_reg_23648[6]),
        .I1(i_2_reg_23648[7]),
        .I2(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I3(i_2_reg_23648[0]),
        .I4(i_2_reg_23648[9]),
        .O(\X0_input_575_fu_5488[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_575_fu_5488_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_575_fu_5488[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_575_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_576_fu_5492[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out),
        .O(\X0_input_576_fu_5492[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_576_fu_5492_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_576_fu_5492[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_577_fu_5496[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out),
        .O(\X0_input_577_fu_5496[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_577_fu_5496_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_577_fu_5496[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_578_fu_5500[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out),
        .O(\X0_input_578_fu_5500[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_578_fu_5500_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_578_fu_5500[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_579_fu_5504[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out),
        .O(\X0_input_579_fu_5504[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_579_fu_5504_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_579_fu_5504[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_57_fu_3416[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out),
        .O(\X0_input_57_fu_3416[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_57_fu_3416_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_57_fu_3416[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_580_fu_5508[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out),
        .O(\X0_input_580_fu_5508[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_580_fu_5508_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_580_fu_5508[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_581_fu_5512[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out),
        .O(\X0_input_581_fu_5512[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_581_fu_5512_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_581_fu_5512[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_582_fu_5516[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out),
        .O(\X0_input_582_fu_5516[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_582_fu_5516_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_582_fu_5516[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_583_fu_5520[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out),
        .O(\X0_input_583_fu_5520[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_583_fu_5520_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_583_fu_5520[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_584_fu_5524[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out),
        .O(\X0_input_584_fu_5524[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_584_fu_5524_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_584_fu_5524[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_585_fu_5528[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out),
        .O(\X0_input_585_fu_5528[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_585_fu_5528_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_585_fu_5528[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_586_fu_5532[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out),
        .O(\X0_input_586_fu_5532[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_586_fu_5532_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_586_fu_5532[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_587_fu_5536[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out),
        .O(\X0_input_587_fu_5536[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_587_fu_5536_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_587_fu_5536[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_588_fu_5540[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out),
        .O(\X0_input_588_fu_5540[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_588_fu_5540_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_588_fu_5540[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_589_fu_5544[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out),
        .O(\X0_input_589_fu_5544[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_589_fu_5544_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_589_fu_5544[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_58_fu_3420[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out),
        .O(\X0_input_58_fu_3420[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_58_fu_3420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_58_fu_3420[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_590_fu_5548[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out),
        .O(\X0_input_590_fu_5548[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_590_fu_5548_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_590_fu_5548[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_591_fu_5552[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out),
        .O(\X0_input_591_fu_5552[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_591_fu_5552_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_591_fu_5552[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_592_fu_5556[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out),
        .O(\X0_input_592_fu_5556[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_592_fu_5556_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_592_fu_5556[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_593_fu_5560[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out),
        .O(\X0_input_593_fu_5560[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_593_fu_5560_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_593_fu_5560[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_594_fu_5564[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out),
        .O(\X0_input_594_fu_5564[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_594_fu_5564_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_594_fu_5564[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_595_fu_5568[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out),
        .O(\X0_input_595_fu_5568[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_595_fu_5568_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_595_fu_5568[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_596_fu_5572[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_596_out),
        .O(\X0_input_596_fu_5572[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_596_fu_5572_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_596_fu_5572[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_596_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_597_fu_5576[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_597_out),
        .O(\X0_input_597_fu_5576[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_597_fu_5576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_597_fu_5576[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_597_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_598_fu_5580[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out),
        .O(\X0_input_598_fu_5580[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_598_fu_5580_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_598_fu_5580[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_599_fu_5584[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out),
        .O(\X0_input_599_fu_5584[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_599_fu_5584_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_599_fu_5584[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_59_fu_3424[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out),
        .O(\X0_input_59_fu_3424[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_59_fu_3424_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_59_fu_3424[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_5_fu_3208[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out),
        .O(\X0_input_5_fu_3208[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_5_fu_3208_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_5_fu_3208[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_600_fu_5588[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out),
        .O(\X0_input_600_fu_5588[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_600_fu_5588_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_600_fu_5588[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_601_fu_5592[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out),
        .O(\X0_input_601_fu_5592[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_601_fu_5592_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_601_fu_5592[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_602_fu_5596[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out),
        .O(\X0_input_602_fu_5596[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_602_fu_5596_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_602_fu_5596[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_603_fu_5600[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out),
        .O(\X0_input_603_fu_5600[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_603_fu_5600_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_603_fu_5600[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_604_fu_5604[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_604_out),
        .O(\X0_input_604_fu_5604[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_604_fu_5604_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_604_fu_5604[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_604_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_605_fu_5608[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out),
        .O(\X0_input_605_fu_5608[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_605_fu_5608_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_605_fu_5608[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_606_fu_5612[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out),
        .O(\X0_input_606_fu_5612[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_606_fu_5612_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_606_fu_5612[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_607_fu_5616[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out),
        .O(\X0_input_607_fu_5616[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_607_fu_5616_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_607_fu_5616[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_608_fu_5620[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_608_out),
        .O(\X0_input_608_fu_5620[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_608_fu_5620_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_608_fu_5620[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_608_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_609_fu_5624[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out),
        .O(\X0_input_609_fu_5624[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_609_fu_5624_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_609_fu_5624[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_60_fu_3428[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out),
        .O(\X0_input_60_fu_3428[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \X0_input_60_fu_3428[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_60_fu_3428[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_60_fu_3428_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_60_fu_3428[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_610_fu_5628[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out),
        .O(\X0_input_610_fu_5628[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_610_fu_5628_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_610_fu_5628[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_611_fu_5632[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out),
        .O(\X0_input_611_fu_5632[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_611_fu_5632_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_611_fu_5632[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_612_fu_5636[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out),
        .O(\X0_input_612_fu_5636[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_612_fu_5636_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_612_fu_5636[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_613_fu_5640[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out),
        .O(\X0_input_613_fu_5640[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_613_fu_5640_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_613_fu_5640[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_614_fu_5644[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out),
        .O(\X0_input_614_fu_5644[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_614_fu_5644_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_614_fu_5644[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_615_fu_5648[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out),
        .O(\X0_input_615_fu_5648[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_615_fu_5648_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_615_fu_5648[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_616_fu_5652[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out),
        .O(\X0_input_616_fu_5652[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_616_fu_5652_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_616_fu_5652[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_617_fu_5656[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_617_out),
        .O(\X0_input_617_fu_5656[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_617_fu_5656_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_617_fu_5656[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_617_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_618_fu_5660[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out),
        .O(\X0_input_618_fu_5660[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_618_fu_5660_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_618_fu_5660[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_619_fu_5664[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out),
        .O(\X0_input_619_fu_5664[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_619_fu_5664_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_619_fu_5664[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_61_fu_3432[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out),
        .O(\X0_input_61_fu_3432[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \X0_input_61_fu_3432[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_61_fu_3432[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_61_fu_3432_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_61_fu_3432[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_620_fu_5668[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out),
        .O(\X0_input_620_fu_5668[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_620_fu_5668_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_620_fu_5668[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_621_fu_5672[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_621_out),
        .O(\X0_input_621_fu_5672[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_621_fu_5672_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_621_fu_5672[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_621_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_622_fu_5676[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out),
        .O(\X0_input_622_fu_5676[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_622_fu_5676_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_622_fu_5676[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_623_fu_5680[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out),
        .O(\X0_input_623_fu_5680[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_623_fu_5680_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_623_fu_5680[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_624_fu_5684[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out),
        .O(\X0_input_624_fu_5684[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_624_fu_5684_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_624_fu_5684[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_625_fu_5688[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out),
        .O(\X0_input_625_fu_5688[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_625_fu_5688_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_625_fu_5688[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_626_fu_5692[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out),
        .O(\X0_input_626_fu_5692[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_626_fu_5692_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_626_fu_5692[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_627_fu_5696[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out),
        .O(\X0_input_627_fu_5696[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_627_fu_5696_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_627_fu_5696[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_628_fu_5700[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_628_out),
        .O(\X0_input_628_fu_5700[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_628_fu_5700_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_628_fu_5700[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_628_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_629_fu_5704[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out),
        .O(\X0_input_629_fu_5704[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_629_fu_5704_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_629_fu_5704[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_62_fu_3436[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out),
        .O(\X0_input_62_fu_3436[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \X0_input_62_fu_3436[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_62_fu_3436[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_62_fu_3436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_62_fu_3436[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_630_fu_5708[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out),
        .O(\X0_input_630_fu_5708[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_630_fu_5708_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_630_fu_5708[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_631_fu_5712[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_631_out),
        .O(\X0_input_631_fu_5712[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_631_fu_5712_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_631_fu_5712[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_631_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_632_fu_5716[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_632_out),
        .O(\X0_input_632_fu_5716[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_632_fu_5716_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_632_fu_5716[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_632_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_633_fu_5720[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out),
        .O(\X0_input_633_fu_5720[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_633_fu_5720_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_633_fu_5720[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_634_fu_5724[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out),
        .O(\X0_input_634_fu_5724[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_634_fu_5724_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_634_fu_5724[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_635_fu_5728[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out),
        .O(\X0_input_635_fu_5728[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_635_fu_5728_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_635_fu_5728[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_636_fu_5732[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_636_fu_5732[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out),
        .O(\X0_input_636_fu_5732[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \X0_input_636_fu_5732[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_636_fu_5732[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_636_fu_5732_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_636_fu_5732[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_637_fu_5736[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_637_fu_5736[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out),
        .O(\X0_input_637_fu_5736[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \X0_input_637_fu_5736[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_637_fu_5736[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_637_fu_5736_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_637_fu_5736[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_638_fu_5740[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_638_fu_5740[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out),
        .O(\X0_input_638_fu_5740[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \X0_input_638_fu_5740[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_638_fu_5740[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_638_fu_5740_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_638_fu_5740[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_639_fu_5744[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_639_fu_5744[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out),
        .O(\X0_input_639_fu_5744[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \X0_input_639_fu_5744[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[6]),
        .I4(i_2_reg_23648[7]),
        .O(\X0_input_639_fu_5744[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_639_fu_5744_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_639_fu_5744[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_63_fu_3440[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_63_out),
        .O(\X0_input_63_fu_3440[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \X0_input_63_fu_3440[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[9]),
        .I2(i_2_reg_23648[0]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_63_fu_3440[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_63_fu_3440_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_63_fu_3440[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_63_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_640_fu_5748[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out),
        .O(\X0_input_640_fu_5748[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_640_fu_5748_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_640_fu_5748[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_641_fu_5752[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out),
        .O(\X0_input_641_fu_5752[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_641_fu_5752_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_641_fu_5752[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_642_fu_5756[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out),
        .O(\X0_input_642_fu_5756[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_642_fu_5756_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_642_fu_5756[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_643_fu_5760[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out),
        .O(\X0_input_643_fu_5760[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_643_fu_5760_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_643_fu_5760[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_644_fu_5764[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out),
        .O(\X0_input_644_fu_5764[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_644_fu_5764_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_644_fu_5764[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_645_fu_5768[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out),
        .O(\X0_input_645_fu_5768[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_645_fu_5768_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_645_fu_5768[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_646_fu_5772[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out),
        .O(\X0_input_646_fu_5772[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_646_fu_5772_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_646_fu_5772[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_647_fu_5776[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out),
        .O(\X0_input_647_fu_5776[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_647_fu_5776_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_647_fu_5776[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_648_fu_5780[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out),
        .O(\X0_input_648_fu_5780[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_648_fu_5780_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_648_fu_5780[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_649_fu_5784[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out),
        .O(\X0_input_649_fu_5784[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_649_fu_5784_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_649_fu_5784[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_64_fu_3444[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out),
        .O(\X0_input_64_fu_3444[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_64_fu_3444_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_64_fu_3444[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_650_fu_5788[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_650_out),
        .O(\X0_input_650_fu_5788[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_650_fu_5788_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_650_fu_5788[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_650_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_651_fu_5792[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out),
        .O(\X0_input_651_fu_5792[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_651_fu_5792_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_651_fu_5792[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_652_fu_5796[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out),
        .O(\X0_input_652_fu_5796[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_652_fu_5796_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_652_fu_5796[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_653_fu_5800[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out),
        .O(\X0_input_653_fu_5800[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_653_fu_5800_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_653_fu_5800[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_654_fu_5804[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out),
        .O(\X0_input_654_fu_5804[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_654_fu_5804_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_654_fu_5804[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_655_fu_5808[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out),
        .O(\X0_input_655_fu_5808[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_655_fu_5808_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_655_fu_5808[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_656_fu_5812[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out),
        .O(\X0_input_656_fu_5812[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_656_fu_5812_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_656_fu_5812[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_657_fu_5816[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out),
        .O(\X0_input_657_fu_5816[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_657_fu_5816_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_657_fu_5816[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_658_fu_5820[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out),
        .O(\X0_input_658_fu_5820[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_658_fu_5820_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_658_fu_5820[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_659_fu_5824[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_659_out),
        .O(\X0_input_659_fu_5824[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_659_fu_5824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_659_fu_5824[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_659_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_65_fu_3448[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_65_out),
        .O(\X0_input_65_fu_3448[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_65_fu_3448_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_65_fu_3448[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_65_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_660_fu_5828[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out),
        .O(\X0_input_660_fu_5828[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_660_fu_5828_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_660_fu_5828[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_661_fu_5832[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out),
        .O(\X0_input_661_fu_5832[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_661_fu_5832_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_661_fu_5832[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_662_fu_5836[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out),
        .O(\X0_input_662_fu_5836[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_662_fu_5836_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_662_fu_5836[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_663_fu_5840[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out),
        .O(\X0_input_663_fu_5840[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_663_fu_5840_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_663_fu_5840[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_664_fu_5844[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out),
        .O(\X0_input_664_fu_5844[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_664_fu_5844_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_664_fu_5844[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_665_fu_5848[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out),
        .O(\X0_input_665_fu_5848[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_665_fu_5848_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_665_fu_5848[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_666_fu_5852[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out),
        .O(\X0_input_666_fu_5852[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_666_fu_5852_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_666_fu_5852[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_667_fu_5856[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out),
        .O(\X0_input_667_fu_5856[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_667_fu_5856_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_667_fu_5856[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_668_fu_5860[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_668_out),
        .O(\X0_input_668_fu_5860[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_668_fu_5860_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_668_fu_5860[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_668_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_669_fu_5864[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out),
        .O(\X0_input_669_fu_5864[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_669_fu_5864_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_669_fu_5864[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_66_fu_3452[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out),
        .O(\X0_input_66_fu_3452[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_66_fu_3452_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_66_fu_3452[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_670_fu_5868[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out),
        .O(\X0_input_670_fu_5868[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_670_fu_5868_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_670_fu_5868[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_671_fu_5872[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out),
        .O(\X0_input_671_fu_5872[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_671_fu_5872_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_671_fu_5872[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_672_fu_5876[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out),
        .O(\X0_input_672_fu_5876[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_672_fu_5876_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_672_fu_5876[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_673_fu_5880[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out),
        .O(\X0_input_673_fu_5880[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_673_fu_5880_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_673_fu_5880[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_674_fu_5884[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out),
        .O(\X0_input_674_fu_5884[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_674_fu_5884_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_674_fu_5884[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_675_fu_5888[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out),
        .O(\X0_input_675_fu_5888[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_675_fu_5888_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_675_fu_5888[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_676_fu_5892[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out),
        .O(\X0_input_676_fu_5892[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_676_fu_5892_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_676_fu_5892[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_677_fu_5896[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_677_out),
        .O(\X0_input_677_fu_5896[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_677_fu_5896_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_677_fu_5896[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_677_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_678_fu_5900[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out),
        .O(\X0_input_678_fu_5900[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_678_fu_5900_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_678_fu_5900[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_679_fu_5904[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out),
        .O(\X0_input_679_fu_5904[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_679_fu_5904_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_679_fu_5904[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_67_fu_3456[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out),
        .O(\X0_input_67_fu_3456[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_67_fu_3456_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_67_fu_3456[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_680_fu_5908[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out),
        .O(\X0_input_680_fu_5908[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_680_fu_5908_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_680_fu_5908[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_681_fu_5912[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out),
        .O(\X0_input_681_fu_5912[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_681_fu_5912_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_681_fu_5912[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_682_fu_5916[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out),
        .O(\X0_input_682_fu_5916[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_682_fu_5916_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_682_fu_5916[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_683_fu_5920[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out),
        .O(\X0_input_683_fu_5920[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_683_fu_5920_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_683_fu_5920[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_684_fu_5924[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out),
        .O(\X0_input_684_fu_5924[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_684_fu_5924_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_684_fu_5924[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_685_fu_5928[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out),
        .O(\X0_input_685_fu_5928[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_685_fu_5928_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_685_fu_5928[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_686_fu_5932[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out),
        .O(\X0_input_686_fu_5932[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_686_fu_5932_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_686_fu_5932[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_687_fu_5936[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out),
        .O(\X0_input_687_fu_5936[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_687_fu_5936_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_687_fu_5936[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_688_fu_5940[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_688_out),
        .O(\X0_input_688_fu_5940[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_688_fu_5940_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_688_fu_5940[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_688_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_689_fu_5944[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_689_out),
        .O(\X0_input_689_fu_5944[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_689_fu_5944_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_689_fu_5944[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_689_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_68_fu_3460[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_68_out),
        .O(\X0_input_68_fu_3460[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_68_fu_3460_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_68_fu_3460[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_68_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_690_fu_5948[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out),
        .O(\X0_input_690_fu_5948[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_690_fu_5948_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_690_fu_5948[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_691_fu_5952[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out),
        .O(\X0_input_691_fu_5952[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_691_fu_5952_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_691_fu_5952[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_692_fu_5956[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out),
        .O(\X0_input_692_fu_5956[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_692_fu_5956_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_692_fu_5956[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_693_fu_5960[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out),
        .O(\X0_input_693_fu_5960[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_693_fu_5960_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_693_fu_5960[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_694_fu_5964[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out),
        .O(\X0_input_694_fu_5964[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_694_fu_5964_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_694_fu_5964[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_695_fu_5968[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out),
        .O(\X0_input_695_fu_5968[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_695_fu_5968_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_695_fu_5968[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_696_fu_5972[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out),
        .O(\X0_input_696_fu_5972[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_696_fu_5972_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_696_fu_5972[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_697_fu_5976[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out),
        .O(\X0_input_697_fu_5976[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_697_fu_5976_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_697_fu_5976[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_698_fu_5980[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out),
        .O(\X0_input_698_fu_5980[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_698_fu_5980_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_698_fu_5980[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_699_fu_5984[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out),
        .O(\X0_input_699_fu_5984[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_699_fu_5984_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_699_fu_5984[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_69_fu_3464[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out),
        .O(\X0_input_69_fu_3464[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_69_fu_3464_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_69_fu_3464[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_6_fu_3212[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_62_fu_3436[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out),
        .O(\X0_input_6_fu_3212[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_6_fu_3212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_6_fu_3212[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_700_fu_5988[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_700_fu_5988[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out),
        .O(\X0_input_700_fu_5988[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \X0_input_700_fu_5988[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_700_fu_5988[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_700_fu_5988_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_700_fu_5988[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_701_fu_5992[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_701_fu_5992[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out),
        .O(\X0_input_701_fu_5992[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \X0_input_701_fu_5992[0]_i_2 
       (.I0(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_701_fu_5992[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_701_fu_5992_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_701_fu_5992[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_702_fu_5996[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_702_fu_5996[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out),
        .O(\X0_input_702_fu_5996[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \X0_input_702_fu_5996[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_702_fu_5996[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_702_fu_5996_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_702_fu_5996[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_703_fu_6000[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_703_fu_6000[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out),
        .O(\X0_input_703_fu_6000[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \X0_input_703_fu_6000[0]_i_2 
       (.I0(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .O(\X0_input_703_fu_6000[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_703_fu_6000_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_703_fu_6000[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_704_fu_6004[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_704_out),
        .O(\X0_input_704_fu_6004[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_704_fu_6004_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_704_fu_6004[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_704_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_705_fu_6008[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out),
        .O(\X0_input_705_fu_6008[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_705_fu_6008_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_705_fu_6008[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_706_fu_6012[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out),
        .O(\X0_input_706_fu_6012[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_706_fu_6012_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_706_fu_6012[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_707_fu_6016[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out),
        .O(\X0_input_707_fu_6016[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_707_fu_6016_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_707_fu_6016[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_708_fu_6020[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_708_out),
        .O(\X0_input_708_fu_6020[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_708_fu_6020_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_708_fu_6020[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_708_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_709_fu_6024[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out),
        .O(\X0_input_709_fu_6024[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_709_fu_6024_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_709_fu_6024[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_70_fu_3468[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_70_out),
        .O(\X0_input_70_fu_3468[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_70_fu_3468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_70_fu_3468[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_70_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_710_fu_6028[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_710_out),
        .O(\X0_input_710_fu_6028[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_710_fu_6028_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_710_fu_6028[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_710_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_711_fu_6032[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out),
        .O(\X0_input_711_fu_6032[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_711_fu_6032_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_711_fu_6032[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_712_fu_6036[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_712_out),
        .O(\X0_input_712_fu_6036[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_712_fu_6036_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_712_fu_6036[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_712_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_713_fu_6040[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out),
        .O(\X0_input_713_fu_6040[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_713_fu_6040_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_713_fu_6040[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_714_fu_6044[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out),
        .O(\X0_input_714_fu_6044[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_714_fu_6044_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_714_fu_6044[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_715_fu_6048[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out),
        .O(\X0_input_715_fu_6048[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_715_fu_6048_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_715_fu_6048[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_716_fu_6052[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_716_out),
        .O(\X0_input_716_fu_6052[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_716_fu_6052_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_716_fu_6052[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_716_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_717_fu_6056[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_717_out),
        .O(\X0_input_717_fu_6056[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_717_fu_6056_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_717_fu_6056[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_717_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_718_fu_6060[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out),
        .O(\X0_input_718_fu_6060[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_718_fu_6060_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_718_fu_6060[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_719_fu_6064[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out),
        .O(\X0_input_719_fu_6064[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \X0_input_719_fu_6064[0]_i_2 
       (.I0(i_2_reg_23648[2]),
        .I1(i_2_reg_23648[3]),
        .I2(i_2_reg_23648[4]),
        .I3(i_2_reg_23648[5]),
        .O(\X0_input_719_fu_6064[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_719_fu_6064_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_719_fu_6064[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_71_fu_3472[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out),
        .O(\X0_input_71_fu_3472[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_71_fu_3472_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_71_fu_3472[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_720_fu_6068[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out),
        .O(\X0_input_720_fu_6068[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_720_fu_6068_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_720_fu_6068[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_721_fu_6072[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_721_out),
        .O(\X0_input_721_fu_6072[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_721_fu_6072_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_721_fu_6072[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_721_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_722_fu_6076[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out),
        .O(\X0_input_722_fu_6076[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_722_fu_6076_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_722_fu_6076[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_723_fu_6080[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out),
        .O(\X0_input_723_fu_6080[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \X0_input_723_fu_6080[0]_i_2 
       (.I0(i_2_reg_23648[2]),
        .I1(i_2_reg_23648[3]),
        .I2(i_2_reg_23648[4]),
        .I3(i_2_reg_23648[5]),
        .O(\X0_input_723_fu_6080[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_723_fu_6080_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_723_fu_6080[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_724_fu_6084[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_724_out),
        .O(\X0_input_724_fu_6084[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_724_fu_6084_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_724_fu_6084[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_724_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_725_fu_6088[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_725_out),
        .O(\X0_input_725_fu_6088[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_725_fu_6088_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_725_fu_6088[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_725_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_726_fu_6092[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out),
        .O(\X0_input_726_fu_6092[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_726_fu_6092_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_726_fu_6092[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_727_fu_6096[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out),
        .O(\X0_input_727_fu_6096[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \X0_input_727_fu_6096[0]_i_2 
       (.I0(i_2_reg_23648[2]),
        .I1(i_2_reg_23648[3]),
        .I2(i_2_reg_23648[4]),
        .I3(i_2_reg_23648[5]),
        .O(\X0_input_727_fu_6096[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_727_fu_6096_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_727_fu_6096[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_728_fu_6100[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out),
        .O(\X0_input_728_fu_6100[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_728_fu_6100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_728_fu_6100[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_729_fu_6104[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out),
        .O(\X0_input_729_fu_6104[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_729_fu_6104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_729_fu_6104[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_72_fu_3476[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out),
        .O(\X0_input_72_fu_3476[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_72_fu_3476_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_72_fu_3476[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_730_fu_6108[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out),
        .O(\X0_input_730_fu_6108[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_730_fu_6108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_730_fu_6108[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_731_fu_6112[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out),
        .O(\X0_input_731_fu_6112[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \X0_input_731_fu_6112[0]_i_2 
       (.I0(i_2_reg_23648[3]),
        .I1(i_2_reg_23648[2]),
        .I2(i_2_reg_23648[4]),
        .I3(i_2_reg_23648[5]),
        .O(\X0_input_731_fu_6112[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_731_fu_6112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_731_fu_6112[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_732_fu_6116[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out),
        .O(\X0_input_732_fu_6116[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_732_fu_6116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_732_fu_6116[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_733_fu_6120[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out),
        .O(\X0_input_733_fu_6120[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_733_fu_6120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_733_fu_6120[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_734_fu_6124[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_734_out),
        .O(\X0_input_734_fu_6124[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_734_fu_6124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_734_fu_6124[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_734_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_735_fu_6128[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out),
        .O(\X0_input_735_fu_6128[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \X0_input_735_fu_6128[0]_i_2 
       (.I0(i_2_reg_23648[2]),
        .I1(i_2_reg_23648[3]),
        .I2(i_2_reg_23648[4]),
        .I3(i_2_reg_23648[5]),
        .O(\X0_input_735_fu_6128[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_735_fu_6128_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_735_fu_6128[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_736_fu_6132[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_736_out),
        .O(\X0_input_736_fu_6132[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_736_fu_6132_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_736_fu_6132[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_736_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_737_fu_6136[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out),
        .O(\X0_input_737_fu_6136[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_737_fu_6136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_737_fu_6136[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_738_fu_6140[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_738_out),
        .O(\X0_input_738_fu_6140[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_738_fu_6140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_738_fu_6140[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_738_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_739_fu_6144[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out),
        .O(\X0_input_739_fu_6144[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \X0_input_739_fu_6144[0]_i_2 
       (.I0(i_2_reg_23648[2]),
        .I1(i_2_reg_23648[3]),
        .I2(i_2_reg_23648[5]),
        .I3(i_2_reg_23648[4]),
        .O(\X0_input_739_fu_6144[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_739_fu_6144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_739_fu_6144[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_73_fu_3480[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out),
        .O(\X0_input_73_fu_3480[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_73_fu_3480_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_73_fu_3480[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_740_fu_6148[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out),
        .O(\X0_input_740_fu_6148[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_740_fu_6148_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_740_fu_6148[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_741_fu_6152[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out),
        .O(\X0_input_741_fu_6152[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_741_fu_6152_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_741_fu_6152[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_742_fu_6156[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out),
        .O(\X0_input_742_fu_6156[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_742_fu_6156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_742_fu_6156[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_743_fu_6160[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_743_fu_6160[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_743_out),
        .O(\X0_input_743_fu_6160[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \X0_input_743_fu_6160[0]_i_2 
       (.I0(i_2_reg_23648[2]),
        .I1(i_2_reg_23648[3]),
        .I2(i_2_reg_23648[5]),
        .I3(i_2_reg_23648[4]),
        .O(\X0_input_743_fu_6160[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_743_fu_6160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_743_fu_6160[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_743_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_744_fu_6164[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out),
        .O(\X0_input_744_fu_6164[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_744_fu_6164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_744_fu_6164[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_745_fu_6168[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_745_out),
        .O(\X0_input_745_fu_6168[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_745_fu_6168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_745_fu_6168[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_745_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_746_fu_6172[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out),
        .O(\X0_input_746_fu_6172[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_746_fu_6172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_746_fu_6172[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_747_fu_6176[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_747_fu_6176[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out),
        .O(\X0_input_747_fu_6176[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \X0_input_747_fu_6176[0]_i_2 
       (.I0(i_2_reg_23648[3]),
        .I1(i_2_reg_23648[2]),
        .I2(i_2_reg_23648[5]),
        .I3(i_2_reg_23648[4]),
        .O(\X0_input_747_fu_6176[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_747_fu_6176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_747_fu_6176[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_748_fu_6180[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_748_out),
        .O(\X0_input_748_fu_6180[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_748_fu_6180_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_748_fu_6180[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_748_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_749_fu_6184[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out),
        .O(\X0_input_749_fu_6184[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_749_fu_6184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_749_fu_6184[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_74_fu_3484[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out),
        .O(\X0_input_74_fu_3484[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_74_fu_3484_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_74_fu_3484[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_750_fu_6188[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out),
        .O(\X0_input_750_fu_6188[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_750_fu_6188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_750_fu_6188[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_751_fu_6192[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_751_fu_6192[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out),
        .O(\X0_input_751_fu_6192[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \X0_input_751_fu_6192[0]_i_2 
       (.I0(i_2_reg_23648[2]),
        .I1(i_2_reg_23648[3]),
        .I2(i_2_reg_23648[5]),
        .I3(i_2_reg_23648[4]),
        .O(\X0_input_751_fu_6192[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_751_fu_6192_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_751_fu_6192[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_752_fu_6196[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out),
        .O(\X0_input_752_fu_6196[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_752_fu_6196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_752_fu_6196[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_753_fu_6200[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_753_out),
        .O(\X0_input_753_fu_6200[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_753_fu_6200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_753_fu_6200[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_753_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_754_fu_6204[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_754_out),
        .O(\X0_input_754_fu_6204[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_754_fu_6204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_754_fu_6204[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_754_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_755_fu_6208[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_755_fu_6208[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out),
        .O(\X0_input_755_fu_6208[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \X0_input_755_fu_6208[0]_i_2 
       (.I0(i_2_reg_23648[2]),
        .I1(i_2_reg_23648[3]),
        .I2(i_2_reg_23648[4]),
        .I3(i_2_reg_23648[5]),
        .O(\X0_input_755_fu_6208[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_755_fu_6208_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_755_fu_6208[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_756_fu_6212[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out),
        .O(\X0_input_756_fu_6212[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_756_fu_6212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_756_fu_6212[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_757_fu_6216[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out),
        .O(\X0_input_757_fu_6216[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_757_fu_6216_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_757_fu_6216[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_758_fu_6220[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out),
        .O(\X0_input_758_fu_6220[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_758_fu_6220_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_758_fu_6220[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_759_fu_6224[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_759_fu_6224[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out),
        .O(\X0_input_759_fu_6224[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \X0_input_759_fu_6224[0]_i_2 
       (.I0(i_2_reg_23648[2]),
        .I1(i_2_reg_23648[3]),
        .I2(i_2_reg_23648[4]),
        .I3(i_2_reg_23648[5]),
        .O(\X0_input_759_fu_6224[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_759_fu_6224_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_759_fu_6224[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_75_fu_3488[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out),
        .O(\X0_input_75_fu_3488[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_75_fu_3488_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_75_fu_3488[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_760_fu_6228[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I2(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out),
        .O(\X0_input_760_fu_6228[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_760_fu_6228_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_760_fu_6228[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_761_fu_6232[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I2(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out),
        .O(\X0_input_761_fu_6232[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_761_fu_6232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_761_fu_6232[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_762_fu_6236[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I2(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out),
        .O(\X0_input_762_fu_6236[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_762_fu_6236_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_762_fu_6236[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_763_fu_6240[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I2(\X0_input_763_fu_6240[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out),
        .O(\X0_input_763_fu_6240[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \X0_input_763_fu_6240[0]_i_2 
       (.I0(i_2_reg_23648[3]),
        .I1(i_2_reg_23648[2]),
        .I2(i_2_reg_23648[4]),
        .I3(i_2_reg_23648[5]),
        .O(\X0_input_763_fu_6240[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_763_fu_6240_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_763_fu_6240[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_764_fu_6244[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_764_fu_6244[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_764_out),
        .O(\X0_input_764_fu_6244[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \X0_input_764_fu_6244[0]_i_2 
       (.I0(i_2_reg_23648[6]),
        .I1(i_2_reg_23648[7]),
        .I2(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I3(i_2_reg_23648[0]),
        .I4(i_2_reg_23648[9]),
        .O(\X0_input_764_fu_6244[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_764_fu_6244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_764_fu_6244[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_764_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_765_fu_6248[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_765_fu_6248[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out),
        .O(\X0_input_765_fu_6248[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \X0_input_765_fu_6248[0]_i_2 
       (.I0(i_2_reg_23648[6]),
        .I1(i_2_reg_23648[7]),
        .I2(\X0_input_765_fu_6248[0]_i_3_n_5 ),
        .I3(i_2_reg_23648[0]),
        .I4(i_2_reg_23648[9]),
        .O(\X0_input_765_fu_6248[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \X0_input_765_fu_6248[0]_i_3 
       (.I0(i_2_reg_23648[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_done_cache_reg),
        .I3(i_2_reg_23648[8]),
        .O(\X0_input_765_fu_6248[0]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_765_fu_6248_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_765_fu_6248[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_766_fu_6252[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_766_fu_6252[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out),
        .O(\X0_input_766_fu_6252[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \X0_input_766_fu_6252[0]_i_2 
       (.I0(i_2_reg_23648[6]),
        .I1(i_2_reg_23648[7]),
        .I2(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I3(i_2_reg_23648[0]),
        .I4(i_2_reg_23648[9]),
        .O(\X0_input_766_fu_6252[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_766_fu_6252_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_766_fu_6252[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \X0_input_767_fu_6256[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_767_fu_6256[0]_i_2_n_5 ),
        .I2(\X0_input_767_fu_6256[0]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_767_out),
        .O(\X0_input_767_fu_6256[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \X0_input_767_fu_6256[0]_i_2 
       (.I0(i_2_reg_23648[2]),
        .I1(i_2_reg_23648[3]),
        .I2(i_2_reg_23648[4]),
        .I3(i_2_reg_23648[5]),
        .O(\X0_input_767_fu_6256[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \X0_input_767_fu_6256[0]_i_3 
       (.I0(i_2_reg_23648[6]),
        .I1(i_2_reg_23648[7]),
        .I2(\X0_input_767_fu_6256[0]_i_4_n_5 ),
        .I3(i_2_reg_23648[0]),
        .I4(i_2_reg_23648[9]),
        .O(\X0_input_767_fu_6256[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \X0_input_767_fu_6256[0]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_done_cache_reg),
        .I2(i_2_reg_23648[8]),
        .I3(i_2_reg_23648[1]),
        .O(\X0_input_767_fu_6256[0]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_767_fu_6256_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_767_fu_6256[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_767_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \X0_input_768_fu_6260[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_780_fu_6308[0]_i_2_n_5 ),
        .I2(i_2_reg_23648[2]),
        .I3(i_2_reg_23648[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out),
        .O(\X0_input_768_fu_6260[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_768_fu_6260_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_768_fu_6260[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \X0_input_769_fu_6264[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_781_fu_6312[0]_i_2_n_5 ),
        .I2(i_2_reg_23648[2]),
        .I3(i_2_reg_23648[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out),
        .O(\X0_input_769_fu_6264[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_769_fu_6264_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_769_fu_6264[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_76_fu_3492[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out),
        .O(\X0_input_76_fu_3492[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_76_fu_3492_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_76_fu_3492[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \X0_input_770_fu_6268[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_782_fu_6316[0]_i_2_n_5 ),
        .I2(i_2_reg_23648[2]),
        .I3(i_2_reg_23648[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_770_out),
        .O(\X0_input_770_fu_6268[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_770_fu_6268_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_770_fu_6268[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_770_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \X0_input_771_fu_6272[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_783_fu_6320[0]_i_3_n_5 ),
        .I2(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out),
        .O(\X0_input_771_fu_6272[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \X0_input_771_fu_6272[0]_i_2 
       (.I0(i_2_reg_23648[4]),
        .I1(i_2_reg_23648[5]),
        .I2(i_2_reg_23648[2]),
        .I3(i_2_reg_23648[3]),
        .O(\X0_input_771_fu_6272[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_771_fu_6272_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_771_fu_6272[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \X0_input_772_fu_6276[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_780_fu_6308[0]_i_2_n_5 ),
        .I2(i_2_reg_23648[2]),
        .I3(i_2_reg_23648[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out),
        .O(\X0_input_772_fu_6276[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_772_fu_6276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_772_fu_6276[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \X0_input_773_fu_6280[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_781_fu_6312[0]_i_2_n_5 ),
        .I2(i_2_reg_23648[2]),
        .I3(i_2_reg_23648[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out),
        .O(\X0_input_773_fu_6280[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_773_fu_6280_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_773_fu_6280[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \X0_input_774_fu_6284[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_782_fu_6316[0]_i_2_n_5 ),
        .I2(i_2_reg_23648[2]),
        .I3(i_2_reg_23648[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out),
        .O(\X0_input_774_fu_6284[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_774_fu_6284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_774_fu_6284[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \X0_input_775_fu_6288[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_783_fu_6320[0]_i_3_n_5 ),
        .I2(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out),
        .O(\X0_input_775_fu_6288[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \X0_input_775_fu_6288[0]_i_2 
       (.I0(i_2_reg_23648[4]),
        .I1(i_2_reg_23648[5]),
        .I2(i_2_reg_23648[2]),
        .I3(i_2_reg_23648[3]),
        .O(\X0_input_775_fu_6288[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_775_fu_6288_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_775_fu_6288[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \X0_input_776_fu_6292[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_780_fu_6308[0]_i_2_n_5 ),
        .I2(i_2_reg_23648[3]),
        .I3(i_2_reg_23648[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out),
        .O(\X0_input_776_fu_6292[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_776_fu_6292_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_776_fu_6292[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \X0_input_777_fu_6296[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_781_fu_6312[0]_i_2_n_5 ),
        .I2(i_2_reg_23648[3]),
        .I3(i_2_reg_23648[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out),
        .O(\X0_input_777_fu_6296[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_777_fu_6296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_777_fu_6296[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \X0_input_778_fu_6300[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_782_fu_6316[0]_i_2_n_5 ),
        .I2(i_2_reg_23648[3]),
        .I3(i_2_reg_23648[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out),
        .O(\X0_input_778_fu_6300[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_778_fu_6300_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_778_fu_6300[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \X0_input_779_fu_6304[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_783_fu_6320[0]_i_3_n_5 ),
        .I2(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I3(i_2_reg_23648[7]),
        .I4(i_2_reg_23648[6]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out),
        .O(\X0_input_779_fu_6304[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \X0_input_779_fu_6304[0]_i_2 
       (.I0(i_2_reg_23648[4]),
        .I1(i_2_reg_23648[5]),
        .I2(i_2_reg_23648[3]),
        .I3(i_2_reg_23648[2]),
        .O(\X0_input_779_fu_6304[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_779_fu_6304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_779_fu_6304[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_77_fu_3496[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out),
        .O(\X0_input_77_fu_3496[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_77_fu_3496_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_77_fu_3496[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \X0_input_780_fu_6308[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(i_2_reg_23648[2]),
        .I2(i_2_reg_23648[3]),
        .I3(\X0_input_780_fu_6308[0]_i_2_n_5 ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out),
        .O(\X0_input_780_fu_6308[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \X0_input_780_fu_6308[0]_i_2 
       (.I0(\X0_input_783_fu_6320[0]_i_5_n_5 ),
        .I1(i_2_reg_23648[4]),
        .I2(i_2_reg_23648[5]),
        .I3(i_2_reg_23648[0]),
        .I4(i_2_reg_23648[9]),
        .I5(\X0_input_781_fu_6312[0]_i_3_n_5 ),
        .O(\X0_input_780_fu_6308[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_780_fu_6308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_780_fu_6308[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \X0_input_781_fu_6312[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(i_2_reg_23648[2]),
        .I2(i_2_reg_23648[3]),
        .I3(\X0_input_781_fu_6312[0]_i_2_n_5 ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out),
        .O(\X0_input_781_fu_6312[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \X0_input_781_fu_6312[0]_i_2 
       (.I0(\X0_input_781_fu_6312[0]_i_3_n_5 ),
        .I1(i_2_reg_23648[0]),
        .I2(i_2_reg_23648[9]),
        .I3(\X0_input_783_fu_6320[0]_i_5_n_5 ),
        .I4(i_2_reg_23648[4]),
        .I5(i_2_reg_23648[5]),
        .O(\X0_input_781_fu_6312[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \X0_input_781_fu_6312[0]_i_3 
       (.I0(i_2_reg_23648[1]),
        .I1(i_2_reg_23648[8]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_done_cache_reg),
        .O(\X0_input_781_fu_6312[0]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_781_fu_6312_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_781_fu_6312[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \X0_input_782_fu_6316[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(i_2_reg_23648[2]),
        .I2(i_2_reg_23648[3]),
        .I3(\X0_input_782_fu_6316[0]_i_2_n_5 ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out),
        .O(\X0_input_782_fu_6316[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \X0_input_782_fu_6316[0]_i_2 
       (.I0(\X0_input_782_fu_6316[0]_i_3_n_5 ),
        .I1(\X0_input_783_fu_6320[0]_i_5_n_5 ),
        .I2(i_2_reg_23648[4]),
        .I3(i_2_reg_23648[5]),
        .I4(i_2_reg_23648[0]),
        .I5(i_2_reg_23648[9]),
        .O(\X0_input_782_fu_6316[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \X0_input_782_fu_6316[0]_i_3 
       (.I0(i_2_reg_23648[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_done_cache_reg),
        .I3(i_2_reg_23648[1]),
        .O(\X0_input_782_fu_6316[0]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_782_fu_6316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_782_fu_6316[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABBBBBBBA8888888)) 
    \X0_input_783_fu_6320[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_783_fu_6320[0]_i_2_n_5 ),
        .I2(\X0_input_783_fu_6320[0]_i_3_n_5 ),
        .I3(i_2_reg_23648[3]),
        .I4(i_2_reg_23648[2]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out),
        .O(\X0_input_783_fu_6320[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \X0_input_783_fu_6320[0]_i_2 
       (.I0(\X0_input_783_fu_6320[0]_i_4_n_5 ),
        .I1(\X0_input_783_fu_6320[0]_i_5_n_5 ),
        .I2(i_2_reg_23648[9]),
        .I3(ap_done_cache_reg),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(i_2_reg_23648[8]),
        .O(\X0_input_783_fu_6320[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \X0_input_783_fu_6320[0]_i_3 
       (.I0(i_2_reg_23648[1]),
        .I1(ap_done_cache_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(i_2_reg_23648[8]),
        .I4(i_2_reg_23648[9]),
        .I5(i_2_reg_23648[0]),
        .O(\X0_input_783_fu_6320[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \X0_input_783_fu_6320[0]_i_4 
       (.I0(i_2_reg_23648[5]),
        .I1(i_2_reg_23648[4]),
        .O(\X0_input_783_fu_6320[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \X0_input_783_fu_6320[0]_i_5 
       (.I0(i_2_reg_23648[7]),
        .I1(i_2_reg_23648[6]),
        .O(\X0_input_783_fu_6320[0]_i_5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_783_fu_6320_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_783_fu_6320[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_78_fu_3500[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out),
        .O(\X0_input_78_fu_3500[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_78_fu_3500_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_78_fu_3500[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_79_fu_3504[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_719_fu_6064[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out),
        .O(\X0_input_79_fu_3504[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_79_fu_3504_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_79_fu_3504[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_7_fu_3216[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_775_fu_6288[0]_i_2_n_5 ),
        .I2(\X0_input_63_fu_3440[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_7_out),
        .O(\X0_input_7_fu_3216[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_7_fu_3216_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_7_fu_3216[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_7_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_80_fu_3508[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out),
        .O(\X0_input_80_fu_3508[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_80_fu_3508_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_80_fu_3508[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_81_fu_3512[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out),
        .O(\X0_input_81_fu_3512[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_81_fu_3512_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_81_fu_3512[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_82_fu_3516[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out),
        .O(\X0_input_82_fu_3516[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_82_fu_3516_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_82_fu_3516[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_83_fu_3520[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_723_fu_6080[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out),
        .O(\X0_input_83_fu_3520[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_83_fu_3520_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_83_fu_3520[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_84_fu_3524[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out),
        .O(\X0_input_84_fu_3524[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_84_fu_3524_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_84_fu_3524[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_85_fu_3528[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out),
        .O(\X0_input_85_fu_3528[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_85_fu_3528_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_85_fu_3528[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_86_fu_3532[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out),
        .O(\X0_input_86_fu_3532[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_86_fu_3532_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_86_fu_3532[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_87_fu_3536[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_727_fu_6096[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out),
        .O(\X0_input_87_fu_3536[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_87_fu_3536_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_87_fu_3536[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_88_fu_3540[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out),
        .O(\X0_input_88_fu_3540[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_88_fu_3540_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_88_fu_3540[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_89_fu_3544[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out),
        .O(\X0_input_89_fu_3544[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_89_fu_3544_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_89_fu_3544[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_8_fu_3220[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out),
        .O(\X0_input_8_fu_3220[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_8_fu_3220_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_8_fu_3220[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_90_fu_3548[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out),
        .O(\X0_input_90_fu_3548[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_90_fu_3548_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_90_fu_3548[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_91_fu_3552[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_731_fu_6112[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out),
        .O(\X0_input_91_fu_3552[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_91_fu_3552_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_91_fu_3552[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_92_fu_3556[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out),
        .O(\X0_input_92_fu_3556[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_92_fu_3556_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_92_fu_3556[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_93_fu_3560[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out),
        .O(\X0_input_93_fu_3560[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_93_fu_3560_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_93_fu_3560[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_94_fu_3564[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out),
        .O(\X0_input_94_fu_3564[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_94_fu_3564_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_94_fu_3564[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_95_fu_3568[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_735_fu_6128[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out),
        .O(\X0_input_95_fu_3568[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_95_fu_3568_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_95_fu_3568[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_96_fu_3572[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_124_fu_3684[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out),
        .O(\X0_input_96_fu_3572[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_96_fu_3572_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_96_fu_3572[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_97_fu_3576[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_125_fu_3688[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out),
        .O(\X0_input_97_fu_3576[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_97_fu_3576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_97_fu_3576[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_98_fu_3580[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_126_fu_3692[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out),
        .O(\X0_input_98_fu_3580[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_98_fu_3580_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_98_fu_3580[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \X0_input_99_fu_3584[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_739_fu_6144[0]_i_2_n_5 ),
        .I2(\X0_input_127_fu_3696[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out),
        .O(\X0_input_99_fu_3584[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_99_fu_3584_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_99_fu_3584[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_9_fu_3224[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_779_fu_6304[0]_i_2_n_5 ),
        .I2(\X0_input_61_fu_3432[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_9_out),
        .O(\X0_input_9_fu_3224[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_9_fu_3224_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_9_fu_3224[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_9_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \X0_input_fu_3188[0]_i_1 
       (.I0(add_ln92_fu_11865_p2[31]),
        .I1(\X0_input_771_fu_6272[0]_i_2_n_5 ),
        .I2(\X0_input_60_fu_3428[0]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out),
        .O(\X0_input_fu_3188[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \X0_input_fu_3188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\X0_input_fu_3188[0]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_101_reg_20954[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out),
        .O(add_ln51_101_fu_14824_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_101_reg_20954[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out),
        .O(add_ln51_101_fu_14824_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_101_reg_20954[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_234_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_698_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_153_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_494_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_456_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_526_out),
        .O(add_ln51_101_fu_14824_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_106_reg_20959[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out),
        .O(add_ln51_106_fu_14862_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_106_reg_20959[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out),
        .O(add_ln51_106_fu_14862_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_106_reg_20959[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_256_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_589_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_404_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_416_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_476_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_257_out),
        .O(add_ln51_106_fu_14862_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_112_reg_20964[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out),
        .O(add_ln51_112_fu_14900_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_112_reg_20964[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out),
        .O(add_ln51_112_fu_14900_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_112_reg_20964[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_600_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_259_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_365_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_493_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_255_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_384_out),
        .O(add_ln51_112_fu_14900_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_117_reg_20969[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out),
        .O(add_ln51_117_fu_14938_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_117_reg_20969[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out),
        .O(add_ln51_117_fu_14938_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_117_reg_20969[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_260_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_430_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_123_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_176_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_381_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_448_out),
        .O(add_ln51_117_fu_14938_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_124_reg_20974[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out),
        .O(add_ln51_124_fu_14976_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_124_reg_20974[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out),
        .O(add_ln51_124_fu_14976_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_124_reg_20974[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_191_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_252_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_735_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_35_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_700_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_370_out),
        .O(add_ln51_124_fu_14976_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_129_reg_20979[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out),
        .O(add_ln51_129_fu_15014_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_129_reg_20979[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out),
        .O(add_ln51_129_fu_15014_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_129_reg_20979[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_771_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_225_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_492_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_464_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_616_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_194_out),
        .O(add_ln51_129_fu_15014_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_135_reg_20984[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out),
        .O(add_ln51_135_fu_15052_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_135_reg_20984[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out),
        .O(add_ln51_135_fu_15052_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_135_reg_20984[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_638_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_711_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_166_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_475_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_261_out),
        .O(add_ln51_135_fu_15052_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_137_reg_20989[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_65_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_725_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_748_out),
        .O(add_ln51_137_fu_15064_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_137_reg_20989[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_725_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_748_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_65_out),
        .O(add_ln51_137_fu_15064_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_138_reg_20994[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_704_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_208_out),
        .O(add_ln51_138_fu_15070_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_138_reg_20994[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_208_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_704_out),
        .O(add_ln51_138_fu_15070_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_139_reg_20999[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_604_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_142_out),
        .O(add_ln51_139_fu_15076_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_139_reg_20999[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_142_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_604_out),
        .O(add_ln51_139_fu_15076_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_149_reg_21004[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out),
        .O(add_ln51_149_fu_15114_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_149_reg_21004[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out),
        .O(add_ln51_149_fu_15114_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_149_reg_21004[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_329_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_681_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_582_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_1_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_685_out),
        .O(add_ln51_149_fu_15114_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_154_reg_21009[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out),
        .O(add_ln51_154_fu_15152_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_154_reg_21009[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out),
        .O(add_ln51_154_fu_15152_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_154_reg_21009[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_441_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_491_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_740_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_562_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_400_out),
        .O(add_ln51_154_fu_15152_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_15_reg_20864[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out),
        .O(add_ln51_15_fu_14320_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_15_reg_20864[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out),
        .O(add_ln51_15_fu_14320_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_15_reg_20864[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_241_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_623_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_312_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_544_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_334_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_268_out),
        .O(add_ln51_15_fu_14320_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_160_reg_21014[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out),
        .O(add_ln51_160_fu_15190_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_160_reg_21014[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out),
        .O(add_ln51_160_fu_15190_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_160_reg_21014[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_150_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_213_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_777_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_435_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_622_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_106_out),
        .O(add_ln51_160_fu_15190_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_165_reg_21019[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out),
        .O(add_ln51_165_fu_15228_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_165_reg_21019[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out),
        .O(add_ln51_165_fu_15228_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_165_reg_21019[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_474_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_286_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_233_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_82_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_324_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out),
        .O(add_ln51_165_fu_15228_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_172_reg_21024[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out),
        .O(add_ln51_172_fu_15266_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_172_reg_21024[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out),
        .O(add_ln51_172_fu_15266_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_172_reg_21024[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_633_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_648_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_664_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_90_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_490_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_607_out),
        .O(add_ln51_172_fu_15266_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_177_reg_21029[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out),
        .O(add_ln51_177_fu_15304_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_177_reg_21029[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out),
        .O(add_ln51_177_fu_15304_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_177_reg_21029[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_679_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_121_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_780_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_281_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_64_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_178_out),
        .O(add_ln51_177_fu_15304_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_183_reg_21034[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out),
        .O(add_ln51_183_fu_15342_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_183_reg_21034[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out),
        .O(add_ln51_183_fu_15342_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_183_reg_21034[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_42_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_355_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_185_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_200_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_440_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_403_out),
        .O(add_ln51_183_fu_15342_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_185_reg_21039[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_119_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_68_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_689_out),
        .O(add_ln51_185_fu_15354_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_185_reg_21039[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_68_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_689_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_119_out),
        .O(add_ln51_185_fu_15354_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_186_reg_21044[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_677_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_628_out),
        .O(add_ln51_186_fu_15360_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_186_reg_21044[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_628_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_677_out),
        .O(add_ln51_186_fu_15360_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_187_reg_21049[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_372_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_531_out),
        .O(add_ln51_187_fu_15366_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_187_reg_21049[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_531_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_372_out),
        .O(add_ln51_187_fu_15366_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_199_reg_21054[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out),
        .O(add_ln51_199_fu_15404_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_199_reg_21054[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out),
        .O(add_ln51_199_fu_15404_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_199_reg_21054[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_6_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_699_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_350_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_94_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_277_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_418_out),
        .O(add_ln51_199_fu_15404_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_204_reg_21059[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out),
        .O(add_ln51_204_fu_15442_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_204_reg_21059[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out),
        .O(add_ln51_204_fu_15442_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_204_reg_21059[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_283_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_216_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_160_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_667_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_325_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_240_out),
        .O(add_ln51_204_fu_15442_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_20_reg_20869[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out),
        .O(add_ln51_20_fu_14358_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_20_reg_20869[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out),
        .O(add_ln51_20_fu_14358_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_20_reg_20869[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_37_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_639_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_27_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_644_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_460_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_97_out),
        .O(add_ln51_20_fu_14358_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_210_reg_21064[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out),
        .O(add_ln51_210_fu_15480_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_210_reg_21064[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out),
        .O(add_ln51_210_fu_15480_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_210_reg_21064[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_148_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_315_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_469_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_579_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_229_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_782_out),
        .O(add_ln51_210_fu_15480_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_215_reg_21069[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out),
        .O(add_ln51_215_fu_15518_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_215_reg_21069[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out),
        .O(add_ln51_215_fu_15518_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_215_reg_21069[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_459_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_23_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_239_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_535_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_57_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_177_out),
        .O(add_ln51_215_fu_15518_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_222_reg_21074[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out),
        .O(add_ln51_222_fu_15556_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_222_reg_21074[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out),
        .O(add_ln51_222_fu_15556_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_222_reg_21074[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_719_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_165_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_427_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_444_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_744_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_366_out),
        .O(add_ln51_222_fu_15556_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_227_reg_21079[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out),
        .O(add_ln51_227_fu_15594_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_227_reg_21079[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out),
        .O(add_ln51_227_fu_15594_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_227_reg_21079[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_108_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_15_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_602_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_91_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_481_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_16_out),
        .O(add_ln51_227_fu_15594_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_233_reg_21084[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out),
        .O(add_ln51_233_fu_15632_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_233_reg_21084[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out),
        .O(add_ln51_233_fu_15632_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_233_reg_21084[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_398_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_71_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_371_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_228_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_221_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_270_out),
        .O(add_ln51_233_fu_15632_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_235_reg_21089[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_432_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_513_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_712_out),
        .O(add_ln51_235_fu_15644_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_235_reg_21089[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_513_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_712_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_432_out),
        .O(add_ln51_235_fu_15644_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_236_reg_21094[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_512_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_514_out),
        .O(add_ln51_236_fu_15650_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_236_reg_21094[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_514_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_512_out),
        .O(add_ln51_236_fu_15650_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_237_reg_21099[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_206_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_565_out),
        .O(add_ln51_237_fu_15656_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_237_reg_21099[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_565_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_206_out),
        .O(add_ln51_237_fu_15656_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_247_reg_21104[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out),
        .O(add_ln51_247_fu_15694_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_247_reg_21104[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out),
        .O(add_ln51_247_fu_15694_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_247_reg_21104[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_385_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_553_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_516_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_508_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_515_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_629_out),
        .O(add_ln51_247_fu_15694_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_252_reg_21109[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out),
        .O(add_ln51_252_fu_15732_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_252_reg_21109[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out),
        .O(add_ln51_252_fu_15732_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_252_reg_21109[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_642_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_409_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_202_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_536_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_382_out),
        .O(add_ln51_252_fu_15732_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_258_reg_21114[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out),
        .O(add_ln51_258_fu_15770_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_258_reg_21114[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out),
        .O(add_ln51_258_fu_15770_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_258_reg_21114[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_318_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_637_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_663_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_330_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_480_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_388_out),
        .O(add_ln51_258_fu_15770_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_263_reg_21119[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out),
        .O(add_ln51_263_fu_15808_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_263_reg_21119[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out),
        .O(add_ln51_263_fu_15808_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_263_reg_21119[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_210_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_458_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_45_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_114_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_192_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_504_out),
        .O(add_ln51_263_fu_15808_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_270_reg_21124[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out),
        .O(add_ln51_270_fu_15846_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_270_reg_21124[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out),
        .O(add_ln51_270_fu_15846_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_270_reg_21124[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_103_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_195_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_766_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_618_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_14_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_647_out),
        .O(add_ln51_270_fu_15846_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_275_reg_21129[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out),
        .O(add_ln51_275_fu_15884_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_275_reg_21129[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out),
        .O(add_ln51_275_fu_15884_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_275_reg_21129[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_686_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_584_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_599_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_297_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_612_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_237_out),
        .O(add_ln51_275_fu_15884_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_27_reg_20874[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out),
        .O(add_ln51_27_fu_14396_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_27_reg_20874[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out),
        .O(add_ln51_27_fu_14396_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_27_reg_20874[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_428_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_671_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_611_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_369_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_739_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_58_out),
        .O(add_ln51_27_fu_14396_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_281_reg_21134[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out),
        .O(add_ln51_281_fu_15922_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_281_reg_21134[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out),
        .O(add_ln51_281_fu_15922_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_281_reg_21134[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_289_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_714_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_775_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_467_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_450_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_705_out),
        .O(add_ln51_281_fu_15922_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_283_reg_21139[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_632_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_437_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_688_out),
        .O(add_ln51_283_fu_15934_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_283_reg_21139[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_437_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_688_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_632_out),
        .O(add_ln51_283_fu_15934_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_284_reg_21144[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_19_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_521_out),
        .O(add_ln51_284_fu_15940_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_284_reg_21144[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_521_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_19_out),
        .O(add_ln51_284_fu_15940_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_285_reg_21149[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_501_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_310_out),
        .O(add_ln51_285_fu_15946_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_285_reg_21149[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_310_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_501_out),
        .O(add_ln51_285_fu_15946_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_296_reg_21154[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out),
        .O(add_ln51_296_fu_15984_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_296_reg_21154[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out),
        .O(add_ln51_296_fu_15984_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_296_reg_21154[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_592_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_443_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_227_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_3_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_96_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_580_out),
        .O(add_ln51_296_fu_15984_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_301_reg_21159[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out),
        .O(add_ln51_301_fu_16022_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_301_reg_21159[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out),
        .O(add_ln51_301_fu_16022_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_301_reg_21159[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_149_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_554_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_522_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_220_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_72_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_778_out),
        .O(add_ln51_301_fu_16022_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_307_reg_21164[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out),
        .O(add_ln51_307_fu_16060_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_307_reg_21164[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out),
        .O(add_ln51_307_fu_16060_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_307_reg_21164[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_368_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_356_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_692_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_499_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_401_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_236_out),
        .O(add_ln51_307_fu_16060_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_312_reg_21169[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out),
        .O(add_ln51_312_fu_16098_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_312_reg_21169[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out),
        .O(add_ln51_312_fu_16098_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_312_reg_21169[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_478_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_566_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_279_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_652_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_746_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_606_out),
        .O(add_ln51_312_fu_16098_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_319_reg_21174[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out),
        .O(add_ln51_319_fu_16136_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_319_reg_21174[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out),
        .O(add_ln51_319_fu_16136_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_319_reg_21174[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_93_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_363_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_538_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_457_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_523_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_181_out),
        .O(add_ln51_319_fu_16136_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_324_reg_21179[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out),
        .O(add_ln51_324_fu_16174_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_324_reg_21179[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out),
        .O(add_ln51_324_fu_16174_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_324_reg_21179[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_50_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_498_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_466_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_694_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_431_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_186_out),
        .O(add_ln51_324_fu_16174_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_32_reg_20879[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out),
        .O(add_ln51_32_fu_14434_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_32_reg_20879[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out),
        .O(add_ln51_32_fu_14434_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_32_reg_20879[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_230_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_620_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_410_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_117_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_651_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_484_out),
        .O(add_ln51_32_fu_14434_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_330_reg_21184[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out),
        .O(add_ln51_330_fu_16212_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_330_reg_21184[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out),
        .O(add_ln51_330_fu_16212_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_330_reg_21184[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_161_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_127_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_640_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_672_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_129_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_272_out),
        .O(add_ln51_330_fu_16212_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_332_reg_21189[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_524_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_497_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_421_out),
        .O(add_ln51_332_fu_16224_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_332_reg_21189[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_497_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_421_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_524_out),
        .O(add_ln51_332_fu_16224_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_333_reg_21194[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_341_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_301_out),
        .O(add_ln51_333_fu_16230_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_333_reg_21194[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_301_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_341_out),
        .O(add_ln51_333_fu_16230_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_334_reg_21199[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_343_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_31_out),
        .O(add_ln51_334_fu_16236_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_334_reg_21199[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_31_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_343_out),
        .O(add_ln51_334_fu_16236_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_344_reg_21204[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out),
        .O(add_ln51_344_fu_16274_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_344_reg_21204[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out),
        .O(add_ln51_344_fu_16274_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_344_reg_21204[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_345_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_226_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_131_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_373_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_205_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_126_out),
        .O(add_ln51_344_fu_16274_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_349_reg_21209[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out),
        .O(add_ln51_349_fu_16312_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_349_reg_21209[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out),
        .O(add_ln51_349_fu_16312_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_349_reg_21209[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_603_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_496_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_285_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_86_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_696_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_627_out),
        .O(add_ln51_349_fu_16312_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_355_reg_21214[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out),
        .O(add_ln51_355_fu_16350_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_355_reg_21214[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out),
        .O(add_ln51_355_fu_16350_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_355_reg_21214[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_488_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_170_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_232_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_429_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_635_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_54_out),
        .O(add_ln51_355_fu_16350_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_360_reg_21219[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out),
        .O(add_ln51_360_fu_16388_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_360_reg_21219[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out),
        .O(add_ln51_360_fu_16388_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_360_reg_21219[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_204_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_20_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_683_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_662_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_120_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_44_out),
        .O(add_ln51_360_fu_16388_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_367_reg_21224[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out),
        .O(add_ln51_367_fu_16426_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_367_reg_21224[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out),
        .O(add_ln51_367_fu_16426_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_367_reg_21224[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_713_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_95_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_314_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_756_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_720_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_411_out),
        .O(add_ln51_367_fu_16426_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_372_reg_21229[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out),
        .O(add_ln51_372_fu_16464_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_372_reg_21229[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out),
        .O(add_ln51_372_fu_16464_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_372_reg_21229[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_132_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_13_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_670_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_209_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_164_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_525_out),
        .O(add_ln51_372_fu_16464_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_378_reg_21234[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out),
        .O(add_ln51_378_fu_16502_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_378_reg_21234[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out),
        .O(add_ln51_378_fu_16502_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_378_reg_21234[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_495_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_436_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_442_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_358_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_316_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_337_out),
        .O(add_ln51_378_fu_16502_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_380_reg_21239[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_743_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_174_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_412_out),
        .O(add_ln51_380_fu_16514_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_380_reg_21239[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_174_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_412_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_743_out),
        .O(add_ln51_380_fu_16514_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_381_reg_21244[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_465_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_219_out),
        .O(add_ln51_381_fu_16520_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_381_reg_21244[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_219_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_465_out),
        .O(add_ln51_381_fu_16520_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_382_reg_21249[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_326_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_124_out),
        .O(add_ln51_382_fu_16526_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_382_reg_21249[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_124_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_326_out),
        .O(add_ln51_382_fu_16526_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_38_reg_20884[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out),
        .O(add_ln51_38_fu_14472_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_38_reg_20884[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out),
        .O(add_ln51_38_fu_14472_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_38_reg_20884[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_414_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_697_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_182_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_85_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_203_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_52_out),
        .O(add_ln51_38_fu_14472_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_395_reg_21254[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out),
        .O(add_ln51_395_fu_16564_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_395_reg_21254[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out),
        .O(add_ln51_395_fu_16564_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_395_reg_21254[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_116_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_199_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_626_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_755_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_104_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_482_out),
        .O(add_ln51_395_fu_16564_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_400_reg_21259[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out),
        .O(add_ln51_400_fu_16602_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_400_reg_21259[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out),
        .O(add_ln51_400_fu_16602_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_400_reg_21259[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_269_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_83_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_100_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_138_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_89_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_78_out),
        .O(add_ln51_400_fu_16602_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_406_reg_21264[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out),
        .O(add_ln51_406_fu_16640_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_406_reg_21264[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out),
        .O(add_ln51_406_fu_16640_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_406_reg_21264[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_17_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_649_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_438_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_300_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_656_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_21_out),
        .O(add_ln51_406_fu_16640_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_40_reg_20889[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_608_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_717_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_734_out),
        .O(add_ln51_40_fu_14484_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_40_reg_20889[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_717_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_734_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_608_out),
        .O(add_ln51_40_fu_14484_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_411_reg_21269[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out),
        .O(add_ln51_411_fu_16678_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_411_reg_21269[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out),
        .O(add_ln51_411_fu_16678_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_411_reg_21269[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_352_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_332_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_559_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_701_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_144_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_451_out),
        .O(add_ln51_411_fu_16678_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_418_reg_21274[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out),
        .O(add_ln51_418_fu_16716_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_418_reg_21274[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out),
        .O(add_ln51_418_fu_16716_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_418_reg_21274[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_75_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_48_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_115_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_545_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_26_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_184_out),
        .O(add_ln51_418_fu_16716_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_41_reg_20894[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_173_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_433_out),
        .O(add_ln51_41_fu_14490_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_41_reg_20894[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_433_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_173_out),
        .O(add_ln51_41_fu_14490_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_423_reg_21279[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out),
        .O(add_ln51_423_fu_16754_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_423_reg_21279[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out),
        .O(add_ln51_423_fu_16754_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_423_reg_21279[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_665_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_595_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_81_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_570_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_18_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_752_out),
        .O(add_ln51_423_fu_16754_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_429_reg_21284[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out),
        .O(add_ln51_429_fu_16792_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_429_reg_21284[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out),
        .O(add_ln51_429_fu_16792_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_429_reg_21284[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_468_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_422_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_731_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_511_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_509_out),
        .O(add_ln51_429_fu_16792_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_42_reg_20899[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_470_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_336_out),
        .O(add_ln51_42_fu_14496_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_42_reg_20899[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_336_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_470_out),
        .O(add_ln51_42_fu_14496_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln51_431_reg_21289[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_575_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_361_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_238_out),
        .O(\X0_input_575_fu_5488_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln51_431_reg_21289[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_361_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_238_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_575_out),
        .O(add_ln51_431_fu_16804_p2));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_432_reg_21294[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_278_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_56_out),
        .O(\X0_input_278_fu_4300_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_432_reg_21294[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_56_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_278_out),
        .O(\X0_input_56_fu_3412_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_433_reg_21299[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_155_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_736_out),
        .O(\X0_input_155_fu_3808_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_433_reg_21299[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_736_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_155_out),
        .O(\X0_input_736_fu_6132_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_443_reg_21304[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out),
        .O(add_ln51_443_fu_16854_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_443_reg_21304[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out),
        .O(add_ln51_443_fu_16854_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_443_reg_21304[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_51_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_139_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_152_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_703_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_507_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_517_out),
        .O(add_ln51_443_fu_16854_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_448_reg_21309[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out),
        .O(add_ln51_448_fu_16892_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_448_reg_21309[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out),
        .O(add_ln51_448_fu_16892_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_448_reg_21309[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_215_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_506_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_323_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_726_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_518_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_43_out),
        .O(add_ln51_448_fu_16892_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_454_reg_21314[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out),
        .O(add_ln51_454_fu_16930_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_454_reg_21314[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out),
        .O(add_ln51_454_fu_16930_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_454_reg_21314[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_654_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_505_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_293_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_413_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_38_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_354_out),
        .O(add_ln51_454_fu_16930_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_459_reg_21319[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out),
        .O(add_ln51_459_fu_16968_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_459_reg_21319[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out),
        .O(add_ln51_459_fu_16968_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_459_reg_21319[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_519_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_546_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_615_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_284_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_405_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_11_out),
        .O(add_ln51_459_fu_16968_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_466_reg_21324[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out),
        .O(add_ln51_466_fu_17006_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_466_reg_21324[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out),
        .O(add_ln51_466_fu_17006_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_466_reg_21324[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_749_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_503_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_588_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_379_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_741_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_769_out),
        .O(add_ln51_466_fu_17006_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_471_reg_21329[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out),
        .O(add_ln51_471_fu_17044_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_471_reg_21329[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out),
        .O(add_ln51_471_fu_17044_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_471_reg_21329[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_520_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_684_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_158_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_772_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_163_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_682_out),
        .O(add_ln51_471_fu_17044_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_477_reg_21334[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out),
        .O(add_ln51_477_fu_17082_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_477_reg_21334[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out),
        .O(add_ln51_477_fu_17082_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_477_reg_21334[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_763_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_680_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_537_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_391_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_502_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_189_out),
        .O(add_ln51_477_fu_17082_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln51_479_reg_21339[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_41_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_307_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_721_out),
        .O(\X0_input_41_fu_3352_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln51_479_reg_21339[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_307_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_721_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_41_out),
        .O(add_ln51_479_fu_17094_p2));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_480_reg_21344[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_560_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_621_out),
        .O(\X0_input_560_fu_5428_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_480_reg_21344[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_621_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_560_out),
        .O(\X0_input_621_fu_5672_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_481_reg_21349[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_417_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_479_out),
        .O(\X0_input_417_fu_4856_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_481_reg_21349[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_479_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_417_out),
        .O(\X0_input_479_fu_5104_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_492_reg_21354[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out),
        .O(add_ln51_492_fu_17144_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_492_reg_21354[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out),
        .O(add_ln51_492_fu_17144_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_492_reg_21354[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_271_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_609_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_25_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_678_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_760_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_55_out),
        .O(add_ln51_492_fu_17144_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_497_reg_21359[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out),
        .O(add_ln51_497_fu_17182_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_497_reg_21359[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out),
        .O(add_ln51_497_fu_17182_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_497_reg_21359[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_2_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_661_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_304_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_690_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_676_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_99_out),
        .O(add_ln51_497_fu_17182_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_4_reg_20854[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out),
        .O(add_ln51_4_fu_14244_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_4_reg_20854[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out),
        .O(add_ln51_4_fu_14244_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_4_reg_20854[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_374_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_288_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_605_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_395_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_211_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_634_out),
        .O(add_ln51_4_fu_14244_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_503_reg_21364[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out),
        .O(add_ln51_503_fu_17220_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_503_reg_21364[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out),
        .O(add_ln51_503_fu_17220_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_503_reg_21364[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_145_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_33_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_198_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_500_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_76_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_376_out),
        .O(add_ln51_503_fu_17220_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_508_reg_21369[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out),
        .O(add_ln51_508_fu_17258_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_508_reg_21369[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out),
        .O(add_ln51_508_fu_17258_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_508_reg_21369[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_113_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_328_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_426_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_571_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_624_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_107_out),
        .O(add_ln51_508_fu_17258_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_515_reg_21374[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out),
        .O(add_ln51_515_fu_17296_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_515_reg_21374[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out),
        .O(add_ln51_515_fu_17296_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_515_reg_21374[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_757_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_674_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_733_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_313_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_394_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_140_out),
        .O(add_ln51_515_fu_17296_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_520_reg_21379[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out),
        .O(add_ln51_520_fu_17334_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_520_reg_21379[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out),
        .O(add_ln51_520_fu_17334_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_520_reg_21379[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_707_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_547_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_47_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_79_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_728_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_781_out),
        .O(add_ln51_520_fu_17334_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_526_reg_21384[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out),
        .O(add_ln51_526_fu_17372_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_526_reg_21384[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out),
        .O(add_ln51_526_fu_17372_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_526_reg_21384[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_128_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_34_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_214_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_32_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_576_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_130_out),
        .O(add_ln51_526_fu_17372_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln51_528_reg_21389[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_738_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_321_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_716_out),
        .O(\X0_input_738_fu_6140_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln51_528_reg_21389[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_321_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_716_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_738_out),
        .O(add_ln51_528_fu_17384_p2));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_529_reg_21394[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_596_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_659_out),
        .O(\X0_input_596_fu_5572_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_529_reg_21394[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_659_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_596_out),
        .O(\X0_input_659_fu_5824_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_52_reg_20904[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out),
        .O(add_ln51_52_fu_14534_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_52_reg_20904[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out),
        .O(add_ln51_52_fu_14534_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_52_reg_20904[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_299_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_147_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_706_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_472_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_487_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_92_out),
        .O(add_ln51_52_fu_14534_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_530_reg_21399[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_449_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_754_out),
        .O(\X0_input_449_fu_4984_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_530_reg_21399[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_754_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_449_out),
        .O(\X0_input_754_fu_6204_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_540_reg_21404[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out),
        .O(add_ln51_540_fu_17434_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_540_reg_21404[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out),
        .O(add_ln51_540_fu_17434_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_540_reg_21404[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_339_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_645_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_235_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_723_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_477_out),
        .O(add_ln51_540_fu_17434_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_545_reg_21409[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out),
        .O(add_ln51_545_fu_17472_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_545_reg_21409[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out),
        .O(add_ln51_545_fu_17472_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_545_reg_21409[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_135_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_415_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_586_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_125_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_573_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_550_out),
        .O(add_ln51_545_fu_17472_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_551_reg_21414[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out),
        .O(add_ln51_551_fu_17510_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_551_reg_21414[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out),
        .O(add_ln51_551_fu_17510_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_551_reg_21414[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_275_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_396_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_625_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_424_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_302_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_247_out),
        .O(add_ln51_551_fu_17510_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_556_reg_21419[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out),
        .O(add_ln51_556_fu_17548_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_556_reg_21419[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out),
        .O(add_ln51_556_fu_17548_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_556_reg_21419[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_264_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_98_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_561_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_489_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_407_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_62_out),
        .O(add_ln51_556_fu_17548_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_563_reg_21424[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out),
        .O(add_ln51_563_fu_17586_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_563_reg_21424[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out),
        .O(add_ln51_563_fu_17586_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_563_reg_21424[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_539_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_347_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_201_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_84_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_709_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_408_out),
        .O(add_ln51_563_fu_17586_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_568_reg_21429[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out),
        .O(add_ln51_568_fu_17624_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_568_reg_21429[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out),
        .O(add_ln51_568_fu_17624_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_568_reg_21429[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_88_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_397_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_168_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_555_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_294_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_548_out),
        .O(add_ln51_568_fu_17624_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_574_reg_21434[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out),
        .O(add_ln51_574_fu_17662_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_574_reg_21434[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out),
        .O(add_ln51_574_fu_17662_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_574_reg_21434[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_141_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_39_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_751_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_30_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_102_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_585_out),
        .O(add_ln51_574_fu_17662_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln51_576_reg_21439[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_650_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_335_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_273_out),
        .O(\X0_input_650_fu_5788_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln51_576_reg_21439[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_335_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_273_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_650_out),
        .O(add_ln51_576_fu_17674_p2));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_577_reg_21444[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_290_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_349_out),
        .O(\X0_input_290_fu_4348_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_577_reg_21444[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_349_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_290_out),
        .O(\X0_input_349_fu_4584_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_578_reg_21449[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_668_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_280_out),
        .O(\X0_input_668_fu_5860_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_578_reg_21449[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_280_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_668_out),
        .O(\X0_input_280_fu_4308_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_57_reg_20909[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out),
        .O(add_ln51_57_fu_14572_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_57_reg_20909[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out),
        .O(add_ln51_57_fu_14572_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_57_reg_20909[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_675_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_244_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_317_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_212_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_691_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_636_out),
        .O(add_ln51_57_fu_14572_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_590_reg_21454[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out),
        .O(add_ln51_590_fu_17724_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_590_reg_21454[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out),
        .O(add_ln51_590_fu_17724_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_590_reg_21454[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_657_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_156_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_630_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_258_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_581_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_254_out),
        .O(add_ln51_590_fu_17724_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_595_reg_21459[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out),
        .O(add_ln51_595_fu_17762_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_595_reg_21459[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out),
        .O(add_ln51_595_fu_17762_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_595_reg_21459[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_567_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_112_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_718_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_572_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_387_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_183_out),
        .O(add_ln51_595_fu_17762_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_601_reg_21464[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out),
        .O(add_ln51_601_fu_17800_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_601_reg_21464[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out),
        .O(add_ln51_601_fu_17800_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_601_reg_21464[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_253_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_298_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_133_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_527_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_540_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_425_out),
        .O(add_ln51_601_fu_17800_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_606_reg_21469[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out),
        .O(add_ln51_606_fu_17838_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_606_reg_21469[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out),
        .O(add_ln51_606_fu_17838_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_606_reg_21469[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_593_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_768_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_765_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_730_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_251_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_613_out),
        .O(add_ln51_606_fu_17838_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_613_reg_21474[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out),
        .O(add_ln51_613_fu_17876_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_613_reg_21474[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out),
        .O(add_ln51_613_fu_17876_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_613_reg_21474[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_333_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_390_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_351_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_146_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_22_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_619_out),
        .O(add_ln51_613_fu_17876_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_618_reg_21479[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out),
        .O(add_ln51_618_fu_17914_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_618_reg_21479[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out),
        .O(add_ln51_618_fu_17914_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_618_reg_21479[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_29_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_774_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_643_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_5_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_378_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_528_out),
        .O(add_ln51_618_fu_17914_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_624_reg_21484[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out),
        .O(add_ln51_624_fu_17952_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_624_reg_21484[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out),
        .O(add_ln51_624_fu_17952_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_624_reg_21484[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_250_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_610_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_224_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_762_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_67_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_111_out),
        .O(add_ln51_624_fu_17952_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln51_626_reg_21489[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_295_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_454_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_530_out),
        .O(\X0_input_295_fu_4368_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln51_626_reg_21489[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_454_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_530_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_295_out),
        .O(add_ln51_626_fu_17964_p2));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_627_reg_21494[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_367_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_568_out),
        .O(\X0_input_367_fu_4656_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_627_reg_21494[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_568_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_367_out),
        .O(\X0_input_568_fu_5460_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_628_reg_21499[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_745_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_291_out),
        .O(\X0_input_745_fu_6168_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_628_reg_21499[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_291_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_745_out),
        .O(\X0_input_291_fu_4352_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_638_reg_21504[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out),
        .O(add_ln51_638_fu_18014_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_638_reg_21504[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out),
        .O(add_ln51_638_fu_18014_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_638_reg_21504[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_246_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_61_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_473_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_77_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_783_out),
        .O(add_ln51_638_fu_18014_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_63_reg_20914[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out),
        .O(add_ln51_63_fu_14610_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_63_reg_20914[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out),
        .O(add_ln51_63_fu_14610_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_63_reg_20914[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_28_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_715_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_24_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_231_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_646_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_287_out),
        .O(add_ln51_63_fu_14610_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_643_reg_21509[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out),
        .O(add_ln51_643_fu_18052_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_643_reg_21509[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out),
        .O(add_ln51_643_fu_18052_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_643_reg_21509[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_265_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_362_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_590_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_732_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_542_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_687_out),
        .O(add_ln51_643_fu_18052_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_649_reg_21514[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out),
        .O(add_ln51_649_fu_18090_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_649_reg_21514[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out),
        .O(add_ln51_649_fu_18090_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_649_reg_21514[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_577_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_420_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_308_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_549_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_360_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_122_out),
        .O(add_ln51_649_fu_18090_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_654_reg_21519[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out),
        .O(add_ln51_654_fu_18128_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_654_reg_21519[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out),
        .O(add_ln51_654_fu_18128_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_654_reg_21519[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_262_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_556_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_702_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_319_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_274_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_73_out),
        .O(add_ln51_654_fu_18128_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_661_reg_21524[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out),
        .O(add_ln51_661_fu_18166_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_661_reg_21524[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out),
        .O(add_ln51_661_fu_18166_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_661_reg_21524[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_759_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_249_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_393_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_311_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_655_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_188_out),
        .O(add_ln51_661_fu_18166_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_666_reg_21529[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out),
        .O(add_ln51_666_fu_18204_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_666_reg_21529[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out),
        .O(add_ln51_666_fu_18204_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_666_reg_21529[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_529_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_197_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_159_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_134_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_263_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_541_out),
        .O(add_ln51_666_fu_18204_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_672_reg_21534[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out),
        .O(add_ln51_672_fu_18242_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_672_reg_21534[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out),
        .O(add_ln51_672_fu_18242_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_672_reg_21534[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_353_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_248_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_463_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_331_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_375_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_66_out),
        .O(add_ln51_672_fu_18242_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln51_674_reg_21539[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_597_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_9_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_63_out),
        .O(\X0_input_597_fu_5576_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln51_674_reg_21539[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_9_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_63_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_597_out),
        .O(add_ln51_674_fu_18254_p2));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_675_reg_21544[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_218_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_557_out),
        .O(\X0_input_218_fu_4060_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_675_reg_21544[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_557_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_218_out),
        .O(\X0_input_557_fu_5416_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_676_reg_21549[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_447_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_753_out),
        .O(\X0_input_447_fu_4976_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_676_reg_21549[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_753_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_447_out),
        .O(\X0_input_753_fu_6200_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_687_reg_21554[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out),
        .O(add_ln51_687_fu_18304_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_687_reg_21554[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out),
        .O(add_ln51_687_fu_18304_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_687_reg_21554[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_245_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_727_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_36_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_462_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_653_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_737_out),
        .O(add_ln51_687_fu_18304_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_68_reg_20919[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out),
        .O(add_ln51_68_fu_14648_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_68_reg_20919[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out),
        .O(add_ln51_68_fu_14648_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_68_reg_20919[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_453_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_217_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_383_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_742_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_486_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_722_out),
        .O(add_ln51_68_fu_14648_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_692_reg_21559[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out),
        .O(add_ln51_692_fu_18342_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_692_reg_21559[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out),
        .O(add_ln51_692_fu_18342_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_692_reg_21559[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_80_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_563_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_434_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_641_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_180_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_322_out),
        .O(add_ln51_692_fu_18342_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_698_reg_21564[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out),
        .O(add_ln51_698_fu_18380_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_698_reg_21564[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out),
        .O(add_ln51_698_fu_18380_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_698_reg_21564[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_60_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_136_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_266_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_101_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_419_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_105_out),
        .O(add_ln51_698_fu_18380_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_703_reg_21569[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out),
        .O(add_ln51_703_fu_18418_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_703_reg_21569[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out),
        .O(add_ln51_703_fu_18418_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_703_reg_21569[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_601_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_49_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_282_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_446_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_578_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_162_out),
        .O(add_ln51_703_fu_18418_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_710_reg_21574[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out),
        .O(add_ln51_710_fu_18456_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_710_reg_21574[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out),
        .O(add_ln51_710_fu_18456_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_710_reg_21574[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_110_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_154_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_223_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_594_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_386_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_693_out),
        .O(add_ln51_710_fu_18456_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_715_reg_21579[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out),
        .O(add_ln51_715_fu_18494_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_715_reg_21579[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out),
        .O(add_ln51_715_fu_18494_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_715_reg_21579[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_750_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_243_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_380_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_118_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_327_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_157_out),
        .O(add_ln51_715_fu_18494_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_721_reg_21584[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out),
        .O(add_ln51_721_fu_18532_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_721_reg_21584[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out),
        .O(add_ln51_721_fu_18532_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_721_reg_21584[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_340_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_193_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_695_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_389_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_614_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_267_out),
        .O(add_ln51_721_fu_18532_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln51_723_reg_21589[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_767_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_770_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_12_out),
        .O(\X0_input_767_fu_6256_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln51_723_reg_21589[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_770_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_12_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_767_out),
        .O(add_ln51_723_fu_18544_p2));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_724_reg_21594[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_617_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_40_out),
        .O(\X0_input_617_fu_5656_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_724_reg_21594[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_40_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_617_out),
        .O(\X0_input_40_fu_3348_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_725_reg_21599[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_190_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_631_out),
        .O(\X0_input_190_fu_3948_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_725_reg_21599[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_631_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_190_out),
        .O(\X0_input_631_fu_5712_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_735_reg_21604[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out),
        .O(add_ln51_735_fu_18594_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_735_reg_21604[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out),
        .O(add_ln51_735_fu_18594_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_735_reg_21604[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_338_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_346_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_569_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_137_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_364_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_773_out),
        .O(add_ln51_735_fu_18594_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_740_reg_21609[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out),
        .O(add_ln51_740_fu_18632_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_740_reg_21609[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out),
        .O(add_ln51_740_fu_18632_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_740_reg_21609[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_196_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_309_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_558_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_439_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_306_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_533_out),
        .O(add_ln51_740_fu_18632_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_746_reg_21614[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out),
        .O(add_ln51_746_fu_18670_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_746_reg_21614[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out),
        .O(add_ln51_746_fu_18670_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_746_reg_21614[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_423_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_377_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_776_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_392_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_761_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_207_out),
        .O(add_ln51_746_fu_18670_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_751_reg_21619[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out),
        .O(add_ln51_751_fu_18708_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_751_reg_21619[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out),
        .O(add_ln51_751_fu_18708_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_751_reg_21619[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_406_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_171_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_598_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_574_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_292_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_729_out),
        .O(add_ln51_751_fu_18708_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_758_reg_21624[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out),
        .O(add_ln51_758_fu_18746_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_758_reg_21624[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out),
        .O(add_ln51_758_fu_18746_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_758_reg_21624[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_747_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_445_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_452_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_658_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_564_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_669_out),
        .O(add_ln51_758_fu_18746_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_75_reg_20924[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out),
        .O(add_ln51_75_fu_14686_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_75_reg_20924[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out),
        .O(add_ln51_75_fu_14686_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_75_reg_20924[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_69_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_74_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_59_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_8_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_660_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_532_out),
        .O(add_ln51_75_fu_14686_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_763_reg_21629[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out),
        .O(add_ln51_763_fu_18784_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_763_reg_21629[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out),
        .O(add_ln51_763_fu_18784_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_763_reg_21629[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_296_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_348_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_758_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_87_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_779_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_169_out),
        .O(add_ln51_763_fu_18784_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_769_reg_21634[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out),
        .O(add_ln51_769_fu_18822_p2[0]));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln51_769_reg_21634[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out),
        .O(add_ln51_769_fu_18822_p2[1]));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln51_769_reg_21634[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_303_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_587_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_187_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_320_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_583_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_483_out),
        .O(add_ln51_769_fu_18822_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln51_771_reg_21639[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_4_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_222_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_70_out),
        .O(\X0_input_4_fu_3204_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln51_771_reg_21639[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_222_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_70_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_4_out),
        .O(add_ln51_771_fu_18834_p2));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_772_reg_21644[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_724_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_710_out),
        .O(\X0_input_724_fu_6084_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln51_772_reg_21644[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_710_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_724_out),
        .O(\X0_input_710_fu_6028_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln51_773_reg_21649[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_359_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_167_out),
        .O(\X0_input_359_fu_4624_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln51_773_reg_21649[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_167_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_359_out),
        .O(\X0_input_167_fu_3856_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_80_reg_20929[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out),
        .O(add_ln51_80_fu_14724_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_80_reg_20929[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out),
        .O(add_ln51_80_fu_14724_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_80_reg_20929[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_551_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_399_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_46_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_543_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_673_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_276_out),
        .O(add_ln51_80_fu_14724_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_86_reg_20934[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out),
        .O(add_ln51_86_fu_14762_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_86_reg_20934[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out),
        .O(add_ln51_86_fu_14762_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_86_reg_20934[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_471_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_357_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_342_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_485_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_461_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_143_out),
        .O(add_ln51_86_fu_14762_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln51_88_reg_20939[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_10_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_151_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_344_out),
        .O(add_ln51_88_fu_14774_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln51_88_reg_20939[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_151_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_344_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_10_out),
        .O(add_ln51_88_fu_14774_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_89_reg_20944[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_242_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_708_out),
        .O(add_ln51_89_fu_14780_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_89_reg_20944[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_708_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_242_out),
        .O(add_ln51_89_fu_14780_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln51_90_reg_20949[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_764_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_7_out),
        .O(add_ln51_90_fu_14786_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln51_90_reg_20949[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_7_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_764_out),
        .O(add_ln51_90_fu_14786_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln51_9_reg_20859[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out),
        .O(add_ln51_9_fu_14282_p2[0]));
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \add_ln51_9_reg_20859[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out),
        .O(add_ln51_9_fu_14282_p2[1]));
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \add_ln51_9_reg_20859[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_552_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_534_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_109_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_402_out),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_591_out),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_175_out),
        .O(add_ln51_9_fu_14282_p2[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln92_fu_11865_p2_carry
       (.CI(1'b0),
        .CO({add_ln92_fu_11865_p2_carry_n_5,add_ln92_fu_11865_p2_carry_n_6,add_ln92_fu_11865_p2_carry_n_7,add_ln92_fu_11865_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({Q[3:1],1'b0}),
        .O(NLW_add_ln92_fu_11865_p2_carry_O_UNCONNECTED[3:0]),
        .S({S,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln92_fu_11865_p2_carry__0
       (.CI(add_ln92_fu_11865_p2_carry_n_5),
        .CO({add_ln92_fu_11865_p2_carry__0_n_5,add_ln92_fu_11865_p2_carry__0_n_6,add_ln92_fu_11865_p2_carry__0_n_7,add_ln92_fu_11865_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(NLW_add_ln92_fu_11865_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln92_fu_11865_p2_carry__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln92_fu_11865_p2_carry__1
       (.CI(add_ln92_fu_11865_p2_carry__0_n_5),
        .CO({add_ln92_fu_11865_p2_carry__1_n_5,add_ln92_fu_11865_p2_carry__1_n_6,add_ln92_fu_11865_p2_carry__1_n_7,add_ln92_fu_11865_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(NLW_add_ln92_fu_11865_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(add_ln92_fu_11865_p2_carry__2_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln92_fu_11865_p2_carry__2
       (.CI(add_ln92_fu_11865_p2_carry__1_n_5),
        .CO({add_ln92_fu_11865_p2_carry__2_n_5,add_ln92_fu_11865_p2_carry__2_n_6,add_ln92_fu_11865_p2_carry__2_n_7,add_ln92_fu_11865_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(NLW_add_ln92_fu_11865_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(add_ln92_fu_11865_p2_carry__3_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln92_fu_11865_p2_carry__3
       (.CI(add_ln92_fu_11865_p2_carry__2_n_5),
        .CO({add_ln92_fu_11865_p2_carry__3_n_5,add_ln92_fu_11865_p2_carry__3_n_6,add_ln92_fu_11865_p2_carry__3_n_7,add_ln92_fu_11865_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(NLW_add_ln92_fu_11865_p2_carry__3_O_UNCONNECTED[3:0]),
        .S(add_ln92_fu_11865_p2_carry__4_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln92_fu_11865_p2_carry__4
       (.CI(add_ln92_fu_11865_p2_carry__3_n_5),
        .CO({add_ln92_fu_11865_p2_carry__4_n_5,add_ln92_fu_11865_p2_carry__4_n_6,add_ln92_fu_11865_p2_carry__4_n_7,add_ln92_fu_11865_p2_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({add_ln92_fu_11865_p2[30],NLW_add_ln92_fu_11865_p2_carry__4_O_UNCONNECTED[2:0]}),
        .S(add_ln92_fu_11865_p2_carry__5_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln92_fu_11865_p2_carry__5
       (.CI(add_ln92_fu_11865_p2_carry__4_n_5),
        .CO(NLW_add_ln92_fu_11865_p2_carry__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln92_fu_11865_p2_carry__5_O_UNCONNECTED[3:1],add_ln92_fu_11865_p2[31]}),
        .S({1'b0,1'b0,1'b0,Q[24]}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.D(ap_sig_allocacmp_i_2),
        .add_ln88_fu_11844_p2({add_ln88_fu_11844_p2[9:3],add_ln88_fu_11844_p2[0]}),
        .\ap_CS_fsm_reg[2] (D),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1),
        .ap_done_cache_reg_1(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_28),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg),
        .\i_2_reg_23648_reg[2] (\i_fu_3184_reg_n_5_[2] ),
        .\i_2_reg_23648_reg[9] (\i_fu_3184_reg_n_5_[9] ),
        .i_fu_3184(i_fu_3184),
        .\i_fu_3184_reg[1] (flow_control_loop_pipe_sequential_init_U_n_25),
        .\i_fu_3184_reg[2] (flow_control_loop_pipe_sequential_init_U_n_24),
        .\i_fu_3184_reg[4] (\i_fu_3184_reg_n_5_[3] ),
        .\i_fu_3184_reg[4]_0 (\i_fu_3184_reg_n_5_[0] ),
        .\i_fu_3184_reg[4]_1 (\i_fu_3184_reg_n_5_[4] ),
        .\i_fu_3184_reg[4]_2 (\i_fu_3184_reg_n_5_[1] ),
        .\i_fu_3184_reg[8] (\i_fu_3184_reg_n_5_[5] ),
        .\i_fu_3184_reg[8]_0 (\i_fu_3184_reg_n_5_[6] ),
        .\i_fu_3184_reg[8]_1 (\i_fu_3184_reg_n_5_[8] ),
        .\i_fu_3184_reg[8]_2 (\i_fu_3184_reg_n_5_[7] ));
  FDRE \i_2_reg_23648_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_2[0]),
        .Q(i_2_reg_23648[0]),
        .R(1'b0));
  FDRE \i_2_reg_23648_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_2[1]),
        .Q(i_2_reg_23648[1]),
        .R(1'b0));
  FDRE \i_2_reg_23648_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_2[2]),
        .Q(i_2_reg_23648[2]),
        .R(1'b0));
  FDRE \i_2_reg_23648_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_2[3]),
        .Q(i_2_reg_23648[3]),
        .R(1'b0));
  FDRE \i_2_reg_23648_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_2[4]),
        .Q(i_2_reg_23648[4]),
        .R(1'b0));
  FDRE \i_2_reg_23648_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_2[5]),
        .Q(i_2_reg_23648[5]),
        .R(1'b0));
  FDRE \i_2_reg_23648_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_2[6]),
        .Q(i_2_reg_23648[6]),
        .R(1'b0));
  FDRE \i_2_reg_23648_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_2[7]),
        .Q(i_2_reg_23648[7]),
        .R(1'b0));
  FDRE \i_2_reg_23648_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_2[8]),
        .Q(i_2_reg_23648[8]),
        .R(1'b0));
  FDRE \i_2_reg_23648_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_2[9]),
        .Q(i_2_reg_23648[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3184_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_3184),
        .D(add_ln88_fu_11844_p2[0]),
        .Q(\i_fu_3184_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3184_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_3184),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\i_fu_3184_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3184_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_3184),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\i_fu_3184_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3184_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_3184),
        .D(add_ln88_fu_11844_p2[3]),
        .Q(\i_fu_3184_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3184_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_3184),
        .D(add_ln88_fu_11844_p2[4]),
        .Q(\i_fu_3184_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3184_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_3184),
        .D(add_ln88_fu_11844_p2[5]),
        .Q(\i_fu_3184_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3184_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_3184),
        .D(add_ln88_fu_11844_p2[6]),
        .Q(\i_fu_3184_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3184_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_3184),
        .D(add_ln88_fu_11844_p2[7]),
        .Q(\i_fu_3184_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3184_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_3184),
        .D(add_ln88_fu_11844_p2[8]),
        .Q(\i_fu_3184_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3184_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_3184),
        .D(add_ln88_fu_11844_p2[9]),
        .Q(\i_fu_3184_reg_n_5_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_99_2
   (D,
    layer1_activations_ce0,
    ap_enable_reg_pp0_iter2_reg_0,
    DIADI,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp0_iter1,
    ADDRBWRADDR,
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0,
    cnt_3_fu_20822_p2,
    ap_clk,
    ap_rst_n_inv,
    DOBDO,
    ram_reg_i_33__0_0,
    ap_rst_n);
  output [1:0]D;
  output layer1_activations_ce0;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [28:0]DIADI;
  output [28:0]\ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[5] ;
  output ap_enable_reg_pp0_iter1;
  output [5:0]ADDRBWRADDR;
  output [5:0]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0;
  input [3:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0;
  input [6:0]cnt_3_fu_20822_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input [28:0]DOBDO;
  input [28:0]ram_reg_i_33__0_0;
  input ap_rst_n;

  wire [5:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [28:0]DIADI;
  wire [28:0]DOBDO;
  wire [3:0]Q;
  wire [7:1]add_ln99_fu_108_p2;
  wire \ap_CS_fsm_reg[5] ;
  wire [28:0]\ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]cnt_3_fu_20822_p2;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg;
  wire [31:3]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0;
  wire [31:3]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0;
  wire i_fu_380;
  wire \i_fu_38[7]_i_3_n_5 ;
  wire \i_fu_38_reg_n_5_[1] ;
  wire \i_fu_38_reg_n_5_[2] ;
  wire \i_fu_38_reg_n_5_[3] ;
  wire \i_fu_38_reg_n_5_[4] ;
  wire \i_fu_38_reg_n_5_[5] ;
  wire \i_fu_38_reg_n_5_[6] ;
  wire \i_fu_38_reg_n_5_[7] ;
  wire [5:0]layer1_activations_addr_reg_154;
  wire layer1_activations_ce0;
  wire [28:0]ram_reg_i_33__0_0;
  wire ram_reg_i_34__0_n_5;
  wire ram_reg_i_34__0_n_6;
  wire ram_reg_i_34__0_n_7;
  wire ram_reg_i_34__0_n_8;
  wire ram_reg_i_35__0_n_5;
  wire ram_reg_i_35__0_n_6;
  wire ram_reg_i_35__0_n_7;
  wire ram_reg_i_35__0_n_8;
  wire ram_reg_i_36__0_n_5;
  wire ram_reg_i_36__0_n_6;
  wire ram_reg_i_36__0_n_7;
  wire ram_reg_i_36__0_n_8;
  wire ram_reg_i_37__0_n_5;
  wire ram_reg_i_37__0_n_6;
  wire ram_reg_i_37__0_n_7;
  wire ram_reg_i_37__0_n_8;
  wire ram_reg_i_38__0_n_5;
  wire ram_reg_i_38__0_n_6;
  wire ram_reg_i_38__0_n_7;
  wire ram_reg_i_38__0_n_8;
  wire ram_reg_i_39__0_n_5;
  wire ram_reg_i_39__0_n_6;
  wire ram_reg_i_39__0_n_7;
  wire ram_reg_i_39__0_n_8;
  wire ram_reg_i_40__0_n_5;
  wire ram_reg_i_40__0_n_6;
  wire ram_reg_i_40__0_n_7;
  wire ram_reg_i_40__0_n_8;
  wire ram_reg_i_41__0_n_5;
  wire ram_reg_i_42__0_n_5;
  wire ram_reg_i_43_n_5;
  wire ram_reg_i_44_n_5;
  wire ram_reg_i_45_n_5;
  wire ram_reg_i_46_n_5;
  wire ram_reg_i_47__0_n_5;
  wire ram_reg_i_48__0_n_5;
  wire ram_reg_i_48_n_5;
  wire ram_reg_i_48_n_6;
  wire ram_reg_i_48_n_7;
  wire ram_reg_i_48_n_8;
  wire ram_reg_i_49__0_n_5;
  wire ram_reg_i_49_n_5;
  wire ram_reg_i_49_n_6;
  wire ram_reg_i_49_n_7;
  wire ram_reg_i_49_n_8;
  wire ram_reg_i_50__0_n_5;
  wire ram_reg_i_50_n_5;
  wire ram_reg_i_50_n_6;
  wire ram_reg_i_50_n_7;
  wire ram_reg_i_50_n_8;
  wire ram_reg_i_51__0_n_5;
  wire ram_reg_i_51_n_5;
  wire ram_reg_i_51_n_6;
  wire ram_reg_i_51_n_7;
  wire ram_reg_i_51_n_8;
  wire ram_reg_i_52__0_n_5;
  wire ram_reg_i_52_n_5;
  wire ram_reg_i_52_n_6;
  wire ram_reg_i_52_n_7;
  wire ram_reg_i_52_n_8;
  wire ram_reg_i_53__0_n_5;
  wire ram_reg_i_53_n_5;
  wire ram_reg_i_53_n_6;
  wire ram_reg_i_53_n_7;
  wire ram_reg_i_53_n_8;
  wire ram_reg_i_54_n_5;
  wire ram_reg_i_55_n_5;
  wire ram_reg_i_56__0_n_5;
  wire ram_reg_i_56_n_5;
  wire ram_reg_i_56_n_6;
  wire ram_reg_i_56_n_7;
  wire ram_reg_i_56_n_8;
  wire ram_reg_i_57_n_5;
  wire ram_reg_i_58__0_n_5;
  wire ram_reg_i_58_n_5;
  wire ram_reg_i_59__0_n_5;
  wire ram_reg_i_59_n_5;
  wire ram_reg_i_60__0_n_5;
  wire ram_reg_i_60_n_5;
  wire ram_reg_i_61__0_n_5;
  wire ram_reg_i_61_n_5;
  wire ram_reg_i_62__0_n_5;
  wire ram_reg_i_62_n_5;
  wire ram_reg_i_63__0_n_5;
  wire ram_reg_i_63_n_5;
  wire ram_reg_i_64__0_n_5;
  wire ram_reg_i_64_n_5;
  wire ram_reg_i_65__0_n_5;
  wire ram_reg_i_65_n_5;
  wire ram_reg_i_66__0_n_5;
  wire ram_reg_i_66_n_5;
  wire ram_reg_i_67_n_5;
  wire ram_reg_i_68_n_5;
  wire ram_reg_i_69_n_5;
  wire ram_reg_i_70_n_5;
  wire ram_reg_i_71_n_5;
  wire ram_reg_i_72_n_5;
  wire ram_reg_i_73_n_5;
  wire ram_reg_i_74_n_5;
  wire ram_reg_i_75_n_5;
  wire ram_reg_i_76_n_5;
  wire ram_reg_i_77_n_5;
  wire ram_reg_i_78_n_5;
  wire ram_reg_i_79_n_5;
  wire ram_reg_i_80_n_5;
  wire ram_reg_i_91_n_5;
  wire ram_reg_i_92_n_5;
  wire ram_reg_i_93_n_5;
  wire [3:0]NLW_ram_reg_i_33__0_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_33__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_47_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_47_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_380),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q[2:1]),
        .add_ln99_fu_108_p2(add_ln99_fu_108_p2),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready),
        .grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_8),
        .grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0(\i_fu_38_reg_n_5_[7] ),
        .i_fu_380(i_fu_380),
        .\i_fu_38_reg[5] (\i_fu_38_reg_n_5_[1] ),
        .\i_fu_38_reg[5]_0 (\i_fu_38_reg_n_5_[2] ),
        .\i_fu_38_reg[5]_1 (\i_fu_38_reg_n_5_[5] ),
        .\i_fu_38_reg[7] (\i_fu_38[7]_i_3_n_5 ),
        .ram_reg(\i_fu_38_reg_n_5_[3] ),
        .ram_reg_0(\i_fu_38_reg_n_5_[4] ),
        .ram_reg_1(\i_fu_38_reg_n_5_[6] ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_fu_38[7]_i_3 
       (.I0(\i_fu_38_reg_n_5_[4] ),
        .I1(\i_fu_38_reg_n_5_[2] ),
        .I2(\i_fu_38_reg_n_5_[1] ),
        .I3(\i_fu_38_reg_n_5_[3] ),
        .I4(\i_fu_38_reg_n_5_[5] ),
        .O(\i_fu_38[7]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_380),
        .D(add_ln99_fu_108_p2[1]),
        .Q(\i_fu_38_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_380),
        .D(add_ln99_fu_108_p2[2]),
        .Q(\i_fu_38_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_38_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_380),
        .D(add_ln99_fu_108_p2[3]),
        .Q(\i_fu_38_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_38_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_380),
        .D(add_ln99_fu_108_p2[4]),
        .Q(\i_fu_38_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_38_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_380),
        .D(add_ln99_fu_108_p2[5]),
        .Q(\i_fu_38_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_38_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_380),
        .D(add_ln99_fu_108_p2[6]),
        .Q(\i_fu_38_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_38_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_380),
        .D(add_ln99_fu_108_p2[7]),
        .Q(\i_fu_38_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[0]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[1]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[2]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[3]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[4]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[5]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[0]),
        .Q(layer1_activations_addr_reg_154[0]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_38_reg_n_5_[2] ),
        .Q(layer1_activations_addr_reg_154[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \layer1_activations_1_addr_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_38_reg_n_5_[3] ),
        .Q(layer1_activations_addr_reg_154[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \layer1_activations_1_addr_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_38_reg_n_5_[4] ),
        .Q(layer1_activations_addr_reg_154[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \layer1_activations_1_addr_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_38_reg_n_5_[5] ),
        .Q(layer1_activations_addr_reg_154[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \layer1_activations_1_addr_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_38_reg_n_5_[6] ),
        .Q(layer1_activations_addr_reg_154[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_ce0),
        .O(layer1_activations_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[22]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[21]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[20]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[19]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [16]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[31]),
        .I1(Q[2]),
        .O(DIADI[28]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[18]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[30]),
        .I1(Q[2]),
        .O(DIADI[27]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[17]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[29]),
        .I1(Q[2]),
        .O(DIADI[26]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[16]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[28]),
        .I1(Q[2]),
        .O(DIADI[25]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[15]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[27]),
        .I1(Q[2]),
        .O(DIADI[24]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[14]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[26]),
        .I1(Q[2]),
        .O(DIADI[23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[13]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[31]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [28]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[25]),
        .I1(Q[2]),
        .O(DIADI[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[12]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[24]),
        .I1(Q[2]),
        .O(DIADI[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[11]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[23]),
        .I1(Q[2]),
        .O(DIADI[20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[10]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[9]),
        .I1(cnt_3_fu_20822_p2[6]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[22]),
        .I1(Q[2]),
        .O(DIADI[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_24
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[8]),
        .I1(cnt_3_fu_20822_p2[5]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[21]),
        .I1(Q[2]),
        .O(DIADI[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_25
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[7]),
        .I1(cnt_3_fu_20822_p2[4]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[20]),
        .I1(Q[2]),
        .O(DIADI[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_26
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[6]),
        .I1(cnt_3_fu_20822_p2[3]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[19]),
        .I1(Q[2]),
        .O(DIADI[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_27
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[5]),
        .I1(cnt_3_fu_20822_p2[2]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[18]),
        .I1(Q[2]),
        .O(DIADI[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_28
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[4]),
        .I1(cnt_3_fu_20822_p2[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[17]),
        .I1(Q[2]),
        .O(DIADI[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_29
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[3]),
        .I1(cnt_3_fu_20822_p2[0]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[16]),
        .I1(Q[2]),
        .O(DIADI[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[30]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [27]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[15]),
        .I1(Q[2]),
        .O(DIADI[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[14]),
        .I1(Q[2]),
        .O(DIADI[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_32__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[13]),
        .I1(Q[2]),
        .O(DIADI[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[12]),
        .I1(Q[2]),
        .O(DIADI[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_33__0
       (.CI(ram_reg_i_34__0_n_5),
        .CO(NLW_ram_reg_i_33__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_33__0_O_UNCONNECTED[3:1],grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[31]}),
        .S({1'b0,1'b0,1'b0,ram_reg_i_41__0_n_5}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[11]),
        .I1(Q[2]),
        .O(DIADI[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_34__0
       (.CI(ram_reg_i_35__0_n_5),
        .CO({ram_reg_i_34__0_n_5,ram_reg_i_34__0_n_6,ram_reg_i_34__0_n_7,ram_reg_i_34__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_33__0_0[27:24]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[30:27]),
        .S({ram_reg_i_42__0_n_5,ram_reg_i_43_n_5,ram_reg_i_44_n_5,ram_reg_i_45_n_5}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[10]),
        .I1(Q[2]),
        .O(DIADI[7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_35__0
       (.CI(ram_reg_i_36__0_n_5),
        .CO({ram_reg_i_35__0_n_5,ram_reg_i_35__0_n_6,ram_reg_i_35__0_n_7,ram_reg_i_35__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_33__0_0[23:20]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[26:23]),
        .S({ram_reg_i_46_n_5,ram_reg_i_47__0_n_5,ram_reg_i_48__0_n_5,ram_reg_i_49__0_n_5}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_36
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[9]),
        .I1(cnt_3_fu_20822_p2[6]),
        .I2(Q[2]),
        .O(DIADI[6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_36__0
       (.CI(ram_reg_i_37__0_n_5),
        .CO({ram_reg_i_36__0_n_5,ram_reg_i_36__0_n_6,ram_reg_i_36__0_n_7,ram_reg_i_36__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_33__0_0[19:16]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[22:19]),
        .S({ram_reg_i_50__0_n_5,ram_reg_i_51__0_n_5,ram_reg_i_52__0_n_5,ram_reg_i_53__0_n_5}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_37
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[8]),
        .I1(cnt_3_fu_20822_p2[5]),
        .I2(Q[2]),
        .O(DIADI[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_37__0
       (.CI(ram_reg_i_38__0_n_5),
        .CO({ram_reg_i_37__0_n_5,ram_reg_i_37__0_n_6,ram_reg_i_37__0_n_7,ram_reg_i_37__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_33__0_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[18:15]),
        .S({ram_reg_i_54_n_5,ram_reg_i_55_n_5,ram_reg_i_56__0_n_5,ram_reg_i_57_n_5}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_38
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[7]),
        .I1(cnt_3_fu_20822_p2[4]),
        .I2(Q[2]),
        .O(DIADI[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_38__0
       (.CI(ram_reg_i_39__0_n_5),
        .CO({ram_reg_i_38__0_n_5,ram_reg_i_38__0_n_6,ram_reg_i_38__0_n_7,ram_reg_i_38__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_33__0_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[14:11]),
        .S({ram_reg_i_58__0_n_5,ram_reg_i_59__0_n_5,ram_reg_i_60__0_n_5,ram_reg_i_61__0_n_5}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_39
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[6]),
        .I1(cnt_3_fu_20822_p2[3]),
        .I2(Q[2]),
        .O(DIADI[3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_39__0
       (.CI(ram_reg_i_40__0_n_5),
        .CO({ram_reg_i_39__0_n_5,ram_reg_i_39__0_n_6,ram_reg_i_39__0_n_7,ram_reg_i_39__0_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_33__0_0[7],1'b0,1'b0,ram_reg_i_33__0_0[4]}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[10:7]),
        .S({ram_reg_i_62__0_n_5,ram_reg_i_33__0_0[6:5],ram_reg_i_63__0_n_5}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[29]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_40
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[5]),
        .I1(cnt_3_fu_20822_p2[2]),
        .I2(Q[2]),
        .O(DIADI[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_40__0
       (.CI(1'b0),
        .CO({ram_reg_i_40__0_n_5,ram_reg_i_40__0_n_6,ram_reg_i_40__0_n_7,ram_reg_i_40__0_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_33__0_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[6:3]),
        .S({ram_reg_i_64__0_n_5,ram_reg_i_65__0_n_5,ram_reg_i_66__0_n_5,ram_reg_i_33__0_0[0]}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_41
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[4]),
        .I1(cnt_3_fu_20822_p2[1]),
        .I2(Q[2]),
        .O(DIADI[1]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_41__0
       (.I0(ram_reg_i_33__0_0[28]),
        .O(ram_reg_i_41__0_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_42
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[3]),
        .I1(cnt_3_fu_20822_p2[0]),
        .I2(Q[2]),
        .O(DIADI[0]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_42__0
       (.I0(ram_reg_i_33__0_0[27]),
        .O(ram_reg_i_42__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_43
       (.I0(ram_reg_i_33__0_0[26]),
        .O(ram_reg_i_43_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_44
       (.I0(ram_reg_i_33__0_0[25]),
        .O(ram_reg_i_44_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_45
       (.I0(ram_reg_i_33__0_0[24]),
        .O(ram_reg_i_45_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_46
       (.I0(ram_reg_i_33__0_0[23]),
        .O(ram_reg_i_46_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_47
       (.CI(ram_reg_i_48_n_5),
        .CO(NLW_ram_reg_i_47_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_47_O_UNCONNECTED[3:1],grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[31]}),
        .S({1'b0,1'b0,1'b0,ram_reg_i_58_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_47__0
       (.I0(ram_reg_i_33__0_0[22]),
        .O(ram_reg_i_47__0_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_48
       (.CI(ram_reg_i_49_n_5),
        .CO({ram_reg_i_48_n_5,ram_reg_i_48_n_6,ram_reg_i_48_n_7,ram_reg_i_48_n_8}),
        .CYINIT(1'b0),
        .DI(DOBDO[27:24]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[30:27]),
        .S({ram_reg_i_59_n_5,ram_reg_i_60_n_5,ram_reg_i_61_n_5,ram_reg_i_62_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_48__0
       (.I0(ram_reg_i_33__0_0[21]),
        .O(ram_reg_i_48__0_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_49
       (.CI(ram_reg_i_50_n_5),
        .CO({ram_reg_i_49_n_5,ram_reg_i_49_n_6,ram_reg_i_49_n_7,ram_reg_i_49_n_8}),
        .CYINIT(1'b0),
        .DI(DOBDO[23:20]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[26:23]),
        .S({ram_reg_i_63_n_5,ram_reg_i_64_n_5,ram_reg_i_65_n_5,ram_reg_i_66_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_49__0
       (.I0(ram_reg_i_33__0_0[20]),
        .O(ram_reg_i_49__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[28]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_50
       (.CI(ram_reg_i_51_n_5),
        .CO({ram_reg_i_50_n_5,ram_reg_i_50_n_6,ram_reg_i_50_n_7,ram_reg_i_50_n_8}),
        .CYINIT(1'b0),
        .DI(DOBDO[19:16]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[22:19]),
        .S({ram_reg_i_67_n_5,ram_reg_i_68_n_5,ram_reg_i_69_n_5,ram_reg_i_70_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_50__0
       (.I0(ram_reg_i_33__0_0[19]),
        .O(ram_reg_i_50__0_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_51
       (.CI(ram_reg_i_52_n_5),
        .CO({ram_reg_i_51_n_5,ram_reg_i_51_n_6,ram_reg_i_51_n_7,ram_reg_i_51_n_8}),
        .CYINIT(1'b0),
        .DI(DOBDO[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[18:15]),
        .S({ram_reg_i_71_n_5,ram_reg_i_72_n_5,ram_reg_i_73_n_5,ram_reg_i_74_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_51__0
       (.I0(ram_reg_i_33__0_0[18]),
        .O(ram_reg_i_51__0_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_52
       (.CI(ram_reg_i_53_n_5),
        .CO({ram_reg_i_52_n_5,ram_reg_i_52_n_6,ram_reg_i_52_n_7,ram_reg_i_52_n_8}),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[14:11]),
        .S({ram_reg_i_75_n_5,ram_reg_i_76_n_5,ram_reg_i_77_n_5,ram_reg_i_78_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_52__0
       (.I0(ram_reg_i_33__0_0[17]),
        .O(ram_reg_i_52__0_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_53
       (.CI(ram_reg_i_56_n_5),
        .CO({ram_reg_i_53_n_5,ram_reg_i_53_n_6,ram_reg_i_53_n_7,ram_reg_i_53_n_8}),
        .CYINIT(1'b0),
        .DI({DOBDO[7],1'b0,1'b0,DOBDO[4]}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[10:7]),
        .S({ram_reg_i_79_n_5,DOBDO[6:5],ram_reg_i_80_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_53__0
       (.I0(ram_reg_i_33__0_0[16]),
        .O(ram_reg_i_53__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_54
       (.I0(ram_reg_i_33__0_0[15]),
        .O(ram_reg_i_54_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_55
       (.I0(ram_reg_i_33__0_0[14]),
        .O(ram_reg_i_55_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_56
       (.CI(1'b0),
        .CO({ram_reg_i_56_n_5,ram_reg_i_56_n_6,ram_reg_i_56_n_7,ram_reg_i_56_n_8}),
        .CYINIT(1'b0),
        .DI({DOBDO[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[6:3]),
        .S({ram_reg_i_91_n_5,ram_reg_i_92_n_5,ram_reg_i_93_n_5,DOBDO[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_56__0
       (.I0(ram_reg_i_33__0_0[13]),
        .O(ram_reg_i_56__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_57
       (.I0(ram_reg_i_33__0_0[12]),
        .O(ram_reg_i_57_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_58
       (.I0(DOBDO[28]),
        .O(ram_reg_i_58_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_58__0
       (.I0(ram_reg_i_33__0_0[11]),
        .O(ram_reg_i_58__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_59
       (.I0(DOBDO[27]),
        .O(ram_reg_i_59_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_59__0
       (.I0(ram_reg_i_33__0_0[10]),
        .O(ram_reg_i_59__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[27]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [24]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_60
       (.I0(DOBDO[26]),
        .O(ram_reg_i_60_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_60__0
       (.I0(ram_reg_i_33__0_0[9]),
        .O(ram_reg_i_60__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_61
       (.I0(DOBDO[25]),
        .O(ram_reg_i_61_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_61__0
       (.I0(ram_reg_i_33__0_0[8]),
        .O(ram_reg_i_61__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_62
       (.I0(DOBDO[24]),
        .O(ram_reg_i_62_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_62__0
       (.I0(ram_reg_i_33__0_0[7]),
        .O(ram_reg_i_62__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_63
       (.I0(DOBDO[23]),
        .O(ram_reg_i_63_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_63__0
       (.I0(ram_reg_i_33__0_0[4]),
        .O(ram_reg_i_63__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_64
       (.I0(DOBDO[22]),
        .O(ram_reg_i_64_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_64__0
       (.I0(ram_reg_i_33__0_0[3]),
        .O(ram_reg_i_64__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_65
       (.I0(DOBDO[21]),
        .O(ram_reg_i_65_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_65__0
       (.I0(ram_reg_i_33__0_0[2]),
        .O(ram_reg_i_65__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_66
       (.I0(DOBDO[20]),
        .O(ram_reg_i_66_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_66__0
       (.I0(ram_reg_i_33__0_0[1]),
        .O(ram_reg_i_66__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_67
       (.I0(DOBDO[19]),
        .O(ram_reg_i_67_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_68
       (.I0(DOBDO[18]),
        .O(ram_reg_i_68_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_69
       (.I0(DOBDO[17]),
        .O(ram_reg_i_69_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[26]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [23]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_70
       (.I0(DOBDO[16]),
        .O(ram_reg_i_70_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_71
       (.I0(DOBDO[15]),
        .O(ram_reg_i_71_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_72
       (.I0(DOBDO[14]),
        .O(ram_reg_i_72_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_73
       (.I0(DOBDO[13]),
        .O(ram_reg_i_73_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_74
       (.I0(DOBDO[12]),
        .O(ram_reg_i_74_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_75
       (.I0(DOBDO[11]),
        .O(ram_reg_i_75_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_76
       (.I0(DOBDO[10]),
        .O(ram_reg_i_76_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_77
       (.I0(DOBDO[9]),
        .O(ram_reg_i_77_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_78
       (.I0(DOBDO[8]),
        .O(ram_reg_i_78_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_79
       (.I0(DOBDO[7]),
        .O(ram_reg_i_79_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[25]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [22]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_80
       (.I0(DOBDO[4]),
        .O(ram_reg_i_80_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[24]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [21]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_91
       (.I0(DOBDO[3]),
        .O(ram_reg_i_91_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_92
       (.I0(DOBDO[2]),
        .O(ram_reg_i_92_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_93
       (.I0(DOBDO[1]),
        .O(ram_reg_i_93_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[23]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [20]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init
   (D,
    \ap_CS_fsm_reg[5] ,
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg,
    ADDRBWRADDR,
    add_ln99_fu_108_p2,
    i_fu_380,
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0,
    ram_reg,
    ram_reg_0,
    \i_fu_38_reg[5] ,
    \i_fu_38_reg[5]_0 ,
    \i_fu_38_reg[5]_1 ,
    ram_reg_1,
    ap_rst_n,
    \i_fu_38_reg[7] );
  output [1:0]D;
  output \ap_CS_fsm_reg[5] ;
  output grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg;
  output [5:0]ADDRBWRADDR;
  output [6:0]add_ln99_fu_108_p2;
  output i_fu_380;
  output grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0;
  input ram_reg;
  input ram_reg_0;
  input \i_fu_38_reg[5] ;
  input \i_fu_38_reg[5]_0 ;
  input \i_fu_38_reg[5]_1 ;
  input ram_reg_1;
  input ap_rst_n;
  input \i_fu_38_reg[7] ;

  wire [5:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [1:0]Q;
  wire [6:0]add_ln99_fu_108_p2;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0;
  wire i_fu_380;
  wire \i_fu_38[5]_i_2_n_5 ;
  wire \i_fu_38_reg[5] ;
  wire \i_fu_38_reg[5]_0 ;
  wire \i_fu_38_reg[5]_1 ;
  wire \i_fu_38_reg[7] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__5
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__2
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__6_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hFABA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_38[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_38_reg[5] ),
        .O(add_ln99_fu_108_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_38[2]_i_1 
       (.I0(\i_fu_38_reg[5]_0 ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_38_reg[5] ),
        .O(add_ln99_fu_108_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_38[3]_i_1 
       (.I0(\i_fu_38_reg[5] ),
        .I1(\i_fu_38_reg[5]_0 ),
        .I2(ap_loop_init_int),
        .I3(ram_reg),
        .O(add_ln99_fu_108_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_38[4]_i_1 
       (.I0(\i_fu_38_reg[5]_0 ),
        .I1(\i_fu_38_reg[5] ),
        .I2(ram_reg),
        .I3(ap_loop_init_int),
        .I4(ram_reg_0),
        .O(add_ln99_fu_108_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_fu_38[5]_i_1 
       (.I0(ram_reg),
        .I1(\i_fu_38_reg[5] ),
        .I2(\i_fu_38_reg[5]_0 ),
        .I3(ram_reg_0),
        .I4(\i_fu_38[5]_i_2_n_5 ),
        .I5(\i_fu_38_reg[5]_1 ),
        .O(add_ln99_fu_108_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_38[5]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .O(\i_fu_38[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_fu_38[6]_i_1 
       (.I0(\i_fu_38_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(ram_reg_1),
        .O(add_ln99_fu_108_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    \i_fu_38[7]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(i_fu_380));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \i_fu_38[7]_i_2 
       (.I0(\i_fu_38_reg[7] ),
        .I1(ram_reg_1),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg_0),
        .O(add_ln99_fu_108_p2[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \layer1_activations_1_addr_reg_160[0]_i_1 
       (.I0(\i_fu_38_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \layer1_activations_1_addr_reg_160[5]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_10
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_38_reg[5]_1 ),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_11
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ram_reg_0),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_12
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ram_reg),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_13
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_38_reg[5]_0 ),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_9
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ram_reg_1),
        .O(ADDRBWRADDR[5]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10
   (grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_reg,
    \temp_last_reg_163_reg[0] ,
    ap_loop_init_int_reg_0,
    i_fu_64,
    add_ln143_fu_126_p2,
    D,
    layer3_activations_address0,
    \ap_CS_fsm_reg[19] ,
    ap_clk,
    ap_rst_n_inv,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
    output_stream_TREADY_int_regslice,
    Q,
    \i_fu_64_reg[0] ,
    ap_rst_n,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST,
    \temp_last_reg_163_reg[0]_0 ,
    \temp_last_reg_163_reg[0]_1 ,
    \temp_last_reg_163_reg[0]_2 ,
    ap_loop_init_int_reg_1,
    \i_fu_64_reg[0]_0 ,
    \i_fu_64_reg[3] ,
    ap_done,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0);
  output grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_reg;
  output \temp_last_reg_163_reg[0] ;
  output ap_loop_init_int_reg_0;
  output i_fu_64;
  output [2:0]add_ln143_fu_126_p2;
  output [1:0]D;
  output [3:0]layer3_activations_address0;
  output \ap_CS_fsm_reg[19] ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg;
  input output_stream_TREADY_int_regslice;
  input [3:0]Q;
  input \i_fu_64_reg[0] ;
  input ap_rst_n;
  input grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST;
  input \temp_last_reg_163_reg[0]_0 ;
  input \temp_last_reg_163_reg[0]_1 ;
  input \temp_last_reg_163_reg[0]_2 ;
  input ap_loop_init_int_reg_1;
  input \i_fu_64_reg[0]_0 ;
  input \i_fu_64_reg[3] ;
  input ap_done;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0;

  wire [1:0]D;
  wire [3:0]Q;
  wire [2:0]add_ln143_fu_126_p2;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_clk;
  wire ap_done;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_loop_init_int_i_3__0_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_reg;
  wire [3:3]grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0;
  wire i_fu_64;
  wire \i_fu_64[3]_i_3_n_5 ;
  wire \i_fu_64_reg[0] ;
  wire \i_fu_64_reg[0]_0 ;
  wire \i_fu_64_reg[3] ;
  wire [3:0]layer3_activations_address0;
  wire output_stream_TREADY_int_regslice;
  wire ram_reg_0_15_0_0_i_7_n_5;
  wire ram_reg_0_15_0_0_i_8_n_5;
  wire \temp_last_reg_163_reg[0] ;
  wire \temp_last_reg_163_reg[0]_0 ;
  wire \temp_last_reg_163_reg[0]_1 ;
  wire \temp_last_reg_163_reg[0]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .I3(ap_loop_init_int_i_3__0_n_5),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .I2(ap_loop_init_int_i_3__0_n_5),
        .I3(Q[2]),
        .I4(ap_done),
        .I5(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1
       (.I0(ap_loop_init_int_i_3__0_n_5),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000BFAA0000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\i_fu_64_reg[0] ),
        .I4(ap_rst_n),
        .I5(ap_loop_init_int_i_3__0_n_5),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFF8F)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int_i_3__0_n_5),
        .O(ap_loop_init_int_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    ap_loop_init_int_i_3__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .I1(\i_fu_64_reg[0] ),
        .I2(Q[2]),
        .I3(output_stream_TREADY_int_regslice),
        .I4(\i_fu_64[3]_i_3_n_5 ),
        .O(ap_loop_init_int_i_3__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(ap_loop_init_int_i_3__0_n_5),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .O(\ap_CS_fsm_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_64[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .I2(\i_fu_64_reg[0]_0 ),
        .O(ap_loop_init_int_reg_0));
  LUT3 #(
    .INIT(8'h06)) 
    \i_fu_64[1]_i_1 
       (.I0(\temp_last_reg_163_reg[0]_1 ),
        .I1(\i_fu_64_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln143_fu_126_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \i_fu_64[2]_i_1 
       (.I0(\temp_last_reg_163_reg[0]_2 ),
        .I1(ap_loop_init_int),
        .I2(\temp_last_reg_163_reg[0]_1 ),
        .I3(\i_fu_64_reg[0]_0 ),
        .O(add_ln143_fu_126_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h88080808)) 
    \i_fu_64[3]_i_1 
       (.I0(\i_fu_64[3]_i_3_n_5 ),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .I2(\i_fu_64_reg[0] ),
        .I3(Q[2]),
        .I4(output_stream_TREADY_int_regslice),
        .O(i_fu_64));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \i_fu_64[3]_i_2 
       (.I0(\i_fu_64_reg[3] ),
        .I1(\i_fu_64_reg[0]_0 ),
        .I2(\temp_last_reg_163_reg[0]_1 ),
        .I3(ap_loop_init_int),
        .I4(\temp_last_reg_163_reg[0]_2 ),
        .O(add_ln143_fu_126_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFFDFFFDFFFDFF)) 
    \i_fu_64[3]_i_3 
       (.I0(\temp_last_reg_163_reg[0]_1 ),
        .I1(\i_fu_64_reg[0]_0 ),
        .I2(\temp_last_reg_163_reg[0]_2 ),
        .I3(\i_fu_64_reg[3] ),
        .I4(ap_loop_init_int),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .O(\i_fu_64[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    ram_reg_0_15_0_0_i_3
       (.I0(ap_loop_init_int_reg_0),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0[0]),
        .I3(Q[0]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0[0]),
        .O(layer3_activations_address0[0]));
  LUT5 #(
    .INIT(32'h74777444)) 
    ram_reg_0_15_0_0_i_4
       (.I0(ram_reg_0_15_0_0_i_7_n_5),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0[1]),
        .I3(Q[0]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0[1]),
        .O(layer3_activations_address0[1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_0_15_0_0_i_5
       (.I0(\temp_last_reg_163_reg[0]_2 ),
        .I1(ram_reg_0_15_0_0_i_8_n_5),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0[2]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0[2]),
        .O(layer3_activations_address0[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_0_15_0_0_i_6
       (.I0(\i_fu_64_reg[3] ),
        .I1(ram_reg_0_15_0_0_i_8_n_5),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address0[3]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_address0[3]),
        .O(layer3_activations_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ram_reg_0_15_0_0_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .I2(\temp_last_reg_163_reg[0]_1 ),
        .O(ram_reg_0_15_0_0_i_7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_0_0_i_8
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_0_15_0_0_i_8_n_5));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \temp_last_reg_163[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST),
        .I1(\temp_last_reg_163_reg[0]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\temp_last_reg_163_reg[0]_1 ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_layer3_activations_address0),
        .I5(\temp_last_reg_163_reg[0]_2 ),
        .O(\temp_last_reg_163_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \temp_last_reg_163[0]_i_3 
       (.I0(\i_fu_64_reg[3] ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_layer3_activations_address0));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11
   (D,
    \ap_CS_fsm_reg[17] ,
    i_fu_300,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1,
    add_ln134_fu_65_p2,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_rst_n);
  output [1:0]D;
  output \ap_CS_fsm_reg[17] ;
  output i_fu_300;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1;
  output [3:0]add_ln134_fu_65_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input [1:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter1_reg_1;
  input ap_enable_reg_pp0_iter1_reg_2;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln134_fu_65_p2;
  wire \ap_CS_fsm_reg[17] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1;
  wire i_fu_300;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFF5D)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready),
        .O(ap_loop_init_int_i_1__1_n_5));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ap_loop_init_int_i_2__1
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_ready),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .O(\ap_CS_fsm_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_30[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .O(add_ln134_fu_65_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_30[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(add_ln134_fu_65_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_30[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1_reg_2),
        .O(add_ln134_fu_65_p2[2]));
  LUT6 #(
    .INIT(64'hFFFF0000FFDF0000)) 
    \i_fu_30[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(ap_enable_reg_pp0_iter1_reg_2),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(i_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h13332000)) 
    \i_fu_30[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter1_reg_1),
        .O(add_ln134_fu_65_p2[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \layer3_activations_addr_reg_104[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer3_activations_addr_reg_104[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer3_activations_addr_reg_104[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer3_activations_addr_reg_104[3]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12
   (D,
    layer2_activations_3_address0,
    \ap_CS_fsm_reg[13] ,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg,
    add_ln124_fu_1082_p2,
    ap_sig_allocacmp_i,
    i_4_fu_3080,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg,
    \i_4_fu_308_reg[4] ,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0,
    \i_4_fu_308_reg[4]_0 ,
    \i_4_fu_308_reg[4]_1 ,
    \i_4_fu_308_reg[6] ,
    \i_4_fu_308_reg[4]_2 ,
    \i_4_fu_308_reg[4]_3 ,
    ap_rst_n,
    \i_4_fu_308_reg[6]_0 ,
    \i_4_fu_308_reg[6]_1 );
  output [1:0]D;
  output [3:0]layer2_activations_3_address0;
  output \ap_CS_fsm_reg[13] ;
  output grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg;
  output [6:0]add_ln124_fu_1082_p2;
  output [0:0]ap_sig_allocacmp_i;
  output i_4_fu_3080;
  input ap_clk;
  input ap_rst_n_inv;
  input [2:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg;
  input \i_4_fu_308_reg[4] ;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0;
  input \i_4_fu_308_reg[4]_0 ;
  input \i_4_fu_308_reg[4]_1 ;
  input \i_4_fu_308_reg[6] ;
  input \i_4_fu_308_reg[4]_2 ;
  input \i_4_fu_308_reg[4]_3 ;
  input ap_rst_n;
  input \i_4_fu_308_reg[6]_0 ;
  input \i_4_fu_308_reg[6]_1 ;

  wire [1:0]D;
  wire [2:0]Q;
  wire [6:0]add_ln124_fu_1082_p2;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_i;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0;
  wire i_4_fu_3080;
  wire \i_4_fu_308[4]_i_2_n_5 ;
  wire \i_4_fu_308[6]_i_3_n_5 ;
  wire \i_4_fu_308_reg[4] ;
  wire \i_4_fu_308_reg[4]_0 ;
  wire \i_4_fu_308_reg[4]_1 ;
  wire \i_4_fu_308_reg[4]_2 ;
  wire \i_4_fu_308_reg[4]_3 ;
  wire \i_4_fu_308_reg[6] ;
  wire \i_4_fu_308_reg[6]_0 ;
  wire \i_4_fu_308_reg[6]_1 ;
  wire [3:0]layer2_activations_3_address0;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFF5D)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready),
        .O(ap_loop_init_int_i_1__3_n_5));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ap_loop_init_int_i_2__2
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .I2(\i_4_fu_308_reg[4] ),
        .I3(\i_4_fu_308_reg[4]_3 ),
        .I4(\i_4_fu_308_reg[4]_2 ),
        .I5(\i_4_fu_308[6]_i_3_n_5 ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_ready),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .O(\ap_CS_fsm_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_4_fu_308[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_4_fu_308_reg[4]_2 ),
        .O(add_ln124_fu_1082_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \i_4_fu_308[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_4_fu_308_reg[4]_3 ),
        .I2(\i_4_fu_308_reg[4]_2 ),
        .O(add_ln124_fu_1082_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_4_fu_308[2]_i_1 
       (.I0(\i_4_fu_308_reg[4]_2 ),
        .I1(\i_4_fu_308_reg[4]_3 ),
        .I2(ap_loop_init_int),
        .I3(\i_4_fu_308_reg[4] ),
        .O(add_ln124_fu_1082_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_4_fu_308[3]_i_1 
       (.I0(\i_4_fu_308_reg[4]_3 ),
        .I1(\i_4_fu_308_reg[4]_2 ),
        .I2(\i_4_fu_308_reg[4] ),
        .I3(ap_loop_init_int),
        .I4(\i_4_fu_308_reg[4]_0 ),
        .O(add_ln124_fu_1082_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_4_fu_308[4]_i_1 
       (.I0(\i_4_fu_308_reg[4] ),
        .I1(\i_4_fu_308_reg[4]_2 ),
        .I2(\i_4_fu_308_reg[4]_3 ),
        .I3(\i_4_fu_308_reg[4]_0 ),
        .I4(\i_4_fu_308[4]_i_2_n_5 ),
        .I5(\i_4_fu_308_reg[4]_1 ),
        .O(add_ln124_fu_1082_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_4_fu_308[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .O(\i_4_fu_308[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_4_fu_308[5]_i_1 
       (.I0(\i_4_fu_308_reg[6]_1 ),
        .I1(ap_loop_init_int),
        .I2(\i_4_fu_308_reg[6] ),
        .O(add_ln124_fu_1082_p2[5]));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \i_4_fu_308[6]_i_1 
       (.I0(\i_4_fu_308[6]_i_3_n_5 ),
        .I1(\i_4_fu_308_reg[4]_2 ),
        .I2(\i_4_fu_308_reg[4]_3 ),
        .I3(\i_4_fu_308_reg[4] ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(i_4_fu_3080));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \i_4_fu_308[6]_i_2 
       (.I0(\i_4_fu_308_reg[6]_1 ),
        .I1(\i_4_fu_308_reg[6] ),
        .I2(ap_loop_init_int),
        .I3(\i_4_fu_308_reg[6]_0 ),
        .O(add_ln124_fu_1082_p2[6]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \i_4_fu_308[6]_i_3 
       (.I0(\i_4_fu_308_reg[6]_0 ),
        .I1(\i_4_fu_308_reg[6] ),
        .I2(\i_4_fu_308_reg[4]_1 ),
        .I3(\i_4_fu_308_reg[4]_0 ),
        .O(\i_4_fu_308[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_15_0_0_i_3__0
       (.I0(\i_4_fu_308[4]_i_2_n_5 ),
        .I1(\i_4_fu_308_reg[4] ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0[0]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0[0]),
        .O(layer2_activations_3_address0[0]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_15_0_0_i_4__0
       (.I0(\i_4_fu_308[4]_i_2_n_5 ),
        .I1(\i_4_fu_308_reg[4]_0 ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0[1]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0[1]),
        .O(layer2_activations_3_address0[1]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_15_0_0_i_5__0
       (.I0(\i_4_fu_308[4]_i_2_n_5 ),
        .I1(\i_4_fu_308_reg[4]_1 ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0[2]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0[2]),
        .O(layer2_activations_3_address0[2]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_15_0_0_i_6__0
       (.I0(\i_4_fu_308[4]_i_2_n_5 ),
        .I1(\i_4_fu_308_reg[6] ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address0[3]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_layer2_activations_3_address0[3]),
        .O(layer2_activations_3_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln124_1_reg_2127[0]_i_1 
       (.I0(\i_4_fu_308_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .O(ap_sig_allocacmp_i));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln124_1_reg_2127[5]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13
   (D,
    \ap_CS_fsm_reg[11] ,
    i_3_fu_440,
    ap_rst_n_0,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1,
    add_ln117_fu_150_p2,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg,
    ap_rst_n,
    \layer2_activations_1_addr_reg_229_reg[3] ,
    \layer2_activations_1_addr_reg_229_reg[2] ,
    \i_3_fu_44_reg[5] ,
    \i_3_fu_44_reg[5]_0 );
  output [1:0]D;
  output \ap_CS_fsm_reg[11] ;
  output i_3_fu_440;
  output ap_rst_n_0;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  output [4:0]add_ln117_fu_150_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input [1:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg;
  input ap_rst_n;
  input \layer2_activations_1_addr_reg_229_reg[3] ;
  input \layer2_activations_1_addr_reg_229_reg[2] ;
  input \i_3_fu_44_reg[5] ;
  input \i_3_fu_44_reg[5]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [4:0]add_ln117_fu_150_p2;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_5;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  wire i_3_fu_440;
  wire \i_3_fu_44[5]_i_2_n_5 ;
  wire \i_3_fu_44[6]_i_3_n_5 ;
  wire \i_3_fu_44_reg[5] ;
  wire \i_3_fu_44_reg[5]_0 ;
  wire \layer2_activations_1_addr_reg_229_reg[2] ;
  wire \layer2_activations_1_addr_reg_229_reg[3] ;

  LUT6 #(
    .INIT(64'hFBABFBFBAAAAAAAA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h08AA0800)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__3
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h5FD5)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_rst_n),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEEAE)) 
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[11] ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_3_fu_44[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_3_fu_44_reg[5]_0 ),
        .O(add_ln117_fu_150_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \i_3_fu_44[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_3_fu_44_reg[5] ),
        .I2(\i_3_fu_44_reg[5]_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .O(add_ln117_fu_150_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h1F103030)) 
    \i_3_fu_44[4]_i_1 
       (.I0(\i_3_fu_44_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(\layer2_activations_1_addr_reg_229_reg[2] ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .I4(\i_3_fu_44_reg[5]_0 ),
        .O(add_ln117_fu_150_p2[2]));
  LUT6 #(
    .INIT(64'h4FC040C0C0C0C0C0)) 
    \i_3_fu_44[5]_i_1 
       (.I0(\i_3_fu_44_reg[5] ),
        .I1(\i_3_fu_44[5]_i_2_n_5 ),
        .I2(\layer2_activations_1_addr_reg_229_reg[3] ),
        .I3(\i_3_fu_44_reg[5]_0 ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .I5(\layer2_activations_1_addr_reg_229_reg[2] ),
        .O(add_ln117_fu_150_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_3_fu_44[5]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .O(\i_3_fu_44[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \i_3_fu_44[6]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .O(i_3_fu_440));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h8B88)) 
    \i_3_fu_44[6]_i_2 
       (.I0(\i_3_fu_44[6]_i_3_n_5 ),
        .I1(\layer2_activations_1_addr_reg_229_reg[3] ),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg),
        .O(add_ln117_fu_150_p2[4]));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    \i_3_fu_44[6]_i_3 
       (.I0(\i_3_fu_44_reg[5] ),
        .I1(\i_3_fu_44_reg[5]_0 ),
        .I2(\layer2_activations_1_addr_reg_229_reg[2] ),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg_reg),
        .O(\i_3_fu_44[6]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \layer2_activations_1_addr_reg_229[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_3_fu_44_reg[5]_0 ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer2_activations_1_addr_reg_229[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_3_fu_44_reg[5] ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer2_activations_1_addr_reg_229[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\layer2_activations_1_addr_reg_229_reg[2] ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer2_activations_1_addr_reg_229[3]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\layer2_activations_1_addr_reg_229_reg[3] ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14
   (D,
    ADDRARDADDR,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg,
    add_ln106_fu_1998_p2,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg_0,
    i_2_fu_5460,
    ap_sig_allocacmp_i,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg,
    \i_2_fu_546_reg[4] ,
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0,
    \i_2_fu_546_reg[4]_0 ,
    \i_2_fu_546_reg[4]_1 ,
    ram_reg,
    \i_2_fu_546_reg[4]_2 ,
    ram_reg_0,
    ap_rst_n,
    \i_2_fu_546_reg[4]_3 ,
    \i_2_fu_546_reg[7] );
  output [1:0]D;
  output [5:0]ADDRARDADDR;
  output grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg;
  output [7:0]add_ln106_fu_1998_p2;
  output [5:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0;
  output grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg_0;
  output i_2_fu_5460;
  output [0:0]ap_sig_allocacmp_i;
  input ap_clk;
  input ap_rst_n_inv;
  input [2:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg;
  input \i_2_fu_546_reg[4] ;
  input [5:0]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0;
  input [5:0]grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0;
  input \i_2_fu_546_reg[4]_0 ;
  input \i_2_fu_546_reg[4]_1 ;
  input ram_reg;
  input \i_2_fu_546_reg[4]_2 ;
  input ram_reg_0;
  input ap_rst_n;
  input \i_2_fu_546_reg[4]_3 ;
  input \i_2_fu_546_reg[7] ;

  wire [5:0]ADDRARDADDR;
  wire [1:0]D;
  wire [2:0]Q;
  wire [7:0]add_ln106_fu_1998_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__7_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__7_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_i;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg_0;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0;
  wire i_2_fu_5460;
  wire \i_2_fu_546[4]_i_2_n_5 ;
  wire \i_2_fu_546[6]_i_2_n_5 ;
  wire \i_2_fu_546[7]_i_3_n_5 ;
  wire \i_2_fu_546[7]_i_4_n_5 ;
  wire \i_2_fu_546[7]_i_5_n_5 ;
  wire \i_2_fu_546_reg[4] ;
  wire \i_2_fu_546_reg[4]_0 ;
  wire \i_2_fu_546_reg[4]_1 ;
  wire \i_2_fu_546_reg[4]_2 ;
  wire \i_2_fu_546_reg[4]_3 ;
  wire \i_2_fu_546_reg[7] ;
  wire ram_reg;
  wire ram_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hABFBAAAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I3(\i_2_fu_546[7]_i_3_n_5 ),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8A80)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[2]),
        .I1(\i_2_fu_546[7]_i_3_n_5 ),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    ap_done_cache_i_1__7
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I1(\i_2_fu_546[7]_i_3_n_5 ),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__7_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I1(ap_rst_n),
        .I2(\i_2_fu_546[7]_i_3_n_5 ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hDF8F)) 
    ap_loop_init_int_i_1__7
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I1(\i_2_fu_546[7]_i_3_n_5 ),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__7_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__7_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I1(\i_2_fu_546[7]_i_3_n_5 ),
        .I2(Q[1]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \i_2_fu_546[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_2_fu_546_reg[4]_3 ),
        .O(add_ln106_fu_1998_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_2_fu_546[1]_i_1 
       (.I0(\i_2_fu_546_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(\i_2_fu_546_reg[4]_3 ),
        .O(add_ln106_fu_1998_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_2_fu_546[2]_i_1 
       (.I0(\i_2_fu_546_reg[4]_3 ),
        .I1(\i_2_fu_546_reg[4] ),
        .I2(ap_loop_init_int),
        .I3(\i_2_fu_546_reg[4]_2 ),
        .O(add_ln106_fu_1998_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \i_2_fu_546[3]_i_1 
       (.I0(\i_2_fu_546_reg[4]_0 ),
        .I1(\i_2_fu_546_reg[4] ),
        .I2(\i_2_fu_546_reg[4]_3 ),
        .I3(ap_loop_init_int),
        .I4(\i_2_fu_546_reg[4]_2 ),
        .O(add_ln106_fu_1998_p2[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \i_2_fu_546[4]_i_1 
       (.I0(\i_2_fu_546_reg[4]_1 ),
        .I1(\i_2_fu_546_reg[4]_2 ),
        .I2(\i_2_fu_546[4]_i_2_n_5 ),
        .I3(\i_2_fu_546_reg[4]_3 ),
        .I4(\i_2_fu_546_reg[4] ),
        .I5(\i_2_fu_546_reg[4]_0 ),
        .O(add_ln106_fu_1998_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_2_fu_546[4]_i_2 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\i_2_fu_546[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \i_2_fu_546[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ram_reg_0),
        .I2(\i_2_fu_546[6]_i_2_n_5 ),
        .I3(\i_2_fu_546_reg[4]_1 ),
        .O(add_ln106_fu_1998_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \i_2_fu_546[6]_i_1 
       (.I0(ram_reg),
        .I1(\i_2_fu_546_reg[4]_1 ),
        .I2(\i_2_fu_546[6]_i_2_n_5 ),
        .I3(ram_reg_0),
        .I4(ap_loop_init_int),
        .O(add_ln106_fu_1998_p2[6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \i_2_fu_546[6]_i_2 
       (.I0(\i_2_fu_546_reg[4]_0 ),
        .I1(\i_2_fu_546_reg[4] ),
        .I2(\i_2_fu_546_reg[4]_3 ),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I5(\i_2_fu_546_reg[4]_2 ),
        .O(\i_2_fu_546[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_2_fu_546[7]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I1(\i_2_fu_546[7]_i_3_n_5 ),
        .O(i_2_fu_5460));
  LUT5 #(
    .INIT(32'h12222222)) 
    \i_2_fu_546[7]_i_2 
       (.I0(\i_2_fu_546_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(ram_reg_0),
        .I3(\i_2_fu_546[7]_i_4_n_5 ),
        .I4(ram_reg),
        .O(add_ln106_fu_1998_p2[7]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \i_2_fu_546[7]_i_3 
       (.I0(\i_2_fu_546_reg[7] ),
        .I1(\i_2_fu_546[4]_i_2_n_5 ),
        .I2(\i_2_fu_546_reg[4]_3 ),
        .I3(\i_2_fu_546_reg[4]_0 ),
        .I4(\i_2_fu_546_reg[4] ),
        .I5(\i_2_fu_546[7]_i_5_n_5 ),
        .O(\i_2_fu_546[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \i_2_fu_546[7]_i_4 
       (.I0(\i_2_fu_546_reg[4]_1 ),
        .I1(\i_2_fu_546_reg[4]_2 ),
        .I2(\i_2_fu_546[4]_i_2_n_5 ),
        .I3(\i_2_fu_546_reg[4]_3 ),
        .I4(\i_2_fu_546_reg[4] ),
        .I5(\i_2_fu_546_reg[4]_0 ),
        .O(\i_2_fu_546[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \i_2_fu_546[7]_i_5 
       (.I0(ram_reg),
        .I1(\i_2_fu_546_reg[4]_1 ),
        .I2(ram_reg_0),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .I5(\i_2_fu_546_reg[4]_2 ),
        .O(\i_2_fu_546[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_3
       (.I0(ram_reg),
        .I1(\i_2_fu_546[4]_i_2_n_5 ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[5]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_4
       (.I0(ram_reg_0),
        .I1(\i_2_fu_546[4]_i_2_n_5 ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[4]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_5
       (.I0(\i_2_fu_546_reg[4]_1 ),
        .I1(\i_2_fu_546[4]_i_2_n_5 ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[3]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_6
       (.I0(\i_2_fu_546_reg[4]_0 ),
        .I1(\i_2_fu_546[4]_i_2_n_5 ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[2]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_7
       (.I0(\i_2_fu_546_reg[4]_2 ),
        .I1(\i_2_fu_546[4]_i_2_n_5 ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[1]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_8
       (.I0(\i_2_fu_546_reg[4] ),
        .I1(\i_2_fu_546[4]_i_2_n_5 ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_address0[0]),
        .I4(Q[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_layer1_activations_1_address0[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln106_1_reg_3985[0]_i_1 
       (.I0(\i_2_fu_546_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .O(ap_sig_allocacmp_i));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln106_1_reg_3985[1]_i_1 
       (.I0(\i_2_fu_546_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln106_1_reg_3985[2]_i_1 
       (.I0(\i_2_fu_546_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln106_1_reg_3985[3]_i_1 
       (.I0(\i_2_fu_546_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln106_1_reg_3985[4]_i_1 
       (.I0(\i_2_fu_546_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln106_1_reg_3985[5]_i_1 
       (.I0(ram_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln106_1_reg_3985[6]_i_1 
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610_layer1_activations_address0[5]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6
   (i_fu_3184,
    D,
    add_ln88_fu_11844_p2,
    \i_fu_3184_reg[2] ,
    \i_fu_3184_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_0,
    grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    \i_fu_3184_reg[8] ,
    \i_fu_3184_reg[8]_0 ,
    \i_2_reg_23648_reg[2] ,
    \i_fu_3184_reg[4] ,
    \i_2_reg_23648_reg[9] ,
    \i_fu_3184_reg[4]_0 ,
    \i_fu_3184_reg[4]_1 ,
    \i_fu_3184_reg[4]_2 ,
    \i_fu_3184_reg[8]_1 ,
    \i_fu_3184_reg[8]_2 ,
    \ap_CS_fsm_reg[2]_0 ,
    ap_rst_n);
  output i_fu_3184;
  output [9:0]D;
  output [7:0]add_ln88_fu_11844_p2;
  output \i_fu_3184_reg[2] ;
  output \i_fu_3184_reg[1] ;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output ap_rst_n_0;
  output grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg;
  input ap_done_cache_reg_0;
  input [0:0]ap_done_cache_reg_1;
  input \i_fu_3184_reg[8] ;
  input \i_fu_3184_reg[8]_0 ;
  input \i_2_reg_23648_reg[2] ;
  input \i_fu_3184_reg[4] ;
  input \i_2_reg_23648_reg[9] ;
  input \i_fu_3184_reg[4]_0 ;
  input \i_fu_3184_reg[4]_1 ;
  input \i_fu_3184_reg[4]_2 ;
  input \i_fu_3184_reg[8]_1 ;
  input \i_fu_3184_reg[8]_2 ;
  input [1:0]\ap_CS_fsm_reg[2]_0 ;
  input ap_rst_n;

  wire [9:0]D;
  wire [7:0]add_ln88_fu_11844_p2;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__8_n_5;
  wire ap_done_cache_reg_0;
  wire [0:0]ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__8_n_5;
  wire ap_loop_init_int_i_2_n_5;
  wire ap_loop_init_int_i_3_n_5;
  wire ap_loop_init_int_i_4_n_5;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg;
  wire \i_2_reg_23648_reg[2] ;
  wire \i_2_reg_23648_reg[9] ;
  wire i_fu_3184;
  wire \i_fu_3184[8]_i_2_n_5 ;
  wire \i_fu_3184[8]_i_3_n_5 ;
  wire \i_fu_3184[9]_i_3_n_5 ;
  wire \i_fu_3184[9]_i_4_n_5 ;
  wire \i_fu_3184[9]_i_5_n_5 ;
  wire \i_fu_3184[9]_i_6_n_5 ;
  wire \i_fu_3184_reg[1] ;
  wire \i_fu_3184_reg[2] ;
  wire \i_fu_3184_reg[4] ;
  wire \i_fu_3184_reg[4]_0 ;
  wire \i_fu_3184_reg[4]_1 ;
  wire \i_fu_3184_reg[4]_2 ;
  wire \i_fu_3184_reg[8] ;
  wire \i_fu_3184_reg[8]_0 ;
  wire \i_fu_3184_reg[8]_1 ;
  wire \i_fu_3184_reg[8]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hFFFF00A2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I3(ap_loop_init_int_i_2_n_5),
        .I4(\ap_CS_fsm_reg[2]_0 [0]),
        .O(\ap_CS_fsm_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I3(ap_loop_init_int_i_2_n_5),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT5 #(
    .INIT(32'h55F700A2)) 
    ap_done_cache_i_1__8
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I1(ap_done_cache_reg_0),
        .I2(ap_done_cache_reg_1),
        .I3(\i_fu_3184[9]_i_3_n_5 ),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__8_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40444040)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_loop_init_int_i_2_n_5),
        .I1(ap_rst_n),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I3(ap_done_cache_reg_1),
        .I4(ap_done_cache_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBBFBBBBBFBFBFBFB)) 
    ap_loop_init_int_i_1__8
       (.I0(ap_loop_init_int_i_2_n_5),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_1),
        .I4(ap_done_cache_reg_0),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .O(ap_loop_init_int_i_1__8_n_5));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_loop_init_int_i_2
       (.I0(ap_loop_init_int_i_3_n_5),
        .I1(\i_fu_3184_reg[8] ),
        .I2(\i_fu_3184_reg[8]_0 ),
        .I3(\i_2_reg_23648_reg[2] ),
        .I4(\i_fu_3184_reg[4] ),
        .I5(ap_loop_init_int_i_4_n_5),
        .O(ap_loop_init_int_i_2_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    ap_loop_init_int_i_3
       (.I0(\i_fu_3184_reg[8]_2 ),
        .I1(\i_2_reg_23648_reg[9] ),
        .I2(\i_fu_3184_reg[8]_1 ),
        .I3(\i_fu_3184_reg[4]_1 ),
        .I4(\i_fu_3184_reg[4]_0 ),
        .I5(\i_fu_3184_reg[4]_2 ),
        .O(ap_loop_init_int_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_4
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(ap_done_cache_reg_1),
        .O(ap_loop_init_int_i_4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__8_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFFFAA08)) 
    grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I1(ap_done_cache_reg_0),
        .I2(ap_done_cache_reg_1),
        .I3(\i_fu_3184[9]_i_3_n_5 ),
        .I4(\ap_CS_fsm_reg[2]_0 [0]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_23648[0]_i_1 
       (.I0(\i_fu_3184_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_23648[1]_i_1 
       (.I0(\i_fu_3184_reg[4]_2 ),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_23648[2]_i_1 
       (.I0(\i_2_reg_23648_reg[2] ),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_23648[3]_i_1 
       (.I0(\i_fu_3184_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_23648[4]_i_1 
       (.I0(\i_fu_3184_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_23648[5]_i_1 
       (.I0(\i_fu_3184_reg[8] ),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_23648[6]_i_1 
       (.I0(\i_fu_3184_reg[8]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_23648[7]_i_1 
       (.I0(\i_fu_3184_reg[8]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_23648[8]_i_1 
       (.I0(\i_fu_3184_reg[8]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_23648[9]_i_2 
       (.I0(\i_2_reg_23648_reg[9] ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_3184[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_3184_reg[4]_0 ),
        .O(add_ln88_fu_11844_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_3184[1]_i_1 
       (.I0(\i_fu_3184_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3184_reg[4]_0 ),
        .O(\i_fu_3184_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \i_fu_3184[2]_i_1 
       (.I0(\i_2_reg_23648_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3184_reg[4]_2 ),
        .I3(\i_fu_3184_reg[4]_0 ),
        .O(\i_fu_3184_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \i_fu_3184[3]_i_1 
       (.I0(\i_fu_3184_reg[4] ),
        .I1(\i_fu_3184_reg[4]_2 ),
        .I2(\i_fu_3184_reg[4]_0 ),
        .I3(ap_loop_init_int),
        .I4(\i_2_reg_23648_reg[2] ),
        .O(add_ln88_fu_11844_p2[1]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \i_fu_3184[4]_i_1 
       (.I0(\i_fu_3184_reg[4]_1 ),
        .I1(\i_2_reg_23648_reg[2] ),
        .I2(\i_fu_3184[8]_i_2_n_5 ),
        .I3(\i_fu_3184_reg[4]_0 ),
        .I4(\i_fu_3184_reg[4]_2 ),
        .I5(\i_fu_3184_reg[4] ),
        .O(add_ln88_fu_11844_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \i_fu_3184[5]_i_1 
       (.I0(\i_fu_3184_reg[8] ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3184[8]_i_3_n_5 ),
        .O(add_ln88_fu_11844_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h4B44)) 
    \i_fu_3184[6]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_3184_reg[8]_0 ),
        .I2(\i_fu_3184[8]_i_3_n_5 ),
        .I3(\i_fu_3184_reg[8] ),
        .O(add_ln88_fu_11844_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h44B44444)) 
    \i_fu_3184[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_3184_reg[8]_2 ),
        .I2(\i_fu_3184_reg[8] ),
        .I3(\i_fu_3184[8]_i_3_n_5 ),
        .I4(\i_fu_3184_reg[8]_0 ),
        .O(add_ln88_fu_11844_p2[5]));
  LUT6 #(
    .INIT(64'h4B44444444444444)) 
    \i_fu_3184[8]_i_1 
       (.I0(\i_fu_3184[8]_i_2_n_5 ),
        .I1(\i_fu_3184_reg[8]_1 ),
        .I2(\i_fu_3184[8]_i_3_n_5 ),
        .I3(\i_fu_3184_reg[8]_0 ),
        .I4(\i_fu_3184_reg[8]_2 ),
        .I5(\i_fu_3184_reg[8] ),
        .O(add_ln88_fu_11844_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_3184[8]_i_2 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\i_fu_3184[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \i_fu_3184[8]_i_3 
       (.I0(\i_fu_3184_reg[4]_1 ),
        .I1(\i_2_reg_23648_reg[2] ),
        .I2(\i_fu_3184[8]_i_2_n_5 ),
        .I3(\i_fu_3184_reg[4]_0 ),
        .I4(\i_fu_3184_reg[4]_2 ),
        .I5(\i_fu_3184_reg[4] ),
        .O(\i_fu_3184[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \i_fu_3184[9]_i_1 
       (.I0(\i_fu_3184[9]_i_3_n_5 ),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(ap_done_cache_reg_1),
        .O(i_fu_3184));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \i_fu_3184[9]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\i_2_reg_23648_reg[9] ),
        .I2(\i_fu_3184[9]_i_4_n_5 ),
        .I3(\i_fu_3184_reg[8]_1 ),
        .O(add_ln88_fu_11844_p2[7]));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \i_fu_3184[9]_i_3 
       (.I0(\i_fu_3184[9]_i_5_n_5 ),
        .I1(\i_fu_3184[9]_i_6_n_5 ),
        .I2(\i_fu_3184_reg[8] ),
        .I3(\i_2_reg_23648_reg[9] ),
        .I4(\i_2_reg_23648_reg[2] ),
        .O(\i_fu_3184[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \i_fu_3184[9]_i_4 
       (.I0(\i_fu_3184_reg[8] ),
        .I1(\i_fu_3184_reg[8]_2 ),
        .I2(\i_fu_3184_reg[8]_0 ),
        .I3(\i_fu_3184[8]_i_3_n_5 ),
        .O(\i_fu_3184[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_3184[9]_i_5 
       (.I0(\i_fu_3184_reg[4]_0 ),
        .I1(\i_fu_3184_reg[4] ),
        .I2(ap_loop_init_int),
        .I3(\i_fu_3184_reg[8]_0 ),
        .O(\i_fu_3184[9]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \i_fu_3184[9]_i_6 
       (.I0(\i_fu_3184_reg[4]_1 ),
        .I1(\i_fu_3184_reg[4]_2 ),
        .I2(\i_fu_3184_reg[8]_1 ),
        .I3(\i_fu_3184_reg[8]_2 ),
        .O(\i_fu_3184[9]_i_6_n_5 ));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7
   (D,
    \x_fu_1604_reg[0] ,
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg,
    ap_sig_allocacmp_x_2,
    add_ln46_fu_6352_p2,
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready,
    x_fu_16040,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    \x_fu_1604_reg[4] ,
    \x_fu_1604_reg[4]_0 ,
    \x_fu_1604_reg[4]_1 ,
    \x_fu_1604_reg[4]_2 ,
    \x_fu_1604_reg[4]_3 ,
    \x_fu_1604_reg[7] ,
    \x_fu_1604_reg[7]_0 ,
    \x_fu_1604_reg[7]_1 ,
    ap_rst_n);
  output [1:0]D;
  output \x_fu_1604_reg[0] ;
  output grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg;
  output [6:0]ap_sig_allocacmp_x_2;
  output [6:0]add_ln46_fu_6352_p2;
  output grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready;
  output x_fu_16040;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input \x_fu_1604_reg[4] ;
  input \x_fu_1604_reg[4]_0 ;
  input \x_fu_1604_reg[4]_1 ;
  input \x_fu_1604_reg[4]_2 ;
  input \x_fu_1604_reg[4]_3 ;
  input \x_fu_1604_reg[7] ;
  input \x_fu_1604_reg[7]_0 ;
  input \x_fu_1604_reg[7]_1 ;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire [6:0]add_ln46_fu_6352_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_5;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]ap_sig_allocacmp_x_2;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg;
  wire x_fu_16040;
  wire \x_fu_1604[4]_i_2_n_5 ;
  wire \x_fu_1604[6]_i_2_n_5 ;
  wire \x_fu_1604[7]_i_3_n_5 ;
  wire \x_fu_1604[7]_i_4_n_5 ;
  wire \x_fu_1604[7]_i_5_n_5 ;
  wire \x_fu_1604_reg[0] ;
  wire \x_fu_1604_reg[4] ;
  wire \x_fu_1604_reg[4]_0 ;
  wire \x_fu_1604_reg[4]_1 ;
  wire \x_fu_1604_reg[4]_2 ;
  wire \x_fu_1604_reg[4]_3 ;
  wire \x_fu_1604_reg[7] ;
  wire \x_fu_1604_reg[7]_0 ;
  wire \x_fu_1604_reg[7]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_done_cache),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__6
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I1(\x_fu_1604[7]_i_3_n_5 ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I1(\x_fu_1604[7]_i_3_n_5 ),
        .I2(Q[0]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_20849_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(\x_fu_1604_reg[4]_1 ),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_20849_pp0_iter1_reg_reg[1]_srl2_i_1 
       (.I0(\x_fu_1604_reg[4]_0 ),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_20849_pp0_iter1_reg_reg[2]_srl2_i_1 
       (.I0(\x_fu_1604_reg[4] ),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_20849_pp0_iter1_reg_reg[3]_srl2_i_1 
       (.I0(\x_fu_1604_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .O(ap_sig_allocacmp_x_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_20849_pp0_iter1_reg_reg[4]_srl2_i_1 
       (.I0(\x_fu_1604_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .O(ap_sig_allocacmp_x_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_20849_pp0_iter1_reg_reg[5]_srl2_i_1 
       (.I0(\x_fu_1604_reg[7]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .O(ap_sig_allocacmp_x_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln46_reg_20845_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(\x_fu_1604_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .O(ap_sig_allocacmp_x_2[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_1604[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_fu_1604_reg[4]_2 ),
        .O(add_ln46_fu_6352_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \x_fu_1604[1]_i_1 
       (.I0(\x_fu_1604_reg[4]_2 ),
        .I1(\x_fu_1604_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .O(\x_fu_1604_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \x_fu_1604[2]_i_1 
       (.I0(\x_fu_1604_reg[4]_0 ),
        .I1(\x_fu_1604_reg[4]_2 ),
        .I2(ap_loop_init_int),
        .I3(\x_fu_1604_reg[4]_1 ),
        .O(add_ln46_fu_6352_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \x_fu_1604[3]_i_1 
       (.I0(\x_fu_1604_reg[4] ),
        .I1(\x_fu_1604_reg[4]_0 ),
        .I2(\x_fu_1604_reg[4]_1 ),
        .I3(ap_loop_init_int),
        .I4(\x_fu_1604_reg[4]_2 ),
        .O(add_ln46_fu_6352_p2[2]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \x_fu_1604[4]_i_1 
       (.I0(\x_fu_1604_reg[4]_3 ),
        .I1(\x_fu_1604_reg[4]_2 ),
        .I2(\x_fu_1604[4]_i_2_n_5 ),
        .I3(\x_fu_1604_reg[4]_1 ),
        .I4(\x_fu_1604_reg[4]_0 ),
        .I5(\x_fu_1604_reg[4] ),
        .O(add_ln46_fu_6352_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_1604[4]_i_2 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\x_fu_1604[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \x_fu_1604[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_fu_1604_reg[7]_1 ),
        .I2(\x_fu_1604[6]_i_2_n_5 ),
        .I3(\x_fu_1604_reg[4]_3 ),
        .O(add_ln46_fu_6352_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \x_fu_1604[6]_i_1 
       (.I0(\x_fu_1604_reg[7]_0 ),
        .I1(\x_fu_1604_reg[4]_3 ),
        .I2(\x_fu_1604[6]_i_2_n_5 ),
        .I3(\x_fu_1604_reg[7]_1 ),
        .I4(ap_loop_init_int),
        .O(add_ln46_fu_6352_p2[5]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \x_fu_1604[6]_i_2 
       (.I0(\x_fu_1604_reg[4] ),
        .I1(\x_fu_1604_reg[4]_0 ),
        .I2(\x_fu_1604_reg[4]_1 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\x_fu_1604_reg[4]_2 ),
        .O(\x_fu_1604[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_fu_1604[7]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I1(\x_fu_1604[7]_i_3_n_5 ),
        .O(x_fu_16040));
  LUT5 #(
    .INIT(32'h12222222)) 
    \x_fu_1604[7]_i_2 
       (.I0(\x_fu_1604_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(\x_fu_1604_reg[7]_1 ),
        .I3(\x_fu_1604[7]_i_4_n_5 ),
        .I4(\x_fu_1604_reg[7]_0 ),
        .O(add_ln46_fu_6352_p2[6]));
  LUT6 #(
    .INIT(64'h0000000001010001)) 
    \x_fu_1604[7]_i_3 
       (.I0(\x_fu_1604_reg[4]_0 ),
        .I1(\x_fu_1604_reg[4]_1 ),
        .I2(\x_fu_1604_reg[4] ),
        .I3(\x_fu_1604_reg[4]_3 ),
        .I4(\x_fu_1604[4]_i_2_n_5 ),
        .I5(\x_fu_1604[7]_i_5_n_5 ),
        .O(\x_fu_1604[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \x_fu_1604[7]_i_4 
       (.I0(\x_fu_1604_reg[4]_3 ),
        .I1(\x_fu_1604_reg[4]_2 ),
        .I2(\x_fu_1604[4]_i_2_n_5 ),
        .I3(\x_fu_1604_reg[4]_1 ),
        .I4(\x_fu_1604_reg[4]_0 ),
        .I5(\x_fu_1604_reg[4] ),
        .O(\x_fu_1604[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFBFB)) 
    \x_fu_1604[7]_i_5 
       (.I0(\x_fu_1604_reg[4]_2 ),
        .I1(\x_fu_1604_reg[7] ),
        .I2(\x_fu_1604_reg[7]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814_ap_start_reg),
        .I5(\x_fu_1604_reg[7]_1 ),
        .O(\x_fu_1604[7]_i_5_n_5 ));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8
   (D,
    \ap_CS_fsm_reg[15] ,
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready,
    ap_sig_allocacmp_x_1,
    x_fu_1580,
    add_ln46_fu_573_p2,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    \x_1_reg_1849_reg[3] ,
    \x_1_reg_1849_reg[2] ,
    \x_1_reg_1849_reg[1] ,
    \x_1_reg_1849_reg[0] ,
    ap_rst_n);
  output [1:0]D;
  output \ap_CS_fsm_reg[15] ;
  output grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready;
  output [3:0]ap_sig_allocacmp_x_1;
  output x_fu_1580;
  output [3:0]add_ln46_fu_573_p2;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [1:0]Q;
  input \x_1_reg_1849_reg[3] ;
  input \x_1_reg_1849_reg[2] ;
  input \x_1_reg_1849_reg[1] ;
  input \x_1_reg_1849_reg[0] ;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln46_fu_573_p2;
  wire \ap_CS_fsm_reg[15] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_x_1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg;
  wire \x_1_reg_1849_reg[0] ;
  wire \x_1_reg_1849_reg[1] ;
  wire \x_1_reg_1849_reg[2] ;
  wire \x_1_reg_1849_reg[3] ;
  wire x_fu_1580;

  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(\x_1_reg_1849_reg[2] ),
        .I1(\x_1_reg_1849_reg[1] ),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\x_1_reg_1849_reg[0] ),
        .I5(\x_1_reg_1849_reg[3] ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_ready),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .O(\ap_CS_fsm_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \x_1_reg_1849[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .I2(\x_1_reg_1849_reg[0] ),
        .O(ap_sig_allocacmp_x_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \x_1_reg_1849[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .I2(\x_1_reg_1849_reg[1] ),
        .O(ap_sig_allocacmp_x_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \x_1_reg_1849[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .I2(\x_1_reg_1849_reg[2] ),
        .O(ap_sig_allocacmp_x_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \x_1_reg_1849[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .I2(\x_1_reg_1849_reg[3] ),
        .O(ap_sig_allocacmp_x_1[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_158[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_1_reg_1849_reg[0] ),
        .O(add_ln46_fu_573_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \x_fu_158[1]_i_1 
       (.I0(\x_1_reg_1849_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\x_1_reg_1849_reg[1] ),
        .O(add_ln46_fu_573_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \x_fu_158[2]_i_1 
       (.I0(\x_1_reg_1849_reg[2] ),
        .I1(\x_1_reg_1849_reg[1] ),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_1849_reg[0] ),
        .O(add_ln46_fu_573_p2[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF00000000)) 
    \x_fu_158[3]_i_1 
       (.I0(\x_1_reg_1849_reg[2] ),
        .I1(\x_1_reg_1849_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_1849_reg[1] ),
        .I4(\x_1_reg_1849_reg[3] ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_ap_start_reg),
        .O(x_fu_1580));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \x_fu_158[3]_i_2 
       (.I0(\x_1_reg_1849_reg[3] ),
        .I1(\x_1_reg_1849_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_1849_reg[1] ),
        .I4(\x_1_reg_1849_reg[2] ),
        .O(add_ln46_fu_573_p2[3]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9
   (D,
    \ap_CS_fsm_reg[9] ,
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg,
    add_ln46_fu_1142_p2,
    ap_sig_allocacmp_x,
    x_1_fu_3040,
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0,
    \x_1_fu_304_reg[4] ,
    \x_1_fu_304_reg[4]_0 ,
    \x_1_fu_304_reg[4]_1 ,
    \x_1_fu_304_reg[4]_2 ,
    \x_1_fu_304_reg[4]_3 ,
    ap_rst_n,
    \x_1_fu_304_reg[6] ,
    \x_1_fu_304_reg[6]_0 ,
    \x_1_fu_304_reg[6]_1 );
  output [1:0]D;
  output \ap_CS_fsm_reg[9] ;
  output grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg;
  output [6:0]add_ln46_fu_1142_p2;
  output [0:0]ap_sig_allocacmp_x;
  output x_1_fu_3040;
  output grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg;
  input [1:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0;
  input \x_1_fu_304_reg[4] ;
  input \x_1_fu_304_reg[4]_0 ;
  input \x_1_fu_304_reg[4]_1 ;
  input \x_1_fu_304_reg[4]_2 ;
  input \x_1_fu_304_reg[4]_3 ;
  input ap_rst_n;
  input \x_1_fu_304_reg[6] ;
  input \x_1_fu_304_reg[6]_0 ;
  input \x_1_fu_304_reg[6]_1 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [6:0]add_ln46_fu_1142_p2;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_x;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0;
  wire x_1_fu_3040;
  wire \x_1_fu_304[4]_i_2_n_5 ;
  wire \x_1_fu_304_reg[4] ;
  wire \x_1_fu_304_reg[4]_0 ;
  wire \x_1_fu_304_reg[4]_1 ;
  wire \x_1_fu_304_reg[4]_2 ;
  wire \x_1_fu_304_reg[4]_3 ;
  wire \x_1_fu_304_reg[6] ;
  wire \x_1_fu_304_reg[6]_0 ;
  wire \x_1_fu_304_reg[6]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__4
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln46_1_reg_3709[3]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln46_reg_3705[0]_i_1 
       (.I0(\x_1_fu_304_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .O(ap_sig_allocacmp_x));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_1_fu_304[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_1_fu_304_reg[4]_0 ),
        .O(add_ln46_fu_1142_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \x_1_fu_304[1]_i_1 
       (.I0(\x_1_fu_304_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(\x_1_fu_304_reg[4]_0 ),
        .O(add_ln46_fu_1142_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_1_fu_304[2]_i_1 
       (.I0(\x_1_fu_304_reg[4]_0 ),
        .I1(\x_1_fu_304_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .I3(\x_1_fu_304_reg[4] ),
        .O(add_ln46_fu_1142_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_1_fu_304[3]_i_1 
       (.I0(\x_1_fu_304_reg[4]_1 ),
        .I1(\x_1_fu_304_reg[4]_0 ),
        .I2(\x_1_fu_304_reg[4] ),
        .I3(ap_loop_init_int),
        .I4(\x_1_fu_304_reg[4]_2 ),
        .O(add_ln46_fu_1142_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_1_fu_304[4]_i_1 
       (.I0(\x_1_fu_304_reg[4] ),
        .I1(\x_1_fu_304_reg[4]_0 ),
        .I2(\x_1_fu_304_reg[4]_1 ),
        .I3(\x_1_fu_304_reg[4]_2 ),
        .I4(\x_1_fu_304[4]_i_2_n_5 ),
        .I5(\x_1_fu_304_reg[4]_3 ),
        .O(add_ln46_fu_1142_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_1_fu_304[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .O(\x_1_fu_304[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \x_1_fu_304[5]_i_1 
       (.I0(\x_1_fu_304_reg[6]_0 ),
        .I1(ap_loop_init_int),
        .I2(\x_1_fu_304_reg[6] ),
        .O(add_ln46_fu_1142_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \x_1_fu_304[6]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg_reg_0),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(x_1_fu_3040));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \x_1_fu_304[6]_i_2 
       (.I0(\x_1_fu_304_reg[6] ),
        .I1(\x_1_fu_304_reg[6]_0 ),
        .I2(ap_loop_init_int),
        .I3(\x_1_fu_304_reg[6]_1 ),
        .O(add_ln46_fu_1142_p2[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W
   (DOBDO,
    CO,
    ap_clk,
    layer1_activations_ce0,
    layer1_activations_ce1,
    ap_enable_reg_pp0_iter1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    \layer1_quant_127_fu_1058_reg[0]_i_2_0 ,
    DOADO,
    cnt_3_fu_20822_p2,
    Q);
  output [28:0]DOBDO;
  output [0:0]CO;
  input ap_clk;
  input layer1_activations_ce0;
  input layer1_activations_ce1;
  input ap_enable_reg_pp0_iter1;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [29:0]DIADI;
  input [0:0]WEA;
  input \layer1_quant_127_fu_1058_reg[0]_i_2_0 ;
  input [31:0]DOADO;
  input [1:0]cnt_3_fu_20822_p2;
  input [0:0]Q;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [29:0]DIADI;
  wire [31:0]DOADO;
  wire [28:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [1:0]cnt_3_fu_20822_p2;
  wire [31:31]\grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610/select_ln109_fu_2033_p3 ;
  wire [2:1]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0;
  wire [2:1]layer1_activations_1_d0;
  wire [31:0]layer1_activations_1_q0;
  wire layer1_activations_ce0;
  wire layer1_activations_ce1;
  wire \layer1_quant_127_fu_1058[0]_i_10_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_12_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_13_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_14_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_15_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_17_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_18_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_19_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_20_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_21_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_22_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_23_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_24_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_25_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_7_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_8_n_5 ;
  wire \layer1_quant_127_fu_1058[0]_i_9_n_5 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_11_n_5 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_11_n_6 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_11_n_7 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_11_n_8 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_16_n_5 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_16_n_6 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_16_n_7 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_16_n_8 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_2_0 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_2_n_6 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_2_n_7 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_2_n_8 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_5_n_5 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_5_n_6 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_5_n_7 ;
  wire \layer1_quant_127_fu_1058_reg[0]_i_5_n_8 ;
  wire ram_reg_n_41;
  wire [3:0]\NLW_layer1_quant_127_fu_1058_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_layer1_quant_127_fu_1058_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_layer1_quant_127_fu_1058_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_layer1_quant_127_fu_1058_reg[0]_i_5_O_UNCONNECTED ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_10 
       (.I0(layer1_activations_1_q0[24]),
        .I1(layer1_activations_1_q0[25]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[24]),
        .I4(DOADO[25]),
        .O(\layer1_quant_127_fu_1058[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_12 
       (.I0(layer1_activations_1_q0[22]),
        .I1(layer1_activations_1_q0[23]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[22]),
        .I4(DOADO[23]),
        .O(\layer1_quant_127_fu_1058[0]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_13 
       (.I0(layer1_activations_1_q0[20]),
        .I1(layer1_activations_1_q0[21]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[20]),
        .I4(DOADO[21]),
        .O(\layer1_quant_127_fu_1058[0]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_14 
       (.I0(layer1_activations_1_q0[18]),
        .I1(layer1_activations_1_q0[19]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[18]),
        .I4(DOADO[19]),
        .O(\layer1_quant_127_fu_1058[0]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_15 
       (.I0(layer1_activations_1_q0[16]),
        .I1(layer1_activations_1_q0[17]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[16]),
        .I4(DOADO[17]),
        .O(\layer1_quant_127_fu_1058[0]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_17 
       (.I0(layer1_activations_1_q0[14]),
        .I1(layer1_activations_1_q0[15]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[14]),
        .I4(DOADO[15]),
        .O(\layer1_quant_127_fu_1058[0]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_18 
       (.I0(layer1_activations_1_q0[12]),
        .I1(layer1_activations_1_q0[13]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[12]),
        .I4(DOADO[13]),
        .O(\layer1_quant_127_fu_1058[0]_i_18_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_19 
       (.I0(layer1_activations_1_q0[10]),
        .I1(layer1_activations_1_q0[11]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[10]),
        .I4(DOADO[11]),
        .O(\layer1_quant_127_fu_1058[0]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_20 
       (.I0(layer1_activations_1_q0[8]),
        .I1(layer1_activations_1_q0[9]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[8]),
        .I4(DOADO[9]),
        .O(\layer1_quant_127_fu_1058[0]_i_20_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_21 
       (.I0(layer1_activations_1_q0[0]),
        .I1(layer1_activations_1_q0[1]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .O(\layer1_quant_127_fu_1058[0]_i_21_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_22 
       (.I0(layer1_activations_1_q0[6]),
        .I1(layer1_activations_1_q0[7]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[6]),
        .I4(DOADO[7]),
        .O(\layer1_quant_127_fu_1058[0]_i_22_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_23 
       (.I0(layer1_activations_1_q0[4]),
        .I1(layer1_activations_1_q0[5]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[4]),
        .I4(DOADO[5]),
        .O(\layer1_quant_127_fu_1058[0]_i_23_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_24 
       (.I0(layer1_activations_1_q0[2]),
        .I1(layer1_activations_1_q0[3]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[2]),
        .I4(DOADO[3]),
        .O(\layer1_quant_127_fu_1058[0]_i_24_n_5 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \layer1_quant_127_fu_1058[0]_i_25 
       (.I0(layer1_activations_1_q0[0]),
        .I1(layer1_activations_1_q0[1]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .O(\layer1_quant_127_fu_1058[0]_i_25_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \layer1_quant_127_fu_1058[0]_i_6 
       (.I0(layer1_activations_1_q0[31]),
        .I1(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I2(DOADO[31]),
        .O(\grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610/select_ln109_fu_2033_p3 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_7 
       (.I0(layer1_activations_1_q0[30]),
        .I1(layer1_activations_1_q0[31]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[30]),
        .I4(DOADO[31]),
        .O(\layer1_quant_127_fu_1058[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_8 
       (.I0(layer1_activations_1_q0[28]),
        .I1(layer1_activations_1_q0[29]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[28]),
        .I4(DOADO[29]),
        .O(\layer1_quant_127_fu_1058[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \layer1_quant_127_fu_1058[0]_i_9 
       (.I0(layer1_activations_1_q0[26]),
        .I1(layer1_activations_1_q0[27]),
        .I2(\layer1_quant_127_fu_1058_reg[0]_i_2_0 ),
        .I3(DOADO[26]),
        .I4(DOADO[27]),
        .O(\layer1_quant_127_fu_1058[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer1_quant_127_fu_1058_reg[0]_i_11 
       (.CI(\layer1_quant_127_fu_1058_reg[0]_i_16_n_5 ),
        .CO({\layer1_quant_127_fu_1058_reg[0]_i_11_n_5 ,\layer1_quant_127_fu_1058_reg[0]_i_11_n_6 ,\layer1_quant_127_fu_1058_reg[0]_i_11_n_7 ,\layer1_quant_127_fu_1058_reg[0]_i_11_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_layer1_quant_127_fu_1058_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\layer1_quant_127_fu_1058[0]_i_17_n_5 ,\layer1_quant_127_fu_1058[0]_i_18_n_5 ,\layer1_quant_127_fu_1058[0]_i_19_n_5 ,\layer1_quant_127_fu_1058[0]_i_20_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer1_quant_127_fu_1058_reg[0]_i_16 
       (.CI(1'b0),
        .CO({\layer1_quant_127_fu_1058_reg[0]_i_16_n_5 ,\layer1_quant_127_fu_1058_reg[0]_i_16_n_6 ,\layer1_quant_127_fu_1058_reg[0]_i_16_n_7 ,\layer1_quant_127_fu_1058_reg[0]_i_16_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\layer1_quant_127_fu_1058[0]_i_21_n_5 }),
        .O(\NLW_layer1_quant_127_fu_1058_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\layer1_quant_127_fu_1058[0]_i_22_n_5 ,\layer1_quant_127_fu_1058[0]_i_23_n_5 ,\layer1_quant_127_fu_1058[0]_i_24_n_5 ,\layer1_quant_127_fu_1058[0]_i_25_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer1_quant_127_fu_1058_reg[0]_i_2 
       (.CI(\layer1_quant_127_fu_1058_reg[0]_i_5_n_5 ),
        .CO({CO,\layer1_quant_127_fu_1058_reg[0]_i_2_n_6 ,\layer1_quant_127_fu_1058_reg[0]_i_2_n_7 ,\layer1_quant_127_fu_1058_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610/select_ln109_fu_2033_p3 ,1'b0,1'b0,1'b0}),
        .O(\NLW_layer1_quant_127_fu_1058_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\layer1_quant_127_fu_1058[0]_i_7_n_5 ,\layer1_quant_127_fu_1058[0]_i_8_n_5 ,\layer1_quant_127_fu_1058[0]_i_9_n_5 ,\layer1_quant_127_fu_1058[0]_i_10_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \layer1_quant_127_fu_1058_reg[0]_i_5 
       (.CI(\layer1_quant_127_fu_1058_reg[0]_i_11_n_5 ),
        .CO({\layer1_quant_127_fu_1058_reg[0]_i_5_n_5 ,\layer1_quant_127_fu_1058_reg[0]_i_5_n_6 ,\layer1_quant_127_fu_1058_reg[0]_i_5_n_7 ,\layer1_quant_127_fu_1058_reg[0]_i_5_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_layer1_quant_127_fu_1058_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\layer1_quant_127_fu_1058[0]_i_12_n_5 ,\layer1_quant_127_fu_1058[0]_i_13_n_5 ,\layer1_quant_127_fu_1058[0]_i_14_n_5 ,\layer1_quant_127_fu_1058[0]_i_15_n_5 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "feedforward/layer1_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({DIADI[29:1],layer1_activations_1_d0,DIADI[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(layer1_activations_1_q0),
        .DOBDO({ram_reg_n_41,DOBDO,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer1_activations_ce0),
        .ENBWREN(layer1_activations_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(ap_enable_reg_pp0_iter1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_43
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[2]),
        .I1(cnt_3_fu_20822_p2[1]),
        .I2(Q),
        .O(layer1_activations_1_d0[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_44
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_1_d0[1]),
        .I1(cnt_3_fu_20822_p2[0]),
        .I2(Q),
        .O(layer1_activations_1_d0[1]));
endmodule

(* ORIG_REF_NAME = "feedforward_layer1_activations_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0
   (DOADO,
    ram_reg_0,
    layer1_activations_ce1,
    ap_clk,
    layer1_activations_ce0,
    ap_enable_reg_pp0_iter1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg,
    cnt_3_fu_20822_p2);
  output [31:0]DOADO;
  output [28:0]ram_reg_0;
  output layer1_activations_ce1;
  input ap_clk;
  input layer1_activations_ce0;
  input ap_enable_reg_pp0_iter1;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [29:0]DIADI;
  input [0:0]ram_reg_1;
  input [0:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg;
  input [1:0]cnt_3_fu_20822_p2;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [29:0]DIADI;
  wire [31:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [1:0]cnt_3_fu_20822_p2;
  wire grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg;
  wire [2:1]grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0;
  wire layer1_activations_ce0;
  wire layer1_activations_ce1;
  wire [2:1]layer1_activations_d0;
  wire [28:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_n_41;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "feedforward/layer1_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({DIADI[29:1],layer1_activations_d0,DIADI[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO({ram_reg_n_41,ram_reg_0,grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer1_activations_ce0),
        .ENBWREN(layer1_activations_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(ap_enable_reg_pp0_iter1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1,ram_reg_1,ram_reg_1,ram_reg_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2
       (.I0(Q),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_ap_start_reg),
        .O(layer1_activations_ce1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_30
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[2]),
        .I1(cnt_3_fu_20822_p2[1]),
        .I2(Q),
        .O(layer1_activations_d0[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_31
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604_layer1_activations_d0[1]),
        .I1(cnt_3_fu_20822_p2[0]),
        .I2(Q),
        .O(layer1_activations_d0[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W
   (q1,
    q0,
    cnt_2_fu_3680_p2,
    Q,
    add_ln120_1_fu_180_p2,
    E,
    ap_clk,
    d0,
    p_0_in__2,
    layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1,
    \q0_reg[0]_0 );
  output [25:0]q1;
  output [31:0]q0;
  input [4:0]cnt_2_fu_3680_p2;
  input [0:0]Q;
  input [1:0]add_ln120_1_fu_180_p2;
  input [0:0]E;
  input ap_clk;
  input [24:0]d0;
  input p_0_in__2;
  input [3:0]layer2_activations_3_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  input [0:0]\q0_reg[0]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]add_ln120_1_fu_180_p2;
  wire ap_clk;
  wire [4:0]cnt_2_fu_3680_p2;
  wire [24:0]d0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  wire [4:0]layer2_activations_1_q1;
  wire [3:0]layer2_activations_3_address0;
  wire p_0_in__2;
  wire [31:0]q0;
  wire [31:0]q00;
  wire [0:0]\q0_reg[0]_0 ;
  wire [25:0]q1;
  wire [30:0]q10;
  wire ram_reg_0_15_1_1_i_1__1_n_5;
  wire ram_reg_0_15_2_2_i_1__1_n_5;
  wire ram_reg_0_15_30_30_i_1__2_n_5;
  wire ram_reg_0_15_31_31_i_1__2_n_5;
  wire ram_reg_0_15_31_31_n_5;
  wire ram_reg_0_15_3_3_i_1__1_n_5;
  wire ram_reg_0_15_4_4_i_1__1_n_5;
  wire ram_reg_0_15_5_5_i_1__1_n_5;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[16]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[17]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[18]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[19]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[20]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[21]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[22]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[23]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[24]),
        .Q(q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[25]),
        .Q(q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[26]),
        .Q(q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[27]),
        .Q(q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[28]),
        .Q(q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[29]),
        .Q(q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[30]),
        .Q(q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[31]),
        .Q(q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(layer2_activations_1_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[10]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[11]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[12]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[13]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[14]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[15]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[16]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[17]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[18]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[19]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(layer2_activations_1_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[20]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[21]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[22]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[23]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[24]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[25]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[26]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[27]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[28]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[29]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(layer2_activations_1_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[30]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(layer2_activations_1_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(layer2_activations_1_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[8]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[9]),
        .Q(q1[4]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10[0]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10[10]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10[11]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10[12]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .DPO(q10[13]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .DPO(q10[14]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .DPO(q10[15]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .DPO(q10[16]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .DPO(q10[17]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .DPO(q10[18]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .DPO(q10[19]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_1_1_i_1__1_n_5),
        .DPO(q10[1]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_1_1_i_1__1
       (.I0(layer2_activations_1_q1[0]),
        .I1(cnt_2_fu_3680_p2[0]),
        .I2(Q),
        .O(ram_reg_0_15_1_1_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .DPO(q10[20]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .DPO(q10[21]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[17]),
        .DPO(q10[22]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[18]),
        .DPO(q10[23]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[19]),
        .DPO(q10[24]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[20]),
        .DPO(q10[25]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[21]),
        .DPO(q10[26]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[22]),
        .DPO(q10[27]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[23]),
        .DPO(q10[28]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[24]),
        .DPO(q10[29]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_2_2_i_1__1_n_5),
        .DPO(q10[2]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_2_2_i_1__1
       (.I0(layer2_activations_1_q1[1]),
        .I1(cnt_2_fu_3680_p2[1]),
        .I2(Q),
        .O(ram_reg_0_15_2_2_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_30_30_i_1__2_n_5),
        .DPO(q10[30]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_30_30_i_1__2
       (.I0(add_ln120_1_fu_180_p2[0]),
        .I1(Q),
        .O(ram_reg_0_15_30_30_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_31_31_i_1__2_n_5),
        .DPO(ram_reg_0_15_31_31_n_5),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_31_31_i_1__2
       (.I0(add_ln120_1_fu_180_p2[1]),
        .I1(Q),
        .O(ram_reg_0_15_31_31_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_3_3_i_1__1_n_5),
        .DPO(q10[3]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_3_3_i_1__1
       (.I0(layer2_activations_1_q1[2]),
        .I1(cnt_2_fu_3680_p2[2]),
        .I2(Q),
        .O(ram_reg_0_15_3_3_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_4_4_i_1__1_n_5),
        .DPO(q10[4]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_4_4_i_1__1
       (.I0(layer2_activations_1_q1[3]),
        .I1(cnt_2_fu_3680_p2[3]),
        .I2(Q),
        .O(ram_reg_0_15_4_4_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_5_5_i_1__1_n_5),
        .DPO(q10[5]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_5_5_i_1__1
       (.I0(layer2_activations_1_q1[4]),
        .I1(cnt_2_fu_3680_p2[4]),
        .I2(Q),
        .O(ram_reg_0_15_5_5_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[6]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[7]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[8]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[9]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
endmodule

(* ORIG_REF_NAME = "feedforward_layer2_activations_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1
   (q1,
    q0,
    cnt_2_fu_3680_p2,
    Q,
    add_ln120_2_fu_193_p2,
    E,
    ap_clk,
    d0,
    p_0_in__1,
    layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1,
    \q0_reg[0]_0 );
  output [25:0]q1;
  output [31:0]q0;
  input [4:0]cnt_2_fu_3680_p2;
  input [0:0]Q;
  input [1:0]add_ln120_2_fu_193_p2;
  input [0:0]E;
  input ap_clk;
  input [24:0]d0;
  input p_0_in__1;
  input [3:0]layer2_activations_3_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  input [0:0]\q0_reg[0]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]add_ln120_2_fu_193_p2;
  wire ap_clk;
  wire [4:0]cnt_2_fu_3680_p2;
  wire [24:0]d0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  wire [4:0]layer2_activations_2_q1;
  wire [3:0]layer2_activations_3_address0;
  wire p_0_in__1;
  wire [31:0]q0;
  wire [31:0]q00;
  wire [0:0]\q0_reg[0]_0 ;
  wire [25:0]q1;
  wire [30:0]q10;
  wire ram_reg_0_15_1_1_i_1__0_n_5;
  wire ram_reg_0_15_2_2_i_1__0_n_5;
  wire ram_reg_0_15_30_30_i_1__1_n_5;
  wire ram_reg_0_15_31_31_i_1__1_n_5;
  wire ram_reg_0_15_31_31_n_5;
  wire ram_reg_0_15_3_3_i_1__0_n_5;
  wire ram_reg_0_15_4_4_i_1__0_n_5;
  wire ram_reg_0_15_5_5_i_1__0_n_5;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[16]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[17]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[18]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[19]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[20]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[21]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[22]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[23]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[24]),
        .Q(q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[25]),
        .Q(q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[26]),
        .Q(q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[27]),
        .Q(q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[28]),
        .Q(q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[29]),
        .Q(q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[30]),
        .Q(q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[31]),
        .Q(q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(layer2_activations_2_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[10]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[11]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[12]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[13]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[14]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[15]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[16]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[17]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[18]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[19]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(layer2_activations_2_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[20]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[21]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[22]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[23]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[24]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[25]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[26]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[27]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[28]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[29]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(layer2_activations_2_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[30]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(layer2_activations_2_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(layer2_activations_2_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[8]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[9]),
        .Q(q1[4]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10[0]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10[10]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10[11]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10[12]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .DPO(q10[13]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .DPO(q10[14]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .DPO(q10[15]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .DPO(q10[16]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .DPO(q10[17]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .DPO(q10[18]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .DPO(q10[19]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_1_1_i_1__0_n_5),
        .DPO(q10[1]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_1_1_i_1__0
       (.I0(layer2_activations_2_q1[0]),
        .I1(cnt_2_fu_3680_p2[0]),
        .I2(Q),
        .O(ram_reg_0_15_1_1_i_1__0_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .DPO(q10[20]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .DPO(q10[21]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[17]),
        .DPO(q10[22]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[18]),
        .DPO(q10[23]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[19]),
        .DPO(q10[24]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[20]),
        .DPO(q10[25]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[21]),
        .DPO(q10[26]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[22]),
        .DPO(q10[27]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[23]),
        .DPO(q10[28]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[24]),
        .DPO(q10[29]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_2_2_i_1__0_n_5),
        .DPO(q10[2]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_2_2_i_1__0
       (.I0(layer2_activations_2_q1[1]),
        .I1(cnt_2_fu_3680_p2[1]),
        .I2(Q),
        .O(ram_reg_0_15_2_2_i_1__0_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_30_30_i_1__1_n_5),
        .DPO(q10[30]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_30_30_i_1__1
       (.I0(add_ln120_2_fu_193_p2[0]),
        .I1(Q),
        .O(ram_reg_0_15_30_30_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_31_31_i_1__1_n_5),
        .DPO(ram_reg_0_15_31_31_n_5),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_31_31_i_1__1
       (.I0(add_ln120_2_fu_193_p2[1]),
        .I1(Q),
        .O(ram_reg_0_15_31_31_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_3_3_i_1__0_n_5),
        .DPO(q10[3]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_3_3_i_1__0
       (.I0(layer2_activations_2_q1[2]),
        .I1(cnt_2_fu_3680_p2[2]),
        .I2(Q),
        .O(ram_reg_0_15_3_3_i_1__0_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_4_4_i_1__0_n_5),
        .DPO(q10[4]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_4_4_i_1__0
       (.I0(layer2_activations_2_q1[3]),
        .I1(cnt_2_fu_3680_p2[3]),
        .I2(Q),
        .O(ram_reg_0_15_4_4_i_1__0_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_5_5_i_1__0_n_5),
        .DPO(q10[5]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_5_5_i_1__0
       (.I0(layer2_activations_2_q1[4]),
        .I1(cnt_2_fu_3680_p2[4]),
        .I2(Q),
        .O(ram_reg_0_15_5_5_i_1__0_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[6]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[7]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[8]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[9]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
endmodule

(* ORIG_REF_NAME = "feedforward_layer2_activations_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2
   (q1,
    q0,
    cnt_2_fu_3680_p2,
    Q,
    add_ln120_3_fu_206_p2,
    E,
    ap_clk,
    d0,
    p_0_in__0,
    layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1,
    layer2_activations_ce0);
  output [25:0]q1;
  output [31:0]q0;
  input [4:0]cnt_2_fu_3680_p2;
  input [0:0]Q;
  input [1:0]add_ln120_3_fu_206_p2;
  input [0:0]E;
  input ap_clk;
  input [24:0]d0;
  input p_0_in__0;
  input [3:0]layer2_activations_3_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  input layer2_activations_ce0;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]add_ln120_3_fu_206_p2;
  wire ap_clk;
  wire [4:0]cnt_2_fu_3680_p2;
  wire [24:0]d0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  wire [3:0]layer2_activations_3_address0;
  wire [4:0]layer2_activations_3_q1;
  wire layer2_activations_ce0;
  wire p_0_in__0;
  wire [31:0]q0;
  wire [31:0]q00;
  wire [25:0]q1;
  wire [30:0]q10;
  wire ram_reg_0_15_1_1_i_1__2_n_5;
  wire ram_reg_0_15_2_2_i_1__2_n_5;
  wire ram_reg_0_15_30_30_i_1__0_n_5;
  wire ram_reg_0_15_31_31_i_1__0_n_5;
  wire ram_reg_0_15_31_31_n_5;
  wire ram_reg_0_15_3_3_i_1__2_n_5;
  wire ram_reg_0_15_4_4_i_1__2_n_5;
  wire ram_reg_0_15_5_5_i_1__2_n_5;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[16]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[17]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[18]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[19]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[20]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[21]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[22]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[23]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[24]),
        .Q(q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[25]),
        .Q(q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[26]),
        .Q(q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[27]),
        .Q(q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[28]),
        .Q(q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[29]),
        .Q(q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[30]),
        .Q(q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[31]),
        .Q(q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(layer2_activations_3_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[10]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[11]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[12]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[13]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[14]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[15]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[16]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[17]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[18]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[19]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(layer2_activations_3_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[20]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[21]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[22]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[23]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[24]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[25]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[26]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[27]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[28]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[29]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(layer2_activations_3_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[30]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(layer2_activations_3_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(layer2_activations_3_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[8]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[9]),
        .Q(q1[4]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10[0]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10[10]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10[11]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10[12]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .DPO(q10[13]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .DPO(q10[14]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .DPO(q10[15]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .DPO(q10[16]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .DPO(q10[17]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .DPO(q10[18]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .DPO(q10[19]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_1_1_i_1__2_n_5),
        .DPO(q10[1]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_1_1_i_1__2
       (.I0(layer2_activations_3_q1[0]),
        .I1(cnt_2_fu_3680_p2[0]),
        .I2(Q),
        .O(ram_reg_0_15_1_1_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .DPO(q10[20]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .DPO(q10[21]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[17]),
        .DPO(q10[22]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[18]),
        .DPO(q10[23]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[19]),
        .DPO(q10[24]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[20]),
        .DPO(q10[25]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[21]),
        .DPO(q10[26]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[22]),
        .DPO(q10[27]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[23]),
        .DPO(q10[28]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[24]),
        .DPO(q10[29]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_2_2_i_1__2_n_5),
        .DPO(q10[2]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_2_2_i_1__2
       (.I0(layer2_activations_3_q1[1]),
        .I1(cnt_2_fu_3680_p2[1]),
        .I2(Q),
        .O(ram_reg_0_15_2_2_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_30_30_i_1__0_n_5),
        .DPO(q10[30]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_30_30_i_1__0
       (.I0(add_ln120_3_fu_206_p2[0]),
        .I1(Q),
        .O(ram_reg_0_15_30_30_i_1__0_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_31_31_i_1__0_n_5),
        .DPO(ram_reg_0_15_31_31_n_5),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_31_31_i_1__0
       (.I0(add_ln120_3_fu_206_p2[1]),
        .I1(Q),
        .O(ram_reg_0_15_31_31_i_1__0_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_3_3_i_1__2_n_5),
        .DPO(q10[3]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_3_3_i_1__2
       (.I0(layer2_activations_3_q1[2]),
        .I1(cnt_2_fu_3680_p2[2]),
        .I2(Q),
        .O(ram_reg_0_15_3_3_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_4_4_i_1__2_n_5),
        .DPO(q10[4]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_4_4_i_1__2
       (.I0(layer2_activations_3_q1[3]),
        .I1(cnt_2_fu_3680_p2[3]),
        .I2(Q),
        .O(ram_reg_0_15_4_4_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_5_5_i_1__2_n_5),
        .DPO(q10[5]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_5_5_i_1__2
       (.I0(layer2_activations_3_q1[4]),
        .I1(cnt_2_fu_3680_p2[4]),
        .I2(Q),
        .O(ram_reg_0_15_5_5_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[6]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[7]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[8]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[9]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "feedforward_layer2_activations_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3
   (E,
    q1,
    q0,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg,
    cnt_2_fu_3680_p2,
    add_ln120_fu_167_p2,
    ap_clk,
    d0,
    p_0_in__3,
    layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1,
    \q1_reg[29]_0 ,
    layer2_activations_ce0);
  output [0:0]E;
  output [25:0]q1;
  output [31:0]q0;
  input [0:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg;
  input [4:0]cnt_2_fu_3680_p2;
  input [1:0]add_ln120_fu_167_p2;
  input ap_clk;
  input [0:0]d0;
  input p_0_in__3;
  input [3:0]layer2_activations_3_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  input [23:0]\q1_reg[29]_0 ;
  input layer2_activations_ce0;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]add_ln120_fu_167_p2;
  wire ap_clk;
  wire [4:0]cnt_2_fu_3680_p2;
  wire [0:0]d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1;
  wire [3:0]layer2_activations_3_address0;
  wire layer2_activations_ce0;
  wire [4:0]layer2_activations_q1;
  wire p_0_in__3;
  wire [31:0]q0;
  wire [31:0]q00;
  wire [25:0]q1;
  wire [30:0]q10;
  wire [23:0]\q1_reg[29]_0 ;
  wire ram_reg_0_15_1_1_i_1_n_5;
  wire ram_reg_0_15_2_2_i_1_n_5;
  wire ram_reg_0_15_30_30_i_1__3_n_5;
  wire ram_reg_0_15_31_31_i_1__3_n_5;
  wire ram_reg_0_15_31_31_n_5;
  wire ram_reg_0_15_3_3_i_1_n_5;
  wire ram_reg_0_15_4_4_i_1_n_5;
  wire ram_reg_0_15_5_5_i_1_n_5;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[16]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[17]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[18]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[19]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[20]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[21]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[22]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[23]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[24]),
        .Q(q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[25]),
        .Q(q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[26]),
        .Q(q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[27]),
        .Q(q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[28]),
        .Q(q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[29]),
        .Q(q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[30]),
        .Q(q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[31]),
        .Q(q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(layer2_activations_ce0),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \q1[30]_i_1 
       (.I0(Q),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_ap_start_reg),
        .O(E));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(layer2_activations_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[10]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[11]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[12]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[13]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[14]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[15]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[16]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[17]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[18]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[19]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(layer2_activations_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[20]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[21]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[22]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[23]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[24]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[25]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[26]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[27]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[28]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[29]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(layer2_activations_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[30]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(layer2_activations_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(layer2_activations_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[8]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[9]),
        .Q(q1[4]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0),
        .DPO(q10[0]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [4]),
        .DPO(q10[10]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [5]),
        .DPO(q10[11]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [6]),
        .DPO(q10[12]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [7]),
        .DPO(q10[13]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [8]),
        .DPO(q10[14]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [9]),
        .DPO(q10[15]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [10]),
        .DPO(q10[16]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [11]),
        .DPO(q10[17]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [12]),
        .DPO(q10[18]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [13]),
        .DPO(q10[19]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_1_1_i_1_n_5),
        .DPO(q10[1]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_1_1_i_1
       (.I0(layer2_activations_q1[0]),
        .I1(cnt_2_fu_3680_p2[0]),
        .I2(Q),
        .O(ram_reg_0_15_1_1_i_1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [14]),
        .DPO(q10[20]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [15]),
        .DPO(q10[21]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [16]),
        .DPO(q10[22]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [17]),
        .DPO(q10[23]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [18]),
        .DPO(q10[24]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [19]),
        .DPO(q10[25]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [20]),
        .DPO(q10[26]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [21]),
        .DPO(q10[27]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [22]),
        .DPO(q10[28]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [23]),
        .DPO(q10[29]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_2_2_i_1_n_5),
        .DPO(q10[2]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_2_2_i_1
       (.I0(layer2_activations_q1[1]),
        .I1(cnt_2_fu_3680_p2[1]),
        .I2(Q),
        .O(ram_reg_0_15_2_2_i_1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_30_30_i_1__3_n_5),
        .DPO(q10[30]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_30_30_i_1__3
       (.I0(add_ln120_fu_167_p2[0]),
        .I1(Q),
        .O(ram_reg_0_15_30_30_i_1__3_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_31_31_i_1__3_n_5),
        .DPO(ram_reg_0_15_31_31_n_5),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_31_31_i_1__3
       (.I0(add_ln120_fu_167_p2[1]),
        .I1(Q),
        .O(ram_reg_0_15_31_31_i_1__3_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_3_3_i_1_n_5),
        .DPO(q10[3]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_3_3_i_1
       (.I0(layer2_activations_q1[2]),
        .I1(cnt_2_fu_3680_p2[2]),
        .I2(Q),
        .O(ram_reg_0_15_3_3_i_1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_4_4_i_1_n_5),
        .DPO(q10[4]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_4_4_i_1
       (.I0(layer2_activations_q1[3]),
        .I1(cnt_2_fu_3680_p2[3]),
        .I2(Q),
        .O(ram_reg_0_15_4_4_i_1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_5_5_i_1_n_5),
        .DPO(q10[5]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_5_5_i_1
       (.I0(layer2_activations_q1[4]),
        .I1(cnt_2_fu_3680_p2[4]),
        .I2(Q),
        .O(ram_reg_0_15_5_5_i_1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [0]),
        .DPO(q10[6]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [1]),
        .DPO(q10[7]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [2]),
        .DPO(q10[8]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [3]),
        .DPO(q10[9]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W
   (q1,
    q0,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg,
    \q1_reg[28]_0 ,
    \q1_reg[4]_0 ,
    add_ln137_fu_87_p2,
    ap_clk,
    p_0_in,
    layer3_activations_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1,
    E);
  output [26:0]q1;
  output [31:0]q0;
  input [0:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg;
  input [24:0]\q1_reg[28]_0 ;
  input [3:0]\q1_reg[4]_0 ;
  input [2:0]add_ln137_fu_87_p2;
  input ap_clk;
  input p_0_in;
  input [3:0]layer3_activations_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]add_ln137_fu_87_p2;
  wire ap_clk;
  wire [31:1]d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1;
  wire [3:0]layer3_activations_address0;
  wire layer3_activations_ce1;
  wire [3:0]layer3_activations_q1;
  wire p_0_in;
  wire [31:0]q0;
  wire [31:0]q00;
  wire [26:0]q1;
  wire [30:0]q10;
  wire [24:0]\q1_reg[28]_0 ;
  wire [3:0]\q1_reg[4]_0 ;
  wire ram_reg_0_15_31_31_n_5;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[16]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[17]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[18]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[19]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[20]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[21]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[22]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[23]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[24]),
        .Q(q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[25]),
        .Q(q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[26]),
        .Q(q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[27]),
        .Q(q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[28]),
        .Q(q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[29]),
        .Q(q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[30]),
        .Q(q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[31]),
        .Q(q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \q1[30]_i_1__0 
       (.I0(Q),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_ap_start_reg),
        .O(layer3_activations_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[0]),
        .Q(layer3_activations_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[10]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[11]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[12]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[13]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[14]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[15]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[16]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[17]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[18]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[19]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[1]),
        .Q(layer3_activations_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[20]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[21]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[22]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[23]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[24]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[25]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[26]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[27]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[28]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[29]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[2]),
        .Q(layer3_activations_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[30]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[3]),
        .Q(layer3_activations_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[4]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[5]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[6]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[7]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[8]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[9]),
        .Q(q1[5]),
        .R(1'b0));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [0]),
        .DPO(q10[0]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [6]),
        .DPO(q10[10]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [7]),
        .DPO(q10[11]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [8]),
        .DPO(q10[12]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [9]),
        .DPO(q10[13]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [10]),
        .DPO(q10[14]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [11]),
        .DPO(q10[15]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [12]),
        .DPO(q10[16]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [13]),
        .DPO(q10[17]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [14]),
        .DPO(q10[18]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [15]),
        .DPO(q10[19]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[1]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_1__3
       (.I0(layer3_activations_q1[0]),
        .I1(Q),
        .I2(\q1_reg[4]_0 [0]),
        .O(d0[1]));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [16]),
        .DPO(q10[20]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [17]),
        .DPO(q10[21]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [18]),
        .DPO(q10[22]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [19]),
        .DPO(q10[23]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [20]),
        .DPO(q10[24]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [21]),
        .DPO(q10[25]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [22]),
        .DPO(q10[26]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [23]),
        .DPO(q10[27]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [24]),
        .DPO(q10[28]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[29]),
        .DPO(q10[29]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_29_29_i_1
       (.I0(Q),
        .I1(add_ln137_fu_87_p2[0]),
        .O(d0[29]));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[2]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_2_2_i_1__3
       (.I0(layer3_activations_q1[1]),
        .I1(Q),
        .I2(\q1_reg[4]_0 [1]),
        .O(d0[2]));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[30]),
        .DPO(q10[30]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_30_30_i_1
       (.I0(Q),
        .I1(add_ln137_fu_87_p2[1]),
        .O(d0[30]));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[31]),
        .DPO(ram_reg_0_15_31_31_n_5),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_31_31_i_1
       (.I0(Q),
        .I1(add_ln137_fu_87_p2[2]),
        .O(d0[31]));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[3]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_1__3
       (.I0(layer3_activations_q1[2]),
        .I1(Q),
        .I2(\q1_reg[4]_0 [2]),
        .O(d0[3]));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[4]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_1__3
       (.I0(layer3_activations_q1[3]),
        .I1(Q),
        .I2(\q1_reg[4]_0 [3]),
        .O(d0[4]));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [1]),
        .DPO(q10[5]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [2]),
        .DPO(q10[6]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [3]),
        .DPO(q10[7]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [4]),
        .DPO(q10[8]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[28]_0 [5]),
        .DPO(q10[9]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both
   (E,
    vld_out,
    \data_p1_reg[29]_0 ,
    data_out,
    \data_p1_reg[25]_0 ,
    \data_p1_reg[21]_0 ,
    \data_p1_reg[17]_0 ,
    \data_p1_reg[13]_0 ,
    S,
    ack_in_t_reg_0,
    ap_enable_reg_pp0_iter1,
    Q,
    input_stream_TVALID,
    ap_rst_n_inv,
    ap_clk,
    input_stream_TDATA);
  output [0:0]E;
  output vld_out;
  output [3:0]\data_p1_reg[29]_0 ;
  output [24:0]data_out;
  output [3:0]\data_p1_reg[25]_0 ;
  output [3:0]\data_p1_reg[21]_0 ;
  output [3:0]\data_p1_reg[17]_0 ;
  output [3:0]\data_p1_reg[13]_0 ;
  output [2:0]S;
  output ack_in_t_reg_0;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input input_stream_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [24:0]input_stream_TDATA;

  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1_n_5 ;
  wire \FSM_sequential_state[1]_i_1__5_n_5 ;
  wire [0:0]Q;
  wire [2:0]S;
  wire ack_in_t_i_2_n_5;
  wire ack_in_t_i_3_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire [24:0]data_out;
  wire [3:0]\data_p1_reg[13]_0 ;
  wire [3:0]\data_p1_reg[17]_0 ;
  wire [3:0]\data_p1_reg[21]_0 ;
  wire [3:0]\data_p1_reg[25]_0 ;
  wire [3:0]\data_p1_reg[29]_0 ;
  wire [30:6]data_p2;
  wire [24:0]input_stream_TDATA;
  wire input_stream_TVALID;
  wire load_p1;
  wire load_p2;
  wire [30:6]p_0_in;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_5 ;
  wire \state[1]_i_1_n_5 ;
  wire [1:0]state__0;
  wire vld_out;

  LUT6 #(
    .INIT(64'h8080FF80FFFFFFFF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(vld_out),
        .I2(Q),
        .I3(state__0[0]),
        .I4(input_stream_TVALID),
        .I5(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(ack_in_t_i_3_n_5),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(input_stream_TVALID),
        .O(\FSM_sequential_state[1]_i_1__5_n_5 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_5 ),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__5_n_5 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_2
       (.I0(ack_in_t_i_3_n_5),
        .I1(input_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ack_in_t_i_3
       (.I0(Q),
        .I1(vld_out),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ack_in_t_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_2_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__0_i_1
       (.I0(data_out[7]),
        .O(\data_p1_reg[13]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__0_i_2
       (.I0(data_out[6]),
        .O(\data_p1_reg[13]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__0_i_3
       (.I0(data_out[5]),
        .O(\data_p1_reg[13]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__0_i_4
       (.I0(data_out[4]),
        .O(\data_p1_reg[13]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__1_i_1
       (.I0(data_out[11]),
        .O(\data_p1_reg[17]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__1_i_2
       (.I0(data_out[10]),
        .O(\data_p1_reg[17]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__1_i_3
       (.I0(data_out[9]),
        .O(\data_p1_reg[17]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__1_i_4
       (.I0(data_out[8]),
        .O(\data_p1_reg[17]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__2_i_1
       (.I0(data_out[15]),
        .O(\data_p1_reg[21]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__2_i_2
       (.I0(data_out[14]),
        .O(\data_p1_reg[21]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__2_i_3
       (.I0(data_out[13]),
        .O(\data_p1_reg[21]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__2_i_4
       (.I0(data_out[12]),
        .O(\data_p1_reg[21]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__3_i_1
       (.I0(data_out[19]),
        .O(\data_p1_reg[25]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__3_i_2
       (.I0(data_out[18]),
        .O(\data_p1_reg[25]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__3_i_3
       (.I0(data_out[17]),
        .O(\data_p1_reg[25]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__3_i_4
       (.I0(data_out[16]),
        .O(\data_p1_reg[25]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__4_i_1
       (.I0(data_out[23]),
        .O(\data_p1_reg[29]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__4_i_2
       (.I0(data_out[22]),
        .O(\data_p1_reg[29]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__4_i_3
       (.I0(data_out[21]),
        .O(\data_p1_reg[29]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry__4_i_4
       (.I0(data_out[20]),
        .O(\data_p1_reg[29]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry_i_1
       (.I0(data_out[3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry_i_2
       (.I0(data_out[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln92_fu_11865_p2_carry_i_3
       (.I0(data_out[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(input_stream_TDATA[4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(input_stream_TDATA[5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(input_stream_TDATA[6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(input_stream_TDATA[7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(input_stream_TDATA[8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(input_stream_TDATA[9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(input_stream_TDATA[10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(input_stream_TDATA[11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(input_stream_TDATA[12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(input_stream_TDATA[13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(input_stream_TDATA[14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(input_stream_TDATA[15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(input_stream_TDATA[16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(input_stream_TDATA[17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(input_stream_TDATA[18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(input_stream_TDATA[19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(input_stream_TDATA[20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(input_stream_TDATA[21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(input_stream_TDATA[22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(input_stream_TDATA[23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[29]));
  LUT6 #(
    .INIT(64'hE240404040404040)) 
    \data_p1[30]_inv_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(input_stream_TVALID),
        .I3(Q),
        .I4(vld_out),
        .I5(ap_enable_reg_pp0_iter1),
        .O(load_p1));
  LUT4 #(
    .INIT(16'h3353)) 
    \data_p1[30]_inv_i_2 
       (.I0(data_p2[30]),
        .I1(input_stream_TDATA[24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(input_stream_TDATA[0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(input_stream_TDATA[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(input_stream_TDATA[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(input_stream_TDATA[3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(data_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(data_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(data_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(data_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(data_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(data_out[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(data_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(data_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(data_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(data_out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(data_out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(data_out[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(data_out[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(data_out[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(data_out[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(data_out[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(data_out[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(data_out[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(data_out[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(data_out[23]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \data_p1_reg[30]_inv 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(data_out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(data_out[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[30]_i_1 
       (.I0(input_stream_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[4]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[5]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[6]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[7]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[8]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[9]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[10]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[11]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[12]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[13]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[14]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[15]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[16]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[17]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[18]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[19]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[20]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[21]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[22]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[23]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[24]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[0]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[1]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[2]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[3]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \i_2_reg_23648[9]_i_1 
       (.I0(vld_out),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hFFF0F0F070F070F0)) 
    \state[0]_i_1__0 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(vld_out),
        .I3(state),
        .I4(ack_in_t_reg_0),
        .I5(input_stream_TVALID),
        .O(\state[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h88F8FFFF)) 
    \state[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .I2(state),
        .I3(input_stream_TVALID),
        .I4(vld_out),
        .O(\state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_5 ),
        .Q(vld_out),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4
   (output_stream_TREADY_int_regslice,
    output_stream_TVALID,
    ack_in_t_reg_0,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
    D,
    ap_done,
    E,
    p_0_in,
    output_stream_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg,
    ap_start,
    grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0,
    grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0,
    \data_p2_reg[31]_0 ,
    \data_p2_reg[31]_1 ,
    output_stream_TDATA_reg,
    output_stream_TDATA_reg1);
  output output_stream_TREADY_int_regslice;
  output output_stream_TVALID;
  output ack_in_t_reg_0;
  output grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  output [0:0]D;
  output ap_done;
  output [0:0]E;
  output p_0_in;
  output [31:0]output_stream_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg;
  input ap_start;
  input grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0;
  input grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0;
  input [0:0]\data_p2_reg[31]_0 ;
  input [31:0]\data_p2_reg[31]_1 ;
  input [31:0]output_stream_TDATA_reg;
  input output_stream_TDATA_reg1;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1__5_n_5 ;
  wire \FSM_sequential_state[1]_i_1__4_n_5 ;
  wire [4:0]Q;
  wire ack_in_t_i_1__4_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:0]data_p2;
  wire [0:0]\data_p2_reg[31]_0 ;
  wire [31:0]\data_p2_reg[31]_1 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  wire grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0;
  wire load_p1;
  wire [31:0]output_stream_TDATA;
  wire [31:0]output_stream_TDATA_reg;
  wire output_stream_TDATA_reg1;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire output_stream_TVALID;
  wire p_0_in;
  wire [31:0]p_0_in_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_5 ;
  wire \state[1]_i_1__0_n_5 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\FSM_sequential_state[1]_i_1__4_n_5 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__5_n_5 ),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__4_n_5 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB0F0FFFFFAFAF0F0)) 
    ack_in_t_i_1__4
       (.I0(output_stream_TREADY),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(ack_in_t_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__4_n_5),
        .Q(output_stream_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF4F444F444F444F4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(output_stream_TREADY),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h70FF)) 
    ap_loop_init_int_i_2__0
       (.I0(output_stream_TREADY_int_regslice),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_ap_start_reg),
        .O(ack_in_t_reg_0));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[0]_i_1__2 
       (.I0(data_p2[0]),
        .I1(\data_p2_reg[31]_1 [0]),
        .I2(output_stream_TDATA_reg[0]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[0]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(\data_p2_reg[31]_1 [10]),
        .I2(output_stream_TDATA_reg[10]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[10]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(\data_p2_reg[31]_1 [11]),
        .I2(output_stream_TDATA_reg[11]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[11]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(\data_p2_reg[31]_1 [12]),
        .I2(output_stream_TDATA_reg[12]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[12]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(\data_p2_reg[31]_1 [13]),
        .I2(output_stream_TDATA_reg[13]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[13]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(\data_p2_reg[31]_1 [14]),
        .I2(output_stream_TDATA_reg[14]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[14]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(\data_p2_reg[31]_1 [15]),
        .I2(output_stream_TDATA_reg[15]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[15]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(\data_p2_reg[31]_1 [16]),
        .I2(output_stream_TDATA_reg[16]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[16]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(\data_p2_reg[31]_1 [17]),
        .I2(output_stream_TDATA_reg[17]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[17]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(\data_p2_reg[31]_1 [18]),
        .I2(output_stream_TDATA_reg[18]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[18]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(\data_p2_reg[31]_1 [19]),
        .I2(output_stream_TDATA_reg[19]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[19]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(\data_p2_reg[31]_1 [1]),
        .I2(output_stream_TDATA_reg[1]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p1[1]_i_2 
       (.I0(Q[3]),
        .I1(output_stream_TREADY_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(\data_p2_reg[31]_1 [20]),
        .I2(output_stream_TDATA_reg[20]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[20]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(\data_p2_reg[31]_1 [21]),
        .I2(output_stream_TDATA_reg[21]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[21]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(\data_p2_reg[31]_1 [22]),
        .I2(output_stream_TDATA_reg[22]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[22]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(\data_p2_reg[31]_1 [23]),
        .I2(output_stream_TDATA_reg[23]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[23]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(\data_p2_reg[31]_1 [24]),
        .I2(output_stream_TDATA_reg[24]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[24]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(\data_p2_reg[31]_1 [25]),
        .I2(output_stream_TDATA_reg[25]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[25]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(\data_p2_reg[31]_1 [26]),
        .I2(output_stream_TDATA_reg[26]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[26]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(\data_p2_reg[31]_1 [27]),
        .I2(output_stream_TDATA_reg[27]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[27]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(\data_p2_reg[31]_1 [28]),
        .I2(output_stream_TDATA_reg[28]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[28]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(\data_p2_reg[31]_1 [29]),
        .I2(output_stream_TDATA_reg[29]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[29]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(\data_p2_reg[31]_1 [2]),
        .I2(output_stream_TDATA_reg[2]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[2]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(\data_p2_reg[31]_1 [30]),
        .I2(output_stream_TDATA_reg[30]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[30]));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(Q[3]),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(\data_p2_reg[31]_1 [31]),
        .I2(output_stream_TDATA_reg[31]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[31]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[3]_i_1__2 
       (.I0(data_p2[3]),
        .I1(\data_p2_reg[31]_1 [3]),
        .I2(output_stream_TDATA_reg[3]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[3]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(\data_p2_reg[31]_1 [4]),
        .I2(output_stream_TDATA_reg[4]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[4]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(\data_p2_reg[31]_1 [5]),
        .I2(output_stream_TDATA_reg[5]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[5]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(\data_p2_reg[31]_1 [6]),
        .I2(output_stream_TDATA_reg[6]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[6]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(\data_p2_reg[31]_1 [7]),
        .I2(output_stream_TDATA_reg[7]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[7]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(\data_p2_reg[31]_1 [8]),
        .I2(output_stream_TDATA_reg[8]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[8]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(\data_p2_reg[31]_1 [9]),
        .I2(output_stream_TDATA_reg[9]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[0]),
        .Q(output_stream_TDATA[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[10]),
        .Q(output_stream_TDATA[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[11]),
        .Q(output_stream_TDATA[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[12]),
        .Q(output_stream_TDATA[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[13]),
        .Q(output_stream_TDATA[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[14]),
        .Q(output_stream_TDATA[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[15]),
        .Q(output_stream_TDATA[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[16]),
        .Q(output_stream_TDATA[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[17]),
        .Q(output_stream_TDATA[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[18]),
        .Q(output_stream_TDATA[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[19]),
        .Q(output_stream_TDATA[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[1]),
        .Q(output_stream_TDATA[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[20]),
        .Q(output_stream_TDATA[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[21]),
        .Q(output_stream_TDATA[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[22]),
        .Q(output_stream_TDATA[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[23]),
        .Q(output_stream_TDATA[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[24]),
        .Q(output_stream_TDATA[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[25]),
        .Q(output_stream_TDATA[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[26]),
        .Q(output_stream_TDATA[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[27]),
        .Q(output_stream_TDATA[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[28]),
        .Q(output_stream_TDATA[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[29]),
        .Q(output_stream_TDATA[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[2]),
        .Q(output_stream_TDATA[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[30]),
        .Q(output_stream_TDATA[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[31]),
        .Q(output_stream_TDATA[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[3]),
        .Q(output_stream_TDATA[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[4]),
        .Q(output_stream_TDATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[5]),
        .Q(output_stream_TDATA[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[6]),
        .Q(output_stream_TDATA[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[7]),
        .Q(output_stream_TDATA[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[8]),
        .Q(output_stream_TDATA[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in_0[9]),
        .Q(output_stream_TDATA[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[31]_0 ),
        .D(\data_p2_reg[31]_1 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(output_stream_TREADY),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h7477744474447444)) 
    \q0[31]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(Q[3]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0),
        .O(E));
  LUT6 #(
    .INIT(64'h7077700070007000)) 
    ram_reg_0_15_0_0_i_2__1
       (.I0(ack_in_t_reg_0),
        .I1(Q[3]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029_layer3_activations_ce0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960_layer3_activations_ce0),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1 
       (.I0(output_stream_TREADY),
        .I1(output_stream_TVALID),
        .I2(state),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\state[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \state[1]_i_1__0 
       (.I0(output_stream_TREADY),
        .I1(state),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(output_stream_TVALID),
        .O(\state[1]_i_1__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_5 ),
        .Q(output_stream_TVALID),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0
   (output_stream_TKEEP,
    ack_in_t_reg_0,
    ap_clk,
    ap_rst_n_inv,
    Q,
    output_stream_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
    load_p2);
  output [0:0]output_stream_TKEEP;
  output ack_in_t_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input output_stream_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  input load_p2;

  wire [0:0]Q;
  wire ack_in_t_i_1__3_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[3]_i_2__0_n_5 ;
  wire [3:3]data_p2;
  wire \data_p2[3]_i_1__0_n_5 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [0:0]output_stream_TKEEP;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__3
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__3_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[3]_i_1__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(Q),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT3 #(
    .INIT(8'hFD)) 
    \data_p1[3]_i_2__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(data_p2),
        .O(\data_p1[3]_i_2__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__0_n_5 ),
        .Q(output_stream_TKEEP),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_1__0 
       (.I0(ack_in_t_reg_0),
        .I1(Q),
        .I2(output_stream_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\data_p2[3]_i_1__0_n_5 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(1'b1),
        .Q(data_p2),
        .S(\data_p2[3]_i_1__0_n_5 ));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5
   (output_stream_TSTRB,
    ack_in_t_reg_0,
    ap_clk,
    ap_rst_n_inv,
    Q,
    output_stream_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
    load_p2);
  output [0:0]output_stream_TSTRB;
  output ack_in_t_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input output_stream_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  input load_p2;

  wire [0:0]Q;
  wire ack_in_t_i_1__2_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[3]_i_2_n_5 ;
  wire [3:3]data_p2;
  wire \data_p2[3]_i_1_n_5 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [0:0]output_stream_TSTRB;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__2
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[3]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(Q),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT3 #(
    .INIT(8'hFD)) 
    \data_p1[3]_i_2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(data_p2),
        .O(\data_p1[3]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_5 ),
        .Q(output_stream_TSTRB),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(Q),
        .I2(output_stream_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\data_p2[3]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(1'b1),
        .Q(data_p2),
        .S(\data_p2[3]_i_1_n_5 ));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1
   (output_stream_TUSER,
    output_stream_TREADY,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY_int_regslice,
    Q,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID);
  output [1:0]output_stream_TUSER;
  input output_stream_TREADY;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY_int_regslice;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;

  wire [0:0]Q;
  wire ack_in_t_i_1__1_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_5 ;
  wire \data_p1[1]_i_1__0_n_5 ;
  wire [1:0]data_p2;
  wire \data_p2[0]_i_1__0_n_5 ;
  wire \data_p2[1]_i_1_n_5 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  wire [1:0]next__0;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [1:0]output_stream_TUSER;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_5),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__1
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0BFBCFFF08080000)) 
    \data_p1[0]_i_1__1 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .I4(output_stream_TREADY),
        .I5(output_stream_TUSER[0]),
        .O(\data_p1[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h0BFBCFFF08080000)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .I4(output_stream_TREADY),
        .I5(output_stream_TUSER[1]),
        .O(\data_p1[1]_i_1__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__1_n_5 ),
        .Q(output_stream_TUSER[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[1]_i_1__0_n_5 ),
        .Q(output_stream_TUSER[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \data_p2[0]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q),
        .I3(ack_in_t_reg_n_5),
        .I4(data_p2[0]),
        .O(\data_p2[0]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \data_p2[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q),
        .I3(ack_in_t_reg_n_5),
        .I4(data_p2[1]),
        .O(\data_p2[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__0_n_5 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[1]_i_1_n_5 ),
        .Q(data_p2[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2
   (output_stream_TLAST,
    output_stream_TREADY,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY_int_regslice,
    Q,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST,
    output_stream_TDATA_reg1,
    output_stream_TLAST_reg);
  output [0:0]output_stream_TLAST;
  input output_stream_TREADY;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY_int_regslice;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  input grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST;
  input output_stream_TDATA_reg1;
  input output_stream_TLAST_reg;

  wire [0:0]Q;
  wire ack_in_t_i_1__0_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__0_n_5 ;
  wire \data_p1[0]_i_2_n_5 ;
  wire data_p2;
  wire \data_p2[0]_i_1_n_5 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  wire [1:0]next__0;
  wire output_stream_TDATA_reg1;
  wire [0:0]output_stream_TLAST;
  wire output_stream_TLAST_reg;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_5),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__0
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p1[0]_i_2_n_5 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .I4(output_stream_TREADY),
        .I5(output_stream_TLAST),
        .O(\data_p1[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_2 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST),
        .I4(output_stream_TDATA_reg1),
        .I5(output_stream_TLAST_reg),
        .O(\data_p1[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__0_n_5 ),
        .Q(output_stream_TLAST),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TLAST),
        .I1(Q),
        .I2(output_stream_TLAST_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .I4(ack_in_t_reg_n_5),
        .I5(data_p2),
        .O(\data_p2[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1_n_5 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4
   (ack_in_t_reg_0,
    output_stream_TDEST,
    ap_rst_n_inv,
    ap_clk,
    Q,
    output_stream_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID,
    E,
    D,
    output_stream_TDATA_reg1,
    \data_p1_reg[7]_0 );
  output ack_in_t_reg_0;
  output [7:0]output_stream_TDEST;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input output_stream_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  input [0:0]E;
  input [7:0]D;
  input output_stream_TDATA_reg1;
  input [7:0]\data_p1_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ack_in_t_i_1_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire [7:0]\data_p1_reg[7]_0 ;
  wire [7:0]data_p2;
  wire grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire output_stream_TDATA_reg1;
  wire [7:0]output_stream_TDEST;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [7:0]p_0_in;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034_output_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [0]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [1]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [3]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [4]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [5]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [6]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[7]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(Q),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[7]_i_2 
       (.I0(data_p2[7]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [7]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(output_stream_TDEST[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(output_stream_TDEST[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(output_stream_TDEST[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(output_stream_TDEST[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(output_stream_TDEST[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(output_stream_TDEST[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(output_stream_TDEST[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(output_stream_TDEST[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
