{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1488304475706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1488304475707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 23:24:35 2017 " "Processing started: Tue Feb 28 23:24:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1488304475707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1488304475707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTReceiver -c UARTReceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTReceiver -c UARTReceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1488304475707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1488304476360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd 7 3 " "Found 7 design units, including 3 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTComponents " "Found design unit 1: UARTComponents" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1488304476988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DataRegister-Behave " "Found design unit 2: DataRegister-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1488304476988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Increment13-Behave " "Found design unit 3: Increment13-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1488304476988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Increment4-Behave " "Found design unit 4: Increment4-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1488304476988 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1488304476988 ""} { "Info" "ISGN_ENTITY_NAME" "2 Increment13 " "Found entity 2: Increment13" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1488304476988 ""} { "Info" "ISGN_ENTITY_NAME" "3 Increment4 " "Found entity 3: Increment4" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1488304476988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1488304476988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTReceiver-Struct " "Found design unit 1: UARTReceiver-Struct" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1488304476990 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UARTReceiverControl-Behave " "Found design unit 2: UARTReceiverControl-Behave" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1488304476990 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 UARTReceiverData-Mixed " "Found design unit 3: UARTReceiverData-Mixed" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1488304476990 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTReceiver " "Found entity 1: UARTReceiver" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1488304476990 ""} { "Info" "ISGN_ENTITY_NAME" "2 UARTReceiverControl " "Found entity 2: UARTReceiverControl" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1488304476990 ""} { "Info" "ISGN_ENTITY_NAME" "3 UARTReceiverData " "Found entity 3: UARTReceiverData" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1488304476990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1488304476990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTTicker-Struct " "Found design unit 1: UARTTicker-Struct" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1488304476992 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UARTTickerControl-Behave " "Found design unit 2: UARTTickerControl-Behave" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1488304476992 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 UARTTickerData-Mixed " "Found design unit 3: UARTTickerData-Mixed" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1488304476992 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTTicker " "Found entity 1: UARTTicker" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1488304476992 ""} { "Info" "ISGN_ENTITY_NAME" "2 UARTTickerControl " "Found entity 2: UARTTickerControl" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1488304476992 ""} { "Info" "ISGN_ENTITY_NAME" "3 UARTTickerData " "Found entity 3: UARTTickerData" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1488304476992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1488304476992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UARTReceiver " "Elaborating entity \"UARTReceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1488304477068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiverControl UARTReceiverControl:CP " "Elaborating entity \"UARTReceiverControl\" for hierarchy \"UARTReceiverControl:CP\"" {  } { { "../UARTReceiver.vhd" "CP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiverData UARTReceiverData:DP " "Elaborating entity \"UARTReceiverData\" for hierarchy \"UARTReceiverData:DP\"" {  } { { "../UARTReceiver.vhd" "DP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477094 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONST_0 UARTReceiver.vhd(201) " "VHDL Signal Declaration warning at UARTReceiver.vhd(201): used explicit default value for signal \"CONST_0\" because signal was never assigned a value" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 201 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1488304477096 "|UARTReceiver|UARTReceiverData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LIMIT UARTReceiver.vhd(203) " "VHDL Signal Declaration warning at UARTReceiver.vhd(203): used explicit default value for signal \"LIMIT\" because signal was never assigned a value" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 203 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1488304477097 "|UARTReceiver|UARTReceiverData:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTicker UARTReceiverData:DP\|UARTTicker:tc " "Elaborating entity \"UARTTicker\" for hierarchy \"UARTReceiverData:DP\|UARTTicker:tc\"" {  } { { "../UARTReceiver.vhd" "tc" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTickerControl UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerControl:CP " "Elaborating entity \"UARTTickerControl\" for hierarchy \"UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerControl:CP\"" {  } { { "../UARTTicker.vhd" "CP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTickerData UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP " "Elaborating entity \"UARTTickerData\" for hierarchy \"UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\"" {  } { { "../UARTTicker.vhd" "DP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477112 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L1 UARTTicker.vhd(168) " "VHDL Signal Declaration warning at UARTTicker.vhd(168): used explicit default value for signal \"L1\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 168 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1488304477114 "|UARTReceiver|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L2 UARTTicker.vhd(169) " "VHDL Signal Declaration warning at UARTTicker.vhd(169): used explicit default value for signal \"L2\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 169 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1488304477114 "|UARTReceiver|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HALF UARTTicker.vhd(170) " "VHDL Signal Declaration warning at UARTTicker.vhd(170): used explicit default value for signal \"HALF\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 170 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1488304477114 "|UARTReceiver|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONST_0 UARTTicker.vhd(171) " "VHDL Signal Declaration warning at UARTTicker.vhd(171): used explicit default value for signal \"CONST_0\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 171 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1488304477114 "|UARTReceiver|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment13 UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|Increment13:incr " "Elaborating entity \"Increment13\" for hierarchy \"UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|Increment13:incr\"" {  } { { "../UARTTicker.vhd" "incr" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|DataRegister:count_reg " "Elaborating entity \"DataRegister\" for hierarchy \"UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|DataRegister:count_reg\"" {  } { { "../UARTTicker.vhd" "count_reg" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment4 UARTReceiverData:DP\|Increment4:incr " "Elaborating entity \"Increment4\" for hierarchy \"UARTReceiverData:DP\|Increment4:incr\"" {  } { { "../UARTReceiver.vhd" "incr" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister UARTReceiverData:DP\|DataRegister:count1 " "Elaborating entity \"DataRegister\" for hierarchy \"UARTReceiverData:DP\|DataRegister:count1\"" {  } { { "../UARTReceiver.vhd" "count1" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister UARTReceiverData:DP\|DataRegister:shift_r " "Elaborating entity \"DataRegister\" for hierarchy \"UARTReceiverData:DP\|DataRegister:shift_r\"" {  } { { "../UARTReceiver.vhd" "shift_r" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister UARTReceiverData:DP\|DataRegister:dout " "Elaborating entity \"DataRegister\" for hierarchy \"UARTReceiverData:DP\|DataRegister:dout\"" {  } { { "../UARTReceiver.vhd" "dout" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1488304477123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1488304477803 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1488304477803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1488304477803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1488304477803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1488304477943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 23:24:37 2017 " "Processing ended: Tue Feb 28 23:24:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1488304477943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1488304477943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1488304477943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1488304477943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1488304484855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1488304484856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 23:24:44 2017 " "Processing started: Tue Feb 28 23:24:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1488304484856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1488304484856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UARTReceiver -c UARTReceiver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UARTReceiver -c UARTReceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1488304484856 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1488304485069 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UARTReceiver 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"UARTReceiver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1488304485096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1488304485179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1488304485180 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1488304485560 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1488304485578 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1488304485845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1488304485845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1488304485845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1488304485845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1488304485845 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1488304485845 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 19 " "No exact pin location assignment(s) for 9 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[0\] " "Pin debug\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[0] } } } { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 11 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus/" { { 0 { 0 ""} 0 332 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1488304485861 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[1\] " "Pin debug\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[1] } } } { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 11 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus/" { { 0 { 0 ""} 0 333 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1488304485861 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[2\] " "Pin debug\[2\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[2] } } } { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 11 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus/" { { 0 { 0 ""} 0 334 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1488304485861 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[3\] " "Pin debug\[3\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[3] } } } { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 11 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus/" { { 0 { 0 ""} 0 335 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1488304485861 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[4\] " "Pin debug\[4\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[4] } } } { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 11 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus/" { { 0 { 0 ""} 0 336 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1488304485861 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[5\] " "Pin debug\[5\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[5] } } } { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 11 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus/" { { 0 { 0 ""} 0 337 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1488304485861 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[6\] " "Pin debug\[6\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[6] } } } { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 11 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus/" { { 0 { 0 ""} 0 338 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1488304485861 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[7\] " "Pin debug\[7\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[7] } } } { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 11 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus/" { { 0 { 0 ""} 0 339 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1488304485861 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { reset } } } { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus/" { { 0 { 0 ""} 0 341 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1488304485861 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1488304485861 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UARTReceiver.sdc " "Synopsys Design Constraints File file not found: 'UARTReceiver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1488304485961 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1488304485961 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1488304485965 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1488304485965 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1488304485966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1488304485966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1488304485966 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1488304485966 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1488304485969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1488304485969 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1488304485980 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 89 " "Automatically promoted signal \"clk\" to use Global clock in PIN 89" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1488304485985 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1488304485985 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1488304485987 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1488304485998 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1488304485998 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1488304486017 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1488304486017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1488304486018 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1488304486018 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 1 8 0 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 1 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1488304486020 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1488304486020 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1488304486020 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 24 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1488304486021 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1488304486021 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 28 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1488304486021 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 8 22 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1488304486021 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1488304486021 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1488304486021 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1488304486032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1488304486158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1488304486348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1488304486351 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1488304486720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1488304486720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1488304486741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1488304486928 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1488304486928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1488304487040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1488304487042 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1488304487042 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1488304487072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1488304487189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 23:24:47 2017 " "Processing ended: Tue Feb 28 23:24:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1488304487189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1488304487189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1488304487189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1488304487189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1488304492296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1488304492297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 23:24:52 2017 " "Processing started: Tue Feb 28 23:24:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1488304492297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1488304492297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UARTReceiver -c UARTReceiver " "Command: quartus_sta UARTReceiver -c UARTReceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1488304492297 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1488304492340 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1488304492577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1488304492693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1488304492693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1488304492713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1488304492715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 23:24:52 2017 " "Processing started: Tue Feb 28 23:24:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1488304492715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1488304492715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UARTReceiver -c UARTReceiver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UARTReceiver -c UARTReceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1488304492715 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1488304492776 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1488304493107 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UARTReceiver.sdc " "Synopsys Design Constraints File file not found: 'UARTReceiver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1488304493241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1488304493242 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1488304493244 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1488304493244 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1488304493249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1488304493262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.827 " "Worst-case setup slack is -9.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1488304493263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1488304493263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.827      -342.246 clk  " "   -9.827      -342.246 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1488304493263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1488304493263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.649 " "Worst-case hold slack is 1.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1488304493266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1488304493266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.649         0.000 clk  " "    1.649         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1488304493266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1488304493266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1488304493268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1488304493269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1488304493270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1488304493270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk  " "   -2.289        -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1488304493270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1488304493270 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1488304493313 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1488304493314 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1488304493322 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1488304493442 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1488304493443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1488304493533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 23:24:53 2017 " "Processing ended: Tue Feb 28 23:24:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1488304493533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1488304493533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1488304493533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1488304493533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1488304493572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 23:24:53 2017 " "Processing ended: Tue Feb 28 23:24:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1488304493572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1488304493572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1488304493572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1488304493572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1488304501657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1488304501658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 23:25:01 2017 " "Processing started: Tue Feb 28 23:25:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1488304501658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1488304501658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UARTReceiver -c UARTReceiver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UARTReceiver -c UARTReceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1488304501658 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "UARTReceiver.vho UARTReceiver_vhd.sdo /home/kalpesh/Projects/EDL/uart_receiver/Quartus/simulation/modelsim/ simulation " "Generated files \"UARTReceiver.vho\" and \"UARTReceiver_vhd.sdo\" in directory \"/home/kalpesh/Projects/EDL/uart_receiver/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1 1488304502119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1488304502156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 23:25:02 2017 " "Processing ended: Tue Feb 28 23:25:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1488304502156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1488304502156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1488304502156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1488304502156 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1488304505357 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1488304505357 ""}
