// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module voicerec_preprocessSound (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inSound_address0,
        inSound_ce0,
        inSound_we0,
        inSound_d0,
        inSound_q0,
        outSound_address0,
        outSound_ce0,
        outSound_we0,
        outSound_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 16'b1;
parameter    ap_ST_st2_fsm_1 = 16'b10;
parameter    ap_ST_st3_fsm_2 = 16'b100;
parameter    ap_ST_st4_fsm_3 = 16'b1000;
parameter    ap_ST_st5_fsm_4 = 16'b10000;
parameter    ap_ST_st6_fsm_5 = 16'b100000;
parameter    ap_ST_st7_fsm_6 = 16'b1000000;
parameter    ap_ST_st8_fsm_7 = 16'b10000000;
parameter    ap_ST_st9_fsm_8 = 16'b100000000;
parameter    ap_ST_st10_fsm_9 = 16'b1000000000;
parameter    ap_ST_st11_fsm_10 = 16'b10000000000;
parameter    ap_ST_st12_fsm_11 = 16'b100000000000;
parameter    ap_ST_st13_fsm_12 = 16'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 16'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 16'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 16'b1000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv64_3FC3333333333333 = 64'b11111111000011001100110011001100110011001100110011001100110011;
parameter    ap_const_lv64_3FC3333340000000 = 64'b11111111000011001100110011001101000000000000000000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv14_3E80 = 14'b11111010000000;
parameter    ap_const_lv14_1 = 14'b1;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_C8 = 32'b11001000;
parameter    ap_const_lv32_1F40 = 32'b1111101000000;
parameter    ap_const_lv32_1F3F = 32'b1111100111111;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] inSound_address0;
output   inSound_ce0;
output   inSound_we0;
output  [31:0] inSound_d0;
input  [31:0] inSound_q0;
output  [12:0] outSound_address0;
output   outSound_ce0;
output   outSound_we0;
output  [31:0] outSound_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] inSound_address0;
reg inSound_ce0;
reg inSound_we0;
reg[12:0] outSound_address0;
reg outSound_ce0;
reg outSound_we0;
reg[31:0] outSound_d0;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm = 16'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_34;
reg   [6:0] begins_address0;
reg    begins_ce0;
reg    begins_we0;
reg   [31:0] begins_d0;
wire   [31:0] begins_q0;
reg   [6:0] ends_address0;
reg    ends_ce0;
reg    ends_we0;
reg   [31:0] ends_d0;
wire   [31:0] ends_q0;
wire   [6:0] i_4_fu_344_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_80;
wire   [31:0] first_4_cast4_fu_356_p1;
reg   [31:0] first_4_cast4_reg_839;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_89;
wire   [13:0] i_5_fu_366_p2;
reg   [13:0] i_5_reg_848;
wire   [0:0] exitcond1_fu_360_p2;
wire   [63:0] grp_fu_295_p1;
reg   [63:0] tmp_35_reg_886;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_106;
wire   [0:0] tmp_21_fu_417_p2;
reg   [0:0] tmp_21_reg_892;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_115;
wire   [31:0] firstSet_1_fu_440_p3;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_124;
wire   [31:0] first_3_fu_448_p3;
wire   [31:0] last_2_fu_456_p3;
reg   [31:0] markBegin_load_reg_913;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_137;
wire   [31:0] markBegin_2_cast3_fu_466_p1;
reg   [31:0] markBegin_2_cast3_reg_919;
wire   [13:0] i_6_fu_476_p2;
reg   [13:0] i_6_reg_927;
wire   [0:0] or_cond1_fu_494_p2;
reg   [0:0] or_cond1_reg_932;
wire   [0:0] exitcond2_fu_470_p2;
wire   [62:0] tmp_62_fu_519_p1;
reg   [62:0] tmp_62_reg_955;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_160;
wire   [51:0] tmp_63_fu_523_p1;
reg   [51:0] tmp_63_reg_960;
reg   [10:0] tmp_24_reg_965;
wire   [0:0] tmp_41_fu_537_p2;
reg   [0:0] tmp_41_reg_970;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_173;
wire   [0:0] tmp_27_fu_570_p2;
reg   [0:0] tmp_27_reg_974;
wire   [31:0] i_3_cast2_fu_654_p1;
reg   [31:0] i_3_cast2_reg_982;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_184;
wire   [13:0] i_7_fu_664_p2;
reg   [13:0] i_7_reg_994;
wire  signed [63:0] tmp_39_fu_670_p1;
reg  signed [63:0] tmp_39_reg_999;
wire   [0:0] exitcond3_fu_658_p2;
wire   [0:0] tmp_40_fu_675_p2;
reg   [0:0] tmp_40_reg_1010;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_202;
wire   [0:0] tmp_42_fu_681_p2;
reg   [0:0] tmp_42_reg_1014;
wire   [0:0] tmp_45_fu_686_p2;
reg   [0:0] tmp_45_reg_1023;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_221;
wire   [6:0] ends_addr_3_gep_fu_166_p3;
wire   [0:0] or_cond3_fu_742_p2;
reg   [0:0] or_cond3_reg_1032;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_238;
reg   [31:0] inSound_load_2_reg_1044;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_250;
wire   [62:0] tmp_64_fu_774_p1;
reg   [62:0] tmp_64_reg_1049;
wire   [51:0] tmp_65_fu_778_p1;
reg   [51:0] tmp_65_reg_1054;
reg   [10:0] tmp_56_reg_1059;
reg   [6:0] i_reg_212;
wire   [0:0] exitcond_fu_338_p2;
reg   [31:0] firstSet_reg_223;
reg   [31:0] last_reg_235;
reg   [31:0] first_reg_247;
reg   [13:0] first_4_reg_259;
reg   [13:0] markBegin_2_reg_270;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_287;
reg   [13:0] i_3_reg_282;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_298;
wire   [63:0] tmp_fu_350_p1;
wire   [63:0] tmp_s_fu_372_p1;
wire   [63:0] tmp_43_fu_500_p1;
wire  signed [63:0] tmp_48_fu_588_p1;
wire   [0:0] tmp_47_fu_579_p2;
wire   [63:0] tmp_49_fu_691_p1;
wire   [63:0] tmp_54_fu_748_p1;
wire  signed [63:0] tmp_60_fu_765_p1;
wire   [0:0] or_cond4_fu_759_p2;
wire  signed [63:0] tmp_61_fu_826_p1;
wire   [0:0] tmp_59_fu_820_p2;
reg   [31:0] index_fu_64;
wire   [31:0] index_1_fu_594_p2;
reg   [31:0] deleteFlag_fu_68;
wire   [31:0] p_deleteFlag_fu_620_p3;
reg   [31:0] count_fu_72;
wire   [31:0] count_1_fu_608_p2;
reg   [31:0] markBegin_fu_76;
wire   [31:0] markBegin_1_cast_fu_645_p1;
reg   [31:0] index_5_fu_80;
wire   [31:0] p_index_5_fu_707_p3;
reg   [31:0] j_fu_84;
wire   [31:0] grp_fu_327_p2;
wire   [31:0] grp_fu_295_p0;
reg   [63:0] grp_fu_299_p0;
wire   [63:0] ret_i_i_i_i_i_fu_549_p1;
wire   [63:0] ret_i_i_i_i_i2_fu_799_p1;
reg   [63:0] grp_fu_299_p1;
wire   [63:0] tmp_39_to_int_fu_382_p1;
wire   [10:0] tmp_17_fu_385_p4;
wire   [51:0] tmp_55_fu_395_p1;
wire   [0:0] notrhs_fu_405_p2;
wire   [0:0] notlhs_fu_399_p2;
wire   [0:0] tmp_19_fu_411_p2;
wire   [0:0] grp_fu_299_p2;
wire   [0:0] tmp_36_fu_423_p2;
wire   [0:0] or_cond_fu_429_p2;
wire   [31:0] first_2_fu_434_p3;
wire   [0:0] tmp_37_fu_482_p2;
wire   [0:0] tmp_38_fu_488_p2;
wire   [63:0] p_Val2_s_fu_515_p1;
wire   [63:0] p_Result_s_fu_542_p3;
wire   [0:0] notrhs1_fu_559_p2;
wire   [0:0] notlhs1_fu_554_p2;
wire   [0:0] tmp_25_fu_564_p2;
wire   [0:0] tmp_44_fu_614_p2;
wire   [13:0] markBegin_1_fu_638_p3;
wire   [0:0] tmp_46_fu_696_p2;
wire   [31:0] index_2_fu_701_p2;
wire   [0:0] tmp_51_fu_726_p2;
wire   [0:0] tmp_52_fu_731_p2;
wire   [0:0] tmp1_fu_736_p2;
wire   [0:0] tmp_50_fu_720_p2;
wire   [0:0] tmp_53_fu_753_p2;
wire   [63:0] p_Val2_1_fu_770_p1;
wire   [63:0] p_Result_1_fu_792_p3;
wire   [0:0] notrhs3_fu_809_p2;
wire   [0:0] notlhs2_fu_804_p2;
wire   [0:0] tmp_57_fu_814_p2;
reg   [4:0] grp_fu_299_opcode;
reg   [15:0] ap_NS_fsm;


voicerec_preprocessSound_begins #(
    .DataWidth( 32 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
begins_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( begins_address0 ),
    .ce0( begins_ce0 ),
    .we0( begins_we0 ),
    .d0( begins_d0 ),
    .q0( begins_q0 )
);

voicerec_preprocessSound_begins #(
    .DataWidth( 32 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
ends_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( ends_address0 ),
    .ce0( ends_ce0 ),
    .we0( ends_we0 ),
    .d0( ends_d0 ),
    .q0( ends_q0 )
);

voicerec_fpext_32ns_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
voicerec_fpext_32ns_64_1_U0(
    .din0( grp_fu_295_p0 ),
    .dout( grp_fu_295_p1 )
);

voicerec_dcmp_64ns_64ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
voicerec_dcmp_64ns_64ns_1_1_U1(
    .din0( grp_fu_299_p0 ),
    .din1( grp_fu_299_p1 ),
    .opcode( grp_fu_299_opcode ),
    .dout( grp_fu_299_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_41_fu_537_p2) & ~(ap_const_lv1_0 == tmp_27_fu_570_p2))) begin
        count_fu_72 <= count_1_fu_608_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond1_fu_360_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_41_fu_537_p2) & (ap_const_lv1_0 == tmp_27_fu_570_p2)))) begin
        count_fu_72 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_41_fu_537_p2) & ~(ap_const_lv1_0 == tmp_27_fu_570_p2))) begin
        deleteFlag_fu_68 <= p_deleteFlag_fu_620_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond1_fu_360_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_41_fu_537_p2) & (ap_const_lv1_0 == tmp_27_fu_570_p2)))) begin
        deleteFlag_fu_68 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond_fu_338_p2))) begin
        firstSet_reg_223 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        firstSet_reg_223 <= firstSet_1_fu_440_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond_fu_338_p2))) begin
        first_4_reg_259 <= ap_const_lv14_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        first_4_reg_259 <= i_5_reg_848;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond_fu_338_p2))) begin
        first_reg_247 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        first_reg_247 <= last_2_fu_456_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        i_3_reg_282 <= i_7_reg_994;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond2_fu_470_p2))) begin
        i_3_reg_282 <= ap_const_lv14_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_338_p2))) begin
        i_reg_212 <= i_4_fu_344_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_212 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (((ap_const_lv1_0 == tmp_42_reg_1014) & (ap_const_lv1_0 == tmp_40_reg_1010)) | ((ap_const_lv1_0 == tmp_40_reg_1010) & (ap_const_lv1_0 == tmp_45_reg_1023))))) begin
        index_5_fu_80 <= p_index_5_fu_707_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond2_fu_470_p2))) begin
        index_5_fu_80 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_41_fu_537_p2) & (ap_const_lv1_0 == tmp_27_fu_570_p2) & ~(ap_const_lv1_0 == tmp_47_fu_579_p2))) begin
        index_fu_64 <= index_1_fu_594_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond1_fu_360_p2 == ap_const_lv1_0))) begin
        index_fu_64 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & ~(ap_const_lv1_0 == or_cond3_fu_742_p2) & (ap_const_lv1_0 == or_cond4_fu_759_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & (ap_const_lv1_0 == or_cond3_reg_1032) & ~(ap_const_lv1_0 == tmp_59_fu_820_p2)))) begin
        j_fu_84 <= grp_fu_327_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond2_fu_470_p2))) begin
        j_fu_84 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond_fu_338_p2))) begin
        last_reg_235 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        last_reg_235 <= first_3_fu_448_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        markBegin_2_reg_270 <= i_6_reg_927;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond1_fu_360_p2 == ap_const_lv1_0))) begin
        markBegin_2_reg_270 <= ap_const_lv14_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == or_cond1_reg_932) & ~(ap_const_lv1_0 == tmp_41_reg_970))) begin
        markBegin_fu_76[0] <= markBegin_1_cast_fu_645_p1[0];
        markBegin_fu_76[1] <= markBegin_1_cast_fu_645_p1[1];
        markBegin_fu_76[2] <= markBegin_1_cast_fu_645_p1[2];
        markBegin_fu_76[3] <= markBegin_1_cast_fu_645_p1[3];
        markBegin_fu_76[4] <= markBegin_1_cast_fu_645_p1[4];
        markBegin_fu_76[5] <= markBegin_1_cast_fu_645_p1[5];
        markBegin_fu_76[6] <= markBegin_1_cast_fu_645_p1[6];
        markBegin_fu_76[7] <= markBegin_1_cast_fu_645_p1[7];
        markBegin_fu_76[8] <= markBegin_1_cast_fu_645_p1[8];
        markBegin_fu_76[9] <= markBegin_1_cast_fu_645_p1[9];
        markBegin_fu_76[10] <= markBegin_1_cast_fu_645_p1[10];
        markBegin_fu_76[11] <= markBegin_1_cast_fu_645_p1[11];
        markBegin_fu_76[12] <= markBegin_1_cast_fu_645_p1[12];
        markBegin_fu_76[13] <= markBegin_1_cast_fu_645_p1[13];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond1_fu_360_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_41_fu_537_p2) & (ap_const_lv1_0 == tmp_27_fu_570_p2)))) begin
        markBegin_fu_76[0] <= 1'b0;
        markBegin_fu_76[1] <= 1'b0;
        markBegin_fu_76[2] <= 1'b0;
        markBegin_fu_76[3] <= 1'b0;
        markBegin_fu_76[4] <= 1'b0;
        markBegin_fu_76[5] <= 1'b0;
        markBegin_fu_76[6] <= 1'b0;
        markBegin_fu_76[7] <= 1'b0;
        markBegin_fu_76[8] <= 1'b0;
        markBegin_fu_76[9] <= 1'b0;
        markBegin_fu_76[10] <= 1'b0;
        markBegin_fu_76[11] <= 1'b0;
        markBegin_fu_76[12] <= 1'b0;
        markBegin_fu_76[13] <= 1'b0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        first_4_cast4_reg_839[0] <= first_4_cast4_fu_356_p1[0];
first_4_cast4_reg_839[1] <= first_4_cast4_fu_356_p1[1];
first_4_cast4_reg_839[2] <= first_4_cast4_fu_356_p1[2];
first_4_cast4_reg_839[3] <= first_4_cast4_fu_356_p1[3];
first_4_cast4_reg_839[4] <= first_4_cast4_fu_356_p1[4];
first_4_cast4_reg_839[5] <= first_4_cast4_fu_356_p1[5];
first_4_cast4_reg_839[6] <= first_4_cast4_fu_356_p1[6];
first_4_cast4_reg_839[7] <= first_4_cast4_fu_356_p1[7];
first_4_cast4_reg_839[8] <= first_4_cast4_fu_356_p1[8];
first_4_cast4_reg_839[9] <= first_4_cast4_fu_356_p1[9];
first_4_cast4_reg_839[10] <= first_4_cast4_fu_356_p1[10];
first_4_cast4_reg_839[11] <= first_4_cast4_fu_356_p1[11];
first_4_cast4_reg_839[12] <= first_4_cast4_fu_356_p1[12];
first_4_cast4_reg_839[13] <= first_4_cast4_fu_356_p1[13];
        i_5_reg_848 <= i_5_fu_366_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        i_3_cast2_reg_982[0] <= i_3_cast2_fu_654_p1[0];
i_3_cast2_reg_982[1] <= i_3_cast2_fu_654_p1[1];
i_3_cast2_reg_982[2] <= i_3_cast2_fu_654_p1[2];
i_3_cast2_reg_982[3] <= i_3_cast2_fu_654_p1[3];
i_3_cast2_reg_982[4] <= i_3_cast2_fu_654_p1[4];
i_3_cast2_reg_982[5] <= i_3_cast2_fu_654_p1[5];
i_3_cast2_reg_982[6] <= i_3_cast2_fu_654_p1[6];
i_3_cast2_reg_982[7] <= i_3_cast2_fu_654_p1[7];
i_3_cast2_reg_982[8] <= i_3_cast2_fu_654_p1[8];
i_3_cast2_reg_982[9] <= i_3_cast2_fu_654_p1[9];
i_3_cast2_reg_982[10] <= i_3_cast2_fu_654_p1[10];
i_3_cast2_reg_982[11] <= i_3_cast2_fu_654_p1[11];
i_3_cast2_reg_982[12] <= i_3_cast2_fu_654_p1[12];
i_3_cast2_reg_982[13] <= i_3_cast2_fu_654_p1[13];
        i_7_reg_994 <= i_7_fu_664_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        i_6_reg_927 <= i_6_fu_476_p2;
        markBegin_2_cast3_reg_919[0] <= markBegin_2_cast3_fu_466_p1[0];
markBegin_2_cast3_reg_919[1] <= markBegin_2_cast3_fu_466_p1[1];
markBegin_2_cast3_reg_919[2] <= markBegin_2_cast3_fu_466_p1[2];
markBegin_2_cast3_reg_919[3] <= markBegin_2_cast3_fu_466_p1[3];
markBegin_2_cast3_reg_919[4] <= markBegin_2_cast3_fu_466_p1[4];
markBegin_2_cast3_reg_919[5] <= markBegin_2_cast3_fu_466_p1[5];
markBegin_2_cast3_reg_919[6] <= markBegin_2_cast3_fu_466_p1[6];
markBegin_2_cast3_reg_919[7] <= markBegin_2_cast3_fu_466_p1[7];
markBegin_2_cast3_reg_919[8] <= markBegin_2_cast3_fu_466_p1[8];
markBegin_2_cast3_reg_919[9] <= markBegin_2_cast3_fu_466_p1[9];
markBegin_2_cast3_reg_919[10] <= markBegin_2_cast3_fu_466_p1[10];
markBegin_2_cast3_reg_919[11] <= markBegin_2_cast3_fu_466_p1[11];
markBegin_2_cast3_reg_919[12] <= markBegin_2_cast3_fu_466_p1[12];
markBegin_2_cast3_reg_919[13] <= markBegin_2_cast3_fu_466_p1[13];
        markBegin_load_reg_913[0] <= markBegin_fu_76[0];
markBegin_load_reg_913[1] <= markBegin_fu_76[1];
markBegin_load_reg_913[2] <= markBegin_fu_76[2];
markBegin_load_reg_913[3] <= markBegin_fu_76[3];
markBegin_load_reg_913[4] <= markBegin_fu_76[4];
markBegin_load_reg_913[5] <= markBegin_fu_76[5];
markBegin_load_reg_913[6] <= markBegin_fu_76[6];
markBegin_load_reg_913[7] <= markBegin_fu_76[7];
markBegin_load_reg_913[8] <= markBegin_fu_76[8];
markBegin_load_reg_913[9] <= markBegin_fu_76[9];
markBegin_load_reg_913[10] <= markBegin_fu_76[10];
markBegin_load_reg_913[11] <= markBegin_fu_76[11];
markBegin_load_reg_913[12] <= markBegin_fu_76[12];
markBegin_load_reg_913[13] <= markBegin_fu_76[13];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        inSound_load_2_reg_1044 <= inSound_q0;
        tmp_56_reg_1059 <= {{p_Val2_1_fu_770_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
        tmp_64_reg_1049 <= tmp_64_fu_774_p1;
        tmp_65_reg_1054 <= tmp_65_fu_778_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == exitcond2_fu_470_p2))) begin
        or_cond1_reg_932 <= or_cond1_fu_494_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        or_cond3_reg_1032 <= or_cond3_fu_742_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        tmp_21_reg_892 <= tmp_21_fu_417_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_24_reg_965 <= {{p_Val2_s_fu_515_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
        tmp_62_reg_955 <= tmp_62_fu_519_p1;
        tmp_63_reg_960 <= tmp_63_fu_523_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tmp_27_reg_974 <= tmp_27_fu_570_p2;
        tmp_41_reg_970 <= tmp_41_fu_537_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tmp_35_reg_886 <= grp_fu_295_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & (ap_const_lv1_0 == exitcond3_fu_658_p2))) begin
        tmp_39_reg_999 <= tmp_39_fu_670_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        tmp_40_reg_1010 <= tmp_40_fu_675_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_lv1_0 == tmp_40_fu_675_p2))) begin
        tmp_42_reg_1014 <= tmp_42_fu_681_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ~(ap_const_lv1_0 == tmp_42_reg_1014))) begin
        tmp_45_reg_1023 <= tmp_45_fu_686_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st11_fsm_10 or exitcond3_fu_658_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(ap_const_lv1_0 == exitcond3_fu_658_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st11_fsm_10 or exitcond3_fu_658_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(ap_const_lv1_0 == exitcond3_fu_658_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_287)
begin
    if (ap_sig_bdd_287) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_184)
begin
    if (ap_sig_bdd_184) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_202)
begin
    if (ap_sig_bdd_202) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_221)
begin
    if (ap_sig_bdd_221) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_13 assign process. ///
always @ (ap_sig_bdd_238)
begin
    if (ap_sig_bdd_238) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_250)
begin
    if (ap_sig_bdd_250) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_15 assign process. ///
always @ (ap_sig_bdd_298)
begin
    if (ap_sig_bdd_298) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_80)
begin
    if (ap_sig_bdd_80) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_89)
begin
    if (ap_sig_bdd_89) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_106)
begin
    if (ap_sig_bdd_106) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_115)
begin
    if (ap_sig_bdd_115) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_124)
begin
    if (ap_sig_bdd_124) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_137)
begin
    if (ap_sig_bdd_137) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_160)
begin
    if (ap_sig_bdd_160) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_173)
begin
    if (ap_sig_bdd_173) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// begins_address0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st11_fsm_10 or tmp_39_fu_670_p1 or tmp_fu_350_p1 or tmp_48_fu_588_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        begins_address0 = tmp_48_fu_588_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        begins_address0 = tmp_fu_350_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        begins_address0 = tmp_39_fu_670_p1;
    end else begin
        begins_address0 = 'bx;
    end
end

/// begins_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        begins_ce0 = ap_const_logic_1;
    end else begin
        begins_ce0 = ap_const_logic_0;
    end
end

/// begins_d0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or markBegin_load_reg_913 or ap_sig_cseq_ST_st9_fsm_8)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        begins_d0 = markBegin_load_reg_913;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        begins_d0 = ap_const_lv32_FFFFFFFF;
    end else begin
        begins_d0 = 'bx;
    end
end

/// begins_we0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_41_fu_537_p2 or ap_sig_cseq_ST_st9_fsm_8 or tmp_27_fu_570_p2 or exitcond_fu_338_p2 or tmp_47_fu_579_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_338_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_41_fu_537_p2) & (ap_const_lv1_0 == tmp_27_fu_570_p2) & ~(ap_const_lv1_0 == tmp_47_fu_579_p2)))) begin
        begins_we0 = ap_const_logic_1;
    end else begin
        begins_we0 = ap_const_logic_0;
    end
end

/// ends_address0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st9_fsm_8 or tmp_39_reg_999 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ends_addr_3_gep_fu_166_p3 or tmp_fu_350_p1 or tmp_48_fu_588_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        ends_address0 = tmp_48_fu_588_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        ends_address0 = tmp_fu_350_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        ends_address0 = ends_addr_3_gep_fu_166_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        ends_address0 = tmp_39_reg_999;
    end else begin
        ends_address0 = 'bx;
    end
end

/// ends_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        ends_ce0 = ap_const_logic_1;
    end else begin
        ends_ce0 = ap_const_logic_0;
    end
end

/// ends_d0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or markBegin_2_cast3_reg_919 or ap_sig_cseq_ST_st9_fsm_8)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        ends_d0 = markBegin_2_cast3_reg_919;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        ends_d0 = ap_const_lv32_FFFFFFFF;
    end else begin
        ends_d0 = 'bx;
    end
end

/// ends_we0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_41_fu_537_p2 or ap_sig_cseq_ST_st9_fsm_8 or tmp_27_fu_570_p2 or exitcond_fu_338_p2 or tmp_47_fu_579_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_fu_338_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_41_fu_537_p2) & (ap_const_lv1_0 == tmp_27_fu_570_p2) & ~(ap_const_lv1_0 == tmp_47_fu_579_p2)))) begin
        ends_we0 = ap_const_logic_1;
    end else begin
        ends_we0 = ap_const_logic_0;
    end
end

/// grp_fu_299_opcode assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st9_fsm_8 or or_cond3_reg_1032 or ap_sig_cseq_ST_st16_fsm_15)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_fu_299_opcode = ap_const_lv5_4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & (ap_const_lv1_0 == or_cond3_reg_1032)))) begin
        grp_fu_299_opcode = ap_const_lv5_2;
    end else begin
        grp_fu_299_opcode = 'bx;
    end
end

/// grp_fu_299_p0 assign process. ///
always @ (tmp_35_reg_886 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st16_fsm_15 or ret_i_i_i_i_i_fu_549_p1 or ret_i_i_i_i_i2_fu_799_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_299_p0 = ret_i_i_i_i_i2_fu_799_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_fu_299_p0 = ret_i_i_i_i_i_fu_549_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_fu_299_p0 = tmp_35_reg_886;
    end else begin
        grp_fu_299_p0 = 'bx;
    end
end

/// grp_fu_299_p1 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st16_fsm_15)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_299_p1 = ap_const_lv64_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_fu_299_p1 = ap_const_lv64_3FC3333340000000;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_fu_299_p1 = ap_const_lv64_3FC3333333333333;
    end else begin
        grp_fu_299_p1 = 'bx;
    end
end

/// inSound_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or tmp_s_fu_372_p1 or tmp_43_fu_500_p1 or tmp_49_fu_691_p1 or tmp_54_fu_748_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        inSound_address0 = tmp_49_fu_691_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        inSound_address0 = tmp_54_fu_748_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        inSound_address0 = tmp_43_fu_500_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        inSound_address0 = tmp_s_fu_372_p1;
    end else begin
        inSound_address0 = 'bx;
    end
end

/// inSound_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        inSound_ce0 = ap_const_logic_1;
    end else begin
        inSound_ce0 = ap_const_logic_0;
    end
end

/// inSound_we0 assign process. ///
always @ (tmp_42_reg_1014 or tmp_45_fu_686_p2 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ~(ap_const_lv1_0 == tmp_42_reg_1014) & ~(ap_const_lv1_0 == tmp_45_fu_686_p2))) begin
        inSound_we0 = ap_const_logic_1;
    end else begin
        inSound_we0 = ap_const_logic_0;
    end
end

/// outSound_address0 assign process. ///
always @ (ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st16_fsm_15 or tmp_60_fu_765_p1 or tmp_61_fu_826_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        outSound_address0 = tmp_61_fu_826_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        outSound_address0 = tmp_60_fu_765_p1;
    end else begin
        outSound_address0 = 'bx;
    end
end

/// outSound_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st16_fsm_15)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        outSound_ce0 = ap_const_logic_1;
    end else begin
        outSound_ce0 = ap_const_logic_0;
    end
end

/// outSound_d0 assign process. ///
always @ (ap_sig_cseq_ST_st14_fsm_13 or inSound_load_2_reg_1044 or ap_sig_cseq_ST_st16_fsm_15)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        outSound_d0 = inSound_load_2_reg_1044;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        outSound_d0 = ap_const_lv32_0;
    end else begin
        outSound_d0 = 'bx;
    end
end

/// outSound_we0 assign process. ///
always @ (or_cond3_fu_742_p2 or or_cond3_reg_1032 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st16_fsm_15 or or_cond4_fu_759_p2 or tmp_59_fu_820_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & ~(ap_const_lv1_0 == or_cond3_fu_742_p2) & (ap_const_lv1_0 == or_cond4_fu_759_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & (ap_const_lv1_0 == or_cond3_reg_1032) & ~(ap_const_lv1_0 == tmp_59_fu_820_p2)))) begin
        outSound_we0 = ap_const_logic_1;
    end else begin
        outSound_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or exitcond1_fu_360_p2 or or_cond1_fu_494_p2 or exitcond2_fu_470_p2 or exitcond3_fu_658_p2 or tmp_40_fu_675_p2 or or_cond3_fu_742_p2 or exitcond_fu_338_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((ap_const_lv1_0 == exitcond_fu_338_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(exitcond1_fu_360_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st7_fsm_6 : 
        begin
            if (~(ap_const_lv1_0 == exitcond2_fu_470_p2)) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else if (((ap_const_lv1_0 == exitcond2_fu_470_p2) & ~(ap_const_lv1_0 == or_cond1_fu_494_p2))) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st11_fsm_10 : 
        begin
            if (~(ap_const_lv1_0 == exitcond3_fu_658_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st12_fsm_11 : 
        begin
            if ((ap_const_lv1_0 == tmp_40_fu_675_p2)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            if (~(ap_const_lv1_0 == or_cond3_fu_742_p2)) begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_106 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_106 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_115 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_115 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_124 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_124 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_137 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_137 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_160 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_160 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_173 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_173 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_184 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_184 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_202 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_202 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_221 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_221 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_238 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_238 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_250 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_250 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_287 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_287 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_298 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_298 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_34 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_80 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_80 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_89 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_89 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end
assign count_1_fu_608_p2 = (count_fu_72 + ap_const_lv32_1);
assign ends_addr_3_gep_fu_166_p3 = tmp_39_reg_999;
assign exitcond1_fu_360_p2 = (first_4_reg_259 == ap_const_lv14_3E80? 1'b1: 1'b0);
assign exitcond2_fu_470_p2 = (markBegin_2_reg_270 == ap_const_lv14_3E80? 1'b1: 1'b0);
assign exitcond3_fu_658_p2 = (i_3_reg_282 == ap_const_lv14_3E80? 1'b1: 1'b0);
assign exitcond_fu_338_p2 = (i_reg_212 == ap_const_lv7_50? 1'b1: 1'b0);
assign firstSet_1_fu_440_p3 = ((or_cond_fu_429_p2)? ap_const_lv32_1: firstSet_reg_223);
assign first_2_fu_434_p3 = ((tmp_21_reg_892)? first_4_cast4_reg_839: last_reg_235);
assign first_3_fu_448_p3 = ((or_cond_fu_429_p2)? last_reg_235: first_2_fu_434_p3);
assign first_4_cast4_fu_356_p1 = first_4_reg_259;
assign grp_fu_295_p0 = inSound_q0;
assign grp_fu_327_p2 = (j_fu_84 + ap_const_lv32_1);
assign i_3_cast2_fu_654_p1 = i_3_reg_282;
assign i_4_fu_344_p2 = (i_reg_212 + ap_const_lv7_1);
assign i_5_fu_366_p2 = (first_4_reg_259 + ap_const_lv14_1);
assign i_6_fu_476_p2 = (markBegin_2_reg_270 + ap_const_lv14_1);
assign i_7_fu_664_p2 = (i_3_reg_282 + ap_const_lv14_1);
assign inSound_d0 = ap_const_lv32_0;
assign index_1_fu_594_p2 = (index_fu_64 + ap_const_lv32_1);
assign index_2_fu_701_p2 = (index_5_fu_80 + ap_const_lv32_1);
assign last_2_fu_456_p3 = ((or_cond_fu_429_p2)? first_4_cast4_reg_839: first_reg_247);
assign markBegin_1_cast_fu_645_p1 = markBegin_1_fu_638_p3;
assign markBegin_1_fu_638_p3 = ((tmp_27_reg_974)? markBegin_2_reg_270: ap_const_lv14_0);
assign markBegin_2_cast3_fu_466_p1 = markBegin_2_reg_270;
assign notlhs1_fu_554_p2 = (tmp_24_reg_965 != ap_const_lv11_7FF? 1'b1: 1'b0);
assign notlhs2_fu_804_p2 = (tmp_56_reg_1059 != ap_const_lv11_7FF? 1'b1: 1'b0);
assign notlhs_fu_399_p2 = (tmp_17_fu_385_p4 != ap_const_lv11_7FF? 1'b1: 1'b0);
assign notrhs1_fu_559_p2 = (tmp_63_reg_960 == ap_const_lv52_0? 1'b1: 1'b0);
assign notrhs3_fu_809_p2 = (tmp_65_reg_1054 == ap_const_lv52_0? 1'b1: 1'b0);
assign notrhs_fu_405_p2 = (tmp_55_fu_395_p1 == ap_const_lv52_0? 1'b1: 1'b0);
assign or_cond1_fu_494_p2 = (tmp_37_fu_482_p2 | tmp_38_fu_488_p2);
assign or_cond3_fu_742_p2 = (tmp1_fu_736_p2 | tmp_50_fu_720_p2);
assign or_cond4_fu_759_p2 = (tmp_53_fu_753_p2 | tmp_51_fu_726_p2);
assign or_cond_fu_429_p2 = (tmp_21_reg_892 & tmp_36_fu_423_p2);
assign p_Result_1_fu_792_p3 = {{ap_const_lv1_0}, {tmp_64_reg_1049}};
assign p_Result_s_fu_542_p3 = {{ap_const_lv1_0}, {tmp_62_reg_955}};
assign p_Val2_1_fu_770_p1 = grp_fu_295_p1;
assign p_Val2_s_fu_515_p1 = grp_fu_295_p1;
assign p_deleteFlag_fu_620_p3 = ((tmp_44_fu_614_p2)? ap_const_lv32_1: deleteFlag_fu_68);
assign p_index_5_fu_707_p3 = ((tmp_46_fu_696_p2)? index_2_fu_701_p2: index_5_fu_80);
assign ret_i_i_i_i_i2_fu_799_p1 = p_Result_1_fu_792_p3;
assign ret_i_i_i_i_i_fu_549_p1 = p_Result_s_fu_542_p3;
assign tmp1_fu_736_p2 = (tmp_51_fu_726_p2 | tmp_52_fu_731_p2);
assign tmp_17_fu_385_p4 = {{tmp_39_to_int_fu_382_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
assign tmp_19_fu_411_p2 = (notrhs_fu_405_p2 | notlhs_fu_399_p2);
assign tmp_21_fu_417_p2 = (tmp_19_fu_411_p2 & grp_fu_299_p2);
assign tmp_25_fu_564_p2 = (notrhs1_fu_559_p2 | notlhs1_fu_554_p2);
assign tmp_27_fu_570_p2 = (tmp_25_fu_564_p2 & grp_fu_299_p2);
assign tmp_36_fu_423_p2 = (firstSet_reg_223 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_37_fu_482_p2 = ($signed(markBegin_2_cast3_fu_466_p1) < $signed(first_reg_247)? 1'b1: 1'b0);
assign tmp_38_fu_488_p2 = ($signed(markBegin_2_cast3_fu_466_p1) > $signed(last_reg_235)? 1'b1: 1'b0);
assign tmp_39_fu_670_p1 = $signed(index_5_fu_80);
assign tmp_39_to_int_fu_382_p1 = tmp_35_reg_886;
assign tmp_40_fu_675_p2 = (begins_q0 == ap_const_lv32_FFFFFFFF? 1'b1: 1'b0);
assign tmp_41_fu_537_p2 = (markBegin_load_reg_913 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_42_fu_681_p2 = ($signed(i_3_cast2_reg_982) > $signed(begins_q0)? 1'b1: 1'b0);
assign tmp_43_fu_500_p1 = markBegin_2_reg_270;
assign tmp_44_fu_614_p2 = (count_1_fu_608_p2 == ap_const_lv32_C8? 1'b1: 1'b0);
assign tmp_45_fu_686_p2 = ($signed(i_3_cast2_reg_982) < $signed(ends_q0)? 1'b1: 1'b0);
assign tmp_46_fu_696_p2 = (i_3_cast2_reg_982 == ends_q0? 1'b1: 1'b0);
assign tmp_47_fu_579_p2 = (deleteFlag_fu_68 == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_48_fu_588_p1 = $signed(index_fu_64);
assign tmp_49_fu_691_p1 = i_3_reg_282;
assign tmp_50_fu_720_p2 = (j_fu_84 == ap_const_lv32_1F40? 1'b1: 1'b0);
assign tmp_51_fu_726_p2 = ($signed(i_3_cast2_reg_982) < $signed(first_reg_247)? 1'b1: 1'b0);
assign tmp_52_fu_731_p2 = ($signed(i_3_cast2_reg_982) > $signed(last_reg_235)? 1'b1: 1'b0);
assign tmp_53_fu_753_p2 = ($signed(j_fu_84) > $signed(32'b1111100111111)? 1'b1: 1'b0);
assign tmp_54_fu_748_p1 = i_3_reg_282;
assign tmp_55_fu_395_p1 = tmp_39_to_int_fu_382_p1[51:0];
assign tmp_57_fu_814_p2 = (notrhs3_fu_809_p2 | notlhs2_fu_804_p2);
assign tmp_59_fu_820_p2 = (tmp_57_fu_814_p2 & grp_fu_299_p2);
assign tmp_60_fu_765_p1 = $signed(j_fu_84);
assign tmp_61_fu_826_p1 = $signed(j_fu_84);
assign tmp_62_fu_519_p1 = p_Val2_s_fu_515_p1[62:0];
assign tmp_63_fu_523_p1 = p_Val2_s_fu_515_p1[51:0];
assign tmp_64_fu_774_p1 = p_Val2_1_fu_770_p1[62:0];
assign tmp_65_fu_778_p1 = p_Val2_1_fu_770_p1[51:0];
assign tmp_fu_350_p1 = i_reg_212;
assign tmp_s_fu_372_p1 = first_4_reg_259;
always @ (posedge ap_clk)
begin
    first_4_cast4_reg_839[31:14] <= 18'b000000000000000000;
    markBegin_load_reg_913[31:14] <= 18'b000000000000000000;
    markBegin_2_cast3_reg_919[31:14] <= 18'b000000000000000000;
    i_3_cast2_reg_982[31:14] <= 18'b000000000000000000;
    markBegin_fu_76[31:14] <= 18'b000000000000000000;
end



endmodule //voicerec_preprocessSound

