<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p911" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_911{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_911{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_911{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_911{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_911{left:156px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_911{left:70px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_911{left:70px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t8_911{left:70px;bottom:1027px;letter-spacing:-0.19px;}
#t9_911{left:70px;bottom:977px;letter-spacing:-0.09px;}
#ta_911{left:156px;bottom:977px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tb_911{left:70px;bottom:952px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#tc_911{left:70px;bottom:936px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_911{left:70px;bottom:919px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#te_911{left:496px;bottom:926px;}
#tf_911{left:507px;bottom:919px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#tg_911{left:607px;bottom:919px;}
#th_911{left:618px;bottom:919px;letter-spacing:-0.12px;word-spacing:-0.59px;}
#ti_911{left:70px;bottom:902px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_911{left:70px;bottom:852px;letter-spacing:-0.09px;}
#tk_911{left:156px;bottom:852px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tl_911{left:70px;bottom:828px;letter-spacing:-0.17px;word-spacing:-1.27px;}
#tm_911{left:70px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tn_911{left:70px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_911{left:70px;bottom:744px;letter-spacing:-0.09px;}
#tp_911{left:156px;bottom:744px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tq_911{left:70px;bottom:720px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tr_911{left:828px;bottom:727px;letter-spacing:-0.03px;}
#ts_911{left:843px;bottom:720px;}
#tt_911{left:70px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_911{left:754px;bottom:703px;}
#tv_911{left:762px;bottom:703px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tw_911{left:70px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_911{left:593px;bottom:687px;}
#ty_911{left:601px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_911{left:70px;bottom:670px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t10_911{left:70px;bottom:653px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#t11_911{left:439px;bottom:660px;}
#t12_911{left:454px;bottom:653px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t13_911{left:70px;bottom:636px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t14_911{left:70px;bottom:586px;letter-spacing:-0.1px;}
#t15_911{left:156px;bottom:586px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t16_911{left:70px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_911{left:70px;bottom:545px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t18_911{left:70px;bottom:529px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t19_911{left:70px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_911{left:70px;bottom:462px;letter-spacing:-0.09px;}
#t1b_911{left:156px;bottom:462px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1c_911{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_911{left:70px;bottom:421px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_911{left:70px;bottom:404px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t1f_911{left:838px;bottom:411px;}
#t1g_911{left:70px;bottom:387px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1h_911{left:70px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_911{left:70px;bottom:320px;letter-spacing:-0.1px;}
#t1j_911{left:156px;bottom:320px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1k_911{left:70px;bottom:296px;letter-spacing:-0.17px;word-spacing:-1.04px;}
#t1l_911{left:70px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1m_911{left:70px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_911{left:70px;bottom:213px;letter-spacing:-0.09px;}
#t1o_911{left:163px;bottom:213px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1p_911{left:70px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.32px;}
#t1q_911{left:70px;bottom:172px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t1r_911{left:548px;bottom:172px;}
#t1s_911{left:559px;bottom:172px;letter-spacing:-0.15px;}
#t1t_911{left:603px;bottom:172px;}
#t1u_911{left:614px;bottom:172px;letter-spacing:-0.13px;word-spacing:-1.26px;}
#t1v_911{left:70px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.51px;}

.s1_911{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_911{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_911{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_911{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_911{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_911{font-size:14px;font-family:Symbol_3ef;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts911" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg911Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg911" style="-webkit-user-select: none;"><object width="935" height="1210" data="911/911.svg" type="image/svg+xml" id="pdf911" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_911" class="t s1_911">Vol. 3B </span><span id="t2_911" class="t s1_911">23-13 </span>
<span id="t3_911" class="t s2_911">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_911" class="t s3_911">23.18.7.3 </span><span id="t5_911" class="t s3_911">FPREM1 Instruction </span>
<span id="t6_911" class="t s4_911">The 32-bit x87 FPUs compute a partial remainder according to IEEE Standard 754. This instruction does not exist </span>
<span id="t7_911" class="t s4_911">on the 16-bit IA-32 math coprocessors. The availability of the FPREM1 instruction has is no impact on existing soft- </span>
<span id="t8_911" class="t s4_911">ware. </span>
<span id="t9_911" class="t s3_911">23.18.7.4 </span><span id="ta_911" class="t s3_911">FPREM Instruction </span>
<span id="tb_911" class="t s4_911">On the 32-bit x87 FPUs, the condition code flags C0, C3, C1 in the status word correctly reflect the three low-order </span>
<span id="tc_911" class="t s4_911">bits of the quotient following execution of the FPREM instruction. On the 16-bit IA-32 math coprocessors, the </span>
<span id="td_911" class="t s4_911">quotient bits are incorrect when performing a reduction of (64 </span>
<span id="te_911" class="t s5_911">N </span>
<span id="tf_911" class="t s4_911">+ M) when (N </span><span id="tg_911" class="t s6_911">≥ </span><span id="th_911" class="t s4_911">1) and M is 1 or 2. This difference </span>
<span id="ti_911" class="t s4_911">does not affect existing software; software that works around the bug should not be affected. </span>
<span id="tj_911" class="t s3_911">23.18.7.5 </span><span id="tk_911" class="t s3_911">FUCOM, FUCOMP, and FUCOMPP Instructions </span>
<span id="tl_911" class="t s4_911">When executing the FUCOM, FUCOMP, and FUCOMPP instructions, the 32-bit x87 FPUs perform unordered compare </span>
<span id="tm_911" class="t s4_911">according to IEEE Standard 754. These instructions do not exist on the 16-bit IA-32 math coprocessors. The avail- </span>
<span id="tn_911" class="t s4_911">ability of these new instructions has no impact on existing software. </span>
<span id="to_911" class="t s3_911">23.18.7.6 </span><span id="tp_911" class="t s3_911">FPTAN Instruction </span>
<span id="tq_911" class="t s4_911">On the 32-bit x87 FPUs, the range of the operand for the FPTAN instruction is much less restricted (| ST(0) | &lt; 2 </span>
<span id="tr_911" class="t s5_911">63 </span>
<span id="ts_911" class="t s4_911">) </span>
<span id="tt_911" class="t s4_911">than on earlier math coprocessors. The instruction reduces the operand internally using an internal </span><span id="tu_911" class="t s6_911">π</span><span id="tv_911" class="t s4_911">/4 constant </span>
<span id="tw_911" class="t s4_911">that is more accurate. The range of the operand is restricted to (| ST(0) | &lt; </span><span id="tx_911" class="t s6_911">π</span><span id="ty_911" class="t s4_911">/4) on the 16-bit IA-32 math copro- </span>
<span id="tz_911" class="t s4_911">cessors; the operand must be reduced to this range using FPREM. This change has no impact on existing software. </span>
<span id="t10_911" class="t s4_911">See also sections 8.3.8 and section 8.3.10 of the Intel </span>
<span id="t11_911" class="t s5_911">® </span>
<span id="t12_911" class="t s4_911">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t13_911" class="t s4_911">Volume 1, for more information on the accuracy of the FPTAN instruction. </span>
<span id="t14_911" class="t s3_911">23.18.7.7 </span><span id="t15_911" class="t s3_911">Stack Overflow </span>
<span id="t16_911" class="t s4_911">On the 32-bit x87 FPUs, if an FPU stack overflow occurs when the invalid-operation exception is masked, the FPU </span>
<span id="t17_911" class="t s4_911">returns the real, integer, or BCD-integer indefinite value to the destination operand, depending on the instruction </span>
<span id="t18_911" class="t s4_911">being executed. On the 16-bit IA-32 math coprocessors, the original operand remains unchanged following a stack </span>
<span id="t19_911" class="t s4_911">overflow, but it is loaded into register ST(1). This difference has no impact on existing software. </span>
<span id="t1a_911" class="t s3_911">23.18.7.8 </span><span id="t1b_911" class="t s3_911">FSIN, FCOS, and FSINCOS Instructions </span>
<span id="t1c_911" class="t s4_911">On the 32-bit x87 FPUs, these instructions perform three common trigonometric functions. These instructions do </span>
<span id="t1d_911" class="t s4_911">not exist on the 16-bit IA-32 math coprocessors. The availability of these instructions has no impact on existing </span>
<span id="t1e_911" class="t s4_911">software, but using them provides a performance upgrade. See also sections 8.3.8 and section 8.3.10 of the Intel </span>
<span id="t1f_911" class="t s5_911">® </span>
<span id="t1g_911" class="t s4_911">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for more information on the accuracy of the </span>
<span id="t1h_911" class="t s4_911">FSIN, FCOS, and FSINCOS instructions. </span>
<span id="t1i_911" class="t s3_911">23.18.7.9 </span><span id="t1j_911" class="t s3_911">FPATAN Instruction </span>
<span id="t1k_911" class="t s4_911">On the 32-bit x87 FPUs, the range of operands for the FPATAN instruction is unrestricted. On the 16-bit IA-32 math </span>
<span id="t1l_911" class="t s4_911">coprocessors, the absolute value of the operand in register ST(0) must be smaller than the absolute value of the </span>
<span id="t1m_911" class="t s4_911">operand in register ST(1). This difference has impact on existing software. </span>
<span id="t1n_911" class="t s3_911">23.18.7.10 </span><span id="t1o_911" class="t s3_911">F2XM1 Instruction </span>
<span id="t1p_911" class="t s4_911">The 32-bit x87 FPUs support a wider range of operands (–1 &lt; ST (0) &lt; + 1) for the F2XM1 instruction. The </span>
<span id="t1q_911" class="t s4_911">supported operand range for the 16-bit IA-32 math coprocessors is (0 </span><span id="t1r_911" class="t s6_911">≤ </span><span id="t1s_911" class="t s4_911">ST(0) </span><span id="t1t_911" class="t s6_911">≤ </span><span id="t1u_911" class="t s4_911">0.5). This difference has no impact </span>
<span id="t1v_911" class="t s4_911">on existing software. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
