
---------- Begin Simulation Statistics ----------
final_tick                               371669722581500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  11464                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898196                       # Number of bytes of host memory used
host_op_rate                                    25650                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   872.32                       # Real time elapsed on the host
host_tick_rate                                9890477                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008628                       # Number of seconds simulated
sim_ticks                                  8627699000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        207427                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       127992                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6094                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       143643                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69836                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       127992                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        58156                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          174396                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17657                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3770                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            714553                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           609657                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6259                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1540756                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       771953                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17033957                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.313532                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.568216                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12331034     72.39%     72.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       714100      4.19%     76.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       832960      4.89%     81.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       282547      1.66%     83.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       553331      3.25%     86.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259621      1.52%     87.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       327738      1.92%     89.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       191870      1.13%     90.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1540756      9.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17033957                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.725537                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.725537                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13134965                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23415882                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           836532                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2535261                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          12851                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        618302                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7692546                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1821                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377693                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   699                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              174396                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1121361                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15922947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10733193                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          221                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1133                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           25702                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010107                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1201035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87493                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.622020                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17138248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.382671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.881870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13596285     79.33%     79.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           108173      0.63%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           210760      1.23%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           176909      1.03%     82.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           188321      1.10%     83.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           148006      0.86%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           225042      1.31%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85444      0.50%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2399308     14.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17138248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34698365                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18491374                       # number of floating regfile writes
system.switch_cpus.idleCycles                  117128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8279                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           137140                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.347801                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10220990                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377693                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          368112                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7706469                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          351                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2446050                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23264498                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7843297                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17809                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23256815                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4402589                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          12851                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4412100                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29322                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       546075                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       199692                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       218058                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1777                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28950248                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23037412                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606305                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17552681                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.335086                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23093544                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21968669                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2031649                       # number of integer regfile writes
system.switch_cpus.ipc                       0.579530                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.579530                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55261      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3790846     16.29%     16.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          652      0.00%     16.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3666      0.02%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          778      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        57023      0.25%     16.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4983      0.02%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5114      0.02%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           77      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262527     22.61%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855542     16.57%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       897307      3.86%     59.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131342      0.56%     60.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6950761     29.86%     90.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247650      9.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23274625                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21771572                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42634482                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20740957                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21031463                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1023371                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043969                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           12556      1.23%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            752      0.07%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       118632     11.59%     12.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       250359     24.46%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          86929      8.49%     45.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14649      1.43%     47.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       480702     46.97%     94.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        58428      5.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2471163                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     22080164                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2296455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3123125                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23259637                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23274625                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       889797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3778                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4456                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       581003                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17138248                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.358052                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.335029                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11683116     68.17%     68.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       712249      4.16%     72.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       729235      4.26%     76.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       657290      3.84%     80.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       891430      5.20%     85.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       703792      4.11%     89.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       781439      4.56%     94.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478854      2.79%     97.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       500843      2.92%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17138248                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.348833                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1121550                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   267                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21796                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       112784                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7706469                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2446050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10726176                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17255376                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4846867                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         230183                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1114791                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2874811                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         12531                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68387249                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23337220                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21335190                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2864713                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5203447                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          12851                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8298533                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           892022                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34764608                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22093940                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          156                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3774370                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             38556610                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46397806                       # The number of ROB writes
system.switch_cpus.timesIdled                    1335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6368                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239945                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6368                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              74233                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33545                       # Transaction distribution
system.membus.trans_dist::CleanEvict            67855                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31794                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74233                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       313454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       313454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 313454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8932608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8932608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8932608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106027                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106027    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106027                       # Request fanout histogram
system.membus.reqLayer2.occupancy           360586000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          586418500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8627699000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1762                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          149663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35647                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2273                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82821                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       258240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10114112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10372352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          105333                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2146880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           226074                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028172                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165465                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 219705     97.18%     97.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6369      2.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             226074                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          161298500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177693000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3406999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          873                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        13840                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14713                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          873                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        13840                       # number of overall hits
system.l2.overall_hits::total                   14713                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1398                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       104624                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106028                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1398                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       104624                       # number of overall misses
system.l2.overall_misses::total                106028                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    111690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10681176500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10792866500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    111690000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10681176500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10792866500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118464                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120741                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118464                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120741                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.615588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.883171                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.878144                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.615588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.883171                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.878144                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79892.703863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102091.073750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101792.606670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79892.703863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102091.073750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101792.606670                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33545                       # number of writebacks
system.l2.writebacks::total                     33545                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       104624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106022                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       104624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           106022                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     97710000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9634946500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9732656500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     97710000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9634946500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9732656500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.615588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.883171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.878094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.615588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.883171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.878094                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69892.703863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92091.169330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91798.461640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69892.703863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92091.169330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91798.461640                       # average overall mshr miss latency
system.l2.replacements                         105333                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        39567                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            39567                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        39567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        39567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1761                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1761                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1761                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1761                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2435                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2435                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3853                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3853                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        31794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31794                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3152464500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3152464500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.891912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99152.811851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99152.811851                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        31794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2834524500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2834524500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.891912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89152.811851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89152.811851                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    111690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    111690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.615588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.615926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79892.703863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79778.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     97710000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97710000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.615588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.615046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69892.703863                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69892.703863                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        72830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           72834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7528712000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7528712000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.879409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.879415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103373.774543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103368.097317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        72830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        72830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6800422000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6800422000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.879409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.879366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93373.911850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93373.911850                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3989.143897                       # Cycle average of tags in use
system.l2.tags.total_refs                      229266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    105333                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.176583                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      77.728625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.127598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.132769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    40.497383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3870.657522                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.944985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973912                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    589317                       # Number of tag accesses
system.l2.tags.data_accesses                   589317                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        89472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6695872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6785728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        89472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2146880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2146880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       104623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        33545                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33545                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10370320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    776090126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             786504953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10370320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10385156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      248835756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            248835756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      248835756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10370320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    776090126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1035340709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     33545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    104609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000173994750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2026                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2027                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              216675                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31532                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106021                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33545                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106021                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33545                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1993                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3352872500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  530035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5340503750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31628.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50378.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14989                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24682                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106021                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33545                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        99852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.427072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.296574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.862448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        85068     85.19%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8496      8.51%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4453      4.46%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1181      1.18%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          356      0.36%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      0.15%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           62      0.06%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        99852                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.297484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.284511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.176738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1681     82.93%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          316     15.59%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      0.84%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.44%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2027                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.540967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.513021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.989600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1524     75.22%     75.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      1.63%     76.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              363     17.92%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      4.39%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.74%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2026                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6784448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2145152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6785344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2146880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       248.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    786.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    248.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8627619000                       # Total gap between requests
system.mem_ctrls.avgGap                      61817.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        89472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6694976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2145152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10370320.058685403317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 775986273.976410031319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 248635470.477122545242                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       104623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        33545                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     40195500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5300308250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207840590000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28752.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50661.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6195873.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            368495400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            195859950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           397912200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           94983120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     681021120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3866897100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         56676480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5661845370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.240484                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    115857250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    288080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8223750750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            344462160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            183070800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           358977780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           79949520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     681021120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3855758730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         65362080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5568602190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.433063                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    140995000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    288080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8198613000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8627688000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1118832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1118840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1118832                       # number of overall hits
system.cpu.icache.overall_hits::total         1118840                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2527                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2529                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2527                       # number of overall misses
system.cpu.icache.overall_misses::total          2529                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    137995999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137995999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    137995999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137995999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1121359                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1121369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1121359                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1121369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002254                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002255                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002254                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002255                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54608.626435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54565.440490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54608.626435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54565.440490                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          561                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.062500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1762                       # number of writebacks
system.cpu.icache.writebacks::total              1762                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          256                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          256                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          256                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          256                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2271                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2271                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2271                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2271                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    124329999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124329999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    124329999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124329999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54746.807133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54746.807133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54746.807133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54746.807133                       # average overall mshr miss latency
system.cpu.icache.replacements                   1762                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1118832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1118840                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2527                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2529                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    137995999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137995999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1121359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1121369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54608.626435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54565.440490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          256                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          256                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    124329999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124329999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54746.807133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54746.807133                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008496                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              721150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1762                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            409.279228                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008467                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          498                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2245011                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2245011                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9179419                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9179423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9197519                       # number of overall hits
system.cpu.dcache.overall_hits::total         9197523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       173130                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173134                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       176700                       # number of overall misses
system.cpu.dcache.overall_misses::total        176704                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15549569363                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15549569363                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15549569363                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15549569363                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9352549                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9352557                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9374219                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9374227                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018850                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018850                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89814.413233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89812.338206                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87999.826616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87997.834588                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2026548                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29924                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.723165                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        39567                       # number of writebacks
system.cpu.dcache.writebacks::total             39567                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56264                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118464                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10868471863                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10868471863                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11010212863                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11010212863                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012637                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012637                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 92999.434078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92999.434078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 92941.424087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92941.424087                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117442                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6987112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6987116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12265763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12265763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7124571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7124579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89232.156498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89229.559954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56240                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56240                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7620806500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7620806500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 93830.341423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93830.341423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3283806363                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3283806363                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 92058.152645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92058.152645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3247665363                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3247665363                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 91106.274385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91106.274385                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        18100                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18100                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3570                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3570                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21670                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21670                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.164744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.164744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    141741000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    141741000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073743                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073743                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88698.998748                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88698.998748                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669722581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.023580                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8904970                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117442                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.824407                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.023576                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18866920                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18866920                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371693675938500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16089                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898332                       # Number of bytes of host memory used
host_op_rate                                    36123                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2486.16                       # Real time elapsed on the host
host_tick_rate                                9634665                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023953                       # Number of seconds simulated
sim_ticks                                 23953357000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       285170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        570349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104869                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1913                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120153                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84530                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104869                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20339                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136525                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591017                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989362                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1913                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4675391                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400275                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47702361                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.413598                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.645368                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33700387     70.65%     70.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2022469      4.24%     74.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2475559      5.19%     80.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       783003      1.64%     81.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1686128      3.53%     85.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       779949      1.64%     86.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       994341      2.08%     88.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       585134      1.23%     90.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4675391      9.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47702361                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.596890                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.596890                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36338869                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69307835                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2217154                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7478410                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17721                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1833291                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356662                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7103630                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136525                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250687                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44579105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409227                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35442                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002850                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3288619                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99890                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.655633                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47885445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.459610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.945129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37461209     78.23%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           310057      0.65%     78.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           640144      1.34%     80.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           514075      1.07%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           529345      1.11%     82.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           422803      0.88%     83.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           657550      1.37%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217282      0.45%     85.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7132980     14.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47885445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107969034                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57519450                       # number of floating regfile writes
system.switch_cpus.idleCycles                   21269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1913                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111113                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.448035                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30918175                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7103630                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          985290                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366257                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           13                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254645                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69117768                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23814545                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11953                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69370582                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9509                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11987950                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17721                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12015699                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        81621                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1689170                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          696                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412857                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499920                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          696                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            2                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86779137                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68763936                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606196                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52605166                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.435372                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68891833                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63859636                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035763                       # number of integer regfile writes
system.switch_cpus.ipc                       0.626217                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.626217                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712064     14.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7721      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143252      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430969     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007095     17.31%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2282877      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283430      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21535610     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6820326      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69382537                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67524654                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132227616                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64334810                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005998                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3128530                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045091                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1331      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       369733     11.82%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       783839     25.05%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         269666      8.62%     45.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34870      1.11%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1494411     47.77%     94.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       174680      5.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4863518                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     57552475                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429126                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5798275                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69382537                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1685809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1044                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       782633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47885445                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.448927                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.391398                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31750583     66.31%     66.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2055490      4.29%     70.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2095702      4.38%     74.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1937015      4.05%     79.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2669741      5.58%     84.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2092686      4.37%     88.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2328032      4.86%     93.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1435556      3.00%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1520640      3.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47885445                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.448284                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250687                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        67861                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       284198                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31841242                       # number of misc regfile reads
system.switch_cpus.numCycles                 47906714                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13170873                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         727656                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3055170                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8840646                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         29027                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203776668                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179066                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705033                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8447302                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13684262                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17721                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23194379                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532205                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118428                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63482050                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11368819                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111659530                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137847588                       # The number of ROB writes
system.switch_cpus.timesIdled                     244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16993                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666634                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16993                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23953357000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             204100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        89964                       # Transaction distribution
system.membus.trans_dist::CleanEvict           195206                       # Transaction distribution
system.membus.trans_dist::ReadExReq             81079                       # Transaction distribution
system.membus.trans_dist::ReadExResp            81079                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        204100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       855528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       855528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 855528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24009152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24009152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24009152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            285179                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  285179    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              285179                       # Request fanout histogram
system.membus.reqLayer2.occupancy           979860000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1582280250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23953357000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23953357000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  23953357000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23953357000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       198012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          337                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          428072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           337                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240674                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28225856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28268992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          293103                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5757696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           626419                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027127                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.162454                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 609426     97.29%     97.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16993      2.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             626419                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          441702000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499471500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            505500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23953357000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          111                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        48027                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48138                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          111                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        48027                       # number of overall hits
system.l2.overall_hits::total                   48138                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          226                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       284952                       # number of demand (read+write) misses
system.l2.demand_misses::total                 285178                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          226                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       284952                       # number of overall misses
system.l2.overall_misses::total                285178                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     19480000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  29079295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29098775000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     19480000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  29079295000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29098775000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332979                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333316                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332979                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333316                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.670623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.855766                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855578                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.670623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.855766                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855578                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86194.690265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102049.801370                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102037.236393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86194.690265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102049.801370                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102037.236393                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               89964                       # number of writebacks
system.l2.writebacks::total                     89964                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       284952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            285178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       284952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           285178                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     17220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  26229765000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26246985000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     17220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  26229765000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26246985000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.670623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.855766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855578                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.670623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.855766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.855578                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76194.690265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92049.766276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92037.201327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76194.690265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92049.766276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92037.201327                       # average overall mshr miss latency
system.l2.replacements                         293103                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       108048                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           108048                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       108048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       108048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              337                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          337                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          337                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9060                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9060                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11226                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        81079                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               81079                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8063456500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8063456500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.878381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.878381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99451.849431                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99451.849431                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        81079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          81079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7252666500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7252666500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.878381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.878381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89451.849431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89451.849431                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     19480000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19480000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.670623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.670623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86194.690265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86194.690265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     17220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.670623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.670623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76194.690265                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76194.690265                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        36801                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36801                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       203873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          203873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21015838500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21015838500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.847092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103082.990391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103082.990391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       203873                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       203873                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18977098500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18977098500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.847092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.847092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93082.941341                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93082.941341                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23953357000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      665817                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    297199                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.240307                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      76.987629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.210723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4016.801648                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.980664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2564                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1626371                       # Number of tag accesses
system.l2.tags.data_accesses                  1626371                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23953357000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        14464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18236992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18251456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        14464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5757696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5757696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       284953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              285179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        89964                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89964                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       603840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    761354327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             761958167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       603840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           603840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      240371151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240371151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      240371151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       603840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    761354327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1002329319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     89964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    284871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000094927750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5435                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5434                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              586909                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84640                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      285179                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89964                       # Number of write requests accepted
system.mem_ctrls.readBursts                    285179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89964                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     82                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5484                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9087538750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1425485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14433107500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31875.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50625.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34645                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   67677                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                285179                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89964                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  160090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       272723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.011939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.623877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    74.914793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       234381     85.94%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21713      7.96%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11378      4.17%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3664      1.34%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1049      0.38%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          331      0.12%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          121      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           52      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           34      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       272723                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.455834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.819126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.860218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             2      0.04%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           120      2.21%      2.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           675     12.42%     14.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1368     25.17%     39.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1415     26.04%     65.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           868     15.97%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           550     10.12%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           246      4.53%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            82      1.51%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            49      0.90%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           26      0.48%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            7      0.13%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            5      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5434                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.553082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.524629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4066     74.81%     74.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.58%     76.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              969     17.83%     94.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              277      5.10%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.63%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5435                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18246208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5757440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18251456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5757696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       761.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    761.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23953068000                       # Total gap between requests
system.mem_ctrls.avgGap                      63850.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        14464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18231744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5757440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 603840.204944968689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 761135234.614505171776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 240360463.879864513874                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       284953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        89964                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7883000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14425224500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 583028082250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34880.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50623.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6480682.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1009403220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            536483970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1061489520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          242823960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1890632640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10757706330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        138967680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15637507320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.831556                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    273945250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    799760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22879651750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            937924680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            498507405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           974103060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          226798560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1890632640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10754765130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        141444480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15424175955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.925440                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    280635750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    799760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22872961250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32581045000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371693675938500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369188                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369180                       # number of overall hits
system.cpu.icache.overall_hits::total         4369188                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2866                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2866                       # number of overall misses
system.cpu.icache.overall_misses::total          2868                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    159710499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159710499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    159710499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159710499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372046                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372056                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372046                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372056                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000656                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000656                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000656                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000656                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55725.924285                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55687.063808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55725.924285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55687.063808                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          561                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.062500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2099                       # number of writebacks
system.cpu.icache.writebacks::total              2099                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          258                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          258                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          258                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          258                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2608                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2608                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2608                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2608                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    145517499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145517499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    145517499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145517499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55796.587040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55796.587040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55796.587040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55796.587040                       # average overall mshr miss latency
system.cpu.icache.replacements                   2099                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369188                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2866                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2868                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    159710499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159710499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000656                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000656                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55725.924285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55687.063808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          258                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    145517499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145517499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55796.587040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55796.587040                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371693675938500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.041426                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4371798                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2610                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1675.018391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.041398                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8746722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8746722                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371693675938500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371693675938500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371693675938500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371693675938500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371693675938500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371693675938500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371693675938500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37064584                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37064588                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37125230                       # number of overall hits
system.cpu.dcache.overall_hits::total        37125234                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       658269                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         658273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       671133                       # number of overall misses
system.cpu.dcache.overall_misses::total        671137                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58109085965                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58109085965                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58109085965                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58109085965                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37722853                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37722861                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37796363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37796371                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017450                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017450                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017757                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017757                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88275.592448                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88275.056041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86583.562371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86583.046330                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7586927                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            113165                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.043052                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       147615                       # number of writebacks
system.cpu.dcache.writebacks::total            147615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       212269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       212269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       212269                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       212269                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451443                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451443                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40625303465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40625303465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41108250465                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41108250465                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011823                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011823                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011944                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91088.124361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91088.124361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91059.669693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91059.669693                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450423                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28209924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28209928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       530212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        530216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46407771500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46407771500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28740136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28740144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87526.822290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87526.161979                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       212163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       212163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29054480500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29054480500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91352.214596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91352.214596                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128057                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128057                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11701314465                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11701314465                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91375.828459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91375.828459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127951                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127951                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11570822965                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11570822965                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90431.672789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90431.672789                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60646                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60646                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12864                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12864                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73510                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73510                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.174997                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.174997                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    482947000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    482947000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074044                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074044                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88728.091126                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88728.091126                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371693675938500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.089569                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37576681                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.236085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.089565                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          773                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76044189                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76044189                       # Number of data accesses

---------- End Simulation Statistics   ----------
