/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire [13:0] _03_;
  wire [26:0] _04_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [13:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [23:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [11:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [29:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = in_data[177] ? celloutsig_1_5z : celloutsig_1_1z;
  assign celloutsig_0_8z = celloutsig_0_0z[5] ? celloutsig_0_0z[15] : _00_;
  assign celloutsig_0_2z = celloutsig_0_0z[6] ? celloutsig_0_0z[11] : celloutsig_0_1z;
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[153] : celloutsig_1_0z);
  assign celloutsig_1_5z = !(celloutsig_1_3z[2] ? in_data[149] : in_data[126]);
  assign celloutsig_1_7z = !(celloutsig_1_6z ? in_data[123] : celloutsig_1_2z[7]);
  assign celloutsig_0_11z = ~(celloutsig_0_4z | celloutsig_0_1z);
  assign celloutsig_0_1z = celloutsig_0_0z[3] | ~(in_data[46]);
  assign celloutsig_1_0z = in_data[191] | in_data[110];
  assign celloutsig_0_15z = celloutsig_0_12z | celloutsig_0_14z;
  assign celloutsig_0_0z = in_data[50:35] + in_data[78:63];
  assign celloutsig_0_6z = _02_ + { in_data[95:85], celloutsig_0_1z };
  assign celloutsig_0_27z = { _00_, _03_[12:8], celloutsig_0_22z, celloutsig_0_15z } + { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_17z };
  reg [26:0] _18_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 27'h0000000;
    else _18_ <= { celloutsig_0_0z[9:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _04_[26:21], _02_, _01_, _04_[7], _00_, _03_[12:8], _04_[0] } = _18_;
  assign celloutsig_0_13z = { celloutsig_0_6z[5:2], celloutsig_0_2z } & celloutsig_0_7z;
  assign celloutsig_0_19z = { celloutsig_0_6z[8:2], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_13z } === { celloutsig_0_9z[8:2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_0_25z = { in_data[95:90], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_18z } === { celloutsig_0_9z[8:5], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_29z = { celloutsig_0_0z[4:1], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_18z } === { celloutsig_0_22z[4:1], celloutsig_0_15z, celloutsig_0_24z };
  assign celloutsig_0_5z = in_data[43:36] > in_data[88:81];
  assign celloutsig_0_10z = { celloutsig_0_9z[6:4], celloutsig_0_8z, celloutsig_0_7z } > { celloutsig_0_0z[11:6], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_9z[6:0], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_7z } <= { celloutsig_0_0z[12:2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_65z = { celloutsig_0_0z[11:3], celloutsig_0_47z } && { celloutsig_0_22z[5:3], celloutsig_0_49z, celloutsig_0_32z };
  assign celloutsig_0_16z = { celloutsig_0_0z[11:9], celloutsig_0_15z, celloutsig_0_10z } && { celloutsig_0_9z[8:5], celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_9z[10:9], celloutsig_0_8z } && { celloutsig_0_27z[7], celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_0_64z = celloutsig_0_31z[11:9] < { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_1_13z = { celloutsig_1_10z[5:4], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z } < { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_47z = celloutsig_0_14z & ~(celloutsig_0_2z);
  assign celloutsig_0_4z = celloutsig_0_1z & ~(celloutsig_0_2z);
  assign celloutsig_0_17z = celloutsig_0_15z & ~(celloutsig_0_16z);
  assign celloutsig_0_21z = in_data[34] & ~(celloutsig_0_5z);
  assign celloutsig_0_30z = { _04_[25:21], _02_, _01_, _04_[7], _00_, _03_[12:10], celloutsig_0_25z } % { 1'h1, _04_[24:21], _02_, _01_, _04_[7], _00_, _03_[12:10], celloutsig_0_17z };
  assign celloutsig_1_8z = { in_data[122:108], celloutsig_1_5z } != { in_data[158:152], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[100:96], celloutsig_1_8z } != { celloutsig_1_9z[5:4], celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_5z };
  assign celloutsig_0_23z = { _04_[25:23], celloutsig_0_20z } != celloutsig_0_0z[13:10];
  assign celloutsig_1_2z = - in_data[154:135];
  assign celloutsig_1_4z = - celloutsig_1_2z[10:8];
  assign celloutsig_1_12z = - { in_data[99:97], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_0_32z = - { celloutsig_0_9z[5], celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_1_19z = { in_data[130:110], celloutsig_1_1z } | { celloutsig_1_2z[16:5], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_22z = { celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_10z } | { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_31z = { celloutsig_0_7z[2:0], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_23z } | { celloutsig_0_30z[15:9], celloutsig_0_13z };
  assign celloutsig_1_16z = & { celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_0_12z = & { _03_[11:8], _04_[0] };
  assign celloutsig_0_18z = & celloutsig_0_13z;
  assign celloutsig_1_6z = celloutsig_1_3z[1] & celloutsig_1_1z;
  assign celloutsig_0_20z = celloutsig_0_11z & celloutsig_0_14z;
  assign celloutsig_1_3z = { in_data[98], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } >> in_data[188:184];
  assign celloutsig_0_7z = { celloutsig_0_0z[4:1], celloutsig_0_4z } >> celloutsig_0_0z[9:5];
  assign celloutsig_0_9z = { _04_[23:21], _02_[11:4], celloutsig_0_2z, celloutsig_0_8z } >> { _04_[7], _00_, _03_[12:8], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_24z = { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_21z } << _04_[25:22];
  always_latch
    if (!clkin_data[32]) celloutsig_1_9z = 7'h00;
    else if (clkin_data[96]) celloutsig_1_9z = in_data[138:132];
  always_latch
    if (!clkin_data[32]) celloutsig_1_10z = 30'h00000000;
    else if (clkin_data[96]) celloutsig_1_10z = { celloutsig_1_4z[2:1], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_49z = ~((celloutsig_0_6z[10] & in_data[19]) | (celloutsig_0_30z[19] & celloutsig_0_2z));
  assign celloutsig_1_14z = ~((celloutsig_1_7z & celloutsig_1_13z) | (celloutsig_1_7z & celloutsig_1_10z[25]));
  assign { _03_[13], _03_[7:0] } = { _00_, celloutsig_0_22z, celloutsig_0_15z };
  assign { _04_[20:8], _04_[6:1] } = { _02_, _01_, _00_, _03_[12:8] };
  assign { out_data[128], out_data[117:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
