#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 26 08:51:55 2022
# Process ID: 312
# Current directory: D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2936 D:\88-ISE_share\GIT_QSPI_SIMULATOR_V30\SIM\vivado_sim\ip_vivado.xpr
# Log file: D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim/vivado.log
# Journal file: D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim/ip_vivado.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim/tb_fpga_sdram_top_behav.wcfg
source tb_fpga_qspi_sim.tcl
run 500 us
relaunch_sim
run 500 us
current_wave_config {tb_fpga_sdram_top_behav.wcfg}
add_wave {{/tb_fpga_qspi_sim/ph_sd_clk}} 
save_wave_config {D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim/tb_fpga_sdram_top_behav.wcfg}
relaunch_sim
run 500 us
current_wave_config {tb_fpga_sdram_top_behav.wcfg}
add_wave {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/clk}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/rst_n}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/init_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/work_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/cur_init_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/cur_work_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sdram_r_wn}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sdram_data_i_valid}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sdram_data_i}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sdram_data_o}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sdram_data_oe}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sys_wraddr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sys_rdaddr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sdram_rd_req}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sdram_rd_ack}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sdram_wr_req}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sdram_wr_data_valid}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sdram_wr_ack}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/end_tread}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/end_twrite}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/wr_data}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/wr_addr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/wr_valid}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/wr_ready}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/rd_addr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/rd_avalid}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/rd_aready}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/rd_data}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/rd_valid}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/rd_ready}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sys_rdaddr_r}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sys_wraddr_r}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/rd_cnt}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/wr_cnt}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/cur_end_tread}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/cur_end_twrite}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/rd_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sd_rcnt}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/temp_rdata}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/i}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/wr_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/temp_wdata}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/j}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/w_idx}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sd_rd_finished}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/sd_wr_finished}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/end_rdata}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/wdata_valid}} 
save_wave_config {D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim/tb_fpga_sdram_top_behav.wcfg}
restart
restart
run 500 us
current_wave_config {tb_fpga_sdram_top_behav.wcfg}
add_wave {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/clk}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/rst_n}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_cke}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_csn}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_rasn}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_casn}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_wen}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_ba}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_addr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/init_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/work_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_r_wn}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sys_wraddr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sys_rdaddr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_cmd_r}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_ba_r}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sdram_addr_r}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_cmd_inst/sys_addr}} 
restart
restart
run 500 us
relaunch_sim
save_wave_config {D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim/tb_fpga_sdram_top_behav.wcfg}
relaunch_sim
run 500 us
save_wave_config {D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim/tb_fpga_sdram_top_behav.wcfg}
relaunch_sim
relaunch_sim
run 500 us
current_wave_config {tb_fpga_sdram_top_behav.wcfg}
add_wave {{/tb_fpga_qspi_sim/sdram_module_inst/Clk}} 
relaunch_sim
run 500 us
relaunch_sim
run 500 us
current_wave_config {tb_fpga_sdram_top_behav.wcfg}
add_wave {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/clk}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/rst_n}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/sdram_init_done}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/init_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/work_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/cur_init_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/cur_work_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/end_trp}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/end_trfc}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/end_tmrd}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/end_trcd}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/end_tcl}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/end_tread}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/end_twait}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/end_twrite}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/end_tdal}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/done_200us}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/ref_domain}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/sdram_ref_req}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/sdram_ref_ack}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/sdram_r_wn}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/sdram_rd_req}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/sdram_rd_ack}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/sdram_wr_req}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/sdram_wr_data_valid}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/sdram_wr_ack}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/init_state_r}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/sdram_ctrl_inst/sdram_core_inst/work_state_r}} 
save_wave_config {D:/88-ISE_share/GIT_QSPI_SIMULATOR_V30/SIM/vivado_sim/tb_fpga_sdram_top_behav.wcfg}
restart
restart
run 500 us
current_wave_config {tb_fpga_sdram_top_behav.wcfg}
add_wave {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/rst_n}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/qspi_cmd_flag}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/qspi_rd_addr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/qspi_rd_req}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/qspi_rd_busy}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/qspi_clk}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_ren}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_raddr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_rdata}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/sdram_clk}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/rd_addr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/rd_avalid}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/rd_aready}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/rd_data}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/rd_valid}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/rd_ready}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/qspi_rd_req0}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/qspi_rd_req1}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/qspi_rd_posedge}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/rd_bl}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/rd_state}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/rd_cnt}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_waddr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_wen}} 
current_wave_config {tb_fpga_sdram_top_behav.wcfg}
add_wave {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/wclk}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/wrstn}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/wen}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/waddr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/wdata}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/rclk}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/rrstn}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/ren}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/raddr}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/rdata}} {{/tb_fpga_qspi_sim/qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/rammem}} 
relaunch_sim
run 500 us
close_sim
