# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1120 \
    name bitcast_ln514_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_1 \
    op interface \
    ports { bitcast_ln514_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1121 \
    name bitcast_ln514_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_3 \
    op interface \
    ports { bitcast_ln514_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1122 \
    name bitcast_ln514_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_5 \
    op interface \
    ports { bitcast_ln514_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1123 \
    name bitcast_ln514_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_7 \
    op interface \
    ports { bitcast_ln514_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1124 \
    name bitcast_ln514_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_9 \
    op interface \
    ports { bitcast_ln514_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1125 \
    name bitcast_ln514_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_11 \
    op interface \
    ports { bitcast_ln514_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1126 \
    name bitcast_ln514_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_13 \
    op interface \
    ports { bitcast_ln514_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1127 \
    name bitcast_ln514_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_15 \
    op interface \
    ports { bitcast_ln514_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1128 \
    name bitcast_ln514_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_17 \
    op interface \
    ports { bitcast_ln514_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1129 \
    name bitcast_ln514_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_19 \
    op interface \
    ports { bitcast_ln514_19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1130 \
    name bitcast_ln514_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_21 \
    op interface \
    ports { bitcast_ln514_21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1131 \
    name bitcast_ln514_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_23 \
    op interface \
    ports { bitcast_ln514_23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1132 \
    name bitcast_ln514_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_25 \
    op interface \
    ports { bitcast_ln514_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1133 \
    name bitcast_ln514_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_27 \
    op interface \
    ports { bitcast_ln514_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1134 \
    name bitcast_ln514_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_29 \
    op interface \
    ports { bitcast_ln514_29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1135 \
    name bitcast_ln514_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_31 \
    op interface \
    ports { bitcast_ln514_31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1136 \
    name bitcast_ln514_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_33 \
    op interface \
    ports { bitcast_ln514_33 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1137 \
    name bitcast_ln514_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_35 \
    op interface \
    ports { bitcast_ln514_35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1138 \
    name bitcast_ln514_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_37 \
    op interface \
    ports { bitcast_ln514_37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1139 \
    name bitcast_ln514_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_39 \
    op interface \
    ports { bitcast_ln514_39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1140 \
    name bitcast_ln514_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_41 \
    op interface \
    ports { bitcast_ln514_41 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1141 \
    name bitcast_ln514_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_43 \
    op interface \
    ports { bitcast_ln514_43 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1142 \
    name bitcast_ln514_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_45 \
    op interface \
    ports { bitcast_ln514_45 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1143 \
    name bitcast_ln514_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_47 \
    op interface \
    ports { bitcast_ln514_47 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1144 \
    name bitcast_ln514_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_49 \
    op interface \
    ports { bitcast_ln514_49 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1145 \
    name bitcast_ln514_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_51 \
    op interface \
    ports { bitcast_ln514_51 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1146 \
    name bitcast_ln514_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_53 \
    op interface \
    ports { bitcast_ln514_53 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1147 \
    name bitcast_ln514_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_55 \
    op interface \
    ports { bitcast_ln514_55 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1148 \
    name bitcast_ln514_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_57 \
    op interface \
    ports { bitcast_ln514_57 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1149 \
    name bitcast_ln514_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_59 \
    op interface \
    ports { bitcast_ln514_59 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1150 \
    name bitcast_ln514_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_61 \
    op interface \
    ports { bitcast_ln514_61 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1151 \
    name bitcast_ln514_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_63 \
    op interface \
    ports { bitcast_ln514_63 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1152 \
    name bitcast_ln514_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_65 \
    op interface \
    ports { bitcast_ln514_65 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1153 \
    name bitcast_ln514_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_67 \
    op interface \
    ports { bitcast_ln514_67 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1154 \
    name bitcast_ln514_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_69 \
    op interface \
    ports { bitcast_ln514_69 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1155 \
    name bitcast_ln514_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_71 \
    op interface \
    ports { bitcast_ln514_71 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1156 \
    name bitcast_ln514_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_73 \
    op interface \
    ports { bitcast_ln514_73 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1157 \
    name bitcast_ln514_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_75 \
    op interface \
    ports { bitcast_ln514_75 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1158 \
    name bitcast_ln514_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_77 \
    op interface \
    ports { bitcast_ln514_77 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1159 \
    name bitcast_ln514_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_79 \
    op interface \
    ports { bitcast_ln514_79 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1160 \
    name bitcast_ln514_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_81 \
    op interface \
    ports { bitcast_ln514_81 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1161 \
    name bitcast_ln514_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_83 \
    op interface \
    ports { bitcast_ln514_83 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1162 \
    name bitcast_ln514_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_85 \
    op interface \
    ports { bitcast_ln514_85 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1163 \
    name bitcast_ln514_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_87 \
    op interface \
    ports { bitcast_ln514_87 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1164 \
    name bitcast_ln514_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_89 \
    op interface \
    ports { bitcast_ln514_89 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1165 \
    name bitcast_ln514_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_91 \
    op interface \
    ports { bitcast_ln514_91 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1166 \
    name bitcast_ln514_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_93 \
    op interface \
    ports { bitcast_ln514_93 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1167 \
    name bitcast_ln514_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_95 \
    op interface \
    ports { bitcast_ln514_95 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1168 \
    name bitcast_ln514_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_97 \
    op interface \
    ports { bitcast_ln514_97 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1169 \
    name bitcast_ln514_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_99 \
    op interface \
    ports { bitcast_ln514_99 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1170 \
    name bitcast_ln514_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_101 \
    op interface \
    ports { bitcast_ln514_101 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1171 \
    name bitcast_ln514_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_103 \
    op interface \
    ports { bitcast_ln514_103 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1172 \
    name bitcast_ln514_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_105 \
    op interface \
    ports { bitcast_ln514_105 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1173 \
    name bitcast_ln514_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_107 \
    op interface \
    ports { bitcast_ln514_107 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1174 \
    name bitcast_ln514_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_109 \
    op interface \
    ports { bitcast_ln514_109 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1175 \
    name bitcast_ln514_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_111 \
    op interface \
    ports { bitcast_ln514_111 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1176 \
    name bitcast_ln514_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_113 \
    op interface \
    ports { bitcast_ln514_113 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1177 \
    name bitcast_ln514_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_115 \
    op interface \
    ports { bitcast_ln514_115 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1178 \
    name bitcast_ln514_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_117 \
    op interface \
    ports { bitcast_ln514_117 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1179 \
    name bitcast_ln514_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_119 \
    op interface \
    ports { bitcast_ln514_119 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1180 \
    name bitcast_ln514_121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_121 \
    op interface \
    ports { bitcast_ln514_121 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1181 \
    name bitcast_ln514_123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_123 \
    op interface \
    ports { bitcast_ln514_123 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1182 \
    name bitcast_ln514_125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_125 \
    op interface \
    ports { bitcast_ln514_125 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1183 \
    name bitcast_ln514_127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitcast_ln514_127 \
    op interface \
    ports { bitcast_ln514_127 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1184 \
    name sum_row_63_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_63_out \
    op interface \
    ports { sum_row_63_out { O 32 vector } sum_row_63_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1185 \
    name sum_row_62_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_62_out \
    op interface \
    ports { sum_row_62_out { O 32 vector } sum_row_62_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1186 \
    name sum_row_61_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_61_out \
    op interface \
    ports { sum_row_61_out { O 32 vector } sum_row_61_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1187 \
    name sum_row_60_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_60_out \
    op interface \
    ports { sum_row_60_out { O 32 vector } sum_row_60_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1188 \
    name sum_row_59_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_59_out \
    op interface \
    ports { sum_row_59_out { O 32 vector } sum_row_59_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1189 \
    name sum_row_58_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_58_out \
    op interface \
    ports { sum_row_58_out { O 32 vector } sum_row_58_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1190 \
    name sum_row_57_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_57_out \
    op interface \
    ports { sum_row_57_out { O 32 vector } sum_row_57_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1191 \
    name sum_row_56_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_56_out \
    op interface \
    ports { sum_row_56_out { O 32 vector } sum_row_56_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1192 \
    name sum_row_55_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_55_out \
    op interface \
    ports { sum_row_55_out { O 32 vector } sum_row_55_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1193 \
    name sum_row_54_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_54_out \
    op interface \
    ports { sum_row_54_out { O 32 vector } sum_row_54_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1194 \
    name sum_row_53_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_53_out \
    op interface \
    ports { sum_row_53_out { O 32 vector } sum_row_53_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1195 \
    name sum_row_52_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_52_out \
    op interface \
    ports { sum_row_52_out { O 32 vector } sum_row_52_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1196 \
    name sum_row_51_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_51_out \
    op interface \
    ports { sum_row_51_out { O 32 vector } sum_row_51_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1197 \
    name sum_row_50_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_50_out \
    op interface \
    ports { sum_row_50_out { O 32 vector } sum_row_50_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1198 \
    name sum_row_49_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_49_out \
    op interface \
    ports { sum_row_49_out { O 32 vector } sum_row_49_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1199 \
    name sum_row_48_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_48_out \
    op interface \
    ports { sum_row_48_out { O 32 vector } sum_row_48_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1200 \
    name sum_row_47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_47_out \
    op interface \
    ports { sum_row_47_out { O 32 vector } sum_row_47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1201 \
    name sum_row_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_46_out \
    op interface \
    ports { sum_row_46_out { O 32 vector } sum_row_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1202 \
    name sum_row_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_45_out \
    op interface \
    ports { sum_row_45_out { O 32 vector } sum_row_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1203 \
    name sum_row_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_44_out \
    op interface \
    ports { sum_row_44_out { O 32 vector } sum_row_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1204 \
    name sum_row_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_43_out \
    op interface \
    ports { sum_row_43_out { O 32 vector } sum_row_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1205 \
    name sum_row_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_42_out \
    op interface \
    ports { sum_row_42_out { O 32 vector } sum_row_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1206 \
    name sum_row_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_41_out \
    op interface \
    ports { sum_row_41_out { O 32 vector } sum_row_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1207 \
    name sum_row_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_40_out \
    op interface \
    ports { sum_row_40_out { O 32 vector } sum_row_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1208 \
    name sum_row_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_39_out \
    op interface \
    ports { sum_row_39_out { O 32 vector } sum_row_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1209 \
    name sum_row_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_38_out \
    op interface \
    ports { sum_row_38_out { O 32 vector } sum_row_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1210 \
    name sum_row_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_37_out \
    op interface \
    ports { sum_row_37_out { O 32 vector } sum_row_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1211 \
    name sum_row_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_36_out \
    op interface \
    ports { sum_row_36_out { O 32 vector } sum_row_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1212 \
    name sum_row_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_35_out \
    op interface \
    ports { sum_row_35_out { O 32 vector } sum_row_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1213 \
    name sum_row_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_34_out \
    op interface \
    ports { sum_row_34_out { O 32 vector } sum_row_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1214 \
    name sum_row_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_33_out \
    op interface \
    ports { sum_row_33_out { O 32 vector } sum_row_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1215 \
    name sum_row_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_32_out \
    op interface \
    ports { sum_row_32_out { O 32 vector } sum_row_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1216 \
    name sum_row_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_31_out \
    op interface \
    ports { sum_row_31_out { O 32 vector } sum_row_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1217 \
    name sum_row_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_30_out \
    op interface \
    ports { sum_row_30_out { O 32 vector } sum_row_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1218 \
    name sum_row_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_29_out \
    op interface \
    ports { sum_row_29_out { O 32 vector } sum_row_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1219 \
    name sum_row_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_28_out \
    op interface \
    ports { sum_row_28_out { O 32 vector } sum_row_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1220 \
    name sum_row_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_27_out \
    op interface \
    ports { sum_row_27_out { O 32 vector } sum_row_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1221 \
    name sum_row_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_26_out \
    op interface \
    ports { sum_row_26_out { O 32 vector } sum_row_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1222 \
    name sum_row_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_25_out \
    op interface \
    ports { sum_row_25_out { O 32 vector } sum_row_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1223 \
    name sum_row_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_24_out \
    op interface \
    ports { sum_row_24_out { O 32 vector } sum_row_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1224 \
    name sum_row_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_23_out \
    op interface \
    ports { sum_row_23_out { O 32 vector } sum_row_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1225 \
    name sum_row_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_22_out \
    op interface \
    ports { sum_row_22_out { O 32 vector } sum_row_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1226 \
    name sum_row_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_21_out \
    op interface \
    ports { sum_row_21_out { O 32 vector } sum_row_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1227 \
    name sum_row_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_20_out \
    op interface \
    ports { sum_row_20_out { O 32 vector } sum_row_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1228 \
    name sum_row_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_19_out \
    op interface \
    ports { sum_row_19_out { O 32 vector } sum_row_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1229 \
    name sum_row_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_18_out \
    op interface \
    ports { sum_row_18_out { O 32 vector } sum_row_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1230 \
    name sum_row_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_17_out \
    op interface \
    ports { sum_row_17_out { O 32 vector } sum_row_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1231 \
    name sum_row_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_16_out \
    op interface \
    ports { sum_row_16_out { O 32 vector } sum_row_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1232 \
    name sum_row_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_15_out \
    op interface \
    ports { sum_row_15_out { O 32 vector } sum_row_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1233 \
    name sum_row_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_14_out \
    op interface \
    ports { sum_row_14_out { O 32 vector } sum_row_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1234 \
    name sum_row_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_13_out \
    op interface \
    ports { sum_row_13_out { O 32 vector } sum_row_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1235 \
    name sum_row_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_12_out \
    op interface \
    ports { sum_row_12_out { O 32 vector } sum_row_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1236 \
    name sum_row_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_11_out \
    op interface \
    ports { sum_row_11_out { O 32 vector } sum_row_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1237 \
    name sum_row_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_10_out \
    op interface \
    ports { sum_row_10_out { O 32 vector } sum_row_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1238 \
    name sum_row_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_9_out \
    op interface \
    ports { sum_row_9_out { O 32 vector } sum_row_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1239 \
    name sum_row_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_8_out \
    op interface \
    ports { sum_row_8_out { O 32 vector } sum_row_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1240 \
    name sum_row_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_7_out \
    op interface \
    ports { sum_row_7_out { O 32 vector } sum_row_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1241 \
    name sum_row_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_6_out \
    op interface \
    ports { sum_row_6_out { O 32 vector } sum_row_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1242 \
    name sum_row_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_5_out \
    op interface \
    ports { sum_row_5_out { O 32 vector } sum_row_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1243 \
    name sum_row_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_4_out \
    op interface \
    ports { sum_row_4_out { O 32 vector } sum_row_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1244 \
    name sum_row_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_3_out \
    op interface \
    ports { sum_row_3_out { O 32 vector } sum_row_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1245 \
    name sum_row_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_2_out \
    op interface \
    ports { sum_row_2_out { O 32 vector } sum_row_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1246 \
    name sum_row_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_1_out \
    op interface \
    ports { sum_row_1_out { O 32 vector } sum_row_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1247 \
    name sum_row_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_row_out \
    op interface \
    ports { sum_row_out { O 32 vector } sum_row_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


