#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 20 15:07:43 2022
# Process ID: 19336
# Current directory: D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1
# Command line: vivado.exe -log design_mb_tg_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_mb_tg_wrapper.tcl
# Log file: D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/design_mb_tg_wrapper.vds
# Journal file: D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_mb_tg_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.559 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_FndController'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_BCDtoFND'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_tickgenerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2020/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1060.559 ; gain = 0.000
Command: synth_design -top design_mb_tg_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19816
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_wrapper' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/hdl/design_mb_tg_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx_2020/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx_2020/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_AXI4_TickGenerator_0_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_AXI4_TickGenerator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_AXI4_TickGenerator_0_0' (2#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_AXI4_TickGenerator_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_AXI4_fndController_0_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_AXI4_fndController_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_AXI4_fndController_0_0' (3#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_AXI4_fndController_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_axi_gpio_0_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_axi_gpio_0_0' (4#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_axi_gpio_1_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_axi_gpio_1_0' (5#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_axi_gpio_2_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_axi_gpio_2_0' (6#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_axi_uartlite_0_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_axi_uartlite_0_0' (7#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_mb_tg_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:350]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_mb_tg_axi_uartlite_0_0' has 22 connections declared, but only 21 given [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:350]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_clk_wiz_1_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_clk_wiz_1_0' (8#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_mdm_1_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_mdm_1_0' (9#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_microblaze_0_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_microblaze_0_0' (10#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'design_mb_tg_microblaze_0_0' is unconnected for instance 'microblaze_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:390]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_mb_tg_microblaze_0_0' has 52 connections declared, but only 51 given [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:390]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_microblaze_0_axi_periph_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:617]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1JU1D0X' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:1611]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1JU1D0X' (11#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:1611]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1PM978X' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:1757]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1PM978X' (12#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:1757]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1S7LPKH' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:1889]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1S7LPKH' (13#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:1889]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1UNXPPT' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2021]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1UNXPPT' (14#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2021]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_15ICJ01' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2153]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_15ICJ01' (15#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2153]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_109II9D' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2299]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_109II9D' (16#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2299]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MXCSF6' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2665]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1MXCSF6' (17#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2665]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_xbar_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_xbar_0' (18#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_arprot' does not match port width (18) of module 'design_mb_tg_xbar_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:1572]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_awprot' does not match port width (18) of module 'design_mb_tg_xbar_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_microblaze_0_axi_periph_0' (19#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:617]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_FJYF6M' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2431]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_dlmb_bram_if_cntlr_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_dlmb_bram_if_cntlr_0' (20#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_dlmb_v10_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_dlmb_v10_0' (21#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_mb_tg_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2577]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_mb_tg_dlmb_v10_0' has 25 connections declared, but only 24 given [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2577]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_ilmb_bram_if_cntlr_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_ilmb_bram_if_cntlr_0' (22#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_ilmb_v10_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_ilmb_v10_0' (23#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_mb_tg_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2623]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_mb_tg_ilmb_v10_0' has 25 connections declared, but only 24 given [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2623]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_lmb_bram_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_lmb_bram_0' (24#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_mb_tg_lmb_bram_0' is unconnected for instance 'lmb_bram' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2648]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_mb_tg_lmb_bram_0' is unconnected for instance 'lmb_bram' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2648]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_mb_tg_lmb_bram_0' has 16 connections declared, but only 14 given [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2648]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_FJYF6M' (25#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:2431]
INFO: [Synth 8-6157] synthesizing module 'design_mb_tg_rst_clk_wiz_1_100M_0' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_rst_clk_wiz_1_100M_0' (26#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/.Xil/Vivado-19336-LAPTOP-F74GHAFM/realtime/design_mb_tg_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_mb_tg_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:606]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_mb_tg_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:606]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'design_mb_tg_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:606]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg' (27#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/synth/design_mb_tg.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_mb_tg_wrapper' (28#1) [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/hdl/design_mb_tg_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.266 ; gain = 56.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.266 ; gain = 56.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.266 ; gain = 56.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1117.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_microblaze_0_0/design_mb_tg_microblaze_0_0/design_mb_tg_microblaze_0_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_microblaze_0_0/design_mb_tg_microblaze_0_0/design_mb_tg_microblaze_0_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_dlmb_v10_0/design_mb_tg_dlmb_v10_0/design_mb_tg_dlmb_v10_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_dlmb_v10_0/design_mb_tg_dlmb_v10_0/design_mb_tg_dlmb_v10_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_ilmb_v10_0/design_mb_tg_ilmb_v10_0/design_mb_tg_dlmb_v10_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_ilmb_v10_0/design_mb_tg_ilmb_v10_0/design_mb_tg_dlmb_v10_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_dlmb_bram_if_cntlr_0/design_mb_tg_dlmb_bram_if_cntlr_0/design_mb_tg_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_dlmb_bram_if_cntlr_0/design_mb_tg_dlmb_bram_if_cntlr_0/design_mb_tg_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_dlmb_bram_if_cntlr_0/design_mb_tg_dlmb_bram_if_cntlr_0/design_mb_tg_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_ilmb_bram_if_cntlr_0/design_mb_tg_ilmb_bram_if_cntlr_0/design_mb_tg_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_ilmb_bram_if_cntlr_0/design_mb_tg_ilmb_bram_if_cntlr_0/design_mb_tg_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_ilmb_bram_if_cntlr_0/design_mb_tg_ilmb_bram_if_cntlr_0/design_mb_tg_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_lmb_bram_0/design_mb_tg_lmb_bram_0/design_mb_tg_lmb_bram_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_lmb_bram_0/design_mb_tg_lmb_bram_0/design_mb_tg_lmb_bram_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0_in_context.xdc] for cell 'design_mb_tg_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0_in_context.xdc] for cell 'design_mb_tg_i/mdm_1'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0_in_context.xdc] for cell 'design_mb_tg_i/clk_wiz_1'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0_in_context.xdc:4]
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0_in_context.xdc] for cell 'design_mb_tg_i/clk_wiz_1'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_rst_clk_wiz_1_100M_0/design_mb_tg_rst_clk_wiz_1_100M_0/design_mb_tg_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_mb_tg_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_rst_clk_wiz_1_100M_0/design_mb_tg_rst_clk_wiz_1_100M_0/design_mb_tg_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_mb_tg_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_0_0/design_mb_tg_axi_gpio_0_0/design_mb_tg_axi_gpio_0_0_in_context.xdc] for cell 'design_mb_tg_i/axi_gpio_0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_0_0/design_mb_tg_axi_gpio_0_0/design_mb_tg_axi_gpio_0_0_in_context.xdc] for cell 'design_mb_tg_i/axi_gpio_0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_1_0/design_mb_tg_axi_gpio_1_0/design_mb_tg_axi_gpio_1_0_in_context.xdc] for cell 'design_mb_tg_i/axi_gpio_1'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_1_0/design_mb_tg_axi_gpio_1_0/design_mb_tg_axi_gpio_1_0_in_context.xdc] for cell 'design_mb_tg_i/axi_gpio_1'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_uartlite_0_0/design_mb_tg_axi_uartlite_0_0/design_mb_tg_axi_uartlite_0_0_in_context.xdc] for cell 'design_mb_tg_i/axi_uartlite_0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_uartlite_0_0/design_mb_tg_axi_uartlite_0_0/design_mb_tg_axi_uartlite_0_0_in_context.xdc] for cell 'design_mb_tg_i/axi_uartlite_0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_xbar_0/design_mb_tg_xbar_0/design_mb_tg_xbar_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_xbar_0/design_mb_tg_xbar_0/design_mb_tg_xbar_0_in_context.xdc] for cell 'design_mb_tg_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_AXI4_TickGenerator_0_0/design_mb_tg_AXI4_TickGenerator_0_0/design_mb_tg_AXI4_TickGenerator_0_0_in_context.xdc] for cell 'design_mb_tg_i/AXI4_TickGenerator_0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_AXI4_TickGenerator_0_0/design_mb_tg_AXI4_TickGenerator_0_0/design_mb_tg_AXI4_TickGenerator_0_0_in_context.xdc] for cell 'design_mb_tg_i/AXI4_TickGenerator_0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_AXI4_fndController_0_0/design_mb_tg_AXI4_fndController_0_0/design_mb_tg_AXI4_fndController_0_0_in_context.xdc] for cell 'design_mb_tg_i/AXI4_fndController_0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_AXI4_fndController_0_0/design_mb_tg_AXI4_fndController_0_0/design_mb_tg_AXI4_fndController_0_0_in_context.xdc] for cell 'design_mb_tg_i/AXI4_fndController_0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_2_0/design_mb_tg_axi_gpio_2_0/design_mb_tg_axi_gpio_2_0_in_context.xdc] for cell 'design_mb_tg_i/axi_gpio_2'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_2_0/design_mb_tg_axi_gpio_2_0/design_mb_tg_axi_gpio_2_0_in_context.xdc] for cell 'design_mb_tg_i/axi_gpio_2'
Parsing XDC File [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_mb_tg_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_mb_tg_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1215.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 14 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1215.758 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_mb_tg_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.816 ; gain = 157.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.816 ; gain = 157.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_mb_tg_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/AXI4_TickGenerator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/AXI4_fndController_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_mb_tg_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.816 ; gain = 157.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.816 ; gain = 157.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1217.816 ; gain = 157.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1217.816 ; gain = 157.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1217.816 ; gain = 157.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1217.816 ; gain = 157.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1223.562 ; gain = 163.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1223.562 ; gain = 163.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1223.562 ; gain = 163.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1223.562 ; gain = 163.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1223.562 ; gain = 163.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1223.562 ; gain = 163.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |design_mb_tg_xbar_0                 |         1|
|2     |design_mb_tg_AXI4_TickGenerator_0_0 |         1|
|3     |design_mb_tg_AXI4_fndController_0_0 |         1|
|4     |design_mb_tg_axi_gpio_0_0           |         1|
|5     |design_mb_tg_axi_gpio_1_0           |         1|
|6     |design_mb_tg_axi_gpio_2_0           |         1|
|7     |design_mb_tg_axi_uartlite_0_0       |         1|
|8     |design_mb_tg_clk_wiz_1_0            |         1|
|9     |design_mb_tg_mdm_1_0                |         1|
|10    |design_mb_tg_microblaze_0_0         |         1|
|11    |design_mb_tg_rst_clk_wiz_1_100M_0   |         1|
|12    |design_mb_tg_dlmb_bram_if_cntlr_0   |         1|
|13    |design_mb_tg_dlmb_v10_0             |         1|
|14    |design_mb_tg_ilmb_bram_if_cntlr_0   |         1|
|15    |design_mb_tg_ilmb_v10_0             |         1|
|16    |design_mb_tg_lmb_bram_0             |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_mb_tg_AXI4_TickGenerator_0 |     1|
|2     |design_mb_tg_AXI4_fndController_0 |     1|
|3     |design_mb_tg_axi_gpio_0           |     1|
|4     |design_mb_tg_axi_gpio_1           |     1|
|5     |design_mb_tg_axi_gpio_2           |     1|
|6     |design_mb_tg_axi_uartlite_0       |     1|
|7     |design_mb_tg_clk_wiz_1            |     1|
|8     |design_mb_tg_dlmb_bram_if_cntlr   |     1|
|9     |design_mb_tg_dlmb_v10             |     1|
|10    |design_mb_tg_ilmb_bram_if_cntlr   |     1|
|11    |design_mb_tg_ilmb_v10             |     1|
|12    |design_mb_tg_lmb_bram             |     1|
|13    |design_mb_tg_mdm_1                |     1|
|14    |design_mb_tg_microblaze_0         |     1|
|15    |design_mb_tg_rst_clk_wiz_1_100M   |     1|
|16    |design_mb_tg_xbar                 |     1|
|17    |IBUF                              |     2|
|18    |IOBUF                             |    14|
|19    |OBUF                              |    13|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1223.562 ; gain = 163.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1223.562 ; gain = 62.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1223.562 ; gain = 163.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1223.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1241.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 1241.246 ; gain = 180.688
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/synth_1/design_mb_tg_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_mb_tg_wrapper_utilization_synth.rpt -pb design_mb_tg_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 15:09:42 2022...
