// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_retransmit_timer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng2timer_clearRetransmitTimer_dout,
        rxEng2timer_clearRetransmitTimer_num_data_valid,
        rxEng2timer_clearRetransmitTimer_fifo_cap,
        rxEng2timer_clearRetransmitTimer_empty_n,
        rxEng2timer_clearRetransmitTimer_read,
        txEng2timer_setRetransmitTimer_dout,
        txEng2timer_setRetransmitTimer_num_data_valid,
        txEng2timer_setRetransmitTimer_fifo_cap,
        txEng2timer_setRetransmitTimer_empty_n,
        txEng2timer_setRetransmitTimer_read,
        rtTimer2eventEng_setEvent_din,
        rtTimer2eventEng_setEvent_num_data_valid,
        rtTimer2eventEng_setEvent_fifo_cap,
        rtTimer2eventEng_setEvent_full_n,
        rtTimer2eventEng_setEvent_write,
        rtTimer2stateTable_releaseState_din,
        rtTimer2stateTable_releaseState_num_data_valid,
        rtTimer2stateTable_releaseState_fifo_cap,
        rtTimer2stateTable_releaseState_full_n,
        rtTimer2stateTable_releaseState_write,
        timer2rxApp_notification_din,
        timer2rxApp_notification_num_data_valid,
        timer2rxApp_notification_fifo_cap,
        timer2rxApp_notification_full_n,
        timer2rxApp_notification_write,
        timer2txApp_notification_din,
        timer2txApp_notification_num_data_valid,
        timer2txApp_notification_fifo_cap,
        timer2txApp_notification_full_n,
        timer2txApp_notification_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [16:0] rxEng2timer_clearRetransmitTimer_dout;
input  [1:0] rxEng2timer_clearRetransmitTimer_num_data_valid;
input  [1:0] rxEng2timer_clearRetransmitTimer_fifo_cap;
input   rxEng2timer_clearRetransmitTimer_empty_n;
output   rxEng2timer_clearRetransmitTimer_read;
input  [47:0] txEng2timer_setRetransmitTimer_dout;
input  [1:0] txEng2timer_setRetransmitTimer_num_data_valid;
input  [1:0] txEng2timer_setRetransmitTimer_fifo_cap;
input   txEng2timer_setRetransmitTimer_empty_n;
output   txEng2timer_setRetransmitTimer_read;
output  [84:0] rtTimer2eventEng_setEvent_din;
input  [1:0] rtTimer2eventEng_setEvent_num_data_valid;
input  [1:0] rtTimer2eventEng_setEvent_fifo_cap;
input   rtTimer2eventEng_setEvent_full_n;
output   rtTimer2eventEng_setEvent_write;
output  [15:0] rtTimer2stateTable_releaseState_din;
input  [1:0] rtTimer2stateTable_releaseState_num_data_valid;
input  [1:0] rtTimer2stateTable_releaseState_fifo_cap;
input   rtTimer2stateTable_releaseState_full_n;
output   rtTimer2stateTable_releaseState_write;
output  [80:0] timer2rxApp_notification_din;
input  [2:0] timer2rxApp_notification_num_data_valid;
input  [2:0] timer2rxApp_notification_fifo_cap;
input   timer2rxApp_notification_full_n;
output   timer2rxApp_notification_write;
output  [71:0] timer2txApp_notification_din;
input  [2:0] timer2txApp_notification_num_data_valid;
input  [2:0] timer2txApp_notification_fifo_cap;
input   timer2txApp_notification_full_n;
output   timer2txApp_notification_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2timer_clearRetransmitTimer_read;
reg txEng2timer_setRetransmitTimer_read;
reg rtTimer2eventEng_setEvent_write;
reg rtTimer2stateTable_releaseState_write;
reg timer2rxApp_notification_write;
reg timer2txApp_notification_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] and_ln80_fu_486_p2;
wire   [0:0] or_ln94_fu_498_p2;
reg    ap_predicate_op41_read_state1;
wire   [0:0] tmp_i_337_nbreadreq_fu_164_p3;
reg    ap_predicate_op61_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] and_ln80_reg_837;
reg   [0:0] or_ln94_reg_841;
reg   [0:0] tmp_i_337_reg_858;
wire   [0:0] grp_fu_456_p3;
wire   [0:0] icmp_ln1081_fu_687_p2;
wire   [0:0] tmp_420_i_nbwritereq_fu_178_p3;
wire   [0:0] tmp_271_fu_700_p3;
reg    ap_predicate_op100_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] and_ln80_reg_837_pp0_iter1_reg;
reg   [0:0] or_ln94_reg_841_pp0_iter1_reg;
reg   [0:0] tmp_i_337_reg_858_pp0_iter1_reg;
reg   [0:0] currEntry_active_reg_920;
reg   [0:0] icmp_ln1081_reg_924;
reg   [0:0] tmp_420_i_reg_928;
reg   [0:0] tmp_271_reg_932;
reg    ap_predicate_op136_write_state3;
reg   [0:0] icmp_ln175_reg_936;
reg    ap_predicate_op138_write_state3;
reg    ap_predicate_op142_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] rt_waitForWrite;
reg   [15:0] rt_update_sessionID_V;
reg   [15:0] rt_prevPosition_V;
reg   [0:0] rt_update_stop;
reg   [9:0] retransmitTimerTable_address0;
reg    retransmitTimerTable_ce0;
reg    retransmitTimerTable_we0;
reg   [67:0] retransmitTimerTable_d0;
reg   [9:0] retransmitTimerTable_address1;
reg    retransmitTimerTable_ce1;
wire   [67:0] retransmitTimerTable_q1;
reg   [15:0] rt_position_V;
reg    rxEng2timer_clearRetransmitTimer_blk_n;
wire    ap_block_pp0_stage0;
reg    txEng2timer_setRetransmitTimer_blk_n;
reg    rtTimer2eventEng_setEvent_blk_n;
reg    rtTimer2stateTable_releaseState_blk_n;
reg    timer2txApp_notification_blk_n;
reg    timer2rxApp_notification_blk_n;
reg   [0:0] rt_update_stop_load_reg_832;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] currID_V_reg_845;
reg   [15:0] currID_V_reg_845_pp0_iter1_reg;
wire   [9:0] trunc_ln886_fu_538_p1;
reg   [9:0] trunc_ln886_reg_862;
wire   [15:0] set_sessionID_V_fu_583_p1;
reg   [15:0] set_sessionID_V_reg_876;
reg   [31:0] set_type_reg_886;
wire   [9:0] trunc_ln77_fu_602_p1;
reg   [9:0] trunc_ln77_reg_896;
reg   [9:0] retransmitTimerTable_addr_reg_914;
wire   [0:0] icmp_ln175_fu_727_p2;
reg   [9:0] ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22;
wire   [9:0] ap_phi_reg_pp0_iter1_arrayidx47_3416457_idx_i_reg_255;
wire   [2:0] grp_fu_437_p4;
reg   [15:0] ap_phi_mux_currID_0446_i_phi_fu_285_p22;
wire   [15:0] ap_phi_reg_pp0_iter1_currID_0446_i_reg_282;
reg   [31:0] ap_phi_mux_currEntry_type_1_phi_fu_312_p22;
wire   [31:0] ap_phi_reg_pp0_iter1_currEntry_type_1_reg_309;
wire   [31:0] currEntry_type_fu_672_p4;
reg   [0:0] ap_phi_mux_currEntry_active_1_phi_fu_339_p22;
wire   [0:0] ap_phi_reg_pp0_iter1_currEntry_active_1_reg_336;
reg   [2:0] ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22;
wire   [2:0] ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_374;
wire   [2:0] currEntry_retries_V_1_fu_708_p2;
reg   [31:0] ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22;
wire   [31:0] ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_402;
wire   [31:0] currEntry_time_V_1_fu_693_p2;
wire   [31:0] trunc_ln125_fu_733_p1;
wire   [31:0] currEntry_time_V_fu_667_p1;
wire   [63:0] zext_ln587_13_fu_578_p1;
wire   [63:0] zext_ln145_fu_597_p1;
wire   [63:0] zext_ln587_fu_656_p1;
wire   [63:0] zext_ln75_fu_738_p1;
wire   [15:0] trunc_ln145_fu_504_p1;
reg   [15:0] ap_sig_allocacmp_rt_prevPosition_V_load;
wire   [15:0] select_ln117_cast_i_fu_568_p1;
wire   [15:0] add_ln886_157_fu_644_p2;
wire   [0:0] or_ln108_fu_638_p2;
wire   [0:0] tmp_i_nbreadreq_fu_150_p3;
reg    ap_block_pp0_stage0_01001;
wire   [67:0] or_ln189_2_i_fu_743_p5;
wire   [67:0] select_ln82_fu_804_p3;
wire   [0:0] icmp_ln1069_fu_480_p2;
wire   [0:0] xor_ln136_fu_492_p2;
wire   [15:0] add_ln886_fu_542_p2;
wire   [0:0] icmp_ln1077_fu_554_p2;
wire   [9:0] add_ln1077_fu_548_p2;
wire   [9:0] select_ln117_fu_560_p3;
wire   [16:0] zext_ln1542_fu_606_p1;
wire   [16:0] ret_V_fu_610_p2;
wire   [16:0] zext_ln108_fu_616_p1;
wire   [0:0] icmp_ln108_fu_620_p2;
wire   [0:0] xor_ln108_fu_626_p2;
wire   [0:0] icmp_ln1085_fu_632_p2;
wire   [31:0] tmp_fu_762_p4;
wire   [32:0] tmp_s_fu_780_p4;
wire   [67:0] and_ln1_fu_790_p3;
wire   [67:0] and_ln_fu_772_p3;
wire   [67:0] or_ln84_fu_798_p2;
wire   [16:0] or_ln174_250_i_fu_820_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op60_load_state1;
reg    ap_enable_operation_60;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op84_load_state2;
reg    ap_enable_operation_84;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op124_store_state2;
reg    ap_enable_operation_124;
reg    ap_enable_operation_134;
reg    ap_predicate_op78_load_state1;
reg    ap_enable_operation_78;
reg    ap_predicate_op105_load_state2;
reg    ap_enable_operation_105;
reg    ap_enable_operation_82;
reg    ap_enable_operation_127;
wire    ap_enable_pp0;
reg    ap_condition_206;
reg    ap_condition_245;
reg    ap_condition_61;
reg    ap_condition_198;
reg    ap_condition_687;
reg    ap_condition_378;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 rt_waitForWrite = 1'd0;
#0 rt_update_sessionID_V = 16'd0;
#0 rt_prevPosition_V = 16'd0;
#0 rt_update_stop = 1'd0;
#0 rt_position_V = 16'd0;
end

toe_top_retransmit_timer_retransmitTimerTable_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 68 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
retransmitTimerTable_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(retransmitTimerTable_address0),
    .ce0(retransmitTimerTable_ce0),
    .we0(retransmitTimerTable_we0),
    .d0(retransmitTimerTable_d0),
    .address1(retransmitTimerTable_address1),
    .ce1(retransmitTimerTable_ce1),
    .q1(retransmitTimerTable_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_687)) begin
        if (((tmp_i_337_nbreadreq_fu_164_p3 == 1'd1) & (or_ln108_fu_638_p2 == 1'd0))) begin
            rt_position_V <= add_ln886_157_fu_644_p2;
        end else if ((tmp_i_337_nbreadreq_fu_164_p3 == 1'd0)) begin
            rt_position_V <= select_ln117_cast_i_fu_568_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_378)) begin
        if ((1'd1 == and_ln80_fu_486_p2)) begin
            rt_waitForWrite <= 1'd0;
        end else if (((or_ln94_fu_498_p2 == 1'd0) & (1'd0 == and_ln80_fu_486_p2))) begin
            rt_waitForWrite <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln80_reg_837 <= and_ln80_fu_486_p2;
        and_ln80_reg_837_pp0_iter1_reg <= and_ln80_reg_837;
        currID_V_reg_845_pp0_iter1_reg <= currID_V_reg_845;
        or_ln94_reg_841_pp0_iter1_reg <= or_ln94_reg_841;
        rt_update_stop_load_reg_832 <= rt_update_stop;
        tmp_i_337_reg_858_pp0_iter1_reg <= tmp_i_337_reg_858;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currEntry_active_reg_920 <= retransmitTimerTable_q1[32'd35];
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currID_V_reg_845 <= rt_position_V;
        tmp_i_337_reg_858 <= tmp_i_337_nbreadreq_fu_164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1081_reg_924 <= icmp_ln1081_fu_687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_271_fu_700_p3 == 1'd1) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln175_reg_936 <= icmp_ln175_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln80_fu_486_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln94_reg_841 <= or_ln94_fu_498_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln80_fu_486_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        retransmitTimerTable_addr_reg_914 <= zext_ln587_fu_656_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rt_prevPosition_V <= ap_phi_mux_currID_0446_i_phi_fu_285_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln94_fu_498_p2 == 1'd0) & (1'd0 == and_ln80_fu_486_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rt_update_sessionID_V <= trunc_ln145_fu_504_p1;
        rt_update_stop <= rxEng2timer_clearRetransmitTimer_dout[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_337_nbreadreq_fu_164_p3 == 1'd1) & (or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        set_sessionID_V_reg_876 <= set_sessionID_V_fu_583_p1;
        set_type_reg_886 <= {{txEng2timer_setRetransmitTimer_dout[47:16]}};
        trunc_ln77_reg_896 <= trunc_ln77_fu_602_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_271_reg_932 <= retransmitTimerTable_q1[32'd34];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_420_i_reg_928 <= rtTimer2eventEng_setEvent_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_337_nbreadreq_fu_164_p3 == 1'd0) & (or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln886_reg_862 <= trunc_ln886_fu_538_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_271_fu_700_p3 == 1'd0) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_420_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((icmp_ln1081_fu_687_p2 == 1'd0) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_271_fu_700_p3 == 1'd1) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)))) begin
        ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22 = trunc_ln886_reg_862;
    end else if ((((grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | (~(grp_fu_437_p4 == 3'd0) & ~(grp_fu_437_p4 == 3'd3) & ~(grp_fu_437_p4 == 3'd2) & ~(grp_fu_437_p4 == 3'd1) & (grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd0)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd3)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd2)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd1)))) begin
        ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22 = trunc_ln77_reg_896;
    end else begin
        ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22 = ap_phi_reg_pp0_iter1_arrayidx47_3416457_idx_i_reg_255;
    end
end

always @ (*) begin
    if ((((tmp_271_fu_700_p3 == 1'd0) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_271_fu_700_p3 == 1'd1) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)))) begin
        ap_phi_mux_currEntry_active_1_phi_fu_339_p22 = 1'd0;
    end else if ((((grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_420_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((icmp_ln1081_fu_687_p2 == 1'd0) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | (~(grp_fu_437_p4 == 3'd0) & ~(grp_fu_437_p4 == 3'd3) & ~(grp_fu_437_p4 == 3'd2) & ~(grp_fu_437_p4 == 3'd1) & (grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd0)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd3)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd2)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd1)))) begin
        ap_phi_mux_currEntry_active_1_phi_fu_339_p22 = 1'd1;
    end else begin
        ap_phi_mux_currEntry_active_1_phi_fu_339_p22 = ap_phi_reg_pp0_iter1_currEntry_active_1_reg_336;
    end
end

always @ (*) begin
    if (((tmp_271_fu_700_p3 == 1'd1) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837))) begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22 = 3'd0;
    end else if (((tmp_271_fu_700_p3 == 1'd0) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837))) begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22 = currEntry_retries_V_1_fu_708_p2;
    end else if ((((grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_420_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((icmp_ln1081_fu_687_p2 == 1'd0) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | (~(grp_fu_437_p4 == 3'd0) & ~(grp_fu_437_p4 == 3'd3) & ~(grp_fu_437_p4 == 3'd2) & ~(grp_fu_437_p4 == 3'd1) & (grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd0)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd3)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd2)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd1)))) begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22 = {{retransmitTimerTable_q1[34:32]}};
    end else begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22 = ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_374;
    end
end

always @ (*) begin
    if (((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 = currEntry_time_V_fu_667_p1;
    end else if (((grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 = trunc_ln125_fu_733_p1;
    end else if ((((tmp_271_fu_700_p3 == 1'd0) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_420_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_271_fu_700_p3 == 1'd1) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 = 32'd0;
    end else if (((icmp_ln1081_fu_687_p2 == 1'd0) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 = currEntry_time_V_1_fu_693_p2;
    end else if (((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd0))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 = 32'd156251;
    end else if ((~(grp_fu_437_p4 == 3'd0) & ~(grp_fu_437_p4 == 3'd3) & ~(grp_fu_437_p4 == 3'd2) & ~(grp_fu_437_p4 == 3'd1) & (grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 = 32'd4687501;
    end else if (((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd3))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 = 32'd2343751;
    end else if (((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd2))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 = 32'd1562501;
    end else if (((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd1))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 = 32'd781251;
    end else begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22 = ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_402;
    end
end

always @ (*) begin
    if ((((tmp_271_fu_700_p3 == 1'd0) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_420_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((icmp_ln1081_fu_687_p2 == 1'd0) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_271_fu_700_p3 == 1'd1) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)))) begin
        ap_phi_mux_currEntry_type_1_phi_fu_312_p22 = {{retransmitTimerTable_q1[67:36]}};
    end else if ((((grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | (~(grp_fu_437_p4 == 3'd0) & ~(grp_fu_437_p4 == 3'd3) & ~(grp_fu_437_p4 == 3'd2) & ~(grp_fu_437_p4 == 3'd1) & (grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd0)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd3)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd2)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd1)))) begin
        ap_phi_mux_currEntry_type_1_phi_fu_312_p22 = set_type_reg_886;
    end else begin
        ap_phi_mux_currEntry_type_1_phi_fu_312_p22 = ap_phi_reg_pp0_iter1_currEntry_type_1_reg_309;
    end
end

always @ (*) begin
    if ((((tmp_271_fu_700_p3 == 1'd0) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_420_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((icmp_ln1081_fu_687_p2 == 1'd0) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((tmp_271_fu_700_p3 == 1'd1) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)))) begin
        ap_phi_mux_currID_0446_i_phi_fu_285_p22 = currID_V_reg_845;
    end else if ((((grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | (~(grp_fu_437_p4 == 3'd0) & ~(grp_fu_437_p4 == 3'd3) & ~(grp_fu_437_p4 == 3'd2) & ~(grp_fu_437_p4 == 3'd1) & (grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd0)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd3)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd2)) | ((grp_fu_456_p3 == 1'd0) & (tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (grp_fu_437_p4 == 3'd1)))) begin
        ap_phi_mux_currID_0446_i_phi_fu_285_p22 = set_sessionID_V_reg_876;
    end else begin
        ap_phi_mux_currID_0446_i_phi_fu_285_p22 = ap_phi_reg_pp0_iter1_currID_0446_i_reg_282;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_rt_prevPosition_V_load = ap_phi_mux_currID_0446_i_phi_fu_285_p22;
    end else begin
        ap_sig_allocacmp_rt_prevPosition_V_load = rt_prevPosition_V;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_206)) begin
        if ((1'd1 == and_ln80_reg_837)) begin
            retransmitTimerTable_address0 = retransmitTimerTable_addr_reg_914;
        end else if (((or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837))) begin
            retransmitTimerTable_address0 = zext_ln75_fu_738_p1;
        end else begin
            retransmitTimerTable_address0 = 'bx;
        end
    end else begin
        retransmitTimerTable_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_198)) begin
        if ((1'd1 == and_ln80_fu_486_p2)) begin
            retransmitTimerTable_address1 = zext_ln587_fu_656_p1;
        end else if ((1'b1 == ap_condition_61)) begin
            retransmitTimerTable_address1 = zext_ln145_fu_597_p1;
        end else if ((1'b1 == ap_condition_245)) begin
            retransmitTimerTable_address1 = zext_ln587_13_fu_578_p1;
        end else begin
            retransmitTimerTable_address1 = 'bx;
        end
    end else begin
        retransmitTimerTable_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln80_reg_837) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        retransmitTimerTable_ce0 = 1'b1;
    end else begin
        retransmitTimerTable_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_337_nbreadreq_fu_164_p3 == 1'd1) & (or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln80_fu_486_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_337_nbreadreq_fu_164_p3 == 1'd0) & (or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        retransmitTimerTable_ce1 = 1'b1;
    end else begin
        retransmitTimerTable_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_206)) begin
        if ((1'd1 == and_ln80_reg_837)) begin
            retransmitTimerTable_d0 = select_ln82_fu_804_p3;
        end else if (((or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837))) begin
            retransmitTimerTable_d0 = or_ln189_2_i_fu_743_p5;
        end else begin
            retransmitTimerTable_d0 = 'bx;
        end
    end else begin
        retransmitTimerTable_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln80_reg_837) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        retransmitTimerTable_we0 = 1'b1;
    end else begin
        retransmitTimerTable_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op100_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rtTimer2eventEng_setEvent_blk_n = rtTimer2eventEng_setEvent_full_n;
    end else begin
        rtTimer2eventEng_setEvent_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op100_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rtTimer2eventEng_setEvent_write = 1'b1;
    end else begin
        rtTimer2eventEng_setEvent_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op136_write_state3 == 1'b1))) begin
        rtTimer2stateTable_releaseState_blk_n = rtTimer2stateTable_releaseState_full_n;
    end else begin
        rtTimer2stateTable_releaseState_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op136_write_state3 == 1'b1))) begin
        rtTimer2stateTable_releaseState_write = 1'b1;
    end else begin
        rtTimer2stateTable_releaseState_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op41_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng2timer_clearRetransmitTimer_blk_n = rxEng2timer_clearRetransmitTimer_empty_n;
    end else begin
        rxEng2timer_clearRetransmitTimer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op41_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng2timer_clearRetransmitTimer_read = 1'b1;
    end else begin
        rxEng2timer_clearRetransmitTimer_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op138_write_state3 == 1'b1))) begin
        timer2rxApp_notification_blk_n = timer2rxApp_notification_full_n;
    end else begin
        timer2rxApp_notification_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op138_write_state3 == 1'b1))) begin
        timer2rxApp_notification_write = 1'b1;
    end else begin
        timer2rxApp_notification_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op142_write_state3 == 1'b1))) begin
        timer2txApp_notification_blk_n = timer2txApp_notification_full_n;
    end else begin
        timer2txApp_notification_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op142_write_state3 == 1'b1))) begin
        timer2txApp_notification_write = 1'b1;
    end else begin
        timer2txApp_notification_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op61_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txEng2timer_setRetransmitTimer_blk_n = txEng2timer_setRetransmitTimer_empty_n;
    end else begin
        txEng2timer_setRetransmitTimer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op61_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng2timer_setRetransmitTimer_read = 1'b1;
    end else begin
        txEng2timer_setRetransmitTimer_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1077_fu_548_p2 = (trunc_ln886_fu_538_p1 + 10'd1);

assign add_ln886_157_fu_644_p2 = (rt_position_V + 16'd5);

assign add_ln886_fu_542_p2 = (rt_position_V + 16'd1);

assign and_ln1_fu_790_p3 = {{tmp_s_fu_780_p4}, {35'd0}};

assign and_ln80_fu_486_p2 = (rt_waitForWrite & icmp_ln1069_fu_480_p2);

assign and_ln_fu_772_p3 = {{tmp_fu_762_p4}, {36'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op61_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op41_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op142_write_state3 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op138_write_state3 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op136_write_state3 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)))) | ((ap_predicate_op100_write_state2 == 1'b1) & (rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op61_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op41_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op142_write_state3 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op138_write_state3 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op136_write_state3 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)))) | ((ap_predicate_op100_write_state2 == 1'b1) & (rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op61_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op41_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op142_write_state3 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op138_write_state3 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op136_write_state3 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)))) | ((ap_predicate_op100_write_state2 == 1'b1) & (rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op61_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op41_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op100_write_state2 == 1'b1) & (rtTimer2eventEng_setEvent_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op142_write_state3 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op138_write_state3 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op136_write_state3 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_198 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_206 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_245 = ((tmp_i_337_nbreadreq_fu_164_p3 == 1'd0) & (or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2));
end

always @ (*) begin
    ap_condition_378 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_61 = ((tmp_i_337_nbreadreq_fu_164_p3 == 1'd1) & (or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2));
end

always @ (*) begin
    ap_condition_687 = ((or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_enable_operation_105 = (ap_predicate_op105_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_124 = (ap_predicate_op124_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_127 = (1'd1 == and_ln80_reg_837);
end

always @ (*) begin
    ap_enable_operation_134 = (1'd1 == and_ln80_reg_837);
end

always @ (*) begin
    ap_enable_operation_60 = (ap_predicate_op60_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_78 = (ap_predicate_op78_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_82 = (1'd1 == and_ln80_fu_486_p2);
end

always @ (*) begin
    ap_enable_operation_84 = (ap_predicate_op84_load_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter1_arrayidx47_3416457_idx_i_reg_255 = 'bx;

assign ap_phi_reg_pp0_iter1_currEntry_active_1_reg_336 = 'bx;

assign ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_374 = 'bx;

assign ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_402 = 'bx;

assign ap_phi_reg_pp0_iter1_currEntry_type_1_reg_309 = 'bx;

assign ap_phi_reg_pp0_iter1_currID_0446_i_reg_282 = 'bx;

always @ (*) begin
    ap_predicate_op100_write_state2 = ((tmp_271_fu_700_p3 == 1'd0) & (tmp_420_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1081_fu_687_p2 == 1'd1) & (grp_fu_456_p3 == 1'd1) & (tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837));
end

always @ (*) begin
    ap_predicate_op105_load_state2 = ((tmp_i_337_reg_858 == 1'd1) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837));
end

always @ (*) begin
    ap_predicate_op124_store_state2 = ((or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837));
end

always @ (*) begin
    ap_predicate_op136_write_state3 = ((1'd0 == and_ln80_reg_837_pp0_iter1_reg) & (tmp_271_reg_932 == 1'd1) & (tmp_420_i_reg_928 == 1'd1) & (icmp_ln1081_reg_924 == 1'd1) & (currEntry_active_reg_920 == 1'd1) & (tmp_i_337_reg_858_pp0_iter1_reg == 1'd0) & (or_ln94_reg_841_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op138_write_state3 = ((1'd0 == and_ln80_reg_837_pp0_iter1_reg) & (icmp_ln175_reg_936 == 1'd0) & (tmp_271_reg_932 == 1'd1) & (tmp_420_i_reg_928 == 1'd1) & (icmp_ln1081_reg_924 == 1'd1) & (currEntry_active_reg_920 == 1'd1) & (tmp_i_337_reg_858_pp0_iter1_reg == 1'd0) & (or_ln94_reg_841_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op142_write_state3 = ((1'd0 == and_ln80_reg_837_pp0_iter1_reg) & (icmp_ln175_reg_936 == 1'd1) & (tmp_271_reg_932 == 1'd1) & (tmp_420_i_reg_928 == 1'd1) & (icmp_ln1081_reg_924 == 1'd1) & (currEntry_active_reg_920 == 1'd1) & (tmp_i_337_reg_858_pp0_iter1_reg == 1'd0) & (or_ln94_reg_841_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op41_read_state1 = ((or_ln94_fu_498_p2 == 1'd0) & (1'd0 == and_ln80_fu_486_p2));
end

always @ (*) begin
    ap_predicate_op60_load_state1 = ((tmp_i_337_nbreadreq_fu_164_p3 == 1'd0) & (or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2));
end

always @ (*) begin
    ap_predicate_op61_read_state1 = ((tmp_i_337_nbreadreq_fu_164_p3 == 1'd1) & (or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2));
end

always @ (*) begin
    ap_predicate_op78_load_state1 = ((tmp_i_337_nbreadreq_fu_164_p3 == 1'd1) & (or_ln94_fu_498_p2 == 1'd1) & (1'd0 == and_ln80_fu_486_p2));
end

always @ (*) begin
    ap_predicate_op84_load_state2 = ((tmp_i_337_reg_858 == 1'd0) & (or_ln94_reg_841 == 1'd1) & (1'd0 == and_ln80_reg_837));
end

assign currEntry_retries_V_1_fu_708_p2 = (grp_fu_437_p4 + 3'd1);

assign currEntry_time_V_1_fu_693_p2 = ($signed(currEntry_time_V_fu_667_p1) + $signed(32'd4294967295));

assign currEntry_time_V_fu_667_p1 = retransmitTimerTable_q1[31:0];

assign currEntry_type_fu_672_p4 = {{retransmitTimerTable_q1[67:36]}};

assign grp_fu_437_p4 = {{retransmitTimerTable_q1[34:32]}};

assign grp_fu_456_p3 = retransmitTimerTable_q1[32'd35];

assign icmp_ln1069_fu_480_p2 = ((rt_update_sessionID_V != ap_sig_allocacmp_rt_prevPosition_V_load) ? 1'b1 : 1'b0);

assign icmp_ln1077_fu_554_p2 = ((add_ln886_fu_542_p2 > 16'd999) ? 1'b1 : 1'b0);

assign icmp_ln1081_fu_687_p2 = ((currEntry_time_V_fu_667_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_632_p2 = ((rt_position_V > set_sessionID_V_fu_583_p1) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_620_p2 = (($signed(ret_V_fu_610_p2) < $signed(zext_ln108_fu_616_p1)) ? 1'b1 : 1'b0);

assign icmp_ln175_fu_727_p2 = ((currEntry_type_fu_672_p4 == 32'd3) ? 1'b1 : 1'b0);

assign or_ln108_fu_638_p2 = (xor_ln108_fu_626_p2 | icmp_ln1085_fu_632_p2);

assign or_ln174_250_i_fu_820_p3 = {{1'd0}, {currID_V_reg_845_pp0_iter1_reg}};

assign or_ln189_2_i_fu_743_p5 = {{{{ap_phi_mux_currEntry_type_1_phi_fu_312_p22}, {ap_phi_mux_currEntry_active_1_phi_fu_339_p22}}, {ap_phi_mux_currEntry_retries_V_2_phi_fu_377_p22}}, {ap_phi_mux_currEntry_time_V_2_phi_fu_405_p22}};

assign or_ln84_fu_798_p2 = (68'd156251 | and_ln1_fu_790_p3);

assign or_ln94_fu_498_p2 = (xor_ln136_fu_492_p2 | rt_waitForWrite);

assign ret_V_fu_610_p2 = ($signed(zext_ln1542_fu_606_p1) + $signed(17'd131069));

assign rtTimer2eventEng_setEvent_din = {{{{currEntry_retries_V_1_fu_708_p2}, {34'd0}}, {currID_V_reg_845}}, {currEntry_type_fu_672_p4}};

assign rtTimer2stateTable_releaseState_din = currID_V_reg_845_pp0_iter1_reg;

assign select_ln117_cast_i_fu_568_p1 = select_ln117_fu_560_p3;

assign select_ln117_fu_560_p3 = ((icmp_ln1077_fu_554_p2[0:0] == 1'b1) ? 10'd0 : add_ln1077_fu_548_p2);

assign select_ln82_fu_804_p3 = ((rt_update_stop_load_reg_832[0:0] == 1'b1) ? and_ln_fu_772_p3 : or_ln84_fu_798_p2);

assign set_sessionID_V_fu_583_p1 = txEng2timer_setRetransmitTimer_dout[15:0];

assign timer2rxApp_notification_din = {{65'd18446744073709551616}, {currID_V_reg_845_pp0_iter1_reg}};

assign timer2txApp_notification_din = or_ln174_250_i_fu_820_p3;

assign tmp_271_fu_700_p3 = retransmitTimerTable_q1[32'd34];

assign tmp_420_i_nbwritereq_fu_178_p3 = rtTimer2eventEng_setEvent_full_n;

assign tmp_fu_762_p4 = {{retransmitTimerTable_q1[67:36]}};

assign tmp_i_337_nbreadreq_fu_164_p3 = txEng2timer_setRetransmitTimer_empty_n;

assign tmp_i_nbreadreq_fu_150_p3 = rxEng2timer_clearRetransmitTimer_empty_n;

assign tmp_s_fu_780_p4 = {{retransmitTimerTable_q1[67:35]}};

assign trunc_ln125_fu_733_p1 = retransmitTimerTable_q1[31:0];

assign trunc_ln145_fu_504_p1 = rxEng2timer_clearRetransmitTimer_dout[15:0];

assign trunc_ln77_fu_602_p1 = txEng2timer_setRetransmitTimer_dout[9:0];

assign trunc_ln886_fu_538_p1 = rt_position_V[9:0];

assign xor_ln108_fu_626_p2 = (icmp_ln108_fu_620_p2 ^ 1'd1);

assign xor_ln136_fu_492_p2 = (tmp_i_nbreadreq_fu_150_p3 ^ 1'd1);

assign zext_ln108_fu_616_p1 = rt_position_V;

assign zext_ln145_fu_597_p1 = set_sessionID_V_fu_583_p1;

assign zext_ln1542_fu_606_p1 = set_sessionID_V_fu_583_p1;

assign zext_ln587_13_fu_578_p1 = rt_position_V;

assign zext_ln587_fu_656_p1 = rt_update_sessionID_V;

assign zext_ln75_fu_738_p1 = ap_phi_mux_arrayidx47_3416457_idx_i_phi_fu_258_p22;

endmodule //toe_top_retransmit_timer
