// Seed: 1049160215
module module_0 (
    output uwire id_0,
    output wor   id_1
);
  wire id_3;
  wire id_4;
  tri1 id_5;
  wire id_6;
  assign id_5 = 1;
  id_7(
      .id_0(1), .id_1(~1), .id_2(id_0), .id_3(id_6), .id_4(id_5)
  );
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    inout wand id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri id_7,
    output tri0 id_8,
    input tri0 id_9,
    output supply0 id_10
    , id_19,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13
    , id_20, id_21, id_22,
    input supply1 id_14,
    input tri id_15,
    input tri0 id_16,
    input tri0 id_17
);
  module_0(
      id_2, id_10
  );
endmodule
