

================================================================
== Vitis HLS Report for 'algo_Pipeline_MUL2ADD1_LOOP'
================================================================
* Date:           Tue Oct  7 16:23:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ping_pong
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MUL2ADD1_LOOP  |      100|      100|         2|          1|          1|   100|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i18"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.87ns)   --->   "%icmp_ln46 = icmp_eq  i7 %i_2, i7 100" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 10 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.87ns)   --->   "%add_ln46 = add i7 %i_2, i7 1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 11 'add' 'add_ln46' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc.i18.split, void %for.inc.i26.preheader.exitStub" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 12 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i_2" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 13 'zext' 'i_2_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i4 %b, i64 0, i64 %i_2_cast" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:49->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 14 'getelementptr' 'b_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%b_load = load i7 %b_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:49->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 15 'load' 'b_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 100> <RAM>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln46 = store i7 %add_ln46, i7 %i" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 16 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 18 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%b_load = load i7 %b_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:49->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 19 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 100> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%temp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %b_load, i1 0" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:49->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 20 'bitconcatenate' 'temp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln50 = or i5 %temp, i5 1" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 21 'or' 'or_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%d_addr = getelementptr i5 %d, i64 0, i64 %i_2_cast" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 22 'getelementptr' 'd_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.32ns)   --->   "%store_ln50 = store i5 %or_ln50, i7 %d_addr" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 23 'store' 'store_ln50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc.i18" [../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17]   --->   Operation 24 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.458ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0.000 ns)
	'load' operation ('i', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17) on local variable 'i' [7]  (0.000 ns)
	'add' operation ('add_ln46', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17) [10]  (1.870 ns)
	'store' operation ('store_ln46', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17) of variable 'add_ln46', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17 on local variable 'i' [22]  (1.588 ns)

 <State 2>: 4.644ns
The critical path consists of the following:
	'load' operation ('b_load', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:49->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17) on array 'b' [17]  (2.322 ns)
	'or' operation ('or_ln50', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17) [19]  (0.000 ns)
	'store' operation ('store_ln50', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17) of variable 'or_ln50', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50->../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:17 on array 'd' [21]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
