

================================================================
== Vivado HLS Report for 'DCT_Loop_3_proc1'
================================================================
* Date:           Fri Oct 30 22:33:02 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  131|  131|  131|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  130|  130|         2|          -|          -|    65|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: p_read_128 [1/1] 0.00ns
newFuncRoot:1  %p_read_128 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

ST_1: stg_6 [1/1] 1.57ns
newFuncRoot:2  br label %0


 <State 2>: 2.71ns
ST_2: write_idx [1/1] 0.00ns
:0  %write_idx = phi i7 [ 0, %newFuncRoot ], [ %write_idx_1, %_ifconv ]

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind

ST_2: exitcond [1/1] 1.97ns
:2  %exitcond = icmp eq i7 %write_idx, -63

ST_2: write_idx_1 [1/1] 1.72ns
:3  %write_idx_1 = add i7 %write_idx, 1

ST_2: stg_11 [1/1] 0.00ns
:4  br i1 %exitcond, label %.exitStub, label %_ifconv

ST_2: tmp [1/1] 0.00ns
_ifconv:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %write_idx, i32 6)

ST_2: tmp_34 [1/1] 0.00ns
_ifconv:1  %tmp_34 = trunc i7 %write_idx to i6

ST_2: tmp_10 [1/1] 0.00ns
_ifconv:2  %tmp_10 = zext i6 %tmp_34 to i64

ST_2: Ymat_addr [1/1] 0.00ns
_ifconv:3  %Ymat_addr = getelementptr [64 x float]* %Ymat, i64 0, i64 %tmp_10

ST_2: Ymat_load [2/2] 2.71ns
_ifconv:4  %Ymat_load = load float* %Ymat_addr, align 4

ST_2: stg_17 [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 8.46ns
ST_3: Ymat_load [1/2] 2.71ns
_ifconv:4  %Ymat_load = load float* %Ymat_addr, align 4

ST_3: tempval [1/1] 0.00ns
_ifconv:5  %tempval = bitcast float %Ymat_load to i32

ST_3: storemerge [1/1] 1.37ns
_ifconv:6  %storemerge = select i1 %tmp, i32 %p_read_128, i32 %tempval

ST_3: stg_21 [1/1] 4.38ns
_ifconv:7  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %Y, i32 %storemerge)

ST_3: stg_22 [1/1] 0.00ns
_ifconv:8  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x8e5e6f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8e5e780; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ymat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x8e5e810; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4       (specinterface    ) [ 0000]
p_read_128  (read             ) [ 0011]
stg_6       (br               ) [ 0111]
write_idx   (phi              ) [ 0010]
empty       (speclooptripcount) [ 0000]
exitcond    (icmp             ) [ 0011]
write_idx_1 (add              ) [ 0111]
stg_11      (br               ) [ 0000]
tmp         (bitselect        ) [ 0001]
tmp_34      (trunc            ) [ 0000]
tmp_10      (zext             ) [ 0000]
Ymat_addr   (getelementptr    ) [ 0001]
stg_17      (ret              ) [ 0000]
Ymat_load   (load             ) [ 0000]
tempval     (bitcast          ) [ 0000]
storemerge  (select           ) [ 0000]
stg_21      (write            ) [ 0000]
stg_22      (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Ymat">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ymat"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="p_read_128_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_128/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="stg_21_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_21/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="Ymat_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="6" slack="0"/>
<pin id="51" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ymat_addr/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Ymat_load/2 "/>
</bind>
</comp>

<comp id="59" class="1005" name="write_idx_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="7" slack="1"/>
<pin id="61" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="write_idx (phireg) "/>
</bind>
</comp>

<comp id="63" class="1004" name="write_idx_phi_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="1"/>
<pin id="65" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="7" slack="0"/>
<pin id="67" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_idx/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="exitcond_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="0" index="1" bw="7" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_idx_1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="write_idx_1/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="7" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_34_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_10_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tempval_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tempval/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="storemerge_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="32" slack="2"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="p_read_128_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="2"/>
<pin id="113" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_128 "/>
</bind>
</comp>

<comp id="119" class="1005" name="write_idx_1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="write_idx_1 "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmp_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="129" class="1005" name="Ymat_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="1"/>
<pin id="131" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Ymat_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="32" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="58"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="63" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="63" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="63" pin="4"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="63" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="103"><net_src comp="54" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="110"><net_src comp="104" pin="3"/><net_sink comp="40" pin=2"/></net>

<net id="114"><net_src comp="34" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="122"><net_src comp="77" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="127"><net_src comp="83" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="132"><net_src comp="47" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="54" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		write_idx_1 : 1
		stg_11 : 2
		tmp : 1
		tmp_34 : 1
		tmp_10 : 2
		Ymat_addr : 3
		Ymat_load : 4
	State 3
		tempval : 1
		storemerge : 2
		stg_21 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|  select  |   storemerge_fu_104   |    0    |    32   |
|----------|-----------------------|---------|---------|
|    add   |   write_idx_1_fu_77   |    0    |    7    |
|----------|-----------------------|---------|---------|
|   icmp   |     exitcond_fu_71    |    0    |    3    |
|----------|-----------------------|---------|---------|
|   read   | p_read_128_read_fu_34 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |   stg_21_write_fu_40  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_83       |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |      tmp_34_fu_91     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |      tmp_10_fu_95     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    42   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| Ymat_addr_reg_129 |    6   |
| p_read_128_reg_111|   32   |
|    tmp_reg_124    |    1   |
|write_idx_1_reg_119|    7   |
|  write_idx_reg_59 |    7   |
+-------------------+--------+
|       Total       |   53   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_54 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.571  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   53   |   48   |
+-----------+--------+--------+--------+
