
---------- Begin Simulation Statistics ----------
final_tick                                 8466019500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56430                       # Simulator instruction rate (inst/s)
host_mem_usage                                 812460                       # Number of bytes of host memory used
host_op_rate                                   107064                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   177.21                       # Real time elapsed on the host
host_tick_rate                               47773373                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973113                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008466                       # Number of seconds simulated
sim_ticks                                  8466019500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11912251                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7237087                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973113                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.693204                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.693204                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    487636                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   265136                       # number of floating regfile writes
system.cpu.idleCycles                         1554424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               298962                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2503933                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.432226                       # Inst execution rate
system.cpu.iew.exec_refs                      4921579                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1806590                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1120165                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3460750                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1463                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25467                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2057174                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            26867294                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3114989                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            454419                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24250507                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5830                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                430937                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 255017                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                439250                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4053                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       217994                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80968                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26895112                       # num instructions consuming a value
system.cpu.iew.wb_count                      23970610                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.637606                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17148491                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.415695                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24107008                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 34372176                       # number of integer regfile reads
system.cpu.int_regfile_writes                19147137                       # number of integer regfile writes
system.cpu.ipc                               0.590596                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.590596                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            444308      1.80%      1.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19028247     77.02%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14221      0.06%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  7008      0.03%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17585      0.07%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3554      0.01%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                37349      0.15%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   38      0.00%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22868      0.09%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60832      0.25%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4090      0.02%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              26      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             122      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             40      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3082504     12.48%     91.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1655508      6.70%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          126169      0.51%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         200354      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24704926                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  524465                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1019265                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       470724                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             783862                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      337790                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013673                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  268897     79.60%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    800      0.24%     79.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    216      0.06%     79.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   154      0.05%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   46      0.01%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17196      5.09%     85.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19572      5.79%     90.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22717      6.73%     97.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8191      2.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               24073943                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           64146863                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     23499886                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          33981400                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   26861923                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  24704926                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5371                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7894181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             40870                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3377                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9108249                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15377616                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.606551                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.224679                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8486291     55.19%     55.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1262172      8.21%     63.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1204979      7.84%     71.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1160558      7.55%     78.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1016621      6.61%     85.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              840950      5.47%     90.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              759984      4.94%     95.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              448504      2.92%     98.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              197557      1.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15377616                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.459064                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            161216                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           207910                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3460750                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2057174                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10692835                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         16932040                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          129358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          947                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       401745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       804862                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            156                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3417141                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2561318                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            289117                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1466279                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1240349                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             84.591609                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  189218                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                344                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          221823                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              56278                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           165545                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        33493                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7807909                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            247561                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     14219030                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.334347                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.296925                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8824739     62.06%     62.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1524484     10.72%     72.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          789528      5.55%     78.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1133278      7.97%     86.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          466027      3.28%     89.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          249306      1.75%     91.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          175048      1.23%     92.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          144147      1.01%     93.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          912473      6.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     14219030                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973113                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761633                       # Number of memory references committed
system.cpu.commit.loads                       2352567                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110702                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664118                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879157     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315696     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973113                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        912473                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4137731                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4137731                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4156451                       # number of overall hits
system.cpu.dcache.overall_hits::total         4156451                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       147279                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         147279                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       148345                       # number of overall misses
system.cpu.dcache.overall_misses::total        148345                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3802437994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3802437994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3802437994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3802437994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4285010                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4285010                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4304796                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4304796                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034371                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034371                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034460                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25817.923764                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25817.923764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25632.397411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25632.397411                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        50342                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.433745                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66002                       # number of writebacks
system.cpu.dcache.writebacks::total             66002                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55839                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55839                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        92049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        92049                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2212431994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2212431994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2238356494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2238356494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021340                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021383                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021383                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24195.450503                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24195.450503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24317.010440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24317.010440                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91348                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2751433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2751433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       124406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        124406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2839654500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2839654500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2875839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2875839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043259                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043259                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22825.703744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22825.703744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        69436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        69436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1284444000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1284444000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024145                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024145                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18498.242986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18498.242986                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22873                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22873                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    962783494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    962783494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42092.576138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42092.576138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927987994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927987994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42173.604526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42173.604526                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18720                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18720                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1066                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1066                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19786                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19786                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.053876                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.053876                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          609                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          609                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25924500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25924500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030779                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030779                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42568.965517                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42568.965517                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.046006                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4248685                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91860                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.251742                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.046006                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8701452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8701452                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7748382                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2836273                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4296142                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                241802                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 255017                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1221275                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 44791                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               29051345                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                191310                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3114188                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1807021                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         16530                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1929                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8214761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       16029632                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3417141                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1485845                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6839029                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  597898                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        101                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 2751                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         21784                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          232                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2546821                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                154621                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           15377616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.986541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.179333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10457624     68.01%     68.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   243838      1.59%     69.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   296255      1.93%     71.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   311250      2.02%     73.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   433090      2.82%     76.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   378595      2.46%     78.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   298941      1.94%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   305000      1.98%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2653023     17.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15377616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.201815                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.946704                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2211721                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2211721                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2211721                       # number of overall hits
system.cpu.icache.overall_hits::total         2211721                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       335097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         335097                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       335097                       # number of overall misses
system.cpu.icache.overall_misses::total        335097                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5175992988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5175992988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5175992988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5175992988                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2546818                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2546818                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2546818                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2546818                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.131575                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.131575                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.131575                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.131575                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15446.252840                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15446.252840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15446.252840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15446.252840                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4941                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               179                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.603352                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       310385                       # number of writebacks
system.cpu.icache.writebacks::total            310385                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        24017                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        24017                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        24017                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        24017                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       311080                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       311080                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       311080                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       311080                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4565364494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4565364494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4565364494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4565364494                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122145                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122145                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122145                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122145                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14675.853459                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14675.853459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14675.853459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14675.853459                       # average overall mshr miss latency
system.cpu.icache.replacements                 310385                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2211721                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2211721                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       335097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        335097                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5175992988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5175992988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2546818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2546818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.131575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.131575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15446.252840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15446.252840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        24017                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        24017                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       311080                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       311080                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4565364494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4565364494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14675.853459                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14675.853459                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.579911                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2522800                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            311079                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.109837                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.579911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5404715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5404715                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2551042                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         36579                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      202283                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1108183                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2161                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4053                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 648108                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6004                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8466019500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 255017                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7927106                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1767752                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5212                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4334127                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1088402                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28289036                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13852                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 144793                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17096                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 894926                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              19                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31405763                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69589275                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 41460580                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    574489                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459475                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  9946285                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     103                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  92                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    690162                       # count of insts added to the skid buffer
system.cpu.rob.reads                         40033915                       # The number of ROB reads
system.cpu.rob.writes                        54726994                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973113                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               298052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                73371                       # number of demand (read+write) hits
system.l2.demand_hits::total                   371423                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              298052                       # number of overall hits
system.l2.overall_hits::.cpu.data               73371                       # number of overall hits
system.l2.overall_hits::total                  371423                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18489                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31306                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12817                       # number of overall misses
system.l2.overall_misses::.cpu.data             18489                       # number of overall misses
system.l2.overall_misses::total                 31306                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    941884000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1315807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2257691000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    941884000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1315807000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2257691000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           310869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               402729                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          310869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              402729                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.041230                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.201274                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077735                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.041230                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.201274                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077735                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73487.087462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71167.018227                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72116.878554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73487.087462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71167.018227                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72116.878554                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10100                       # number of writebacks
system.l2.writebacks::total                     10100                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31306                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    811176000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1127071000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1938247000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    811176000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1127071000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1938247000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.041230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.201274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077735                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.041230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.201274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077735                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63289.069205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60959.002650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61912.955983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63289.069205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60959.002650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61912.955983                       # average overall mshr miss latency
system.l2.replacements                          23212                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        66002                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66002                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        66002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       310259                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           310259                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       310259                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       310259                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              189                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  189                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              189                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10554                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    780820500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     780820500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.516825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.516825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69166.489503                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69166.489503                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    665426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    665426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.516825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.516825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58944.636372                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58944.636372                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         298052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             298052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    941884000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    941884000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       310869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         310869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.041230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.041230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73487.087462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73487.087462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12817                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12817                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    811176000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    811176000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.041230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.041230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63289.069205                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63289.069205                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         62817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    534986500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    534986500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        70017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         70017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74303.680556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74303.680556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    461645000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    461645000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64117.361111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64117.361111                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7931.963189                       # Cycle average of tags in use
system.l2.tags.total_refs                      804464                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31404                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.616609                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.341126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3680.319462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4232.302601                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.449258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.516639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968257                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6467364                       # Number of tag accesses
system.l2.tags.data_accesses                  6467364                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000758924500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          607                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          607                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73887                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9484                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10100                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31306                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10100                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     39                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.08                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31306                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10100                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.469522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.594435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    249.117224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           604     99.51%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.33%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           607                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.588138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              434     71.50%     71.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.82%     72.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              153     25.21%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      2.31%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           607                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2003584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               646400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    236.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8465219500                       # Total gap between requests
system.mem_ctrls.avgGap                     204444.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       820288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1180800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       644416                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 96891815.569288492203                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 139475227.998234599829                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76117944.212153062224                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12817                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18489                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10100                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    388212000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    517308500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 194435041250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30288.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27979.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19250994.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       820288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1183296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2003584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       820288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       820288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       646400                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       646400                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12817                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18489                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31306                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10100                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10100                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     96891816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    139770054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        236661869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     96891816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     96891816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76352293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76352293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76352293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     96891816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    139770054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       313014162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31267                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10069                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1831                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          748                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               319264250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             156335000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          905520500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10210.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28960.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23130                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6121                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.98                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12083                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   218.907225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   139.250557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.494268                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5408     44.76%     44.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3419     28.30%     73.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1214     10.05%     83.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          582      4.82%     87.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          341      2.82%     90.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          221      1.83%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          161      1.33%     93.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           90      0.74%     94.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          647      5.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12083                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2001088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             644416                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              236.367044                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.117944                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        43446900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        23092575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      116025000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25129080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2266041270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1342706400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4484554905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.712329                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3467436250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4715963250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42840000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22762410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      107221380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27431100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2369676960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1255434240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4493479770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.766527                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3240290250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4943109250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10100                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13014                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11289                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85726                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85726                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85726                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2649984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2649984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2649984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31306                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23705000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39132500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            381096                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       310385                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38458                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             189                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21843                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        311080                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        70017                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       932333                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       275446                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1207779                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     39760192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10103168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               49863360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23423                       # Total snoops (count)
system.tol2bus.snoopTraffic                    659904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           426341                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002597                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 425234     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1107      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             426341                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8466019500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          778818000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         466709318                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         137945877                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
