// Seed: 332838422
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_7 = 1;
  assign module_1.id_3 = 0;
  logic [1 'd0 : -1] id_8;
  ;
endmodule
module module_1 (
    output wire id_0,
    input  tri  id_1,
    input  tri  id_2,
    output tri0 id_3,
    input  wire id_4,
    output tri1 id_5,
    output tri1 id_6,
    input  tri1 id_7
);
  id_9 :
  assert property (@(posedge -1) -1'h0 == $realtime)
  else $signed(70);
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
