Warning (10268): Verilog HDL information at draw_board.sv(49): always construct contains both blocking and non-blocking assignments File: C:/Users/Usuario/Documents/ArquidecomputadoresI/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv Line: 49
