

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5'
================================================================
* Date:           Fri Mar 10 17:22:10 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.352 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.900 us|  0.900 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_5  |       16|       16|         5|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc64.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_38 = load i3 %i" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 11 'load' 'i_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp_eq  i3 %i_38, i3 4" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 14 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.34ns)   --->   "%i_39 = add i3 %i_38, i3 1" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 15 'add' 'i_39' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.inc64.split.i, void %keccak_absorb.18.exit.exitStub" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 16 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_38" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 17 'zext' 'zext_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln417 = trunc i3 %i_38" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 18 'trunc' 'trunc_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln417, i3 0" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i5 %shl_ln" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 20 'zext' 'zext_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr i8 %seed, i64 0, i64 %zext_ln417" [dilithium2/fips202.c:31]   --->   Operation 21 'getelementptr' 'seed_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.77ns)   --->   "%seed_load = load i8 %seed_addr" [dilithium2/fips202.c:31]   --->   Operation 22 'load' 'seed_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln31 = or i5 %shl_ln, i5 1" [dilithium2/fips202.c:31]   --->   Operation 23 'or' 'or_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %or_ln31" [dilithium2/fips202.c:31]   --->   Operation 24 'zext' 'zext_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%seed_addr_8 = getelementptr i8 %seed, i64 0, i64 %zext_ln31" [dilithium2/fips202.c:31]   --->   Operation 25 'getelementptr' 'seed_addr_8' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.77ns)   --->   "%seed_load_8 = load i8 %seed_addr_8" [dilithium2/fips202.c:31]   --->   Operation 26 'load' 'seed_load_8' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln416" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 27 'getelementptr' 'state_s_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 28 'load' 'state_s_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 29 [1/1] (1.32ns)   --->   "%store_ln416 = store i3 %i_39, i3 %i" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 29 'store' 'store_ln416' <Predicate = (!icmp_ln416)> <Delay = 1.32>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 30 [1/2] (2.77ns)   --->   "%seed_load = load i8 %seed_addr" [dilithium2/fips202.c:31]   --->   Operation 30 'load' 'seed_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 31 [1/2] (2.77ns)   --->   "%seed_load_8 = load i8 %seed_addr_8" [dilithium2/fips202.c:31]   --->   Operation 31 'load' 'seed_load_8' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln31_13 = or i5 %shl_ln, i5 2" [dilithium2/fips202.c:31]   --->   Operation 32 'or' 'or_ln31_13' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln31_31 = zext i5 %or_ln31_13" [dilithium2/fips202.c:31]   --->   Operation 33 'zext' 'zext_ln31_31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%seed_addr_9 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_31" [dilithium2/fips202.c:31]   --->   Operation 34 'getelementptr' 'seed_addr_9' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.77ns)   --->   "%seed_load_9 = load i8 %seed_addr_9" [dilithium2/fips202.c:31]   --->   Operation 35 'load' 'seed_load_9' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln31_14 = or i5 %shl_ln, i5 3" [dilithium2/fips202.c:31]   --->   Operation 36 'or' 'or_ln31_14' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31_32 = zext i5 %or_ln31_14" [dilithium2/fips202.c:31]   --->   Operation 37 'zext' 'zext_ln31_32' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%seed_addr_10 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_32" [dilithium2/fips202.c:31]   --->   Operation 38 'getelementptr' 'seed_addr_10' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.77ns)   --->   "%seed_load_10 = load i8 %seed_addr_10" [dilithium2/fips202.c:31]   --->   Operation 39 'load' 'seed_load_10' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 40 [1/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 40 'load' 'state_s_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 41 [1/2] (2.77ns)   --->   "%seed_load_9 = load i8 %seed_addr_9" [dilithium2/fips202.c:31]   --->   Operation 41 'load' 'seed_load_9' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 42 [1/2] (2.77ns)   --->   "%seed_load_10 = load i8 %seed_addr_10" [dilithium2/fips202.c:31]   --->   Operation 42 'load' 'seed_load_10' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln31_15 = or i5 %shl_ln, i5 4" [dilithium2/fips202.c:31]   --->   Operation 43 'or' 'or_ln31_15' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln31_33 = zext i5 %or_ln31_15" [dilithium2/fips202.c:31]   --->   Operation 44 'zext' 'zext_ln31_33' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%seed_addr_11 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_33" [dilithium2/fips202.c:31]   --->   Operation 45 'getelementptr' 'seed_addr_11' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.77ns)   --->   "%seed_load_11 = load i8 %seed_addr_11" [dilithium2/fips202.c:31]   --->   Operation 46 'load' 'seed_load_11' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln31_16 = or i5 %shl_ln, i5 5" [dilithium2/fips202.c:31]   --->   Operation 47 'or' 'or_ln31_16' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln31_34 = zext i5 %or_ln31_16" [dilithium2/fips202.c:31]   --->   Operation 48 'zext' 'zext_ln31_34' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%seed_addr_12 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_34" [dilithium2/fips202.c:31]   --->   Operation 49 'getelementptr' 'seed_addr_12' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.77ns)   --->   "%seed_load_12 = load i8 %seed_addr_12" [dilithium2/fips202.c:31]   --->   Operation 50 'load' 'seed_load_12' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 51 [1/2] (2.77ns)   --->   "%seed_load_11 = load i8 %seed_addr_11" [dilithium2/fips202.c:31]   --->   Operation 51 'load' 'seed_load_11' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 52 [1/2] (2.77ns)   --->   "%seed_load_12 = load i8 %seed_addr_12" [dilithium2/fips202.c:31]   --->   Operation 52 'load' 'seed_load_12' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln31_17 = or i5 %shl_ln, i5 6" [dilithium2/fips202.c:31]   --->   Operation 53 'or' 'or_ln31_17' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln31_35 = zext i5 %or_ln31_17" [dilithium2/fips202.c:31]   --->   Operation 54 'zext' 'zext_ln31_35' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%seed_addr_13 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_35" [dilithium2/fips202.c:31]   --->   Operation 55 'getelementptr' 'seed_addr_13' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (2.77ns)   --->   "%seed_load_13 = load i8 %seed_addr_13" [dilithium2/fips202.c:31]   --->   Operation 56 'load' 'seed_load_13' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln31_18 = or i5 %shl_ln, i5 7" [dilithium2/fips202.c:31]   --->   Operation 57 'or' 'or_ln31_18' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln31_36 = zext i5 %or_ln31_18" [dilithium2/fips202.c:31]   --->   Operation 58 'zext' 'zext_ln31_36' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%seed_addr_14 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_36" [dilithium2/fips202.c:31]   --->   Operation 59 'getelementptr' 'seed_addr_14' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.77ns)   --->   "%seed_load_14 = load i8 %seed_addr_14" [dilithium2/fips202.c:31]   --->   Operation 60 'load' 'seed_load_14' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [dilithium2/fips202.c:386->dilithium2/fips202.c:588]   --->   Operation 61 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (2.77ns)   --->   "%seed_load_13 = load i8 %seed_addr_13" [dilithium2/fips202.c:31]   --->   Operation 62 'load' 'seed_load_13' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 63 [1/2] (2.77ns)   --->   "%seed_load_14 = load i8 %seed_addr_14" [dilithium2/fips202.c:31]   --->   Operation 63 'load' 'seed_load_14' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%r_15_7_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %seed_load_14, i8 %seed_load_13, i8 %seed_load_12, i8 %seed_load_11, i8 %seed_load_10, i8 %seed_load_9, i8 %seed_load_8, i8 %seed_load" [dilithium2/fips202.c:31]   --->   Operation 64 'bitconcatenate' 'r_15_7_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_s_load, i64 %r_15_7_i" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 65 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (2.77ns)   --->   "%store_ln417 = store i64 %xor_ln417, i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 66 'store' 'store_ln417' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.inc64.i" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 67 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 2.77ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', dilithium2/fips202.c:417->dilithium2/fips202.c:588) on local variable 'i' [7]  (0 ns)
	'getelementptr' operation ('seed_addr', dilithium2/fips202.c:31) [19]  (0 ns)
	'load' operation ('seed_load', dilithium2/fips202.c:31) on array 'seed' [20]  (2.77 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'load' operation ('seed_load', dilithium2/fips202.c:31) on array 'seed' [20]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('seed_load_9', dilithium2/fips202.c:31) on array 'seed' [28]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'load' operation ('seed_load_11', dilithium2/fips202.c:31) on array 'seed' [36]  (2.77 ns)

 <State 5>: 6.35ns
The critical path consists of the following:
	'load' operation ('seed_load_13', dilithium2/fips202.c:31) on array 'seed' [44]  (2.77 ns)
	'xor' operation ('xor_ln417', dilithium2/fips202.c:417->dilithium2/fips202.c:588) [52]  (0.808 ns)
	'store' operation ('store_ln417', dilithium2/fips202.c:417->dilithium2/fips202.c:588) of variable 'xor_ln417', dilithium2/fips202.c:417->dilithium2/fips202.c:588 on array 'state_s' [53]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
