WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 34810811 heartbeat IPC: 0.309495 cumulative IPC: 0.309495 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 67283253 heartbeat IPC: 0.307954 cumulative IPC: 0.308723 (Simulation time: 0 hr 4 min 24 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 102135771 heartbeat IPC: 0.286924 cumulative IPC: 0.301097 (Simulation time: 0 hr 6 min 35 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 135225477 heartbeat IPC: 0.302209 cumulative IPC: 0.301375 (Simulation time: 0 hr 8 min 39 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 168720145 heartbeat IPC: 0.298555 cumulative IPC: 0.300806 (Simulation time: 0 hr 10 min 45 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 166220099 cumulative IPC: 0.300806 (Simulation time: 0 hr 10 min 45 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 166220099 (Simulation time: 0 hr 10 min 45 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.300806 instructions: 50000000 cycles: 166220099
CPU 0 Branch Prediction Accuracy: 99.9696% MPKI: 0.0474801 Average ROB Occupancy at Mispredict: 260.611
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0474801
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3637673  HIT:      64551  MISS:    3573122
LLC LOAD         ACCESS:    1405646  HIT:       5255  MISS:    1400391
LLC RFO          ACCESS:      51178  HIT:       1543  MISS:      49635
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108924  HIT:      23969  MISS:    1084955
LLC TRANSLATION  ACCESS:    1071925  HIT:      33784  MISS:    1038141
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 371.597 cycles
cpu0_DTLB TOTAL       ACCESS:   11409306  HIT:    8024777  MISS:    3384529
cpu0_DTLB LOAD         ACCESS:   11409306  HIT:    8024777  MISS:    3384529
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 186.881 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   12962407  HIT:    7508751  MISS:    5453656
cpu0_L1D LOAD         ACCESS:    9420589  HIT:    5310106  MISS:    4110483
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2190968  HIT:    2042215  MISS:     148753
cpu0_L1D TRANSLATION  ACCESS:    1350850  HIT:     156430  MISS:    1194420
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 260.503 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4781297  HIT:    2252548  MISS:    2528749
cpu0_L2C LOAD         ACCESS:    2390672  HIT:     985026  MISS:    1405646
cpu0_L2C RFO          ACCESS:     144630  HIT:      93452  MISS:      51178
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114787  HIT:    1114787  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:    1131208  HIT:      59283  MISS:    1071925
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 546.082 cycles
cpu0_STLB TOTAL       ACCESS:    1312731  HIT:     191304  MISS:    1121427
cpu0_STLB LOAD         ACCESS:    1312731  HIT:     191304  MISS:    1121427
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 553.647 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     161529
  ROW_BUFFER_MISS:    2326628
 AVG DBUS CONGESTED CYCLE:    3.98503
 WQ ROW_BUFFER_HIT:       9914
  ROW_BUFFER_MISS:    1097779  FULL:          0
