// Seed: 3101284317
module module_0 #(
    parameter id_5 = 32'd61
) (
    input  wire  id_0,
    output uwire id_1
    , id_4,
    input  tri   id_2
);
  wire _id_5;
  logic [7:0][-1 'b0 : id_5] id_6;
  assign id_6[1] = 1 & 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1,
    output wand id_2
);
  final $signed(79);
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd99
) (
    output wor _id_0,
    input wor id_1,
    output supply1 id_2,
    output tri0 id_3,
    output wand id_4,
    input tri id_5,
    output wand id_6,
    output tri id_7,
    input wire id_8,
    input supply0 id_9,
    input supply1 id_10,
    output supply1 id_11,
    input tri id_12,
    output wand id_13,
    input supply0 id_14,
    input wire id_15,
    input uwire id_16,
    output tri0 id_17,
    output uwire id_18,
    output supply0 id_19,
    output wor id_20,
    input wand id_21,
    input supply0 id_22,
    input supply1 id_23,
    input wand id_24,
    input wand id_25,
    output supply0 id_26,
    input wor id_27,
    input wire id_28
);
  wire id_30;
  module_0 modCall_1 (
      id_8,
      id_20,
      id_27
  );
  logic [id_0 : -1  ==  (  1  )] id_31;
  ;
endmodule
