{
  "name": "ostd::util::id_set::AtomicIdSet::<I>::contains",
  "span": "ostd/src/util/id_set.rs:426:5: 426:62",
  "mir": "fn ostd::util::id_set::AtomicIdSet::<I>::contains(_1: &util::id_set::AtomicIdSet<I>, _2: I, _3: core::sync::atomic::Ordering) -> bool {\n    let mut _0: bool;\n    let  _4: usize;\n    let  _5: usize;\n    let mut _6: bool;\n    let mut _7: usize;\n    let mut _8: &smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]>;\n    let mut _9: u64;\n    let mut _10: u64;\n    let  _11: &core::sync::atomic::AtomicU64;\n    let mut _12: &smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]>;\n    let mut _13: u64;\n    let mut _14: bool;\n    debug self => _1;\n    debug id => _2;\n    debug ordering => _3;\n    debug part_idx => _4;\n    debug bit_idx => _5;\n    bb0: {\n        _4 = util::id_set::part_idx::<I>(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = util::id_set::bit_idx::<I>(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = &((*_1).0: smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]>);\n        _7 = smallvec::SmallVec::<[core::sync::atomic::AtomicU64; 2]>::len(move _8) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_8);\n        _6 = Lt(_4, move _7);\n        switchInt(move _6) -> [0: bb5, otherwise: bb4];\n    }\n    bb4: {\n        StorageDead(_7);\n        StorageLive(_9);\n        StorageLive(_10);\n        StorageLive(_12);\n        _12 = &((*_1).0: smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]>);\n        _11 = <smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]> as core::ops::Index<usize>>::index(move _12, _4) -> [return: bb6, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_7);\n        _0 = false;\n        goto -> bb9;\n    }\n    bb6: {\n        StorageDead(_12);\n        _10 = core::sync::atomic::AtomicU64::load(_11, _3) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageLive(_13);\n        _14 = Lt(_5, 64_usize);\n        assert(move _14, \"attempt to shift left by `{}`, which would overflow\", _5) -> [success: bb8, unwind unreachable];\n    }\n    bb8: {\n        _13 = Shl(1_u64, _5);\n        _9 = BitAnd(move _10, move _13);\n        StorageDead(_13);\n        StorageDead(_10);\n        _0 = Ne(move _9, 0_u64);\n        StorageDead(_9);\n        goto -> bb9;\n    }\n    bb9: {\n        StorageDead(_6);\n        return;\n    }\n}\n"
}