#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd17f0180 .scope module, "I2S_shift_register_tb" "I2S_shift_register_tb" 2 3;
 .timescale -9 -12;
P_0x7fffd17f0300 .param/l "BLOCK0" 0 2 5, C4<10101010>;
P_0x7fffd17f0340 .param/l "BLOCK1" 0 2 6, C4<11111111>;
P_0x7fffd17f0380 .param/l "SAMPLE_SIZE_VALUE" 0 2 7, +C4<00000000000000000000000000000001>;
P_0x7fffd17f03c0 .param/l "S_12BIT" 0 2 4, +C4<00000000000000000000000000000001>;
P_0x7fffd17f0400 .param/l "S_16BIT" 0 2 4, +C4<00000000000000000000000000000011>;
P_0x7fffd17f0440 .param/l "S_32BIT" 0 2 4, +C4<00000000000000000000000000000100>;
P_0x7fffd17f0480 .param/l "S_8BIT" 0 2 4, +C4<00000000000000000000000000000000>;
v0x7fffd1810ee0_0 .var "CLK", 0 0;
v0x7fffd1810fd0_0 .var "DATA_IN", 7 0;
v0x7fffd18110a0_0 .net "DATA_OUT", 31 0, L_0x7fffd17d76d0;  1 drivers
v0x7fffd18111a0_0 .net "DATA_READY", 0 0, v0x7fffd18108a0_0;  1 drivers
v0x7fffd1811270_0 .var "RST", 0 0;
v0x7fffd1811310_0 .var "SAMPLE_SIZE", 0 0;
v0x7fffd18113b0_0 .var "START", 0 0;
L_0x7fbf327d0018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fffd1811480_0 .net *"_s3", 2 0, L_0x7fbf327d0018;  1 drivers
E_0x7fffd17d82e0 .event edge, v0x7fffd17ee9c0_0;
L_0x7fffd1811780 .concat [ 1 3 0 0], v0x7fffd1811310_0, L_0x7fbf327d0018;
S_0x7fffd17f04d0 .scope module, "uut" "sample_processor" 2 18, 3 1 0, S_0x7fffd17f0180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /OUTPUT 32 "data_out"
    .port_info 4 /INPUT 4 "sample_size"
    .port_info 5 /INPUT 1 "data_available"
    .port_info 6 /OUTPUT 1 "data_ready"
P_0x7fffd17f0650 .param/l "S_12BIT" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x7fffd17f0690 .param/l "S_16BIT" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x7fffd17f06d0 .param/l "S_24BIT" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x7fffd17f0710 .param/l "S_32BIT" 0 3 10, +C4<00000000000000000000000000000101>;
P_0x7fffd17f0750 .param/l "S_8BIT" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x7fffd17f0790 .param/l "S_BLOCK_12BIT" 0 3 11, +C4<00000000000000000000000000000010>;
P_0x7fffd17f07d0 .param/l "S_BLOCK_16BIT" 0 3 11, +C4<00000000000000000000000000000010>;
P_0x7fffd17f0810 .param/l "S_BLOCK_24BIT" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x7fffd17f0850 .param/l "S_BLOCK_32BIT" 0 3 11, +C4<00000000000000000000000000000100>;
P_0x7fffd17f0890 .param/l "S_BLOCK_8BIT" 0 3 11, +C4<00000000000000000000000000000001>;
P_0x7fffd17f08d0 .param/l "S_MASK_12BIT" 0 3 12, C4<00000000000000000000111111111111>;
P_0x7fffd17f0910 .param/l "S_MASK_16BIT" 0 3 12, C4<00000000000000001111111111111111>;
P_0x7fffd17f0950 .param/l "S_MASK_24BIT" 0 3 12, C4<00000000000011111111111111111111>;
P_0x7fffd17f0990 .param/l "S_MASK_32BIT" 0 3 12, C4<11111111111111111111111111111111>;
P_0x7fffd17f09d0 .param/l "S_MASK_8BIT" 0 3 12, C4<00000000000000000000000011111111>;
L_0x7fffd17d76d0 .functor AND 32, L_0x7fffd1811520, v0x7fffd1810c40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7fffd17ee160_0 .net *"_s4", 31 0, L_0x7fffd1811520;  1 drivers
v0x7fffd17ee9c0_0 .net "clk", 0 0, v0x7fffd1810ee0_0;  1 drivers
v0x7fffd17ea700_0 .var "current_block_n", 3 0;
v0x7fffd18105d0_0 .net "data_available", 0 0, v0x7fffd18113b0_0;  1 drivers
v0x7fffd1810690_0 .net "data_in", 7 0, v0x7fffd1810fd0_0;  1 drivers
v0x7fffd18107c0_0 .net "data_out", 31 0, L_0x7fffd17d76d0;  alias, 1 drivers
v0x7fffd18108a0_0 .var "data_ready", 0 0;
v0x7fffd1810960_0 .var "n_blocks_per_sample", 3 0;
v0x7fffd1810a40_0 .net "rst", 0 0, v0x7fffd1811270_0;  1 drivers
v0x7fffd1810b00 .array "sample_blocks", 0 3, 7 0;
v0x7fffd1810c40_0 .var "sample_mask", 31 0;
v0x7fffd1810d20_0 .net "sample_size", 3 0, L_0x7fffd1811780;  1 drivers
E_0x7fffd17d81d0 .event negedge, v0x7fffd18105d0_0;
E_0x7fffd17d7c30 .event posedge, v0x7fffd17ee9c0_0;
E_0x7fffd17eeb20 .event edge, v0x7fffd1810d20_0;
v0x7fffd1810b00_0 .array/port v0x7fffd1810b00, 0;
v0x7fffd1810b00_1 .array/port v0x7fffd1810b00, 1;
v0x7fffd1810b00_2 .array/port v0x7fffd1810b00, 2;
v0x7fffd1810b00_3 .array/port v0x7fffd1810b00, 3;
L_0x7fffd1811520 .concat [ 8 8 8 8], v0x7fffd1810b00_0, v0x7fffd1810b00_1, v0x7fffd1810b00_2, v0x7fffd1810b00_3;
    .scope S_0x7fffd17f04d0;
T_0 ;
    %wait E_0x7fffd17eeb20;
    %load/vec4 v0x7fffd1810d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffd1810960_0, 0;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffd1810960_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffd1810960_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fffd1810960_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fffd1810960_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd17f04d0;
T_1 ;
    %wait E_0x7fffd17eeb20;
    %load/vec4 v0x7fffd1810d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 255, 0, 32;
    %assign/vec4 v0x7fffd1810c40_0, 0;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 4095, 0, 32;
    %assign/vec4 v0x7fffd1810c40_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 65535, 0, 32;
    %assign/vec4 v0x7fffd1810c40_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1048575, 0, 32;
    %assign/vec4 v0x7fffd1810c40_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fffd1810c40_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd17f04d0;
T_2 ;
    %wait E_0x7fffd17d7c30;
    %load/vec4 v0x7fffd1810a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd18108a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd17ea700_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd1810b00, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd1810b00, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd1810b00, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd1810b00, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd17f04d0;
T_3 ;
    %wait E_0x7fffd17d81d0;
    %load/vec4 v0x7fffd17ea700_0;
    %load/vec4 v0x7fffd1810960_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd18108a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffd1810690_0;
    %ix/getv 3, v0x7fffd17ea700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd1810b00, 0, 4;
    %load/vec4 v0x7fffd17ea700_0;
    %pushi/vec4 1, 0, 4;
    %add;
    %store/vec4 v0x7fffd17ea700_0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd17f0180;
T_4 ;
    %vpi_call 2 30 "$dumpfile", "sample_processor_test.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1810ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd18113b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1811270_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fffd1810fd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd1811310_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fffd17f0180;
T_5 ;
T_5.0 ;
    %load/vec4 v0x7fffd1810ee0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x7fffd17d82e0;
    %jmp T_5.0;
T_5.1 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd1811270_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1811270_0, 0, 1;
T_5.2 ;
    %load/vec4 v0x7fffd1810ee0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0x7fffd17d82e0;
    %jmp T_5.2;
T_5.3 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd18113b0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd18113b0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fffd1810fd0_0, 0, 8;
    %delay 10000, 0;
T_5.4 ;
    %load/vec4 v0x7fffd1810ee0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0x7fffd17d82e0;
    %jmp T_5.4;
T_5.5 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd18113b0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd18113b0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fffd17f0180;
T_6 ;
    %delay 3000000, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffd17f0180;
T_7 ;
    %delay 2000, 0;
    %load/vec4 v0x7fffd1810ee0_0;
    %nor/r;
    %store/vec4 v0x7fffd1810ee0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sample_processor_tb.v";
    "sample_processor.v";
