From 39888c9d6a39fe613bf28c0c7b511b01910fd234 Mon Sep 17 00:00:00 2001
From: Fugang Duan <b38611@freescale.com>
Date: Thu, 30 Apr 2015 17:59:06 +0800
Subject: [PATCH 0481/1221] MLK-10792 ARM: dts: imx6ul: enable gpio-spi
 74LV595PW support

Enable gpio-spi 74LV595PW support.

Signed-off-by: Fugang Duan <B38611@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/imx6ul-evk.dts   |   33 +++++++++++++++++++++++++++++++++
 arch/arm/boot/dts/imx6ul-pinfunc.h |   11 +++++++++++
 2 files changed, 44 insertions(+), 0 deletions(-)

diff --git a/arch/arm/boot/dts/imx6ul-evk.dts b/arch/arm/boot/dts/imx6ul-evk.dts
index af3ad3f..4a10eda 100644
--- a/arch/arm/boot/dts/imx6ul-evk.dts
+++ b/arch/arm/boot/dts/imx6ul-evk.dts
@@ -57,6 +57,30 @@
 		assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
 		assigned-clock-rates = <0>, <12288000>;
 	};
+
+	spi4 {
+		compatible = "spi-gpio";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_spi4>;
+		pinctrl-assert-gpios = <&gpio5 8 GPIO_ACTIVE_LOW>;
+		status = "okay";
+		gpio-sck = <&gpio5 11 0>;
+		gpio-mosi = <&gpio5 10 0>;
+		cs-gpios = <&gpio5 7 0>;
+		num-chipselects = <1>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		gpio_spi: gpio_spi@0 {
+			compatible = "fairchild,74hc595";
+			gpio-controller;
+			#gpio-cells = <2>;
+			reg = <0>;
+			registers-number = <1>;
+			registers-default = /bits/ 8 <0xb7>;
+			spi-max-frequency = <100000>;
+		};
+	};
 };
 
 &clks {
@@ -370,5 +394,14 @@
 				MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04	0x17059
 			>;
 		};
+
+		pinctrl_spi4: spi4grp {
+			fsl,pins = <
+				MX6UL_PAD_BOOT_MODE0__GPIO5_IO10	0x70a1
+				MX6UL_PAD_BOOT_MODE1__GPIO5_IO11	0x70a1
+				MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	0x70a1
+				MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	0x80000000
+			>;
+		};
 	};
 };
diff --git a/arch/arm/boot/dts/imx6ul-pinfunc.h b/arch/arm/boot/dts/imx6ul-pinfunc.h
index c6d8c7c..cae3ff7 100755
--- a/arch/arm/boot/dts/imx6ul-pinfunc.h
+++ b/arch/arm/boot/dts/imx6ul-pinfunc.h
@@ -14,9 +14,20 @@
  * The pin function ID is a tuple of
  * <mux_reg conf_reg input_reg mux_mode input_val>
  */
+#define	MX6UL_PAD_BOOT_MODE0__GPIO5_IO10				0x0014 0x02A0 0x0000 5 0
+#define	MX6UL_PAD_BOOT_MODE1__GPIO5_IO11				0x0018 0x02A4 0x0000 5 0
 
+#define	MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00				0x001C 0x02A8 0x0000 5 0
+#define	MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01				0x0020 0x02AC 0x0000 5 0
+#define	MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02				0x0024 0x02B0 0x0000 5 0
+#define	MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03				0x0028 0x02B4 0x0000 5 0
 #define	MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04				0x002C 0x02B8 0x0000 5 0
+#define	MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05				0x0030 0x02BC 0x0000 5 0
+#define	MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06				0x0034 0x02C0 0x0000 5 0
+#define	MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07				0x0038 0x02C4 0x0000 5 0
+#define	MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08				0x003C 0x02C8 0x0000 5 0
 #define	MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09				0x0040 0x02CC 0x0000 5 0
+
 #define	MX6UL_PAD_JTAG_MOD__SJC_MOD                              	0x0044 0x02D0 0x0000 0 0
 #define	MX6UL_PAD_JTAG_MOD__GPT2_CLK                             	0x0044 0x02D0 0x05A0 1 0
 #define	MX6UL_PAD_JTAG_MOD__SPDIF_OUT                            	0x0044 0x02D0 0x0000 2 0
-- 
1.7.5.4

