/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [6:0] _05_;
  wire [6:0] _06_;
  wire [6:0] _07_;
  wire [4:0] _08_;
  wire [25:0] _09_;
  wire [11:0] _10_;
  wire [9:0] _11_;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [24:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_92z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = !(celloutsig_0_26z[3] ? celloutsig_0_26z[0] : celloutsig_0_23z);
  assign celloutsig_0_3z = !(_00_ ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_36z = !(celloutsig_0_12z[1] ? celloutsig_0_11z[17] : celloutsig_0_8z[1]);
  assign celloutsig_0_7z = !(celloutsig_0_6z ? celloutsig_0_2z : in_data[67]);
  assign celloutsig_1_12z = !(celloutsig_1_5z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_15z = !(celloutsig_1_14z ? celloutsig_1_14z : celloutsig_1_3z);
  assign celloutsig_0_29z = !(celloutsig_0_22z ? celloutsig_0_12z[9] : celloutsig_0_18z[21]);
  assign celloutsig_1_9z = ~celloutsig_1_0z;
  assign celloutsig_0_13z = ~celloutsig_0_11z[10];
  assign celloutsig_0_34z = ~((celloutsig_0_26z[1] | celloutsig_0_11z[1]) & (celloutsig_0_8z[5] | celloutsig_0_15z[1]));
  assign celloutsig_0_48z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_21z | _01_));
  assign celloutsig_0_57z = ~((celloutsig_0_35z | celloutsig_0_21z) & (celloutsig_0_47z | celloutsig_0_52z));
  assign celloutsig_1_3z = in_data[154] | celloutsig_1_0z;
  assign celloutsig_0_17z = celloutsig_0_3z | celloutsig_0_13z;
  assign celloutsig_0_38z = celloutsig_0_35z ^ celloutsig_0_20z;
  assign celloutsig_0_47z = celloutsig_0_39z ^ celloutsig_0_2z;
  assign celloutsig_0_5z = celloutsig_0_3z ^ in_data[12];
  assign celloutsig_1_5z = in_data[101] ^ celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_6z[4] ^ celloutsig_1_0z;
  assign celloutsig_0_8z = { in_data[9:4], celloutsig_0_1z } + { in_data[40:39], celloutsig_0_2z, _07_[3:2], _00_, _07_[0] };
  assign celloutsig_1_2z = { in_data[132:128], celloutsig_1_0z } + in_data[109:104];
  assign celloutsig_0_11z = in_data[56:39] + { in_data[42:30], _07_[3:2], _00_, _07_[0], celloutsig_0_9z };
  reg [3:0] _34_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _34_ <= 4'h0;
    else _34_ <= in_data[81:78];
  assign { _07_[3:2], _00_, _07_[0] } = _34_;
  reg [25:0] _35_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _35_ <= 26'h0000000;
    else _35_ <= { celloutsig_0_18z[6:4], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_23z, celloutsig_0_35z, celloutsig_0_42z, celloutsig_0_13z, celloutsig_0_10z };
  assign { _09_[25:11], _05_[6:3], _03_, _05_[1:0], _09_[3:0] } = _35_;
  reg [11:0] _36_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _36_ <= 12'h000;
    else _36_ <= in_data[121:110];
  assign { _10_[11:10], _04_, _10_[8:0] } = _36_;
  reg [9:0] _37_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _37_ <= 10'h000;
    else _37_ <= { celloutsig_0_15z[0], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_8z };
  assign { _11_[9], _06_[6:1], _11_[2:0] } = _37_;
  reg [4:0] _38_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _38_ <= 5'h00;
    else _38_ <= { _07_[0], celloutsig_0_15z, celloutsig_0_6z };
  assign { _01_, _08_[3], _02_, _08_[1:0] } = _38_;
  assign celloutsig_0_32z = { celloutsig_0_31z[3:2], celloutsig_0_31z, celloutsig_0_15z } == { celloutsig_0_11z[9:8], _11_[9], _06_[6:1], _11_[2:0] };
  assign celloutsig_0_64z = celloutsig_0_18z[19:5] == { celloutsig_0_19z[11:2], celloutsig_0_26z, celloutsig_0_36z };
  assign celloutsig_0_1z = in_data[39:30] == in_data[68:59];
  assign celloutsig_0_42z = { _06_[5:1], _11_[2:1], _11_[9], _06_[6:1], _11_[2:0] } === { in_data[88:73], celloutsig_0_3z };
  assign celloutsig_0_39z = { in_data[14:0], _07_[3:2], _00_, _07_[0], celloutsig_0_14z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_23z } < { celloutsig_0_31z[4:0], celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_4z = { in_data[70:68], celloutsig_0_3z } < in_data[91:88];
  assign celloutsig_0_9z = { in_data[38:5], celloutsig_0_2z } < { in_data[86:70], _07_[3:2], _00_, _07_[0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, _07_[3:2], _00_, _07_[0] };
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z } < { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_12z[8:5], celloutsig_0_11z } < { celloutsig_0_12z[5:3], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z } < { celloutsig_0_8z[4:0], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_31z = celloutsig_0_17z ? in_data[55:49] : celloutsig_0_11z[10:4];
  assign celloutsig_0_40z = celloutsig_0_12z[4] ? in_data[29:26] : { celloutsig_0_8z[1:0], celloutsig_0_34z, celloutsig_0_9z };
  assign celloutsig_0_50z = celloutsig_0_7z ? { _09_[3:1], celloutsig_0_3z, celloutsig_0_20z, 1'h1 } : { celloutsig_0_41z, celloutsig_0_38z };
  assign { celloutsig_1_6z[6:3], celloutsig_1_6z[1] } = celloutsig_1_5z ? { celloutsig_1_2z[4:2], celloutsig_1_3z, celloutsig_1_0z } : { in_data[120:117], celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_2z[3] ? { in_data[187:186], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_15z } : { celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_18z };
  assign { celloutsig_0_12z[12:3], celloutsig_0_12z[1:0] } = celloutsig_0_10z ? { celloutsig_0_8z[4], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } : { celloutsig_0_7z, celloutsig_0_2z, 1'h0, celloutsig_0_4z, _07_[3:2], _00_, _07_[0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_9z ? { celloutsig_0_6z, celloutsig_0_12z[1], 1'h1 } : { celloutsig_0_12z[4:3], celloutsig_0_6z };
  assign celloutsig_0_18z = celloutsig_0_11z[10] ? { celloutsig_0_11z[14], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_11z[17:11], 1'h1, celloutsig_0_11z[9:0], celloutsig_0_4z, celloutsig_0_5z } : { celloutsig_0_12z[9:3], celloutsig_0_6z, _07_[3:2], _00_, _07_[0], celloutsig_0_8z, celloutsig_0_13z, _07_[3:2], _00_, _07_[0], celloutsig_0_1z };
  assign celloutsig_0_26z = celloutsig_0_4z ? celloutsig_0_12z[11:8] : { celloutsig_0_8z[5:4], celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_0_52z = { celloutsig_0_12z[7:4], _07_[3:2], _00_, _07_[0], celloutsig_0_21z, celloutsig_0_48z, celloutsig_0_7z } !== { celloutsig_0_12z[3], celloutsig_0_6z, celloutsig_0_12z[1:0], celloutsig_0_50z, celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[182:166] !== in_data[163:147];
  assign celloutsig_0_10z = { in_data[87:78], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z } !== { in_data[11:3], _07_[3:2], _00_, _07_[0], celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[32:21], celloutsig_0_1z } !== in_data[52:40];
  assign celloutsig_0_6z = | { _07_[3:2], _07_[3:2], _00_, _07_[0] };
  assign celloutsig_0_20z = | { in_data[63], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_21z = | { in_data[80:69], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_14z = celloutsig_1_12z & _10_[11];
  assign celloutsig_0_22z = celloutsig_0_5z & celloutsig_0_12z[9];
  assign celloutsig_0_41z = { celloutsig_0_22z, celloutsig_0_40z } ^ { celloutsig_0_1z, celloutsig_0_36z, celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_38z };
  assign celloutsig_0_92z = { celloutsig_0_29z, celloutsig_0_64z, celloutsig_0_47z, celloutsig_0_57z, celloutsig_0_36z } ^ { _06_[6:3], celloutsig_0_17z };
  assign celloutsig_0_19z = { in_data[70:65], celloutsig_0_15z, celloutsig_0_15z } ^ in_data[71:60];
  assign _05_[2] = _03_;
  assign { _07_[6:4], _07_[1] } = { in_data[40:39], celloutsig_0_2z, _00_ };
  assign { _08_[4], _08_[2] } = { _01_, _02_ };
  assign _09_[10:4] = { _05_[6:3], _03_, _05_[1:0] };
  assign _10_[9] = _04_;
  assign _11_[8:3] = _06_[6:1];
  assign celloutsig_0_12z[2] = celloutsig_0_6z;
  assign { celloutsig_1_6z[2], celloutsig_1_6z[0] } = { celloutsig_1_0z, celloutsig_1_3z };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h1, celloutsig_0_92z };
endmodule
