<?xml version="1.0" encoding="utf-8" standalone="no"?><!DOCTYPE device SYSTEM "device.dtd">
<device schemaVersion="1.1"
	xmlns:xs="http://www.w3.org/2001/XMLSchema-instance"
	xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
	<name>Spirit3</name>
	<version>1.0</version>
	<description>Spirit3</description>

	<cpu>
		<name>CM0+</name>
		<revision>r0p0</revision>
		<endian>little</endian>
		<mpuPresent>false</mpuPresent>
		<fpuPresent>false</fpuPresent>
		<nvicPrioBits>2</nvicPrioBits>
		<vendorSystickConfig>false</vendorSystickConfig>
	</cpu>
	<addressUnitBits>8</addressUnitBits>

	<width>32</width>

	<size>0x20</size>
	<resetValue>0x0</resetValue>
	<resetMask>0xFFFFFFFF</resetMask>
	<peripherals>
		<peripheral>
			<name>ADC</name>
			<description>ADC</description>
			<groupName>ADC</groupName>
			<baseAddress>0x41006000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>ADC</name>
				<description>ADC interrupt</description>
				<value>12</value>
			</interrupt>
			<registers>
				<register>
					<name>VERSION_ID</name>
					<displayName>VERSION_ID</displayName>
					<description>VERSION_ID register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000020</resetValue>
					<fields>
						<field>
							<name>VERSION_ID</name>
							<description>version of the embedded IP</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CONF</name>
					<displayName>CONF</displayName>
					<description>ADC configuration register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00020002</resetValue>
					<fields>
						<field>
							<name>SAMPLE_RATE_MSB</name>
							<description>sample rate most significant bit</description>
							<bitOffset>21</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>ADC_CONT_1V2</name>
							<description>select the input sampling method</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIT_INVERT_DIFF</name>
							<description>invert bit to bit the ADC data output when a differential</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIT_INVERT_SN</name>
							<description>invert bit to bit the ADC data output when a single</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVR_DS_CFG</name>
							<description>Down Sampler overrun configuration</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_DS_ENA</name>
							<description>enable DMA mode for Down Sampler data path</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SAMPLE_RATE</name>
							<description>conversion rate of ADC</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SMPS_SYNCHRO_ENA</name>
							<description>synchronize the ADC start conversion with a pulse generated</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQ_LEN</name>
							<description>number of conversions in a regular sequence</description>
							<bitOffset>2</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQUENCE</name>
							<description>enable the sequence mode (active by default)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CONT</name>
							<description>regular sequence runs continuously when ADC mode is enabled</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRL</name>
					<displayName>CTRL</displayName>
					<description>ADC control register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ADC_LDO_ENA</name>
							<description>enable the LDO associated to the ADC block</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOP_OP_MOD</name>
							<description> stop the on-going OP_MODE (ADC mode, Analog audio mode, Full</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>START_CON</name>
							<description> generate a start pulse to initiate an ADC conversion</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADC_ON_OFF</name>
							<description />
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SWITCH</name>
					<displayName>SWITCH</displayName>
					<description>ADC switch control for Input Selection</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SE_VIN_7</name>
							<description>input voltage for VINP[3]</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_6</name>
							<description>input voltage for VINP[2]</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_5</name>
							<description>input voltage for VINP[1]</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_4</name>
							<description>input voltage for VINP[0]</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_3</name>
							<description>input voltage for VINM[3] / VINP[3]-VINM[3]</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_2</name>
							<description>input voltage for VINM[2] / VINP[2]-VINM[2]</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_1</name>
							<description>input voltage for VINM[1] / VINP[1]-VINM[1]</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_0</name>
							<description>input voltage for VINM[0] / VINP[0]-VINM[0]</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DS_CONF</name>
					<displayName>DS_CONF</displayName>
					<description>Downsampler configuration register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DS_WIDTH</name>
							<description>program the Down Sampler width of data output (DSDTATA)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DS_RATIO</name>
							<description>program the Down Sampler ratio (N factor)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SEQ_1</name>
					<displayName>SEQ_1</displayName>
					<description>ADC regular sequence configuration register 1</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SEQ7</name>
							<description>channel number code for 8th conversion of the sequence</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ6</name>
							<description>channel number code for 7th conversion of the sequence</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ5</name>
							<description>channel number code for 6th conversion of the sequence</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ4</name>
							<description>channel number code for 5th conversion of the sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ3</name>
							<description>channel number code for 4th conversion of the sequence</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ2</name>
							<description>channel number code for 3rd conversion of the sequence</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ1</name>
							<description>channel number code for second conversion of the sequence</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ0</name>
							<description>channel number code for first conversion of the sequence</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SEQ_2</name>
					<displayName>SEQ_2</displayName>
					<description>ADC regular sequence configuration register 2</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SEQ15</name>
							<description>channel number code for 16th conversion of the sequence</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ14</name>
							<description>channel number code for 15th conversion of the sequence</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ13</name>
							<description>channel number code for 14th conversion of the sequence</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ12</name>
							<description>channel number code for 13th conversion of the sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ11</name>
							<description>channel number code for 12th conversion of the sequence</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ10</name>
							<description>channel number code for 11th conversion of the sequence</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ9</name>
							<description>channel number code for 10th conversion of the sequence</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ8</name>
							<description>channel number code for 9th conversion of the sequence</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMP_1</name>
					<displayName>COMP_1</displayName>
					<description>ADC Gain and offset correction values register 1</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000555</resetValue>
					<fields>
						<field>
							<name>OFFSET1</name>
							<description>first calibration point: signed offset	compensation[6:0]</description>
							<bitOffset>12</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>GAIN1</name>
							<description>first calibration point: gain AUXADC_GAIN_1V2[11:0]</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMP_2</name>
					<displayName>COMP_2</displayName>
					<description>ADC Gain and offset correction values register 2
					</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000555</resetValue>
					<fields>
						<field>
							<name>OFFSET2</name>
							<description>second calibration point: signed offset compensation[6:0]</description>
							<bitOffset>12</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>GAIN2</name>
							<description>second calibration point: gain AUXADC_GAIN_1V2[11:0]</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMP_3</name>
					<displayName>COMP_3</displayName>
					<description>ADC Gain and offset correction values register 3
					</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000555</resetValue>
					<fields>
						<field>
							<name>OFFSET3</name>
							<description>third calibration point: signed offset compensation[6:0]</description>
							<bitOffset>12</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>GAIN3</name>
							<description>third calibration point: gain AUXADC_GAIN_1V2[11:0]</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMP_4</name>
					<displayName>COMP_4</displayName>
					<description>ADC Gain and offset correction values register 4
					</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000555</resetValue>
					<fields>
						<field>
							<name>OFFSET4</name>
							<description>fourth calibration point: signed offset compensation[6:0]</description>
							<bitOffset>12</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>GAIN4</name>
							<description>fourth calibration point: gain AUXADC_GAIN_1V2[11:0]</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMP_SEL</name>
					<displayName>COMP_SEL</displayName>
					<description>ADC Gain and Offset selection values register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>GAIN_OFFSET8</name>
							<description>gain / offset used in ADC differential mode with Vinput range = 3.6V</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET7</name>
							<description>gain / offset used in ADC single positive mode with Vinput range = 3.6V</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET6</name>
							<description>gain / offset used in ADC single negative mode with Vinput range = 3.6V</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET5</name>
							<description>gain / offset used in ADC differential mode with Vinput range = 2.4V</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET4</name>
							<description>gain / offset used in ADC single positive mode with Vinput range = 2.4V</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET3</name>
							<description>gain / offset used in ADC single negative mode with Vinput range = 2.4V</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET2</name>
							<description>gain / offset used in ADC differential mode with Vinput range = 1.2V</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET1</name>
							<description>gain / offset used in ADC single positive mode with Vinput range = 1.2V</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET0</name>
							<description>gain / offset used in ADC single negative mode with Vinput range = 1.2V</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WD_TH</name>
					<displayName>WD_TH</displayName>
					<description>High/low limits for event monitoring a channel register
					</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0FFF0000</resetValue>
					<fields>
						<field>
							<name>WD_HT</name>
							<description>analog watchdog high level threshold</description>
							<bitOffset>16</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
						<field>
							<name>WD_LT</name>
							<description>analog watchdog low level threshold</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WD_CONF</name>
					<displayName>WD_CONF</displayName>
					<description>Channel selection for event monitoring register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AWD_CHX</name>
							<description>analog watchdog channel selection to define which input channel(s) need to be guarded by the watchdog</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DS_DATAOUT</name>
					<displayName>DS_DATAOUT</displayName>
					<description>Downsampler Data output register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DS_DATA</name>
							<description>contain the converted data at the output of the Down Sampler</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRQ_STATUS</name>
					<displayName>IRQ_STATUS</displayName>
					<description>Interrupt Status register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OVR_DS_IRQ</name>
							<description>set to indicate a Down Sampler overrun (at least one data is lost)</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AWD_IRQ</name>
							<description>set when an analog watchdog event occurs</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOS_IRQ</name>
							<description>set when a sequence of conversion is completed</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EODS_IRQ</name>
							<description>set when the Down Sampler conversion is completed</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOC_IRQ</name>
							<description>(Used in test mode only): set when the ADC conversion is completed</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRQ_ENABLE</name>
					<displayName>IRQ_ENABLE</displayName>
					<description>Enable/disable Interrupts</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OVR_DS_IRQ_ENA</name>
							<description>Down Sampler overrun interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AWD_IRQ_ENA</name>
							<description>analog watchdog interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOS_IRQ_ENA</name>
							<description>End of regular sequence interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EODS_IRQ_ENA</name>
							<description>End of conversion interrupt enable for the Down Sampler output</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOC_IRQ_ENA</name>
							<description>(Used in test mode only): End of ADC conversion interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIMER_CONF</name>
					<displayName>TIMER_CONF</displayName>
					<description>Time to add after an LDO Enable or ADC Enable to let the HW to be stable before using it</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000028</resetValue>
					<fields>
						<field>
							<name>ADC_LDO_DELAY</name>
							<description>define the duration of a waiting time to be inserted between the ADC_LDO enable and the ADC ON to let time to the LDO to stabilize before starting a conversion</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
      <peripheral>
         <name>AES1</name>
         <description>Advanced encryption standard hardware accelerator 1</description>
         <groupName>AES1</groupName>
         <baseAddress>0x48900000</baseAddress>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x400</size>
            <usage>registers</usage>
         </addressBlock>
         <interrupt>
            <name>AES1</name>
            <description>AES1 global interrupt</description>
            <value>13</value>
         </interrupt>
         <registers>
            <register>
               <name>CR</name>
               <displayName>CR</displayName>
               <description>control register</description>
               <addressOffset>0x0</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>NPBLB</name>
                     <description>Number of padding bytes in last block of payload</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>KEYSIZE</name>
                     <description>Key size selection</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CHMOD2</name>
                     <description>AES chaining mode Bit2</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>GCMPH</name>
                     <description>Used only for GCM, CCM and GMAC algorithms and has no effect when other algorithms               are selected</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>DMAOUTEN</name>
                     <description>Enable DMA management of data output phase</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>DMAINEN</name>
                     <description>Enable DMA management of data input phase</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ERRIE</name>
                     <description>Error interrupt enable</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CCFIE</name>
                     <description>CCF flag interrupt enable</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ERRC</name>
                     <description>Error clear</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CCFC</name>
                     <description>Computation Complete Flag Clear</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CHMOD10</name>
                     <description>AES chaining mode Bit1 Bit0</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>MODE</name>
                     <description>AES operating mode</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>DATATYPE</name>
                     <description>Data type selection (for data in and data out to/from the cryptographic block)</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>EN</name>
                     <description>AES enable</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SR</name>
               <displayName>SR</displayName>
               <description>status register</description>
               <addressOffset>0x4</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>BUSY</name>
                     <description>Busy flag</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>WRERR</name>
                     <description>Write error flag</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>RDERR</name>
                     <description>Read error flag</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CCF</name>
                     <description>Computation complete flag</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DINR</name>
               <displayName>DINR</displayName>
               <description>data input register</description>
               <addressOffset>0x8</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_DINR</name>
                     <description>Data Input Register</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DOUTR</name>
               <displayName>DOUTR</displayName>
               <description>data output register</description>
               <addressOffset>0xC</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_DOUTR</name>
                     <description>Data output register</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>KEYR0</name>
               <displayName>KEYR0</displayName>
               <description>key register 0</description>
               <addressOffset>0x10</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_KEYR0</name>
                     <description>Data Output Register (LSB key [31:0])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>KEYR1</name>
               <displayName>KEYR1</displayName>
               <description>key register 1</description>
               <addressOffset>0x14</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_KEYR1</name>
                     <description>AES key register (key [63:32])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>KEYR2</name>
               <displayName>KEYR2</displayName>
               <description>key register 2</description>
               <addressOffset>0x18</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_KEYR2</name>
                     <description>AES key register (key [95:64])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>KEYR3</name>
               <displayName>KEYR3</displayName>
               <description>key register 3</description>
               <addressOffset>0x1C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_KEYR3</name>
                     <description>AES key register (MSB key [127:96])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>IVR0</name>
               <displayName>IVR0</displayName>
               <description>initialization vector register 0</description>
               <addressOffset>0x20</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_IVR0</name>
                     <description>initialization vector register (LSB IVR [31:0])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>IVR1</name>
               <displayName>IVR1</displayName>
               <description>initialization vector register 1</description>
               <addressOffset>0x24</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_IVR1</name>
                     <description>Initialization Vector Register (IVR [63:32])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>IVR2</name>
               <displayName>IVR2</displayName>
               <description>initialization vector register 2</description>
               <addressOffset>0x28</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_IVR2</name>
                     <description>Initialization Vector Register (IVR [95:64])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>IVR3</name>
               <displayName>IVR3</displayName>
               <description>initialization vector register 3</description>
               <addressOffset>0x2C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_IVR3</name>
                     <description>Initialization Vector Register (MSB IVR [127:96])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>KEYR4</name>
               <displayName>KEYR4</displayName>
               <description>key register 4</description>
               <addressOffset>0x30</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_KEYR4</name>
                     <description>AES key register (MSB key [159:128])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>KEYR5</name>
               <displayName>KEYR5</displayName>
               <description>key register 5</description>
               <addressOffset>0x34</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_KEYR5</name>
                     <description>AES key register (MSB key [191:160])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>KEYR6</name>
               <displayName>KEYR6</displayName>
               <description>key register 6</description>
               <addressOffset>0x38</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_KEYR6</name>
                     <description>AES key register (MSB key [223:192])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>KEYR7</name>
               <displayName>KEYR7</displayName>
               <description>key register 7</description>
               <addressOffset>0x3C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_KEYR7</name>
                     <description>AES key register (MSB key [255:224])</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SUSP0R</name>
               <displayName>SUSP0R</displayName>
               <description>AES suspend register 0</description>
               <addressOffset>0x40</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_SUSP0R</name>
                     <description>AES suspend register 0</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SUSP1R</name>
               <displayName>SUSP1R</displayName>
               <description>AES suspend register 1</description>
               <addressOffset>0x44</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_SUSP1R</name>
                     <description>AES suspend register 1</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SUSP2R</name>
               <displayName>SUSP2R</displayName>
               <description>AES suspend register 2</description>
               <addressOffset>0x48</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_SUSP2R</name>
                     <description>AES suspend register 2</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SUSP3R</name>
               <displayName>SUSP3R</displayName>
               <description>AES suspend register 3</description>
               <addressOffset>0x4C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_SUSP3R</name>
                     <description>AES suspend register 3</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SUSP4R</name>
               <displayName>SUSP4R</displayName>
               <description>AES suspend register 4</description>
               <addressOffset>0x50</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_SUSP4R</name>
                     <description>AES suspend register 4</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SUSP5R</name>
               <displayName>SUSP5R</displayName>
               <description>AES suspend register 5</description>
               <addressOffset>0x54</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_SUSP5R</name>
                     <description>AES suspend register 5</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SUSP6R</name>
               <displayName>SUSP6R</displayName>
               <description>AES suspend register 6</description>
               <addressOffset>0x58</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_SUSP6R</name>
                     <description>AES suspend register 6</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SUSP7R</name>
               <displayName>SUSP7R</displayName>
               <description>AES suspend register 7</description>
               <addressOffset>0x5C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>AES_SUSP7R</name>
                     <description>AES suspend register 7</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>HWCFR</name>
               <displayName>HWCFR</displayName>
               <description>AES hardware configuration           register</description>
               <addressOffset>0x3F0</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <resetValue>0x00000002</resetValue>
               <fields>
                  <field>
                     <name>CFG4</name>
                     <description>HW Generic 4</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>CFG3</name>
                     <description>HW Generic 3</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>CFG2</name>
                     <description>HW Generic 2</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>CFG1</name>
                     <description>HW Generic 1</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>VERR</name>
               <displayName>VERR</displayName>
               <description>AES version register</description>
               <addressOffset>0x3F4</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <resetValue>0x00000010</resetValue>
               <fields>
                  <field>
                     <name>MAJREV</name>
                     <description>Major revision</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>MINREV</name>
                     <description>Minor revision</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>IPIDR</name>
               <displayName>IPIDR</displayName>
               <description>AES identification register</description>
               <addressOffset>0x3F8</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <resetValue>0x00170023</resetValue>
               <fields>
                  <field>
                     <name>ID</name>
                     <description>Identification code</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SIDR</name>
               <displayName>SIDR</displayName>
               <description>AES size ID register</description>
               <addressOffset>0x3FC</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <resetValue>0xA3C5DD01</resetValue>
               <fields>
                  <field>
                     <name>SID</name>
                     <description>Size Identification code</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>32</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
		<peripheral>
			<name>BUBBLE_RF</name>
			<description>BUBBLE_RF</description>
			<groupName>BUBBLE_RF</groupName>
			<baseAddress>0x49001000</baseAddress>
			<size>128</size>
			<access>read-write</access>
			<addressBlock>
				<offset>0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>BUBBLE</name>
				<description>Bubble interrupt</description>
				<value>18</value>
			</interrupt>
			<registers>
				<register>
					<name>FRAME_CONFIG0</name>
					<displayName>FRAME_CONFIG0</displayName>
					<description>FRAME_CONFIG0</description>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x02074012</resetValue> 
					<addressOffset>0x0</addressOffset> 
					<fields>
						<field>
							<name>SLOW_CLK_CYCLE_PER_BIT_CNT</name>
							<description>The number of expected slow clock cycle per each manchester coded bit (default 16)</description>
							<bitOffset>21</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PAYLOAD_LENGTH</name>
							<description>The number of data Bytes in the payload (decoded)</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SYNC_THRESHOLD_COUNT</name>
							<description>Detection threshold when receiving the Frame sync (Manchester encoded)</description>
							<bitOffset>10</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SYNC_LENGTH</name>
							<description>Frame sync pattern length</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PREAMBLE_THRESHOLD_COUNT</name>
							<description>the number of transitions for preamble detection when receiving the Manchester encoded preamble</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>FRAME_CONFIG1</name>
					<displayName>FRAME_CONFIG1</displayName>
					<description>FRAME_CONFIG1</description>
					<size>0x20</size>
					<access>read-write</access> 
					<resetValue>0x00024669</resetValue> 
					<addressOffset>0x04</addressOffset> 
					<fields>
						<field>
							<name>PREAMBLE_ENABLE</name>
							<description>Preamble detection enable</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRAME_SYNC_COUNTER_TIMEOUT</name>
							<description>The timeout in Manchester encoded bits for the Frame Sync</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>KP</name>
							<description>Kp is the first order gain value of the timing recovery loop</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>KI</name>
							<description>Ki is the second order gain value of the timing recovery loop</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>FRAME_SYNC_CONFIG</name>
					<displayName>FRAME_SYNC_CONFIG</displayName>
					<description>FRAME_SYNC_CONFIG</description>
					<size>0x20</size>
					<access>read-write</access> 
					<resetValue>0x00009696</resetValue> 
					<addressOffset>0x8</addressOffset> 
					<fields>
						<field>
							<name>FRAME_SYNC_PATTERN_H</name>
							<description>The value of the frame sync pattern, High word, Manchester encoded, used only when the frame sync length is 32 bits</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>FRAME_SYNC_PATTERN_L</name>
							<description>The value of the frame sync pattern, Low word, Manchester encoded, used both when the frame sync length is 16 bits and 32 bits</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>RFIP_CONFIG</name>
					<displayName>RFIP_CONFIG</displayName>
					<description>RFIP_CONFIG</description>
					<size>0x20</size>
					<access>read-write</access> 
					<resetValue>0x00000006</resetValue> 
					<addressOffset>0xC</addressOffset> 
					<fields>
						<field>
							<name>WAKEUP_LEVEL</name>
							<description>wakeup level</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>BUBBLE_ENABLE</name>
							<description>Enables (starts) or Disables (stops) the bubble feature</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>AGC_CONFIG</name>
					<displayName>AGC_CONFIG</displayName>
					<description>AGC_CONFIG</description>
					<size>0x20</size>
					<access>read-write</access> 
					<resetValue>0x00000000</resetValue> 
					<addressOffset>0x14</addressOffset> 
					<fields>
						<field>
							<name>SPARE</name>
							<description>SPARE registers</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AGC_RESET_MODE</name>
							<description>The AGC reset behavior when the AGC is working in ON or HOLD mode</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AGC_HOLD_MODE</name>
							<description>The behavior when the AGC is ON and is working in HOLD mode</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AGC_MODE</name>
							<description>Define the working mode of the AGC</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>TST_CONFIG</name>
					<displayName>TST_CONFIG</displayName>
					<description>TST_CONFIG</description>
					<size>0x20</size>
					<access>read-write</access> 
					<resetValue>0x00000000</resetValue> 
					<addressOffset>0x18</addressOffset> 
					<fields>
						<field>
							<name>TST_CONFIG</name>
							<description>Define which test configuration is reported in the DTB bus</description>
							<bitOffset>1</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>TST_ENABLE</name>
							<description>Enable (1) or Disable (0- default) the Test feature</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PAYLOAD_0</name>
					<displayName>PAYLOAD_0</displayName>
					<description>PAYLOAD_0</description>
					<size>0x20</size>
					<access>read-only</access> 
					<resetValue>0x00000000</resetValue> 
					<addressOffset>0x1C</addressOffset> 
					<fields>
						<field>
							<name>PAYLOAD_0</name>
							<description>First part of the payload (Least significant Byte First)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>PAYLOAD_1</name>
					<displayName>PAYLOAD_1</displayName>
					<description>PAYLOAD_1</description>
					<size>0x20</size>
					<access>read-only</access> 
					<resetValue>0x00000000</resetValue> 
					<addressOffset>0x20</addressOffset> 
					<fields>
						<field>
							<name>PAYLOAD_1</name>
							<description>Second part of the payload (Least significant Byte First)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RFIP_VERSION</name>
					<displayName>RFIP_VERSION</displayName>
					<description>RFIP_VERSION</description>
					<size>0x20</size>
					<access>read-only</access> 
					<resetValue>0x00001000</resetValue> 
					<addressOffset>0x40</addressOffset> 
					<fields>
						<field>
							<name>PRODUCT</name>
							<description>Used for major upgrades (new protocols support / new features)</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>VERSION</name>
							<description>Version of the RFIP (to be used for cut upgrades)</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REVISION</name>
							<description>Revision of the RFIP to be used for metal fixes)</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRQ_ENABLE</name>
					<displayName>IRQ_ENABLE</displayName>
					<description>IRQ_ENABLE</description>
					<size>0x20</size>
					<access>read-write</access> 
					<resetValue>0x00000000</resetValue> 
					<addressOffset>0x44</addressOffset> 
					<fields>
						<field>
							<name>FRAME_VALID_E</name>
							<description>Enables interrupt on FRAME_VALID_F flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRAME_COMPLETE_E</name>
							<description>Enables interrupt on FRMAE_COMPLETE_F flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRAME_SYNC_COMPLETE_E</name>
							<description>Enables interrupt on FRAME_SYNC_COMPLETE_F flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIT_SYNC_DETECTED_E</name>
							<description>Enables interrupt on BIT_SYNC_DETECTED_F flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>STATUS</name>
					<displayName>STATUS</displayName>
					<description>STATUS</description>
					<size>0x20</size>
					<access>read-write</access> 
					<resetValue>0x00000000</resetValue> 
					<addressOffset>0x48</addressOffset> 
					<fields>
						<field>
							<name>ERROR_F</name>
							<description>error flag</description>
							<bitOffset>30</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>FRAME_VALID_F</name>
							<description>Frame (payload + CRC) received without error (the CRC has been checked and is matching with the received CRC)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRAME_COMPLETE_F</name>
							<description>Frame (payload + CRC) received, the content of the PAYLOAD_X registers is valid</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRAME_SYNC_COMPLETE_F</name>
							<description>Frame Sync has been detected, the content of the PAYLOAD_X registers is not yet valid</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIT_SYNC_DETECTED_F</name>
							<description>Preamble (= bit sync) has been detected, the content of the PAYLOAD_X registers is not yet valid</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				</registers>
					</peripheral>
				   <peripheral>
			         <name>COMP</name>
			         <description>Comparator instance 1</description>
			         <groupName>COMP</groupName>
			         <baseAddress>0x40009000</baseAddress>
			         <addressBlock>
			            <offset>0x0</offset>
			            <size>0x9</size>
			            <usage>registers</usage>
			         </addressBlock>
			         <interrupt>
			            <name>COMP</name>
			            <description>COMP1 interrupt through AIEC[21:20]</description>
			            <value>19</value>
			         </interrupt>
			         <registers>
			            <register>
			               <name>COMP1_CSR</name>
			               <displayName>COMP1_CSR</displayName>
			               <description>Comparator control and status register</description>
			               <addressOffset>0x0</addressOffset>
			               <size>0x20</size>
			               <resetValue>0x00000000</resetValue>
			               <fields>
			                  <field>
			                     <name>COMP1_EN</name>
			                     <description>Comparator enable</description>
			                     <bitOffset>0</bitOffset>
			                     <bitWidth>1</bitWidth>
			                     <access>read-write</access>
			                  </field>
			                  <field>
			                     <name>COMP1_PWRMODE</name>
			                     <description>Comparator power mode</description>
			                     <bitOffset>2</bitOffset>
			                     <bitWidth>2</bitWidth>
			                     <access>read-write</access>
			                  </field>
			                  <field>
			                     <name>COMP1_INMSEL</name>
			                     <description>Comparator input minus selection</description>
			                     <bitOffset>4</bitOffset>
			                     <bitWidth>3</bitWidth>
			                     <access>read-write</access>
			                  </field>
			                  <field>
			                     <name>COMP1_INPSEL</name>
			                     <description>Comparator input plus selection</description>
			                     <bitOffset>7</bitOffset>
			                     <bitWidth>1</bitWidth>
			                     <access>read-write</access>
			                  </field>
			                  <field>
			                     <name>COMP1_POLARITY</name>
			                     <description>Comparator output polarity</description>
			                     <bitOffset>15</bitOffset>
			                     <bitWidth>1</bitWidth>
			                     <access>read-write</access>
			                  </field>
			                  <field>
			                     <name>COMP1_HYST</name>
			                     <description>Comparator hysteresis</description>
			                     <bitOffset>16</bitOffset>
			                     <bitWidth>2</bitWidth>
			                     <access>read-write</access>
			                  </field>
			                  <field>
			                     <name>COMP1_BLANKING</name>
			                     <description>Comparator blanking source</description>
			                     <bitOffset>18</bitOffset>
			                     <bitWidth>3</bitWidth>
			                     <access>read-write</access>
			                  </field>
			                  <field>
			                     <name>COMP1_BRGEN</name>
			                     <description>Comparator voltage scaler enable</description>
			                     <bitOffset>22</bitOffset>
			                     <bitWidth>1</bitWidth>
			                     <access>read-write</access>
			                  </field>
			                  <field>
			                     <name>COMP1_SCALEN</name>
			                     <description>Comparator scaler bridge enable</description>
			                     <bitOffset>23</bitOffset>
			                     <bitWidth>1</bitWidth>
			                     <access>read-write</access>
			                  </field>
			                  <field>
			                     <name>COMP1_VALUE</name>
			                     <description>Comparator output level</description>
			                     <bitOffset>30</bitOffset>
			                     <bitWidth>1</bitWidth>
			                     <access>read-only</access>
			                  </field>
			                  <field>
			                     <name>COMP1_LOCK</name>
			                     <description>Comparator lock</description>
			                     <bitOffset>31</bitOffset>
			                     <bitWidth>1</bitWidth>
			                     <access>read-write</access>
			                  </field>
			               </fields>
			            </register>
         </registers>
      </peripheral>
		<peripheral>
			<name>CRC</name>
			<description>Cyclic redundancy check calculation unit</description>
			<groupName>CRC</groupName>
			<baseAddress>0x48200000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DR</name>
					<displayName>DR</displayName>
					<description>Data register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>DR</name>
							<description>Data register bits</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>Independent data register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>IDR</name>
							<description>General-purpose 32-bit data register bits</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>Control register</description>
					<addressOffset>0x8</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>REV_OUT</name>
							<description>Reverse output data</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>REV_IN</name>
							<description>Reverse input data</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>POLYSIZE</name>
							<description>Polynomial size</description>
							<bitOffset>3</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>RESET</name>
							<description>RESET bit</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>INIT</name>
					<displayName>INIT</displayName>
					<description>Initial CRC value</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>INIT</name>
							<description>Programmable initial CRC value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>POL</name>
					<displayName>POL</displayName>
					<description>polynomial</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x04C11DB7</resetValue>
					<fields>
						<field>
							<name>POL</name>
							<description>Programmable polynomial</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMA</name>
			<description>Direct memory access controller</description>
			<groupName>DMA</groupName>
			<baseAddress>0x48700000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>DMA</name>
				<description>DMA interrupt</description>
				<value>17</value>
			</interrupt>
			<registers>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>interrupt status register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TEIF8</name>
							<description>Channel 8 transfer error flag</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF8</name>
							<description>Channel 8 half transfer flag</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF8</name>
							<description>Channel 8 transfer complete flag</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF8</name>
							<description>Channel 8 global interrupt flag</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF7</name>
							<description>Channel 7 transfer error flag</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF7</name>
							<description>Channel 7 half transfer flag</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF7</name>
							<description>Channel 7 transfer complete flag</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF7</name>
							<description>Channel 7 global interrupt flag</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF6</name>
							<description>Channel 6 transfer error flag</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF6</name>
							<description>Channel 6 half transfer flag</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF6</name>
							<description>Channel 6 transfer complete flag</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF6</name>
							<description>Channel 6 global interrupt flag</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF5</name>
							<description>Channel 5 transfer error flag</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF5</name>
							<description>Channel 5 half transfer flag</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF5</name>
							<description>Channel 5 transfer complete flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF5</name>
							<description>Channel 5 global interrupt flag</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF4</name>
							<description>Channel 4 transfer error flag</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF4</name>
							<description>Channel 4 half transfer flag</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF4</name>
							<description>Channel 4 transfer complete flag</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF4</name>
							<description>Channel 4 global interrupt flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF3</name>
							<description>Channel 3 transfer error flag</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF3</name>
							<description>Channel 3 half transfer flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF3</name>
							<description>Channel 3 transfer complete flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF3</name>
							<description>Channel 3 global interrupt flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF2</name>
							<description>Channel 2 transfer error flag</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF2</name>
							<description>Channel 2 half transfer flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF2</name>
							<description>Channel 2 transfer complete flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF2</name>
							<description>Channel 2 global interrupt flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF1</name>
							<description>Channel 1 transfer error flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF1</name>
							<description>Channel 1 half transfer flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF1</name>
							<description>Channel 1 transfer complete flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF1</name>
							<description>Channel 1 global interrupt flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IFCR</name>
					<displayName>IFCR</displayName>
					<description>interrupt flag clear register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CTEIF8</name>
							<description>Channel 8 transfer error clear</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF8</name>
							<description>Channel 8 half transfer clear</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF8</name>
							<description>Channel 8 transfer complete clear</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF8</name>
							<description>Channel 8 global interrupt clear</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF7</name>
							<description>Channel 7 transfer error clear</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF7</name>
							<description>Channel 7 half transfer clear</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF7</name>
							<description>Channel 7 transfer complete clear</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF7</name>
							<description>Channel 7 global interrupt clear</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF6</name>
							<description>Channel 6 transfer error clear</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF6</name>
							<description>Channel 6 half transfer clear</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF6</name>
							<description>Channel 6 transfer complete clear</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF6</name>
							<description>Channel 6 global interrupt clear</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF5</name>
							<description>Channel 5 transfer error clear</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF5</name>
							<description>Channel 5 half transfer clear</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF5</name>
							<description>Channel 5 transfer complete clear</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF5</name>
							<description>Channel 5 global interrupt clear</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF4</name>
							<description>Channel 4 transfer error clear</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF4</name>
							<description>Channel 4 half transfer clear</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF4</name>
							<description>Channel 4 transfer complete clear</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF4</name>
							<description>Channel 4 global interrupt clear</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF3</name>
							<description>Channel 3 transfer error clear</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF3</name>
							<description>Channel 3 half transfer clear</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF3</name>
							<description>Channel 3 transfer complete clear</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF3</name>
							<description>Channel 3 global interrupt clear</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF2</name>
							<description>Channel 2 transfer error clear</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF2</name>
							<description>Channel 2 half transfer clear</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF2</name>
							<description>Channel 2 transfer complete clear</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF2</name>
							<description>Channel 2 global interrupt clear</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF1</name>
							<description>Channel 1 transfer error clear</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF1</name>
							<description>Channel 1 half transfer clear</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF1</name>
							<description>Channel 1 transfer complete clear</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF1</name>
							<description>Channel 1 global interrupt clear</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR1</name>
					<displayName>CCR1</displayName>
					<description>channel 1 configuration register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR1</name>
					<displayName>CNDTR1</displayName>
					<description>channel 1 number of data register</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR1</name>
					<displayName>CPAR1</displayName>
					<description>channel 1 peripheral address register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR1</name>
					<displayName>CMAR1</displayName>
					<description>channel x memory address register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR2</name>
					<displayName>CCR2</displayName>
					<description>channel 2 configuration register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR2</name>
					<displayName>CNDTR</displayName>
					<description>channel 2 number of data register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR2</name>
					<displayName>CPAR2</displayName>
					<description>channel 2 peripheral address register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR2</name>
					<displayName>CMAR2</displayName>
					<description>channel 2 memory address register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR3</name>
					<displayName>CCR3</displayName>
					<description>channel 3 configuration register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR3</name>
					<displayName>CNDTR3</displayName>
					<description>channel 3 number of data register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR3</name>
					<displayName>CPAR</displayName>
					<description>channel 3 peripheral address register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR3</name>
					<displayName>CMAR3</displayName>
					<description>channel 3 memory address register</description>
					<addressOffset>0x03C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR4</name>
					<displayName>CCR4</displayName>
					<description>channel 4 configuration register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR4</name>
					<displayName>CNDTR4</displayName>
					<description>channel 4 number of data register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR4</name>
					<displayName>CPAR4</displayName>
					<description>channel 4 peripheral address register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR4</name>
					<displayName>CMAR4</displayName>
					<description>channel 4 memory address register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR5</name>
					<displayName>CCR5</displayName>
					<description>channel 5 configuration register</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR5</name>
					<displayName>CNDTR5</displayName>
					<description>channel 5 number of data register</description>
					<addressOffset>0x5C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR5</name>
					<displayName>CPAR5</displayName>
					<description>channel 5 peripheral address register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR5</name>
					<displayName>CMAR</displayName>
					<description>channel 5 memory address register</description>
					<addressOffset>0x64</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR6</name>
					<displayName>CCR6</displayName>
					<description>channel 6 configuration register</description>
					<addressOffset>0x6C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR6</name>
					<displayName>CNDTR6</displayName>
					<description>channel 6 number of data register</description>
					<addressOffset>0x70</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR6</name>
					<displayName>CPAR6</displayName>
					<description>channel 6 peripheral address register</description>
					<addressOffset>0x74</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR6</name>
					<displayName>CMAR6</displayName>
					<description>channel 6 memory address register</description>
					<addressOffset>0x78</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR7</name>
					<displayName>CCR7</displayName>
					<description>channel 7 configuration register</description>
					<addressOffset>0x80</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR7</name>
					<displayName>CNDTR7</displayName>
					<description>channel 7 number of data register</description>
					<addressOffset>0x84</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR7</name>
					<displayName>CPAR7</displayName>
					<description>channel 7 peripheral address register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR7</name>
					<displayName>CMAR7</displayName>
					<description>channel 7 memory address register</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR8</name>
					<displayName>CCR8</displayName>
					<description>channel 8 configuration register</description>
					<addressOffset>0x94</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR8</name>
					<displayName>CNDTR8</displayName>
					<description>channel 8 number of data register</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR8</name>
					<displayName>CPAR8</displayName>
					<description>channel 8 peripheral address register</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR8</name>
					<displayName>CMAR8</displayName>
					<description>channel 8 memory address register</description>
					<addressOffset>0xA0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMAMUX</name>
			<description>Direct memory access Multiplexer</description>
			<groupName>DMAMUX</groupName>
			<baseAddress>0x48800000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>C0CR</name>
					<displayName>C0CR</displayName>
					<description>DMA Multiplexer Channel 0 Control register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C1CR</name>
					<displayName>C1CR</displayName>
					<description>DMA Multiplexer Channel 1 Control register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C2CR</name>
					<displayName>C2CR</displayName>
					<description>DMA Multiplexer Channel 2 Control register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C3CR</name>
					<displayName>C3CR</displayName>
					<description>DMA Multiplexer Channel 3 Control register</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C4CR</name>
					<displayName>C4CR</displayName>
					<description>DMA Multiplexer Channel 4 Control register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C5CR</name>
					<displayName>C5CR</displayName>
					<description>DMA Multiplexer Channel 5 Control register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C6CR</name>
					<displayName>C6CR</displayName>
					<description>DMA Multiplexer Channel 6 Control register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C7CR</name>
					<displayName>C7CR</displayName>
					<description>DMA Multiplexer Channel 7 Control register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>		
		<peripheral>
			<name>FLASH</name>
			<description>FLASH</description>
			<groupName>FLASH</groupName>
			<baseAddress>0x40001000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x90</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>FLASH</name>
				<description>NVM interrupt</description>
				<value>0</value>
			</interrupt>
			<registers>
				<register>
					<name>COMMAND</name>
					<displayName>COMMAND</displayName>
					<description>Command register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>COMMAND</name>
							<description>Command opcode to launch any operation on Flash memory. See for command list and detail</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CONFIG</name>
					<displayName>CONFIG</displayName>
					<description>Configuration register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000010</resetValue>
					<fields>
						<field>
							<name>WAIT_STATES</name>
							<description>Number of wait states to be inserted on Flash read (AHB accesses)</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>			
						<field>
							<name>DIS_GROUP_WRITE</name>
							<description>DIS_GROUP_WRITE</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REMAP</name>
							<description>bit to redirect boot area on SRAM0</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LONGACCESS</name>
							<description>debug and test only</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>						
					</fields>
				</register>
				<register>
					<name>IRQSTAT</name>
					<displayName>IRQSTAT</displayName>
					<description>The interrupt status register shows the masked version of the interrupt raw register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>READOK_MIS</name>
							<description>Mass read OK masked interrupt status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ILLCMD_MIS</name>
							<description>Illegal command masked interrupt status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDERR_MIS</name>
							<description>command error masked interrupt status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDSTART_MIS</name>
							<description>Command started masked interrupt status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDDONE_MIS</name>
							<description>Command done masked interrupt status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRQMASK</name>
					<displayName>IRQMASK</displayName>
					<description>The mask bit in IRQMASK will mask the condition in the status register IRQSTAT and prevent the generation of the interrupt</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000003F</resetValue>
					<fields>
						<field>
							<name>READOKM</name>
							<description>Mass read OK mask</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ILLCMDM</name>
							<description>Illegal command mask</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDERRM</name>
							<description>command error mask</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDSTARTM</name>
							<description>Command started mask</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDDONEM</name>
							<description>Command done mask</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRQRAW</name>
					<displayName>IRQRAW</displayName>
					<description>The raw status register shows the unmasked condition of interrupt events</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>READOK_RIS</name>
							<description>Mass read OK raw/unmasked interrupt status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ILLCMD_RIS</name>
							<description>Illegal command raw/unmasked interrupt status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDERR_RIS</name>
							<description>command error raw/unmasked interrupt status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDSTART_RIS</name>
							<description>Command started raw/unmasked interrupt status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDDONE_RIS</name>
							<description>Command done raw/unmasked interrupt status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SIZE</name>
					<displayName>SIZE</displayName>
					<description>SIZE register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SWD_DISABLE</name>
							<description>indicates the SWD JTAG is disabled on the device</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLASH_SECURE</name>
							<description>indicates the main FLASH is locked by a customer key</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RAM_SIZE</name>
							<description>indicates the size of RAM available in the device</description>
							<bitOffset>17</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>FLASH_SIZE</name>
							<description>indicates the last usable address of the Flash using memory component address format</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ADDRESS</name>
					<displayName>ADDRESS</displayName>
					<description>Address register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>XADDR</name>
							<description>page number (from 0 to 127) row number (from 0 to 7)</description>
							<bitOffset>6</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>YADDR</name>
							<description>word number inside the selected row (from 0 to 63)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LFSRVAL</name>
					<displayName>LFSRVAL</displayName>
					<description>Linear Feedback Shift register contains the signature issued by a MASSREAD command</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LFSRVAL</name>
							<description>signature after a MASSREAD command, generated through a Linear Feedback Shift Register block</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PAGEPROT0</name>
					<displayName>PAGEPROT0</displayName>
					<description>The PAGEPROTx registers allows protecting from accidental write a contiguous set of pages called segment in the following description</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SEG1</name>
							<description>second segment definition</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SEG0</name>
							<description>First segment definition</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PAGEPROT1</name>
					<displayName>PAGEPROT1</displayName>
					<description>The PAGEPROTx registers allows protecting from accidental write a contiguous set of pages called segment in the following description</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SEG3</name>
							<description>fourth segment definition</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SEG2</name>
							<description>third segment definition</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA0</name>
					<displayName>DATA0</displayName>
					<description>Data register 0</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>DATA0</name>
							<description>this register has several usage</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA1</name>
					<displayName>DATA1</displayName>
					<description>Data register 1</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>DATA1</name>
							<description>data that will be written at ADDRESS+1 during a BURSTWRITE command</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA2</name>
					<displayName>DATA2</displayName>
					<description>Data register 2</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>DATA2</name>
							<description>data that will be written at ADDRESS+2 during a BURSTWRITE command</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA3</name>
					<displayName>DATA3</displayName>
					<description>Data register 3</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>DATA3</name>
							<description>data that will be written at ADDRESS+3 during a BURSTWRITE command</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOA</name>
			<description>General-purpose I/Os</description>
			<groupName>GPIOA</groupName>
			<baseAddress>0x48000000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>GPIOA</name>
				<description>GPIOA interrupt</description>
				<value>15</value>
			</interrupt>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x000000A0</resetValue>
					<fields>
						<field>
							<name>MODE15</name>
							<description>Port A configuration bit 15</description>
							<bitOffset>30</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE14</name>
							<description>Port A configuration bit 14</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE13</name>
							<description>Port A configuration bit 13</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE12</name>
							<description>Port A configuration bit 12</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE11</name>
							<description>Port A configuration bit 11</description>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE10</name>
							<description>Port A configuration bit 10</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE9</name>
							<description>Port A configuration bit 9</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE8</name>
							<description>Port A configuration bit 8</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE7</name>
							<description>Port A configuration bit 7</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE6</name>
							<description>Port A configuration bit 6</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE5</name>
							<description>Port A configuration bit 5</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE4</name>
							<description>Port A configuration bit 4</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE3</name>
							<description>Port A configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE2</name>
							<description>Port A configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE1</name>
							<description>Port A configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE0</name>
							<description>Port A configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OT15</name>
							<description>Port A configuration bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT14</name>
							<description>Port A configuration bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT13</name>
							<description>Port A configuration bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT12</name>
							<description>Port A configuration bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT11</name>
							<description>Port A configuration bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT10</name>
							<description>Port A configuration bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT9</name>
							<description>Port A configuration bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT8</name>
							<description>Port A configuration bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT7</name>
							<description>Port A configuration bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT6</name>
							<description>Port A configuration bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT5</name>
							<description>Port A configuration bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT4</name>
							<description>Port A configuration bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT3</name>
							<description>Port A configuration bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT2</name>
							<description>Port A configuration bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT1</name>
							<description>Port A configuration bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT0</name>
							<description>Port A configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000030</resetValue>
					<fields>
						<field>
							<name>OSPEED15</name>
							<description>Port A configuration bit 15</description>
							<bitOffset>30</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED14</name>
							<description>Port A configuration bit 14</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED13</name>
							<description>Port A configuration bit 13</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED12</name>
							<description>Port A configuration bit 12</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED11</name>
							<description>Port A configuration bit 11</description>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED10</name>
							<description>Port A configuration bit 10</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED9</name>
							<description>Port A configuration bit 9</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED8</name>
							<description>Port A configuration bit 8</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED7</name>
							<description>Port A configuration bit 7</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED6</name>
							<description>Port A configuration bit 6</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED5</name>
							<description>Port A configuration bit 5</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED4</name>
							<description>Port A configuration bit 4</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED3</name>
							<description>Port A configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED2</name>
							<description>Port A configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED1</name>
							<description>Port A configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED0</name>
							<description>Port A configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x55555595</resetValue>
					<fields>
						<field>
							<name>PUPD15</name>
							<description>Port A configuration bit 15</description>
							<bitOffset>30</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD14</name>
							<description>Port A configuration bit 14</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD13</name>
							<description>Port A configuration bit 13</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD12</name>
							<description>Port A configuration bit 12</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD11</name>
							<description>Port A configuration bit 11</description>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD10</name>
							<description>Port A configuration bit 10</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD9</name>
							<description>Port A configuration bit 9</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD8</name>
							<description>Port A configuration bit 8</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD7</name>
							<description>Port A configuration bit7</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD6</name>
							<description>Port A configuration bit 6</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD5</name>
							<description>Port A configuration bit 5</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD4</name>
							<description>Port A configuration bit 4</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD3</name>
							<description>Port A configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD2</name>
							<description>Port A configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD1</name>
							<description>Port A configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD0</name>
							<description>Port A configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ID15</name>
							<description>Port A input data bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID14</name>
							<description>Port A input data bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID13</name>
							<description>Port A input data bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID12</name>
							<description>Port A input data bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID11</name>
							<description>Port A input data bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID10</name>
							<description>Port A input data bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID9</name>
							<description>Port A input data bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID8</name>
							<description>Port A input data bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID7</name>
							<description>Port A input data bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID6</name>
							<description>Port A input data bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID5</name>
							<description>Port A input data bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID4</name>
							<description>Port A input data bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID3</name>
							<description>Port A input data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID2</name>
							<description>Port A input data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID1</name>
							<description>Port A input data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID0</name>
							<description>Port A input data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OD15</name>
							<description>Port A output data bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD14</name>
							<description>Port A output data bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD13</name>
							<description>Port A output data bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD12</name>
							<description>Port A output data bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD11</name>
							<description>Port A output data bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD10</name>
							<description>Port A output data bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD9</name>
							<description>Port A output data bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD8</name>
							<description>Port A output data bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD7</name>
							<description>Port A output data bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD6</name>
							<description>Port A output data bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD5</name>
							<description>Port A output data bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD4</name>
							<description>Port A output data bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD3</name>
							<description>Port A output data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD2</name>
							<description>Port A output data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD1</name>
							<description>Port A output data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD0</name>
							<description>Port A output data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port A bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BR15</name>
							<description>Port A reset bit 15</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR14</name>
							<description>Port A reset bit 14</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR13</name>
							<description>Port A reset bit 13</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR12</name>
							<description>Port A reset bit 12</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR11</name>
							<description>Port A reset bit 11</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR10</name>
							<description>Port A reset bit 10</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR9</name>
							<description>Port A reset bit 9</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR8</name>
							<description>Port A reset bit 8</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR7</name>
							<description>Port A reset bit 7</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR6</name>
							<description>Port A reset bit 6</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR5</name>
							<description>Port A reset bit 5</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR4</name>
							<description>Port A reset bit 4</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR3</name>
							<description>Port A reset bit 3</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR2</name>
							<description>Port A reset bit 2</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR1</name>
							<description>Port A reset bit 1</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR0</name>
							<description>Port A set bit 0</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS15</name>
							<description>Port A set bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS14</name>
							<description>Port A set bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS13</name>
							<description>Port A set bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS12</name>
							<description>Port A set bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS11</name>
							<description>Port A set bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS10</name>
							<description>Port A set bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS9</name>
							<description>Port A set bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS8</name>
							<description>Port A set bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS7</name>
							<description>Port A set bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS6</name>
							<description>Port A set bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS5</name>
							<description>Port A set bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS4</name>
							<description>Port A set bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS3</name>
							<description>Port A set bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS2</name>
							<description>Port A set bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS1</name>
							<description>Port A set bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS0</name>
							<description>Port A set bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LCKK</name>
							<description> Lock key. This bit can be read any time. It can only be modified using the lock key write sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK15</name>
							<description>Port A lock bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK14</name>
							<description>Port A lock bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK13</name>
							<description>Port A lock bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK12</name>
							<description>Port A lock bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK11</name>
							<description>Port A lock bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK10</name>
							<description>Port A lock bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK9</name>
							<description>Port A lock bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK8</name>
							<description>Port A lock bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK7</name>
							<description>Port A lock bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK6</name>
							<description>Port A lock bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK5</name>
							<description>Port A lock bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK4</name>
							<description>Port A lock bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK3</name>
							<description>Port A lock bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK2</name>
							<description>Port A lock bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK1</name>
							<description>Port A lock bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK0</name>
							<description>Port A lock bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AFSEL7</name>
							<description>Alternate function selection for port A bit 7</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL6</name>
							<description>Alternate function selection for port A bit 6</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL5</name>
							<description>Alternate function selection for port A bit 5</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL4</name>
							<description>Alternate function selection for port A bit 4</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL3</name>
							<description>Alternate function selection for port A bit 3</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL2</name>
							<description>Alternate function selection for port A bit 2</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL1</name>
							<description>Alternate function selection for port A bit 1</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL0</name>
							<description>Alternate function selection for port A bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high
						register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AFSEL15</name>
							<description>Alternate function selection for port A bit 15</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL14</name>
							<description>Alternate function selection for port A bit 14</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL13</name>
							<description>Alternate function selection for port A bit 13</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL12</name>
							<description>Alternate function selection for port A bit 12</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL11</name>
							<description>Alternate function selection for port A bit 11</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL10</name>
							<description>Alternate function selection for port A bit 10</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL9</name>
							<description>Alternate function selection for port A bit 9</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL8</name>
							<description>Alternate function selection for port A bit 8</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BRR</name>
					<displayName>BRR</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BR15</name>
							<description>Port A output data bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR14</name>
							<description>Port A output data bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR13</name>
							<description>Port A output data bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR12</name>
							<description>Port A output data bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR11</name>
							<description>Port A output data bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR10</name>
							<description>Port A output data bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR9</name>
							<description>Port A output data bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR8</name>
							<description>Port A output data bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR7</name>
							<description>Port A output data bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR6</name>
							<description>Port A output data bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR5</name>
							<description>Port A output data bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR4</name>
							<description>Port A output data bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR3</name>
							<description>Port A output data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR2</name>
							<description>Port A output data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR1</name>
							<description>Port A output data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR0</name>
							<description>Port A output data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOB</name>
			<description>General-purpose I/Os</description>
			<groupName>GPIOB</groupName>
			<baseAddress>0x48100000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>GPIOB</name>
				<description>GPIOB interrupt</description>
				<value>16</value>
			</interrupt>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MODE15</name>
							<description>Port B configuration bit 15</description>
							<bitOffset>30</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE14</name>
							<description>Port B configuration bit 14</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE13</name>
							<description>Port B configuration bit 13</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE12</name>
							<description>Port B configuration bit 12</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE11</name>
							<description>Port B configuration bit 11</description>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE10</name>
							<description>Port B configuration bit 10</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE9</name>
							<description>Port B configuration bit 9</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE8</name>
							<description>Port B configuration bit 8</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE7</name>
							<description>Port B configuration bit 7</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE6</name>
							<description>Port B configuration bit 6</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE5</name>
							<description>Port B configuration bit 5</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE4</name>
							<description>Port B configuration bit 4</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE3</name>
							<description>Port B configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE2</name>
							<description>Port B configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE1</name>
							<description>Port B configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE0</name>
							<description>Port B configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OT15</name>
							<description>Port B configuration bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT14</name>
							<description>Port B configuration bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT13</name>
							<description>Port B configuration bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT12</name>
							<description>Port B configuration bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT11</name>
							<description>Port B configuration bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT10</name>
							<description>Port B configuration bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT9</name>
							<description>Port B configuration bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT8</name>
							<description>Port B configuration bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT7</name>
							<description>Port B configuration bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT6</name>
							<description>Port B configuration bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT5</name>
							<description>Port B configuration bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT4</name>
							<description>Port B configuration bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT3</name>
							<description>Port B configuration bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT2</name>
							<description>Port B configuration bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT1</name>
							<description>Port B configuration bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT0</name>
							<description>Port B configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000030</resetValue>
					<fields>
						<field>
							<name>OSPEED15</name>
							<description>Port B configuration bit 15</description>
							<bitOffset>30</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED14</name>
							<description>Port B configuration bit 14</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED13</name>
							<description>Port B configuration bit 13</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED12</name>
							<description>Port B configuration bit 12</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED11</name>
							<description>Port B configuration bit 11</description>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED10</name>
							<description>Port B configuration bit 10</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED9</name>
							<description>Port B configuration bit 9</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED8</name>
							<description>Port B configuration bit 8</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED7</name>
							<description>Port B configuration bit 7</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED6</name>
							<description>Port B configuration bit 6</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED5</name>
							<description>Port B configuration bit 5</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED4</name>
							<description>Port B configuration bit 4</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED3</name>
							<description>Port B configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED2</name>
							<description>Port B configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED1</name>
							<description>Port B configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED0</name>
							<description>Port B configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x55555555</resetValue>
					<fields>
						<field>
							<name>PUPD15</name>
							<description>Port B configuration bit 15</description>
							<bitOffset>30</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD14</name>
							<description>Port B configuration bit 14</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD13</name>
							<description>Port B configuration bit 13</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD12</name>
							<description>Port B configuration bit 12</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD11</name>
							<description>Port B configuration bit 11</description>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD10</name>
							<description>Port B configuration bit 10</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD9</name>
							<description>Port B configuration bit 9</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD8</name>
							<description>Port B configuration bit 8</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD7</name>
							<description>Port B configuration bit7</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD6</name>
							<description>Port B configuration bit 6</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD5</name>
							<description>Port B configuration bit 5</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD4</name>
							<description>Port B configuration bit 4</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD3</name>
							<description>Port B configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD2</name>
							<description>Port B configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD1</name>
							<description>Port B configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD0</name>
							<description>Port B configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ID15</name>
							<description>Port B input data bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID14</name>
							<description>Port B input data bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID13</name>
							<description>Port B input data bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID12</name>
							<description>Port B input data bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID11</name>
							<description>Port B input data bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID10</name>
							<description>Port B input data bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID9</name>
							<description>Port B input data bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID8</name>
							<description>Port B input data bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID7</name>
							<description>Port B input data bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID6</name>
							<description>Port B input data bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID5</name>
							<description>Port B input data bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID4</name>
							<description>Port B input data bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID3</name>
							<description>Port B input data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID2</name>
							<description>Port B input data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID1</name>
							<description>Port B input data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID0</name>
							<description>Port B input data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OD15</name>
							<description>Port B output data bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD14</name>
							<description>Port B output data bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD13</name>
							<description>Port B output data bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD12</name>
							<description>Port B output data bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD11</name>
							<description>Port B output data bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD10</name>
							<description>Port B output data bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD9</name>
							<description>Port B output data bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD8</name>
							<description>Port B output data bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD7</name>
							<description>Port B output data bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD6</name>
							<description>Port B output data bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD5</name>
							<description>Port B output data bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD4</name>
							<description>Port B output data bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD3</name>
							<description>Port B output data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD2</name>
							<description>Port B output data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD1</name>
							<description>Port B output data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD0</name>
							<description>Port B output data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port A bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BR15</name>
							<description>Port B reset bit 15</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR14</name>
							<description>Port B reset bit 14</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR13</name>
							<description>Port B reset bit 13</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR12</name>
							<description>Port B reset bit 12</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR11</name>
							<description>Port B reset bit 11</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR10</name>
							<description>Port B reset bit 10</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR9</name>
							<description>Port B reset bit 9</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR8</name>
							<description>Port B reset bit 8</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR7</name>
							<description>Port B reset bit 7</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR6</name>
							<description>Port B reset bit 6</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR5</name>
							<description>Port B reset bit 5</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR4</name>
							<description>Port B reset bit 4</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR3</name>
							<description>Port B reset bit 3</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR2</name>
							<description>Port B reset bit 2</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR1</name>
							<description>Port B reset bit 1</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR0</name>
							<description>Port B set bit 0</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS15</name>
							<description>Port B set bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS14</name>
							<description>Port B set bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS13</name>
							<description>Port B set bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS12</name>
							<description>Port B set bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS11</name>
							<description>Port B set bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS10</name>
							<description>Port B set bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS9</name>
							<description>Port B set bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS8</name>
							<description>Port B set bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS7</name>
							<description>Port B set bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS6</name>
							<description>Port B set bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS5</name>
							<description>Port B set bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS4</name>
							<description>Port B set bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS3</name>
							<description>Port B set bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS2</name>
							<description>Port B set bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS1</name>
							<description>Port B set bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS0</name>
							<description>Port B set bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LCKK</name>
							<description> Lock key. This bit can be read any time. It can only be modified using the lock key write sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK15</name>
							<description>Port B lock bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK14</name>
							<description>Port B lock bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK13</name>
							<description>Port B lock bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK12</name>
							<description>Port B lock bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK11</name>
							<description>Port B lock bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK10</name>
							<description>Port B lock bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK9</name>
							<description>Port B lock bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK8</name>
							<description>Port B lock bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK7</name>
							<description>Port B lock bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK6</name>
							<description>Port B lock bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK5</name>
							<description>Port B lock bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK4</name>
							<description>Port B lock bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK3</name>
							<description>Port B lock bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK2</name>
							<description>Port B lock bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK1</name>
							<description>Port B lock bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK0</name>
							<description>Port B lock bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AFSEL7</name>
							<description>Alternate function selection for port A bit 7</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL6</name>
							<description>Alternate function selection for port A bit 6</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL5</name>
							<description>Alternate function selection for port A bit 5</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL4</name>
							<description>Alternate function selection for port A bit 4</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL3</name>
							<description>Alternate function selection for port A bit 3</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL2</name>
							<description>Alternate function selection for port A bit 2</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL1</name>
							<description>Alternate function selection for port A bit 1</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL0</name>
							<description>Alternate function selection for port A bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high
						register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AFSEL15</name>
							<description>Alternate function selection for port A bit 15</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL14</name>
							<description>Alternate function selection for port A bit 14</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL13</name>
							<description>Alternate function selection for port A bit 13</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL12</name>
							<description>Alternate function selection for port A bit 12</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL11</name>
							<description>Alternate function selection for port A bit 11</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL10</name>
							<description>Alternate function selection for port A bit 10</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL9</name>
							<description>Alternate function selection for port A bit 9</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL8</name>
							<description>Alternate function selection for port A bit 8</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BRR</name>
					<displayName>BRR</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BR15</name>
							<description>Port B output data bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR14</name>
							<description>Port B output data bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR13</name>
							<description>Port B output data bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR12</name>
							<description>Port B output data bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR11</name>
							<description>Port B output data bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR10</name>
							<description>Port B output data bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR9</name>
							<description>Port B output data bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR8</name>
							<description>Port B output data bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR7</name>
							<description>Port B output data bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR6</name>
							<description>Port B output data bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR5</name>
							<description>Port B output data bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR4</name>
							<description>Port B output data bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR3</name>
							<description>Port B output data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR2</name>
							<description>Port B output data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR1</name>
							<description>Port B output data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR0</name>
							<description>Port B output data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>I2C1</name>
			<description>Inter-integrated circuit</description>
			<groupName>I2C1</groupName>
			<baseAddress>0x41000000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>I2C1</name>
				<description>I2C1 interrurpt</description>
				<value>3</value>
			</interrupt>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PE</name>
							<description>Peripheral enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXIE</name>
							<description>TX Interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXIE</name>
							<description>RX Interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDRIE</name>
							<description>Address match interrupt enable (slave only)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NACKIE</name>
							<description>Not acknowledge received interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOPIE</name>
							<description>STOP detection Interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer Complete interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERRIE</name>
							<description>Error interrupts enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DNF</name>
							<description>Digital noise filter</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>ANFOFF</name>
							<description>Analog noise filter OFF</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXDMAEN</name>
							<description>DMA transmission requests enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXDMAEN</name>
							<description>DMA reception requests enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBC</name>
							<description>Slave byte control</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOSTRETCH</name>
							<description>Clock stretching disable</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GCEN</name>
							<description>General call enable</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBHEN</name>
							<description>SMBus Host address enable</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBDEN</name>
							<description>SMBus Device Default address enable</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALERTEN</name>
							<description>SMBUs alert enable</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PECEN</name>
							<description>PEC enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Control register 2</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PECBYTE</name>
							<description>Packet error checking byte</description>
							<bitOffset>26</bitOffset>
							<access>read-only</access>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOEND</name>
							<description>Automatic end mode (master mode)</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RELOAD</name>
							<description>NBYTEs reload mode</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NBYTES</name>
							<description>Number of bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>NACK</name>
							<description>NACK generation (slave mode)</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>STOP</name>
							<description>Stop generation (master mode)</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>START</name>
							<description>Start generation</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HEAD10R</name>
							<description>10-bit address header only read direction (master receiver mode)</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADD10</name>
							<description>10-bit addressing mode (master mode)</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RD_WRN</name>
							<description>Transfer direction (master mode)</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SADD</name>
							<description>Slave address bit (master mode)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OAR1</name>
					<displayName>OAR1</displayName>
					<description>Own address register 1</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OA1</name>
							<description>Interface address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>OA1MODE</name>
							<description>Own Address 1 10-bit mode</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OA1EN</name>
							<description>Own Address 1 enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OAR2</name>
					<displayName>OAR2</displayName>
					<description>Own address register 2</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OA2</name>
							<description>Interface address</description>
							<bitOffset>1</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>OA2MSK</name>
							<description>Own Address 2 masks</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>OA2EN</name>
							<description>Own Address 2 enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIMINGR</name>
					<displayName>TIMINGR</displayName>
					<description>Timing register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SCLL</name>
							<description>SCL low period (master mode)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>SCLH</name>
							<description>SCL high period (master mode)</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>SDADEL</name>
							<description>Data hold time</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SCLDEL</name>
							<description>Data setup time</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PRESC</name>
							<description>Timing prescaler</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIMEOUTR</name>
					<displayName>TIMEOUTR</displayName>
					<description>Status register 1</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TIMEOUTA</name>
							<description>Bus timeout A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
						<field>
							<name>TIDLE</name>
							<description>Idle clock timeout detection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMOUTEN</name>
							<description>Clock timeout enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMEOUTB</name>
							<description>Bus timeout B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
						<field>
							<name>TEXTEN</name>
							<description>Extended clock timeout enable</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt and Status register</description>
					<addressOffset>0x18</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00000001</resetValue>
					<fields>
						<field>
							<name>ADDCODE</name>
							<description>Address match code (Slave mode)</description>
							<bitOffset>17</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DIR</name>
							<description>Transfer direction (Slave mode)</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BUSY</name>
							<description>Bus busy</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ALERT</name>
							<description>SMBus alert</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMEOUT</name>
							<description>Timeout or t_low detection flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PECERR</name>
							<description>PEC Error in reception</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>OVR</name>
							<description>Overrun/Underrun (slave mode)</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ARLO</name>
							<description>Arbitration lost</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BERR</name>
							<description>Bus error</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TCR</name>
							<description>Transfer Complete Reload</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TC</name>
							<description>Transfer Complete (master mode)</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>STOPF</name>
							<description>Stop detection flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>NACKF</name>
							<description>Not acknowledge received flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ADDR</name>
							<description>Address matched (slave mode)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXNE</name>
							<description>Receive data register not empty (receivers)</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXIS</name>
							<description>Transmit interrupt status (transmitters)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>TXE</name>
							<description>Transmit data register empty (transmitters)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>Interrupt clear register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ALERTCF</name>
							<description>Alert flag clear</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMOUTCF</name>
							<description>Timeout detection flag clear</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PECCF</name>
							<description>PEC Error flag clear</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVRCF</name>
							<description>Overrun/Underrun flag clear</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARLOCF</name>
							<description>Arbitration lost flag clear</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BERRCF</name>
							<description>Bus error flag clear</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOPCF</name>
							<description>Stop detection flag clear</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NACKCF</name>
							<description>Not Acknowledge flag clear</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDRCF</name>
							<description>Address Matched flag clear</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PECR</name>
					<displayName>PECR</displayName>
					<description>PEC register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PEC</name>
							<description>Packet error checking register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RXDR</name>
					<displayName>RXDR</displayName>
					<description>Receive data register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RXDATA</name>
							<description>8-bit receive data</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TXDR</name>
					<displayName>TXDR</displayName>
					<description>Transmit data register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TXDATA</name>
							<description>8-bit transmit data</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral derivedFrom="I2C1">
			<name>I2C2</name>
			<baseAddress>0x41001000</baseAddress>
			<interrupt>
				<name>I2C2</name>
				<description>I2C2 interrupt</description>
				<value>4</value>
			</interrupt>
		</peripheral>

		<peripheral>
			<name>IWDG</name>
			<description>Independent watchdog</description>
			<groupName>IWDG</groupName>
			<baseAddress>0x40003000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>KR</name>
					<displayName>KR</displayName>
					<description>Key register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>KEY</name>
							<description>Key value (write only, read 0x0000)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PR</name>
					<displayName>PR</displayName>
					<description>Prescaler register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PR</name>
							<description>Prescaler divider</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RLR</name>
					<displayName>RLR</displayName>
					<description>Reload register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000FFF</resetValue>
					<fields>
						<field>
							<name>RL</name>
							<description>Watchdog counter reload value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Status register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WVU</name>
							<description>Watchdog counter window prescaler update</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RVU</name>
							<description>Watchdog counter reload prescaler update</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PVU</name>
							<description>Watchdog prescaler prescaler update</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WINR</name>
					<displayName>WINR</displayName>
					<description>Window register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000FFF</resetValue>
					<fields>
						<field>
							<name>WIN</name>
							<description>Watchdog counter window value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
	<peripheral>
         <name>LCD</name>
         <description>Liquid crystal display controller</description>
         <groupName>LCD</groupName>
         <baseAddress>0x40007000</baseAddress>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x400</size>
            <usage>registers</usage>
         </addressBlock>
         <interrupt>
            <name>LCD</name>
            <description>LCD global interrupt</description>
            <value>27</value>
         </interrupt>
         <registers>
            <register>
               <name>CR</name>
               <displayName>CR</displayName>
               <description>control register</description>
               <addressOffset>0x0</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>BUFEN</name>
                     <description>Voltage output buffer enable</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>BIAS</name>
                     <description>Bias selector</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>DUTY</name>
                     <description>Duty selection</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>VSEL</name>
                     <description>Voltage source selection</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>LCDEN</name>
                     <description>LCD controller enable</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>FCR</name>
               <displayName>FCR</displayName>
               <description>frame control register</description>
               <addressOffset>0x4</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>PS</name>
                     <description>PS 16-bit prescaler</description>
                     <bitOffset>22</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>DIV</name>
                     <description>DIV clock divider</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>BLINK</name>
                     <description>Blink mode selection</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>BLINKF</name>
                     <description>Blink frequency selection</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>CC</name>
                     <description>Contrast control</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>DEAD</name>
                     <description>Dead time duration</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>PON</name>
                     <description>Pulse ON duration</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>UDDIE</name>
                     <description>Update display done interrupt               enable</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>SOFIE</name>
                     <description>Start of frame interrupt               enable</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>HD</name>
                     <description>High drive enable</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SR</name>
               <displayName>SR</displayName>
               <description>status register</description>
               <addressOffset>0x8</addressOffset>
               <size>0x20</size>
               <resetValue>0x00000020</resetValue>
               <fields>
                  <field>
                     <name>FCRSF</name>
                     <description>LCD Frame Control Register               Synchronization flag</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>RDY</name>
                     <description>Ready flag</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>UDD</name>
                     <description>Update Display Done</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>UDR</name>
                     <description>Update display request</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-write</access>
                  </field>
                  <field>
                     <name>SOF</name>
                     <description>Start of frame flag</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>ENS</name>
                     <description>ENS</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
               </fields>
            </register>
            <register>
               <name>CLR</name>
               <displayName>CLR</displayName>
               <description>clear register</description>
               <addressOffset>0xC</addressOffset>
               <size>0x20</size>
               <access>write-only</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>UDDC</name>
                     <description>Update display done clear</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>SOFC</name>
                     <description>Start of frame flag clear</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>RAM_COM0</name>
               <displayName>RAM_COM0</displayName>
               <description>display memory</description>
               <addressOffset>0x14</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>S15</name>
                     <description>S15</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S14</name>
                     <description>S14</description>
                     <bitOffset>14</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S13</name>
                     <description>S13</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S12</name>
                     <description>S12</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S11</name>
                     <description>S11</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S10</name>
                     <description>S10</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S09</name>
                     <description>S09</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S08</name>
                     <description>S08</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S07</name>
                     <description>S07</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S06</name>
                     <description>S06</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S05</name>
                     <description>S05</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S04</name>
                     <description>S04</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S03</name>
                     <description>S03</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S02</name>
                     <description>S02</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S01</name>
                     <description>S01</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S00</name>
                     <description>S00</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>RAM_COM1</name>
               <displayName>RAM_COM1</displayName>
               <description>display memory</description>
               <addressOffset>0x1C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>S15</name>
                     <description>S15</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S14</name>
                     <description>S14</description>
                     <bitOffset>14</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S13</name>
                     <description>S13</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S12</name>
                     <description>S12</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S11</name>
                     <description>S11</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S10</name>
                     <description>S10</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S09</name>
                     <description>S09</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S08</name>
                     <description>S08</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S07</name>
                     <description>S07</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S06</name>
                     <description>S06</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S05</name>
                     <description>S05</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S04</name>
                     <description>S04</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S03</name>
                     <description>S03</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S02</name>
                     <description>S02</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S01</name>
                     <description>S01</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S00</name>
                     <description>S00</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>RAM_COM2</name>
               <displayName>RAM_COM2</displayName>
               <description>display memory</description>
               <addressOffset>0x24</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>S15</name>
                     <description>S15</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S14</name>
                     <description>S14</description>
                     <bitOffset>14</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S13</name>
                     <description>S13</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S12</name>
                     <description>S12</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S11</name>
                     <description>S11</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S10</name>
                     <description>S10</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S09</name>
                     <description>S09</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S08</name>
                     <description>S08</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S07</name>
                     <description>S07</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S06</name>
                     <description>S06</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S05</name>
                     <description>S05</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S04</name>
                     <description>S04</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S03</name>
                     <description>S03</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S02</name>
                     <description>S02</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S01</name>
                     <description>S01</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S00</name>
                     <description>S00</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>RAM_COM3</name>
               <displayName>RAM_COM3</displayName>
               <description>display memory</description>
               <addressOffset>0x2C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>S15</name>
                     <description>S15</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S14</name>
                     <description>S14</description>
                     <bitOffset>14</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S13</name>
                     <description>S13</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S12</name>
                     <description>S12</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S11</name>
                     <description>S11</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S10</name>
                     <description>S10</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S09</name>
                     <description>S09</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S08</name>
                     <description>S08</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S07</name>
                     <description>S07</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S06</name>
                     <description>S06</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S05</name>
                     <description>S05</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S04</name>
                     <description>S04</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S03</name>
                     <description>S03</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S02</name>
                     <description>S02</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S01</name>
                     <description>S01</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S00</name>
                     <description>S00</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>RAM_COM4</name>
               <displayName>RAM_COM4</displayName>
               <description>display memory</description>
               <addressOffset>0x34</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>S11</name>
                     <description>S11</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S10</name>
                     <description>S10</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S09</name>
                     <description>S09</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S08</name>
                     <description>S08</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S07</name>
                     <description>S07</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S06</name>
                     <description>S06</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S05</name>
                     <description>S05</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S04</name>
                     <description>S04</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S03</name>
                     <description>S03</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S02</name>
                     <description>S02</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S01</name>
                     <description>S01</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S00</name>
                     <description>S00</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>RAM_COM5</name>
               <displayName>RAM_COM5</displayName>
               <description>display memory</description>
               <addressOffset>0x3C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>S11</name>
                     <description>S11</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S10</name>
                     <description>S10</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S09</name>
                     <description>S09</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S08</name>
                     <description>S08</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S07</name>
                     <description>S07</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S06</name>
                     <description>S06</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S05</name>
                     <description>S05</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S04</name>
                     <description>S04</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S03</name>
                     <description>S03</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S02</name>
                     <description>S02</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S01</name>
                     <description>S01</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S00</name>
                     <description>S00</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>RAM_COM6</name>
               <displayName>RAM_COM6</displayName>
               <description>display memory</description>
               <addressOffset>0x44</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>S11</name>
                     <description>S11</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S10</name>
                     <description>S10</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S09</name>
                     <description>S09</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S08</name>
                     <description>S08</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S07</name>
                     <description>S07</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S06</name>
                     <description>S06</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S05</name>
                     <description>S05</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S04</name>
                     <description>S04</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S03</name>
                     <description>S03</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S02</name>
                     <description>S02</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S01</name>
                     <description>S01</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S00</name>
                     <description>S00</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>RAM_COM7</name>
               <displayName>RAM_COM7</displayName>
               <description>display memory</description>
               <addressOffset>0x4C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>S11</name>
                     <description>S11</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S10</name>
                     <description>S10</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S09</name>
                     <description>S09</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S08</name>
                     <description>S08</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S07</name>
                     <description>S07</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S06</name>
                     <description>S06</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S05</name>
                     <description>S05</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S04</name>
                     <description>S04</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S03</name>
                     <description>S03</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S02</name>
                     <description>S02</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S01</name>
                     <description>S01</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>S00</name>
                     <description>S00</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
		<peripheral>
			<name>LPUART1</name>
			<description>Universal synchronous asynchronous receiver transmitter</description>
			<groupName>LPUART1</groupName>
			<baseAddress>0x41005000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>LPUART</name>
				<description>Low Power UART interrupt</description>
				<value>9</value>
			</interrupt>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RXFFIE</name>
							<description>RXFFIE</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFEIE</name>
							<description>TXFEIE</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOEN</name>
							<description>FIFOEN</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1</name>
							<description>Word length</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_4</name>
							<description>Driver Enable assertion time</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_3</name>
							<description>DEAT3</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_2</name>
							<description>DEAT2</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_1</name>
							<description>DEAT1</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_0</name>
							<description>DEAT0</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_4</name>
							<description>Driver Enable de-assertion time</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_3</name>
							<description>DEDT3</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_2</name>
							<description>DEDT2</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_1</name>
							<description>DEDT1</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_0</name>
							<description>DEDT0</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMIE</name>
							<description>Character match interrupt enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MME</name>
							<description>Mute mode enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M0</name>
							<description>Word length</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WAKE</name>
							<description>Receiver wakeup method</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PCE</name>
							<description>Parity control enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PS</name>
							<description>Parity selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PEIE</name>
							<description>PE interrupt enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXEIE</name>
							<description>interrupt enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transmission complete interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXNEIE</name>
							<description>RXNE interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLEIE</name>
							<description>IDLE interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TE</name>
							<description>Transmitter enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RE</name>
							<description>Receiver enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UESM</name>
							<description>LPUART enable in Stop mode</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>						
						<field>
							<name>UE</name>
							<description>USART enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Control register 2</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>ADD4_7</name>
							<description>Address of the USART node</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>ADD</name>
							<description>Address of the USART node</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MSBFIRST</name>
							<description>Most significant bit first</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAINV</name>
							<description>Binary data inversion</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXINV</name>
							<description>TX pin active level inversion</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXINV</name>
							<description>RX pin active level inversion</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SWAP</name>
							<description>Swap TX/RX pins</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOP</name>
							<description>STOP bits</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>ADDM7</name>
							<description>7-bit Address Detection/4-bit address Detection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR3</name>
					<displayName>CR3</displayName>
					<description>Control register 3</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TXFTCFG</name>
							<description>TXFIFO threshold configuration</description>
							<bitOffset>29</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>RXFTIE</name>
							<description>RXFTIE</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFTCFG</name>
							<description>Receive FIFO threshold configuration</description>
							<bitOffset>25</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>TXFTIE</name>
							<description>TXFIFO threshold interrupt enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFIE</name>
							<description>Wakeup from Stop mode interrupt enable</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUS</name>
							<description>Wakeup from Stop mode interrupt flag selection</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DEP</name>
							<description>Driver enable polarity selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEM</name>
							<description>Driver enable mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRE</name>
							<description>DMA Disable on reception Error</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVRDIS</name>
							<description>Overrun Disable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSIE</name>
							<description>CTs interrupt enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSE</name>
							<description>CTs enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTSE</name>
							<description>RTs enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAT</name>
							<description>DMA enable transmitter</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAR</name>
							<description>DMA enable receiver</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HDSEL</name>
							<description>Half-duplex selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EIE</name>
							<description>Error interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BRR</name>
					<displayName>BRR</displayName>
					<description>Baud rate register</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BRR</name>
							<description>BRR</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RQR</name>
					<displayName>RQR</displayName>
					<description>Request register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TXFRQ</name>
							<description>TXFRQ</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFRQ</name>
							<description>Receive data flush request</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MMRQ</name>
							<description>Mute mode request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBKRQ</name>
							<description>Send break request</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt and status register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0080</resetValue>
					<fields>
						<field>
								<name>TXFT</name>
								<description>TXFIFO threshold flag</description>
								<bitOffset>27</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>RXFT</name>
								<description>RXFIFO threshold flag</description>
								<bitOffset>26</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>RXFF</name>
								<description>RXFIFO Full</description>
								<bitOffset>24</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>TXFE</name>
								<description>TXFIFO Empty</description>
								<bitOffset>23</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REACK</name>
							<description>REACK</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEACK</name>
							<description>TEACK</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF</name>
							<description>Wakeup from Stop mode flag</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RWU</name>
							<description>RWU</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBKF</name>
							<description>SBKF</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMF</name>
							<description>CMF</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BUSY</name>
							<description>BUSY</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTS</name>
							<description>CTS</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSIF</name>
							<description>CTSIF</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXE</name>
							<description>TXE</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TC</name>
							<description>TC</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXNE</name>
							<description>RXNE</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLE</name>
							<description>IDLE</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ORE</name>
							<description>ORE</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NE</name>
							<description>START bit Noise detection flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FE</name>
							<description>FE</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PE</name>
							<description>PE</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>Interrupt flag clear register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>WUCF</name>
							<description>Wakeup from Stop mode clear flag</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMCF</name>
							<description>Character match clear flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSCF</name>
							<description>CTs clear flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCCF</name>
							<description>Transmission complete clear flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLECF</name>
							<description>Idle line detected clear flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ORECF</name>
							<description>Overrun error clear flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NECF</name>
							<description>Noise detected clear flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FECF</name>
							<description>Framing error clear flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PECF</name>
							<description>Parity error clear flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RDR</name>
					<displayName>RDR</displayName>
					<description>Receive data register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RDR</name>
							<description>Receive data value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TDR</name>
					<displayName>TDR</displayName>
					<description>Transmit data register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TDR</name>
							<description>Transmit data value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PRESC</name>
					<displayName>PRESC</displayName>
					<description>Prescaler register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>PRESCALER</name>
							<description>Clock prescaler</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		
		<peripheral>
			<name>MR_SUBG</name>
			<description>MR_SUBG</description>
			<groupName>MR_SUBG</groupName>
			<baseAddress>0x49000000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>MR_SUBG_BUSY</name>
				<description>MR_SUBG Busy interrupt</description>
				<value>20</value>
			</interrupt>
			<interrupt>
				<name>MR_SUBG</name>
				<description>MR_SUBG interrupt</description>
				<value>21</value>
			</interrupt>
			<interrupt>
				<name>TX_RX_SEQUENCE</name>
				<description>MR_SUBG TX/RX Sequence interrupt</description>
				<value>22</value>
			</interrupt>
			<interrupt>
				<name>CPU_WKUP</name>
				<description>CPU Wakeup interrupt</description>
				<value>23</value>
			</interrupt>
			<interrupt>
				<name>SUBG_WKUP</name>
				<description>SUBG Wakeup interrupt</description>
				<value>24</value>
			</interrupt>
			<registers>
	<register>
		<name>PCKT_CONFIG</name>
		<displayName>PCKT_CONFIG</displayName>
		<description>PCKT_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000103F1</resetValue> 
		<addressOffset>0x400</addressOffset> 
		<fields>
			<field>
				<name>POSTAMBLE_SEQ</name>
				<description>Packet postamble control: postamble bit sequence selection</description>
				<bitOffset>30</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>POSTAMBLE_LENGTH</name>
				<description>Length of the POSTAMBLE in pair of bits (0 to 126 bits)</description>
				<bitOffset>24</bitOffset>
				<bitWidth>6</bitWidth>
			</field>
			<field>
				<name>PREAMBLE_SEQ</name>
				<description>Select the PREAMBLE pattern to be applied</description>
				<bitOffset>22</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>PREAMBLE_LENGTH</name>
				<description>Length of the PREAMBLE in pairs of bits (0 to 2046 bits)</description>
				<bitOffset>12</bitOffset>
				<bitWidth>10</bitWidth>
			</field>
			<field>
				<name>FIX_VAR_LEN</name>
				<description>Select the length mode</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>LEN_WIDTH</name>
				<description>Indicates if the LENGTH field is defined on 1 byte or 2 bytes</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SYNC_PRESENT</name>
				<description>Indicate if a SYNC word is present on the frame or not (null length)</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SYNC_LEN</name>
				<description>Length of the SYNC (and secondary) SYNC word in 1-bit granularity</description>
				<bitOffset>4</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
			<field>
				<name>SECONDARY_SYNC_SEL</name>
				<description>In TX mode: this bit selects which synchro word is sent on the frame between SYNC and SEC_SYNC</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CRC_MODE</name>
				<description>CRC type (0, 8, 16, 16 802.15.4 compatible, 24, 32 bits)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SYNC</name>
		<displayName>SYNC</displayName>
		<description>SYNC</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x23232323</resetValue> 
		<addressOffset>0x404</addressOffset> 
		<fields>
			<field>
				<name>SYNC</name>
				<description>Synchro word</description>
				<bitOffset>0</bitOffset>
				<bitWidth>32</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SEC_SYNC</name>
		<displayName>SEC_SYNC</displayName>
		<description>SEC_SYNC</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x408</addressOffset> 
		<fields>
			<field>
				<name>SEC_SYNC</name>
				<description>Secondary Synchro word</description>
				<bitOffset>0</bitOffset>
				<bitWidth>32</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>CRC_INIT</name>
		<displayName>CRC_INIT</displayName>
		<description>CRC_INIT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x40C</addressOffset> 
		<fields>
			<field>
				<name>CRC_INIT_VAL</name>
				<description>CRC initialization value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>32</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>PCKT_CTRL</name>
		<displayName>PCKT_CTRL</displayName>
		<description>PCKT_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x410</addressOffset> 
		<fields>
			<field>
				<name>MOD_INTERP_EN</name>
				<description>Enable frequency interpolator (for 2-GFSK and 4-GFSK)</description>
				<bitOffset>28</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>FCS_TYPE_4G</name>
				<description>FCS type value in header field for 802.15.4g</description>
				<bitOffset>27</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>FEC_TYPE_4G</name>
				<description>FEC type for 802.15.4g</description>
				<bitOffset>26</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>INT_EN_4G</name>
				<description>This field is used as Interleaving enable for 802.15.4g</description>
				<bitOffset>25</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>MANCHESTER_TYPE</name>
				<description>Change the Manchester encoding polarity</description>
				<bitOffset>24</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CODING_SEL</name>
				<description>Coding / decoding selection</description>
				<bitOffset>21</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>WHIT_INIT</name>
				<description>Whitening initialization value</description>
				<bitOffset>12</bitOffset>
				<bitWidth>9</bitWidth>
			</field>
			<field>
				<name>WHIT_EN</name>
				<description>Whitening enable</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>WHIT_BF_FEC</name>
				<description>Whitening before FEC feature</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_MODE</name>
				<description>TX mode</description>
				<bitOffset>7</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>RX_MODE</name>
				<description>RX mode</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>FOUR_FSK_SYM_SWAP</name>
				<description>Invert bit to symbol mapping for 4(G)FSK</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BYTE_SWAP</name>
				<description>(feature for Basic Packet format only)</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PCKT_FORMAT</name>
				<description>Packet format</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>DATABUFFER0_PTR</name>
		<displayName>DATABUFFER0_PTR</displayName>
		<description>DATABUFFER0_PTR</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x414</addressOffset> 
		<fields>
			<field>
				<name>DATABUFFER0_PTR</name>
				<description>Start address to be used by the Data Buffer0</description>
				<bitOffset>2</bitOffset>
				<bitWidth>30</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>DATABUFFER1_PTR</name>
		<displayName>DATABUFFER1_PTR</displayName>
		<description>DATABUFFER1_PTR</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x418</addressOffset> 
		<fields>
			<field>
				<name>DATABUFFER1_PTR</name>
				<description>Start address to be used by the Data Buffer1</description>
				<bitOffset>2</bitOffset>
				<bitWidth>30</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>DATABUFFER_SIZE</name>
		<displayName>DATABUFFER_SIZE</displayName>
		<description>DATABUFFER_SIZE</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x41C</addressOffset> 
		<fields>
			<field>
				<name>DATABUFFER_SIZE</name>
				<description>Size of the Data Buffers (Data Buffer0 and Data Buffer1) expressed in byte unit</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>PA_LEVEL_3_0</name>
		<displayName>PA_LEVEL_3_0</displayName>
		<description>PA_LEVEL_3_0</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x230B0100</resetValue> 
		<addressOffset>0x420</addressOffset> 
		<fields>
			<field>
				<name>PA_LEVEL3</name>
				<description>Output power level for fourth step (Max - 23 dB)</description>
				<bitOffset>24</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			<field>
				<name>PA_LEVEL2</name>
				<description>Output power level for third step (Max - 35 dB)</description>
				<bitOffset>16</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			<field>
				<name>PA_LEVEL1</name>
				<description>Output power level for second step (Max - 40 dB)</description>
				<bitOffset>8</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			<field>
				<name>PA_LEVEL0</name>
				<description>Output power level for first step (no output power)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>PA_LEVEL_7_4</name>
		<displayName>PA_LEVEL_7_4</displayName>
		<description>PA_LEVEL_7_4</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x51473B2F</resetValue> 
		<addressOffset>0x424</addressOffset> 
		<fields>
			<field>
				<name>PA_LEVEL7</name>
				<description>Output power level for eighth step (Max up to 16 or 20dBm depending on the BOM)</description>
				<bitOffset>24</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			<field>
				<name>PA_LEVEL6</name>
				<description>Output power level for seventh step (default is Max - 5 dB)</description>
				<bitOffset>16</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			<field>
				<name>PA_LEVEL5</name>
				<description>Output power level for sixth step (default Max - 11 dB)</description>
				<bitOffset>8</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			<field>
				<name>PA_LEVEL4</name>
				<description>Output power level for fifth step ((Max - 17 dB)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>PA_CONFIG</name>
		<displayName>PA_CONFIG</displayName>
		<description>PA_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x0000055C</resetValue> 
		<addressOffset>0x428</addressOffset> 
		<fields>
			<field>
				<name>PA_RAMP_ENABLE</name>
				<description>- When PA_M add a delay of 1 symbol before to stop the TX (to manage a ramp-down if last bit issued is a 1)</description>
				<bitOffset>14</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>LIN_NLOG</name>
				<description>Enable/disable the linear-to-log conversion of the PA code output from the Safe-ASK calibrator</description>
				<bitOffset>13</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SAFE_ASK_CAL</name>
				<description>During a TX operation, enables and starts the digital ASK calibrator (managed by Radio FSM, additional option versus dedicated command)</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PA_MODE</name>
				<description>Configure the Power Amplifier (PA) mode: - 00: SPIRIT1 'legacy' mode</description>
				<bitOffset>10</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>PA_DRV_MODE</name>
				<description>Request to use the high-power PA output (to reach the +20dBm target)</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>ASK_OOK_EN</name>
				<description>Enable the generation of the internal signal TXDATA which is the input of the FIR (8 taps), enabled by same bit (otherwise FIR is excluded, output fixed at level '1')</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PA_INTERP_EN</name>
				<description>Enable power level interpolator</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PA_MAXDBM</name>
				<description>Configure the Power Amplifier (PA) output power</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PA_LEVEL_MAX_INDEX</name>
				<description>Final level for power up ramping</description>
				<bitOffset>2</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>PA_RAMP_STEP_WIDTH</name>
				<description>Step width (unit: 1/8 of bit period)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>IF_CTRL</name>
		<displayName>IF_CTRL</displayName>
		<description>IF_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x04CD04CD</resetValue> 
		<addressOffset>0x42C</addressOffset> 
		<fields>
			<field>
				<name>IF_MODE</name>
				<description>Select the cutoff frequency of the AAF information for the analog RFSUBG IP): - 0 (default): FC=684kHz (for IF=300kHz)</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>IF_OFFSET_ANA</name>
				<description>Intermediate frequency setting for the synthesizer configuration (default: 300 kHz)</description>
				<bitOffset>16</bitOffset>
				<bitWidth>13</bitWidth>
			</field>
			<field>
				<name>IF_OFFSET_DIG</name>
				<description>Intermediate frequency setting for the digital shift-to-baseband circuits (default: 300 kHz)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>13</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AS_QI_CTRL</name>
		<displayName>AS_QI_CTRL</displayName>
		<description>AS_QI_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x58008028</resetValue> 
		<addressOffset>0x430</addressOffset> 
		<fields>
			<field>
				<name>AS_CS_BLANKING</name>
				<description>Blank received data if signal is below the CS threshold</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AS_MEAS_TIME</name>
				<description>Antenna switching measurement time</description>
				<bitOffset>28</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>AS_EQU_CTRL</name>
				<description>ISI cancellation equalizer: - 00: equalization disabled</description>
				<bitOffset>26</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>SQI_THR</name>
				<description>SQI threshold defining the precision requested to detect the SYNC word</description>
				<bitOffset>16</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>SQI_EN</name>
				<description>SQI enable</description>
				<bitOffset>15</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CS_MODE</name>
				<description>Carrier Sense mode selection</description>
				<bitOffset>13</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>PQI_THR</name>
				<description>PQI threshold (if 0 then PQI is disabled)</description>
				<bitOffset>9</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>RSSI_THR</name>
				<description>Signal detect threshold in 1 dB resolution</description>
				<bitOffset>0</bitOffset>
				<bitWidth>9</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>IQC_CONFIG</name>
		<displayName>IQC_CONFIG</displayName>
		<description>IQC_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0xC0000000</resetValue> 
		<addressOffset>0x434</addressOffset> 
		<fields>
			<field>
				<name>IQC_ENABLE</name>
				<description>Enable IQC</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>REUSE_CORRECTION</name>
				<description>Reuse last correction value</description>
				<bitOffset>30</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>LOAD_IQC_INIT</name>
				<description>Action bit to load the IQC_CORRECT_IN[23:0] bit field in the recirculation register when this bit is written to 1</description>
				<bitOffset>29</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>IQC_CORRECT_IN</name>
				<description>Correction value Input for the IQ compensation engine (to be used as starting point or when the engine is disabled)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>24</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>DSSS_CTRL</name>
		<displayName>DSSS_CTRL</displayName>
		<description>DSSS_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000000000</resetValue> 
		<addressOffset>0x438</addressOffset> 
		<fields>
			<field>
				<name>ACQ_THR</name>
				<description>DSSS acquisition threshold</description>
				<bitOffset>10</bitOffset>
				<bitWidth>6</bitWidth>
			</field>
			<field>
				<name>AQC_HITS</name>
				<description>DSSS acquisition hits</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>DSSS_EN</name>
				<description>DSSS mode enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SPREADING_EXP</name>
				<description>DSSS spreading exponent</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ACQ_WINDOW</name>
				<description>DSSS Acquisition window</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>


	<register>
		<name>PCKTLEN_CONFIG</name>
		<displayName>PCKTLEN_CONFIG</displayName>
		<description>PCKTLEN_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000014</resetValue> 
		<addressOffset>0x500</addressOffset> 
		<fields>
			<field>
				<name>PCKTLEN</name>
				<description>This bit field has different meaning/usag</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>MOD0_CONFIG</name>
		<displayName>MOD0_CONFIG</displayName>
		<description>MOD0_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00083A93</resetValue> 
		<addressOffset>0x504</addressOffset> 
		<fields>
			<field>
				<name>PA_CLKON_LOCKONTX</name>
				<description>Enable the clock on analog PA in LOCKONTX state</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BT_SEL</name>
				<description>Select BT value for GFSK</description>
				<bitOffset>26</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CONST_MAP</name>
				<description>2- and 4-(G)FSK constellation mapping. See Table 5 and Table 6 to see the associated mapping</description>
				<bitOffset>24</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>MOD_TYPE</name>
				<description>Modulation type</description>
				<bitOffset>20</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>DATARATE_E</name>
				<description>The exponent of the specified data rate (default: 38.4 ksps)</description>
				<bitOffset>16</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>DATARATE_M</name>
				<description>The Mantissa of the specified data rate (default: 38.4 ksps)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>MOD1_CONFIG</name>
		<displayName>MOD1_CONFIG</displayName>
		<description>MOD1_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00400435</resetValue> 
		<addressOffset>0x508</addressOffset> 
		<fields>
			<field>
				<name>CHFLT_E</name>
				<description>Exponent of the channel filter BW (default: 100 kHz)</description>
				<bitOffset>20</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>CHFLT_M</name>
				<description>Mantissa of the channel filter BW (default: 100 kHz)</description>
				<bitOffset>16</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>FDEV_E</name>
				<description>Exponent of the frequency deviation (default: 20 kHz)</description>
				<bitOffset>8</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>FDEV_M</name>
				<description>Mantissa of the frequency deviation (default: 20 kHz)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SYNTH_FREQ</name>
		<displayName>SYNTH_FREQ</displayName>
		<description>SYNTH_FREQ</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x04851615</resetValue> 
		<addressOffset>0x50C</addressOffset> 
		<fields>
			<field>
				<name>BS</name>
				<description>Synthesizer band selector, i.e. out-of-loop total divide factor, 4 or 8</description>
				<bitOffset>30</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SYNTH_INT</name>
				<description>PLL integer divide factor (default: 868 MHz, XTAL: 48 MHz)</description>
				<bitOffset>20</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			<field>
				<name>SYNTH_FRAC</name>
				<description>Fractional part of the PLL fractional divide factor (default: 868 MHz, XTAL: 48 MHz)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>20</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>VCO_CAL_CONFIG</name>
		<displayName>VCO_CAL_CONFIG</displayName>
		<description>VCO_CAL_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00400088</resetValue> 
		<addressOffset>0x510</addressOffset> 
		<fields>
			<field>
				<name>VCO_CALIB_REQ</name>
				<description>Define if the Radio FSM must launch a VCO calibration request after VCO start-up</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>VCO_CALFREQ_EXT_SEL</name>
				<description>Select the mode to provide an external VCO frequency calibration value through VCO_CALFREQ_EXT bit field: - 0: the VCO frequency calibration value generated by the VCO calibration block is applied to the VCO</description>
				<bitOffset>23</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>VCO_CALFREQ_EXT</name>
				<description>VCO Cbank frequency calibration word</description>
				<bitOffset>16</bitOffset>
				<bitWidth>7</bitWidth>
			</field>
			<field>
				<name>VCO_CALAMP_EXT_SEL</name>
				<description>Select the mode to provide an external VCO amplitude calibration value through VCO_CALAMP_EXT bit field: - 0: the VCO amplitude calibration value generated by the VCO calibration block is applied to the VCO</description>
				<bitOffset>15</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>VCO_CALAMP_EXT</name>
				<description>VCO magnitude calibration word in thermometric code</description>
				<bitOffset>0</bitOffset>
				<bitWidth>14</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RX_TIMER</name>
		<displayName>RX_TIMER</displayName>
		<description>RX_TIMER</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x514</addressOffset> 
		<fields>
			<field>
				<name>FAST_CS_TERM_EN</name>
				<description>Enable the Fast Rx Termination mode</description>
				<bitOffset>28</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>FAST_RX_TIMEOUT</name>
				<description>Fast RX Termination timer value</description>
				<bitOffset>20</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			<field>
				<name>RX_OR_nAND_SELECT</name>
				<description>Select logical OR or logical AND to apply on CS/PQI/SQI timeout mask: - 0: AND is applied</description>
				<bitOffset>19</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_SQI_TIMEOUT_MASK</name>
				<description>- 0: SQI valid flag does not contribute to timeout disabling</description>
				<bitOffset>18</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_PQI_TIMEOUT_MASK</name>
				<description>- 0: PREAMBLE valid flag does not contribute to timeout disabling</description>
				<bitOffset>17</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_CS_TIMEOUT_MASK</name>
				<description>- 0: CS flag does not contribute to timeout disabling</description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_TIMEOUT</name>
				<description>RX timer timeout (relative duration in interpolated absolute time unit)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>DATABUFFER_THR</name>
		<displayName>DATABUFFER_THR</displayName>
		<description>DATABUFFER_THR</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x518</addressOffset> 
		<fields>
			<field>
				<name>TX_ALMOST_EMPTY_THR</name>
				<description>Almost Empty threshold for TX Data Buffers</description>
				<bitOffset>16</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			<field>
				<name>RX_ALMOST_FULL_THR</name>
				<description>Almost Full threshold for RX Data Buffers</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RFSEQ_IRQ_ENABLE</name>
		<displayName>RFSEQ_IRQ_ENABLE</displayName>
		<description>RFSEQ_IRQ_ENABLE</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x51C</addressOffset> 
		<fields>
			<field>
				<name>RX_ALMOST_FULL_0_E</name>
				<description>Enable interrupt on RX_ALMOST_FULL_0_F flag</description>
				<bitOffset>18</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>DATABUFFER1_USED_E</name>
				<description>Enable interrupt on DATABUFFER1_USED_F flag</description>
				<bitOffset>17</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>DATABUFFER0_USED_E</name>
				<description>Enable interrupt on DATABUFFER0_USED_F flag</description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SYNC_VALID_E</name>
				<description>Enable interrupt on SYNC_VALIF_F flag</description>
				<bitOffset>14</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PREAMBLE_VALID_E</name>
				<description>Enable interrupt on PREAMBLE_VALIF_F flag</description>
				<bitOffset>13</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CS_E</name>
				<description>Enable interrupt on CS_F flag</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMMAND_REJECTED_E</name>
				<description>Enable interrupt on COMMAND_REJECTED flag</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SABORT_DONE_E</name>
				<description>Enable interrupt on SABORT command treated and done flag</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RXTIMER_STOP_CDT_E</name>
				<description>Enable interrupt on RXTIMER_STOP_CDT_F flag</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>FAST_RX_TERM_E</name>
				<description>Enable interrupt on FAST_RX_TERM_F flag</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_CRC_ERROR_E</name>
				<description>Enable interrupt on RX_CRC_ERROR_F flag</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_TIMEOUT_E</name>
				<description>Enable interrupt on RX_TIMEOUT_F flag</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_OK_E</name>
				<description>Enable interrupt on RX_OK_F flag</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_DONE_E</name>
				<description>Enable interrupt on TX_DONE_F flag</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>ADDITIONAL_CTRL</name>
		<displayName>ADDITIONAL_CTRL</displayName>
		<description>ADDITIONAL_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00038800</resetValue> 
		<addressOffset>0x520</addressOffset> 
		<fields>
			<field>
				<name>AS_ENABLE</name>
				<description>Enable the antenna switching feature</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TIME_CAPTURESEL</name>
				<description>Select the trigger event that captures the interpolated absolute time in the TIME_CAPTURE[31:0] register</description>
				<bitOffset>20</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>PA_FC</name>
				<description>Power control bandwidth selection according data rate (for ASK/OOK modulation)</description>
				<bitOffset>16</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CH_SPACING</name>
				<description>Channel spacing. From ~732 Hz to ~187 kHz in 732 Hz steps - default: 100 kHz</description>
				<bitOffset>8</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			<field>
				<name>CH_NUM</name>
				<description>Channel number</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>COMMAND</name>
		<displayName>COMMAND</displayName>
		<description>COMMAND</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x524</addressOffset> 
		<fields>
			<field>
				<name>BACK2LOCKON</name>
				<description>Target/return state for the Radio FSM when exiting a RX or a TX state is LOCKON</description>
				<bitOffset>26</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BACK2ACTIVE2</name>
				<description>Default/return state for the Radio FSM is ACTIVE2</description>
				<bitOffset>25</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMMAND_ID</name>
				<description>Opcode corresponding to a command</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RFSEQ_IRQ_STATUS</name>
		<displayName>RFSEQ_IRQ_STATUS</displayName>
		<description>RFSEQ_IRQ_STATUS</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x600</addressOffset> 
		<fields>
			<field>
				<name>AGC_AAF_CALIB_DONE_F</name>
				<description>Valid RSSI value available in the RSSI_RUNNING bit field flag</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SAFEASK_CALIB_DONE_F</name>
				<description>End of Safe-ASK PA calibration flag</description>
				<bitOffset>30</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RRM_CMD_END_F</name>
				<description>RRM-UDRA command list execution ended flag</description>
				<bitOffset>28</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RRM_CMD_START_F</name>
				<description>RRM-UDRA command list execution started flag</description>
				<bitOffset>27</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>HW_ANA_FAILURE_F</name>
				<description>Analog HW failure flag (PLL lock / unlock error, calibration error)</description>
				<bitOffset>24</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AHB_ACCESS_ERROR_F</name>
				<description>An AHB transfer issue occurred for one of the AHB masters (RRM, Data Buffer Manager, Sequencer). Details are available in the annex register called RFSEQ_STATUS_DETAIL</description>
				<bitOffset>22</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_ALMOST_EMPTY_1_F</name>
				<description>Data Buffer 1 read by the HW up to programmed threshold flag</description>
				<bitOffset>21</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_ALMOST_EMPTY_0_F</name>
				<description>Data Buffer 0 read by the HW up to programmed threshold flag</description>
				<bitOffset>20</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_ALMOST_FULL_1_F</name>
				<description>Data Buffer 1 written by the HW up to programmed threshold flag</description>
				<bitOffset>19</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_ALMOST_FULL_0_F</name>
				<description>Data Buffer 0 written by the HW up to programmed threshold flag</description>
				<bitOffset>18</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>DATABUFFER1_USED_F</name>
				<description>Data Buffer 1 fully read in TX or fully written in RX flag</description>
				<bitOffset>17</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>DATABUFFER0_USED_F</name>
				<description>Data Buffer 0 fully read in TX or fully written in RX flag</description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SYNC_VALID_F</name>
				<description>Valid SYNC word detection flag</description>
				<bitOffset>14</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PREAMBLE_VALID_F</name>
				<description>Valid Preamble detection flag</description>
				<bitOffset>13</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CS_F</name>
				<description>Carrier Sense (RSSI over threshold) flag</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMMAND_REJECTED_F</name>
				<description>Command rejection flag</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SABORT_DONE_F</name>
				<description>SABORT command treated and done flag</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RXTIMER_STOP_CDT_F</name>
				<description>RX Timer stopped due to match with stop condition flag</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>FAST_RX_TERM_F</name>
				<description>Fast RX Termination flag</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_CRC_ERROR_F</name>
				<description>Reception with CRC error flag</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_TIMEOUT_F</name>
				<description>Reception timeout flag</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_OK_F</name>
				<description>Reception ended and OK flag</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_DONE_F</name>
				<description>Transmission done flag</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RFSEQ_STATUS_DETAIL</name>
		<displayName>RFSEQ_STATUS_DETAIL</displayName>
		<description>RFSEQ_STATUS_DETAIL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x604</addressOffset> 
		<fields>
			<field>
				<name>PLL_CALAMP_ERROR_F</name>
				<description>VCO amplitude calibration error flag</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PLL_CALFREQ_ERROR_F</name>
				<description>VCO frequency calibration error flag</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PLL_UNLOCK_F</name>
				<description>PLL unlock event flag</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PLL_LOCK_FAIL_F</name>
				<description>PLL lock fail status flag</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>DBM_FIFO_ERROR_F</name>
				<description>Data Buffer Manager internal FIFO overflow/underflow flag</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SEQ_ADDRESS_ERROR_F</name>
				<description>Sequencer AHB master tried to access to an unmapped RAM address</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>DBM_ADDRESS_ERROR_F</name>
				<description>Data Buffer Manager AHB master tried to access to an unmapped RAM address</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RRM_ADDRESS_ERROR_F</name>
				<description>RRM AHB master tried to access to an unmapped RAM address</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RADIO_FSM_INFO</name>
		<displayName>RADIO_FSM_INFO</displayName>
		<description>RADIO_FSM_INFO</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x608</addressOffset> 
		<fields>
			<field>
				<name>RADIO_FSM_STATE</name>
				<description>State of the Radio FSM</description>
				<bitOffset>0</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RX_INDICATOR</name>
		<displayName>RX_INDICATOR</displayName>
		<description>RX_INDICATOR</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x60C</addressOffset> 
		<fields>
			<field>
				<name>ANT_SELECT</name>
				<description>Currently selected antenna</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AGC_WORD</name>
				<description>AGC word of the received packet</description>
				<bitOffset>24</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>RSSI_LEVEL_RUN</name>
				<description>Continuous level of the output of the measured RSSI value</description>
				<bitOffset>12</bitOffset>
				<bitWidth>9</bitWidth>
			</field>
			<field>
				<name>RSSI_LEVEL_ON_SYNC</name>
				<description>RSSI level captured at the end of the SYNC word detection of the received packet</description>
				<bitOffset>0</bitOffset>
				<bitWidth>9</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RX_INFO_REG</name>
		<displayName>RX_INFO_REG</displayName>
		<description>RX_INFO_REG</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x610</addressOffset> 
		<fields>
			<field>
				<name>RX_PCKTLEN_OUT</name>
				<description>Indicates the received packet length in bytes</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RX_CRC_REG</name>
		<displayName>RX_CRC_REG</displayName>
		<description>RX_CRC_REG</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x614</addressOffset> 
		<fields>
			<field>
				<name>RX_CRC_OUT</name>
				<description>CRC field of the received packet (read-only info)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>32</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>QI_INFO</name>
		<displayName>QI_INFO</displayName>
		<description>QI_INFO</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x618</addressOffset> 
		<fields>
			<field>
				<name>AFC_CORRECTION</name>
				<description>AFC value frozen at sync reception</description>
				<bitOffset>16</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			<field>
				<name>SQI_SEC</name>
				<description>Indicate if measured SQI refers to SYNC word or secondary SYNC word</description>
				<bitOffset>14</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SQI_INFO</name>
				<description>SYNC Quality Indicator (SQI) value of the received packet. Represents the peak value between 0 and 32</description>
				<bitOffset>8</bitOffset>
				<bitWidth>6</bitWidth>
			</field>
			<field>
				<name>PQI_INFO</name>
				<description>Preamble Quality Indicator (PQI) value of the received packet</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>DATABUFFER_INFO</name>
		<displayName>DATABUFFER_INFO</displayName>
		<description>DATABUFFER_INFO</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x61C</addressOffset> 
		<fields>
			<field>
				<name>CURRENT_DATABUFFER</name>
				<description>Indicates which Data Buffer is currently used by the HW: - 0 = Data Buffer0</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>NB_DATABUFFER_USED</name>
				<description>Provides the number of data buffers which have been fully used: - written during RX</description>
				<bitOffset>16</bitOffset>
				<bitWidth>15</bitWidth>
			</field>
			<field>
				<name>CURRENT_DATABUFFER_COUNT</name>
				<description>Indicates the number of bytes used in the last DATA BUFFER used</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>TIME_CAPTURE</name>
		<displayName>TIME_CAPTURE</displayName>
		<description>TIME_CAPTURE</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x620</addressOffset> 
		<fields>
			<field>
				<name>TIME_CAPTURE</name>
				<description>Interpolated absolute time (ABSOLUTE_TIME[31:0]) value captured on specific programmable event (tbd) through TIME_CAPTURESEL[2:0] bit field</description>
				<bitOffset>0</bitOffset>
				<bitWidth>32</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>IQC_CORRECTION_OUT</name>
		<displayName>IQC_CORRECTION_OUT</displayName>
		<description>IQC_CORRECTION_OUT</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x624</addressOffset> 
		<fields>
			<field>
				<name>IQC_CORRECT_OUT</name>
				<description>Final correction value output from IQC (compensation engine)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>24</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>PA_SAFEASK_OUT</name>
		<displayName>PA_SAFEASK_OUT</displayName>
		<description>PA_SAFEASK_OUT</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x628</addressOffset> 
		<fields>
			<field>
				<name>PA_CODEMAX</name>
				<description>Safe ASK level (provided after a CALIB_SAFEASK command)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>VCO_CALIB_OUT</name>
		<displayName>VCO_CALIB_OUT</displayName>
		<description>VCO_CALIB_OUT</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x0000FF40</resetValue> 
		<addressOffset>0x62C</addressOffset> 
		<fields>
			<field>
				<name>VCO_CALAMP_OUT</name>
				<description>VCO Amplitude Calibration value currently output by the VCO calibration block (applied on the VCO)</description>
				<bitOffset>8</bitOffset>
				<bitWidth>14</bitWidth>
			</field>
			<field>
				<name>VCO_CALFREQ_OUT</name>
				<description>VCO Frequency Calibration value currently output by the VCO calibration block(applied to the VCO)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>7</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RFIP_VERSION</name>
		<displayName>RFIP_VERSION</displayName>
		<description>RFIP_VERSION</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00001100</resetValue> 
		<addressOffset>0x700</addressOffset> 
		<fields>
			<field>
				<name>PRODUCT</name>
				<description>Used for major upgrades (new protocols support / new features)</description>
				<bitOffset>12</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>VERSION</name>
				<description>Version of the MR_SubG (to be used for cut upgrades)</description>
				<bitOffset>8</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>REVISION</name>
				<description>Revision of the MR_SubG (to be used for metal fixes)</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RRM_UDRA_CTRL</name>
		<displayName>RRM_UDRA_CTRL</displayName>
		<description>RRM_UDRA_CTRL</description>
		<size>0x20</size>
		<access>write-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x704</addressOffset> 
		<fields>
			<field>
				<name>RRM_CMD_REQ</name>
				<description>Action bit write 1 to request a RRM-UDRA command</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SEQUENCER_CTRL</name>
		<displayName>SEQUENCER_CTRL</displayName>
		<description>SEQUENCER_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x708</addressOffset> 
		<fields>
			<field>
				<name>DISABLE_SEQ</name>
				<description>Enable/disable the Sequencer</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>GEN_SEQ_TRIGGER</name>
				<description>Action bit: write 1 to generate a trigger event on Sequencer</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>ABSOLUTE_TIME</name>
		<displayName>ABSOLUTE_TIME</displayName>
		<description>ABSOLUTE_TIME</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x70C</addressOffset> 
		<fields>
			<field>
				<name>ABSOLUTE_TIME</name>
				<description>Indicate the interpolated absolute time</description>
				<bitOffset>0</bitOffset>
				<bitWidth>32</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SCM_COUNTER_VAL</name>
		<displayName>SCM_COUNTER_VAL</displayName>
		<description>SCM_COUNTER_VAL</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x710</addressOffset> 
		<fields>
			<field>
				<name>SCM_COUNTER_CURRVAL</name>
				<description>Slow Clock Measurement: number of 16 MHz clock cycles contained in 32 slow clock periods</description>
				<bitOffset>0</bitOffset>
				<bitWidth>15</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SCM_MIN_MAX</name>
		<displayName>SCM_MIN_MAX</displayName>
		<description>SCM_MIN_MAX</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00007FFF</resetValue> 
		<addressOffset>0x714</addressOffset> 
		<fields>
			<field>
				<name>CLEAR_MIN_MAX</name>
				<description>Write 1 to clear the SLOWCLK_MIN_VALUE and SLOWCLK_MAX_VALUE registers</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SCM_COUNTER_MAXVAL</name>
				<description>Slow Clock Measurement: maximum SCM_COUNTER value seen since the counter is ON and since last clear request</description>
				<bitOffset>16</bitOffset>
				<bitWidth>15</bitWidth>
			</field>
			<field>
				<name>SCM_COUNTER_MINVAL</name>
				<description>Slow Clock Measurement: minimum SCM_COUNTER value seen since the counter is ON and since last clear request</description>
				<bitOffset>0</bitOffset>
				<bitWidth>15</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>WAKEUP_IRQ_STATUS</name>
		<displayName>WAKEUP_IRQ_STATUS</displayName>
		<description>WAKEUP_IRQ_STATUS</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x718</addressOffset> 
		<fields>
			<field>
				<name>RFIP_WAKEUP_F</name>
				<description>Set when the interpolated absolute time matches the RFIP_WAKEUPTIME while WAKEUP_CTRL.RFIP_WAKEUP_EN=1</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CPU_WAKEUP_F</name>
				<description>Set when the interpolated absolute time matches the CPU_WAKEUPTIME while WAKEUP_CTRL.CPU_WAKEUP_EN=1</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RFIP_WAKEUPTIME</name>
		<displayName>RFIP_WAKEUPTIME</displayName>
		<description>RFIP_WAKEUPTIME</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x780</addressOffset> 
		<fields>
			<field>
				<name>RFIP_WAKEUPTIME</name>
				<description>Target time to wake up the RFIP</description>
				<bitOffset>0</bitOffset>
				<bitWidth>32</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>CPU_WAKEUPTIME</name>
		<displayName>CPU_WAKEUPTIME</displayName>
		<description>CPU_WAKEUPTIME</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x784</addressOffset> 
		<fields>
			<field>
				<name>CPU_WAKEUPTIME</name>
				<description>Target time to wake up the CPU</description>
				<bitOffset>0</bitOffset>
				<bitWidth>32</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>WAKEUP_CTRL</name>
		<displayName>WAKEUP_CTRL</displayName>
		<description>WAKEUP_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x788</addressOffset> 
		<fields>
			<field>
				<name>RFIP_WAKEUP_EN</name>
				<description>Indicates if the wakeup timer has to wake up the SoC</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CPU_WAKEUP_EN</name>
				<description>Indicates if the wakeup timer has to wake up the SoC</description>
				<bitOffset>30</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SOC_WAKEUP_OFFSET</name>
				<description>Delay to be considered by the Wakeup block to anticipate the wakeup req to the PWRC of the SoC versus the target to wake up the RFIP</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RRM_CMDLIST_PTR</name>
		<displayName>RRM_CMDLIST_PTR</displayName>
		<description>RRM_CMDLIST_PTR</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x78C</addressOffset> 
		<fields>
			<field>
				<name>CMDLIST_PTR_VALID</name>
				<description>Indicate if a command list can be executed or not</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CMDLIST_PTR_OFFSET</name>
				<description>Contain the offset versus the SoC RAM base address where to find the RRM-UDRA command list entry point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SEQ_GLOBALTABLE_PTR</name>
		<displayName>SEQ_GLOBALTABLE_PTR</displayName>
		<description>SEQ_GLOBALTABLE_PTR</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x790</addressOffset> 
		<fields>
			<field>
				<name>SEQ_GLOBALTABLE_PTR</name>
				<description>Contain the offset versus the RAM base address of the GlobalConfiguration RAM table entry point used by the Sequencer</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM0_TIMEOUT</name>
		<displayName>RF_FSM0_TIMEOUT</displayName>
		<description>RF_FSM0_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000014</resetValue> 
		<addressOffset>0x0</addressOffset> 
		<fields>
			<field>
				<name>ENA_RFREG_TIMER</name>
				<description>Timeout for the RF regulator startup (duration in ENA_RF_REG state) Step = 16/CLK16M=1us</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM1_TIMEOUT</name>
		<displayName>RF_FSM1_TIMEOUT</displayName>
		<description>RF_FSM1_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000006</resetValue> 
		<addressOffset>0x4</addressOffset> 
		<fields>
			<field>
				<name>SYNTH_SETUP_TIMER</name>
				<description>Timeout management for the RF regulator to stabilize after PLL power on Step = 16/CLK16M=1us</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM2_TIMEOUT</name>
		<displayName>RF_FSM2_TIMEOUT</displayName>
		<description>RF_FSM2_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000050</resetValue> 
		<addressOffset>0x8</addressOffset> 
		<fields>
			<field>
				<name>VCO_CALIB_LOCK_TIMER</name>
				<description>Timeout for the PLL calibration + PLL lock (duration of CALIB_VCO+LOCKRXTX states) Step = 16/CLK16M=1us</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM3_TIMEOUT</name>
		<displayName>RF_FSM3_TIMEOUT</displayName>
		<description>RF_FSM3_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000028</resetValue> 
		<addressOffset>0xC</addressOffset> 
		<fields>
			<field>
				<name>VCO_LOCK_TIMER</name>
				<description>Timeout for the PLL lock event when no calibration is requested (duration in LOCKRXTX state) Step = 16/CLK16M=1us</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM4_TIMEOUT</name>
		<displayName>RF_FSM4_TIMEOUT</displayName>
		<description>RF_FSM4_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x0000000F</resetValue> 
		<addressOffset>0x10</addressOffset> 
		<fields>
			<field>
				<name>EN_RX_TIMER</name>
				<description>Timeout for the analog RX chain setup with PGA precharge active (duration in EN_RX state) Step = 16/CLK16M=1us</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM5_TIMEOUT</name>
		<displayName>RF_FSM5_TIMEOUT</displayName>
		<description>RF_FSM5_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000019</resetValue> 
		<addressOffset>0x14</addressOffset> 
		<fields>
			<field>
				<name>EN_PA_TIMER</name>
				<description>Timeout for the PA setup (duration in EN_PA state) Step = 16/CLK16M=1us</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM6_TIMEOUT</name>
		<displayName>RF_FSM6_TIMEOUT</displayName>
		<description>RF_FSM6_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000019</resetValue> 
		<addressOffset>0x18</addressOffset> 
		<fields>
			<field>
				<name>PA_DWN_ANA_TIMER</name>
				<description>Timeout for the analog PA (DAC) ramp down (duration in PA_DWN_ANA state) Step = 16/CLK16M=1us</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM7_TIMEOUT</name>
		<displayName>RF_FSM7_TIMEOUT</displayName>
		<description>RF_FSM7_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000005</resetValue> 
		<addressOffset>0x1C</addressOffset> 
		<fields>
			<field>
				<name>EN_LNA_TIMER</name>
				<description>Timeout for RX chain last signals settlement once PGA precharge is shut down (duration in EN_LNA state)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AFC0_CONFIG</name>
		<displayName>AFC0_CONFIG</displayName>
		<description>AFC0_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000025</resetValue> 
		<addressOffset>0x20</addressOffset> 
		<fields>
			<field>
				<name>AFC_FAST_GAIN_LOG2</name>
				<description>AFC loop gain in fast mode (2's log)</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>AFC_SLOW_GAIN_LOG2</name>
				<description>AFC loop gain in slow mode (2's log)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AFC1_CONFIG</name>
		<displayName>AFC1_CONFIG</displayName>
		<description>AFC1_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000018</resetValue> 
		<addressOffset>0x24</addressOffset> 
		<fields>
			<field>
				<name>AFC_FAST_PERIOD</name>
				<description>Length of the AFC fast period (in number of samples unit)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AFC2_CONFIG</name>
		<displayName>AFC2_CONFIG</displayName>
		<description>AFC2_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000000C8</resetValue> 
		<addressOffset>0x28</addressOffset> 
		<fields>
			<field>
				<name>AFC_FREEZE_ON_SYNC</name>
				<description>Freeze the AFC correction upon SYNC word detection</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AFC_EN</name>
				<description>Enable AFC</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AFC_MODE</name>
				<description>Select AFC mode</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AFC_PD_leakage</name>
				<description>AFC Peak Detection leakage</description>
				<bitOffset>0</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AFC3_CONFIG</name>
		<displayName>AFC3_CONFIG</displayName>
		<description>AFC3_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x2C</addressOffset> 
		<fields>
			<field>
				<name>AFC_INIT_MODE</name>
				<description>Control the initialization phase of the AGC and clock recovery algorithms</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>CLKREC_CTRL0</name>
		<displayName>CLKREC_CTRL0</displayName>
		<description>CLKREC_CTRL0</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000068</resetValue> 
		<addressOffset>0x30</addressOffset> 
		<fields>
			<field>
				<name>PSTFLT_LEN</name>
				<description>Control the length of the demodulator post-filter</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CLKREC_P_GAIN_FAST</name>
				<description>Clock recovery fast loop gain (log2)</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>CLKREC_I_GAIN_FAST</name>
				<description>Integral fast gain for the clock recovery loop (PLL mode only)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>CLKREC_CTRL1</name>
		<displayName>CLKREC_CTRL1</displayName>
		<description>CLKREC_CTRL1</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000060</resetValue> 
		<addressOffset>0x34</addressOffset> 
		<fields>
			<field>
				<name>CLKREC_ALGO_SEL</name>
				<description>Symbol timing recovery algorithm selection</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CLKREC_P_GAIN_SLOW</name>
				<description>Clock recovery slow loop gain (log2)</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>CLKREC_I_GAIN_SLOW</name>
				<description>Integral slow gain for the clock recovery loop (PLL mode only)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>DCREM_CTRL0</name>
		<displayName>DCREM_CTRL0</displayName>
		<description>DCREM_CTRL0</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000000E8</resetValue> 
		<addressOffset>0x38</addressOffset> 
		<fields>
			<field>
				<name>TRACK_GAIN</name>
				<description>Filter gain in track mode for the DC removal block</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>START_GAIN</name>
				<description>Filter gain in start mode for the DC removal block</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>DCREM_CTRL1</name>
		<displayName>DCREM_CTRL1</displayName>
		<description>DCREM_CTRL1</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000005</resetValue> 
		<addressOffset>0x3C</addressOffset> 
		<fields>
			<field>
				<name>LN2TIME2SET</name>
				<description>Set the length of the start period for the DC removal block</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>IQC_CTRL0</name>
		<displayName>IQC_CTRL0</displayName>
		<description>IQC_CTRL0</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000000E3</resetValue> 
		<addressOffset>0x40</addressOffset> 
		<fields>
			<field>
				<name>SLOW_GAIN</name>
				<description>Gain of the correction loop in slow mode</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>FAST_GAIN</name>
				<description>Gain of the correction loop in fast mode</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>IQC_CTRL1</name>
		<displayName>IQC_CTRL1</displayName>
		<description>IQC_CTRL1</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000008</resetValue> 
		<addressOffset>0x44</addressOffset> 
		<fields>
			<field>
				<name>QPD_ATTACK</name>
				<description>Attack coefficient for QPD</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>IQC_CTRL2</name>
		<displayName>IQC_CTRL2</displayName>
		<description>IQC_CTRL2</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000008</resetValue> 
		<addressOffset>0x48</addressOffset> 
		<fields>
			<field>
				<name>QPD_DECAY</name>
				<description>Decay coefficient for QPD</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>IQC_CTRL3</name>
		<displayName>IQC_CTRL3</displayName>
		<description>IQC_CTRL3</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000007</resetValue> 
		<addressOffset>0x4C</addressOffset> 
		<fields>
			<field>
				<name>IQC_SWITC</name>
				<description>(test and debug purpose only)</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>FAST_TIME</name>
				<description>Duration of the fast mode</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC0_CTRL</name>
		<displayName>AGC0_CTRL</displayName>
		<description>AGC0_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000099</resetValue> 
		<addressOffset>0x54</addressOffset> 
		<fields>
			<field>
				<name>AGC_EN</name>
				<description>Enable the AGC</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AGC_START_ONHOLD</name>
				<description>Start the AGC with a hold phase</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AGC_HOLD_TIME</name>
				<description>AGC hold time</description>
				<bitOffset>0</bitOffset>
				<bitWidth>6</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC1_CTRL</name>
		<displayName>AGC1_CTRL</displayName>
		<description>AGC1_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000062</resetValue> 
		<addressOffset>0x58</addressOffset> 
		<fields>
			<field>
				<name>AGC_MAX_THR</name>
				<description>Maximum signal threshold</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>AGC_MIN_THR</name>
				<description>Minimum signal threshold</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC2_CTRL</name>
		<displayName>AGC2_CTRL</displayName>
		<description>AGC2_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000000AF</resetValue> 
		<addressOffset>0x5C</addressOffset> 
		<fields>
			<field>
				<name>AGC_HIGH_ATTEN_MODE</name>
				<description>Enable the high attenuation mode</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AGC_FREEZE_ON_STEADY</name>
				<description>Enable the autofreeze feature</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AGC_FREEZE_ON_SYNC</name>
				<description>Enable the freeze on SYNC detection feature</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AGC_START_MAX_ATTEN</name>
				<description>Start the AGC with maximum attenuation</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AGC_MEAS_TIME</name>
				<description>Measure time</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC3_CTRL</name>
		<displayName>AGC3_CTRL</displayName>
		<description>AGC3_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000090</resetValue> 
		<addressOffset>0x60</addressOffset> 
		<fields>
			<field>
				<name>AGC_MAX_ATTEN</name>
				<description>Maximum AGC attenuation</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>AGC_MIN_ATTEN</name>
				<description>Minimum AGC attenuation</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC4_CTRL</name>
		<displayName>AGC4_CTRL</displayName>
		<description>AGC4_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000002</resetValue> 
		<addressOffset>0x64</addressOffset> 
		<fields>
			<field>
				<name>AGC_FREEZE_THR</name>
				<description>Signal threshold for the autofreeze feature</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_ATTEN0</name>
		<displayName>AGC_ATTEN0</displayName>
		<description>AGC_ATTEN0</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x68</addressOffset> 
		<fields>
			<field>
				<name>PGA_AGCGAIN_0</name>
				<description>AGC attenuation control setting for step 0 on PGA point</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ATTEN_AGCGAIN_0</name>
				<description>AGC attenuation control setting for step 0 for LNA+BOM point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_ATTEN1</name>
		<displayName>AGC_ATTEN1</displayName>
		<description>AGC_ATTEN1</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000010</resetValue> 
		<addressOffset>0x6C</addressOffset> 
		<fields>
			<field>
				<name>PGA_AGCGAIN_1</name>
				<description>AGC attenuation control setting for step 1 on PGA point</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ATTEN_AGCGAIN_1</name>
				<description>AGC attenuation control setting for step 1 for LNA+BOM point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_ATTEN2</name>
		<displayName>AGC_ATTEN2</displayName>
		<description>AGC_ATTEN2</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000020</resetValue> 
		<addressOffset>0x70</addressOffset> 
		<fields>
			<field>
				<name>PGA_AGCGAIN_2</name>
				<description>AGC attenuation control setting for step 2 on PGA point</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ATTEN_AGCGAIN_2</name>
				<description>AGC attenuation control setting for step 2 for LNA+BOM point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_ATTEN3</name>
		<displayName>AGC_ATTEN3</displayName>
		<description>AGC_ATTEN3</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000030</resetValue> 
		<addressOffset>0x74</addressOffset> 
		<fields>
			<field>
				<name>PGA_AGCGAIN_3</name>
				<description>AGC attenuation control setting for step 3 on PGA point</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ATTEN_AGCGAIN_3</name>
				<description>AGC attenuation control setting for step 3 for LNA+BOM point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_ATTEN4</name>
		<displayName>AGC_ATTEN4</displayName>
		<description>AGC_ATTEN4</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000040</resetValue> 
		<addressOffset>0x78</addressOffset> 
		<fields>
			<field>
				<name>PGA_AGCGAIN_4</name>
				<description>AGC attenuation control setting for step 4 on PGA point</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ATTEN_AGCGAIN_4</name>
				<description>AGC attenuation control setting for step 4 for LNA+BOM point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_ATTEN5</name>
		<displayName>AGC_ATTEN5</displayName>
		<description>AGC_ATTEN5</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000041</resetValue> 
		<addressOffset>0x7C</addressOffset> 
		<fields>
			<field>
				<name>PGA_AGCGAIN_5</name>
				<description>AGC attenuation control setting for step 5 on PGA point</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ATTEN_AGCGAIN_5</name>
				<description>AGC attenuation control setting for step 5 for LNA+BOM point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_ATTEN6</name>
		<displayName>AGC_ATTEN6</displayName>
		<description>AGC_ATTEN6</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000043</resetValue> 
		<addressOffset>0x80</addressOffset> 
		<fields>
			<field>
				<name>PGA_AGCGAIN_6</name>
				<description>AGC attenuation control setting for step 6 on PGA point</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ATTEN_AGCGAIN_6</name>
				<description>AGC attenuation control setting for step 6 for LNA+BOM point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_ATTEN7</name>
		<displayName>AGC_ATTEN7</displayName>
		<description>AGC_ATTEN7</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000047</resetValue> 
		<addressOffset>0x84</addressOffset> 
		<fields>
			<field>
				<name>PGA_AGCGAIN_7</name>
				<description>AGC attenuation control setting for step 7 on PGA point</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ATTEN_AGCGAIN_7</name>
				<description>AGC attenuation control setting for step 7 for LNA+BOM point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_ATTEN8</name>
		<displayName>AGC_ATTEN8</displayName>
		<description>AGC_ATTEN8</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x0000004F</resetValue> 
		<addressOffset>0x88</addressOffset> 
		<fields>
			<field>
				<name>PGA_AGCGAIN_8</name>
				<description>AGC attenuation control setting for step 8 on PGA point</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ATTEN_AGCGAIN_8</name>
				<description>AGC attenuation control setting for step 8 for LNA+BOM point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_ATTEN9</name>
		<displayName>AGC_ATTEN9</displayName>
		<description>AGC_ATTEN9</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x0000005F</resetValue> 
		<addressOffset>0x8C</addressOffset> 
		<fields>
			<field>
				<name>PGA_AGCGAIN_9</name>
				<description>AGC attenuation control setting for step 9 on PGA point</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>ATTEN_AGCGAIN_9</name>
				<description>AGC attenuation control setting for step 9 for LNA+BOM point</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC1_ATTEN_TRIM</name>
		<displayName>AGC1_ATTEN_TRIM</displayName>
		<description>AGC1_ATTEN_TRIM</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000000AF</resetValue> 
		<addressOffset>0x90</addressOffset> 
		<fields>
			<field>
				<name>AGC1_ATTEN_TRIM_IN</name>
				<description>AGC ATTEN trim[7:0] (calibration in) for step1 on AGC_ATTEN</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC2_ATTEN_TRIM</name>
		<displayName>AGC2_ATTEN_TRIM</displayName>
		<description>AGC2_ATTEN_TRIM</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000000AF</resetValue> 
		<addressOffset>0x94</addressOffset> 
		<fields>
			<field>
				<name>AGC2_ATTEN_TRIM_IN</name>
				<description>AGC ATTEN trim[7:0] (calibration in) for step2 on AGC_ATTEN</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC3_ATTEN_TRIM</name>
		<displayName>AGC3_ATTEN_TRIM</displayName>
		<description>AGC3_ATTEN_TRIM</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000000AF</resetValue> 
		<addressOffset>0x98</addressOffset> 
		<fields>
			<field>
				<name>AGC3_ATTEN_TRIM_IN</name>
				<description>AGC ATTEN trim[7:0] (calibration in) for step3 on AGC_ATTEN</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC4_ATTEN_TRIM</name>
		<displayName>AGC4_ATTEN_TRIM</displayName>
		<description>AGC4_ATTEN_TRIM</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000000AF</resetValue> 
		<addressOffset>0x9C</addressOffset> 
		<fields>
			<field>
				<name>AGC4_ATTEN_TRIM_IN</name>
				<description>AGC ATTEN trim[7:0] (calibration in) for step4 on AGC_ATTEN</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_PGA_HWTRIM_OUT</name>
		<displayName>AGC_PGA_HWTRIM_OUT</displayName>
		<description>AGC_PGA_HWTRIM_OUT</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000008</resetValue> 
		<addressOffset>0xA0</addressOffset> 
		<fields>
			<field>
				<name>AGC_HW_PGA_TRIM</name>
				<description>AGC PGA calibration information loaded by HW from the SoC flash (OBL section)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>AGC_PGA_SWTRIM</name>
		<displayName>AGC_PGA_SWTRIM</displayName>
		<description>AGC_PGA_SWTRIM</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0xA4</addressOffset> 
		<fields>
			<field>
				<name>AGC_SW_PGA_TRIM_EN</name>
				<description>Enable overload of PGA HW trim by a SW value</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AGC_SW_PGA_TRIM</name>
				<description>AGC PGA calibration information provided by SW</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>PA_REG</name>
		<displayName>PA_REG</displayName>
		<description>PA_REG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000004</resetValue> 
		<addressOffset>0xA8</addressOffset> 
		<fields>
			<field>
				<name>PA_DEGEN_ON</name>
				<description>Enable a 'degeneration' mode, which introduces a pre-distortion to linearize the power control curve</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>ENCKCG</name>
				<description>FIR clock gating</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CFG_FILT</name>
				<description>FIR configuration</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>PA_HWTRIM_OUT</name>
		<displayName>PA_HWTRIM_OUT</displayName>
		<description>PA_HWTRIM_OUT</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000008</resetValue> 
		<addressOffset>0xAC</addressOffset> 
		<fields>
			<field>
				<name>PA_HW_DEGEN_TRIM</name>
				<description>MSB part meaning</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>PA_HW_FCTRIM</name>
				<description>PA FC trimming information loaded by HW</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>PA_SW_FCTRIM</name>
		<displayName>PA_SW_FCTRIM</displayName>
		<description>PA_SW_FCTRIM</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0xB0</addressOffset> 
		<fields>
			<field>
				<name>PA_SW_FCTRIM_EN</name>
				<description>Enable overload of PA FC HW trim by a SW value</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PA_SW_FCTRIM</name>
				<description>PA FC trimming information provided by SW</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>PA_SW_DEGEN_TRIM</name>
		<displayName>PA_SW_DEGEN_TRIM</displayName>
		<description>PA_SW_DEGEN_TRIM</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0xB4</addressOffset> 
		<fields>
			<field>
				<name>PA_SW_DEGEN_TRIM_EN</name>
				<description>Enable overload of PA DEGEN HW trim by a SW value</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>PA_SW_DEGEN_TRIM</name>
				<description>PA DEGEN trimming information provided by SW</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RSSI_FLT</name>
		<displayName>RSSI_FLT</displayName>
		<description>RSSI_FLT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x000000E0</resetValue> 
		<addressOffset>0xBC</addressOffset> 
		<fields>
			<field>
				<name>RSSI_FLT</name>
				<description>Gain of the RSSI filter</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>OOK_PEAK_DECAY</name>
				<description>Peak decay control for OOK</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SYNTH0_ANA_ENG</name>
		<displayName>SYNTH0_ANA_ENG</displayName>
		<description>SYNTH0_ANA_ENG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000004</resetValue> 
		<addressOffset>0xC0</addressOffset> 
		<fields>
			<field>
				<name>RFD_PLL_FORCE_CMOSDIV_XRST</name>
				<description>For debug</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RFD_PLL_FCOMP_EXT_SEL</name>
				<description>For debug</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RFD_PLL_CP_SPLIT</name>
				<description>Change CP comparator current capability (for debug)</description>
				<bitOffset>4</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>RFD_PLL_CP_IUP200U_E</name>
				<description>For debug</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RFD_PLL_CP_ISEL</name>
				<description>Change Charge Pump biasing current configuration (for debug) default value is centered value = 3'b100</description>
				<bitOffset>0</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SYNTH1_ANA_ENG</name>
		<displayName>SYNTH1_ANA_ENG</displayName>
		<description>SYNTH1_ANA_ENG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000011</resetValue> 
		<addressOffset>0xC4</addressOffset> 
		<fields>
			<field>
				<name>RFD_PLL_LF_HIGH_BW</name>
				<description>Double Resistors filter value (for debug) Default value (normal mode) is1</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RFD_PLL_LF_HIGH_C1</name>
				<description>For debug. PLL-Loop Filter setting (=1 select the maximum value of C1 in loop filter)</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RFD_PLL_FREF_EXT_SEL</name>
				<description>For debug</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RFD_PLL_LF_BW_SEL</name>
				<description>Resistor filters bandwidth adjustment (for debug) Default value (normal mode) is 01</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SYNTH2_ANA_ENG</name>
		<displayName>SYNTH2_ANA_ENG</displayName>
		<description>SYNTH2_ANA_ENG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000004</resetValue> 
		<addressOffset>0xC8</addressOffset> 
		<fields>
			<field>
				<name>RFD_PLL_VCO_ALC_AMP</name>
				<description>Select the level of max VCO amplitude in amplitude level control loop</description>
				<bitOffset>0</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SYNTHCAL_DIG_ENG</name>
		<displayName>SYNTHCAL_DIG_ENG</displayName>
		<description>SYNTHCAL_DIG_ENG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0xD4</addressOffset> 
		<fields>
			<field>
				<name>PLL_RFCOUNTER_OFFSET</name>
				<description>Control offset of PLL_RFCOUNTER output</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RXADC_ANA_ENG</name>
		<displayName>RXADC_ANA_ENG</displayName>
		<description>RXADC_ANA_ENG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0xE0</addressOffset> 
		<fields>
			<field>
				<name>RFD_RXADC_CAL_ENA_Q</name>
				<description>Enable calibration on RX_ADC Q channel</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RFD_RXADC_CAL_ENA_I</name>
				<description>Enable calibration on RX_ADC I channel</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RXADC_HWDELAYTRIM_OUT</name>
		<displayName>RXADC_HWDELAYTRIM_OUT</displayName>
		<description>RXADC_HWDELAYTRIM_OUT</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x0000001B</resetValue> 
		<addressOffset>0xE8</addressOffset> 
		<fields>
			<field>
				<name>RXADC_HW_DELAYTRIM_Q</name>
				<description>Control bits of the RX ADC loop delay for Q channel</description>
				<bitOffset>3</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>RXADC_HW_DELAYTRIM_I</name>
				<description>Control bits of the RX ADC loop delay for I channel</description>
				<bitOffset>0</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RXADC_SW_DELAYTRIM</name>
		<displayName>RXADC_SW_DELAYTRIM</displayName>
		<description>RXADC_SW_DELAYTRIM</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x0000001B</resetValue> 
		<addressOffset>0xEC</addressOffset> 
		<fields>
			<field>
				<name>RXADC_SW_DELAYTRIM_Q_EN</name>
				<description>Select the SW trim instead of the HW trimmings</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RXADC_SW_DELAYTRIM_I_EN</name>
				<description>Select the SW trim instead of the HW trimmings</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RXADC_SW_DELAYTRIM_Q</name>
				<description>Control bits of the RX ADC loop delay for Q channel, provided by SW</description>
				<bitOffset>3</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>RXADC_SW_DELAYTRIM_I</name>
				<description>Control bits of the RX ADC loop delay for I channel, provided by SW</description>
				<bitOffset>0</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RX_AAF_HWTRIM_OUT</name>
		<displayName>RX_AAF_HWTRIM_OUT</displayName>
		<description>RX_AAF_HWTRIM_OUT</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000006</resetValue> 
		<addressOffset>0xF4</addressOffset> 
		<fields>
			<field>
				<name>AAF_HW_FCTRIM</name>
				<description>AAF calibration information loaded by HW</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RX_AAF_SWTRIM</name>
		<displayName>RX_AAF_SWTRIM</displayName>
		<description>RX_AAF_SWTRIM</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000008</resetValue> 
		<addressOffset>0xF8</addressOffset> 
		<fields>
			<field>
				<name>AAF_SW_FCTRIM_EN</name>
				<description>Select AAF_SW_TRIM[3:0] instead of AAF_HW_TRIM[3:0] info to provide to AAF analog block as calibration value</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AAF_SW_FCTRIM</name>
				<description>AAF calibration information to provide by SW (supposed to be the result of the AAF calibration, stored in a non-volatile memory)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SINGEN_ANA_ENG</name>
		<displayName>SINGEN_ANA_ENG</displayName>
		<description>SINGEN_ANA_ENG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x100</addressOffset> 
		<fields>
			<field>
				<name>RFD_SINGEN_LBE</name>
				<description>This bit value is directly connected to the RFSUBG analog IP pin</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RFD_SINGEN_DIV2_PUP</name>
				<description>This bit value is directly connected to the RFSUBG analog IP pin</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RFD_SINGEN_ENA</name>
				<description>Enable SINGEN signal for the RFSUBG analog IP</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RFANA_SPARE_IN_ENG</name>
		<displayName>RFANA_SPARE_IN_ENG</displayName>
		<description>RFANA_SPARE_IN_ENG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x104</addressOffset> 
		<fields>
			<field>
				<name>RFANA_SPARE_IN</name>
				<description>Spare bits entering directly the RFSUBG analog IP</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RFANA_SPARE_OUT</name>
		<displayName>RFANA_SPARE_OUT</displayName>
		<description>RFANA_SPARE_OUT</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x108</addressOffset> 
		<fields>
			<field>
				<name>RFANA_SPARE_OUT</name>
				<description>Spare bits coming directly from the RFSUBG analog IP</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RFANA_PLL_SPARE_IN</name>
		<displayName>RFANA_PLL_SPARE_IN</displayName>
		<description>RFANA_PLL_SPARE_IN</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000080</resetValue> 
		<addressOffset>0x10C</addressOffset> 
		<fields>
			<field>
				<name>RFANA_PLL_SPARE_IN</name>
				<description>Spare bits entering directly the RFSUBG analog IP</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>VCOLOCK_DETECT_CTRL</name>
		<displayName>VCOLOCK_DETECT_CTRL</displayName>
		<description>VCOLOCK_DETECT_CTRL</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000003</resetValue> 
		<addressOffset>0x120</addressOffset> 
		<fields>
			<field>
				<name>RFFSM_IGNORE_PLL_LOCK</name>
				<description>(debug and test) Information for the Radio FSM to go on sequence despite PLL is not locked</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>FORCE_PLL_LOCKED_INFO</name>
				<description>(debug and test) Disable the PLL lock detection and force the PLL lock information high (for debug and test purposes) digital block</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>DETECT_WINDOW</name>
				<description>Define integration window width for lock detection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM8_TIMEOUT</name>
		<displayName>RF_FSM8_TIMEOUT</displayName>
		<description>RF_FSM8_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x0000000A</resetValue> 
		<addressOffset>0x124</addressOffset> 
		<fields>
			<field>
				<name>SYNTH_PDWN_TIMER</name>
				<description>Timeout management for the RF regulator to stabilize after PLL shut down</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM9_TIMEOUT</name>
		<displayName>RF_FSM9_TIMEOUT</displayName>
		<description>RF_FSM9_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000006</resetValue> 
		<addressOffset>0x128</addressOffset> 
		<fields>
			<field>
				<name>END_RX_TIMER</name>
				<description>Timeout management for the RF regulator to stabilize after analog RX chain shut down</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>RF_FSM10_TIMEOUT</name>
		<displayName>RF_FSM10_TIMEOUT</displayName>
		<description>RF_FSM10_TIMEOUT</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000006</resetValue> 
		<addressOffset>0x12C</addressOffset> 
		<fields>
			<field>
				<name>END_TX_TIMER</name>
				<description>Timeout management for the RF regulator to stabilize after clock stop on the analog PA</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SYNTHCAL1_DIG_ENG</name>
		<displayName>SYNTHCAL1_DIG_ENG</displayName>
		<description>SYNTHCAL1_DIG_ENG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x130</addressOffset> 
		<fields>
			<field>
				<name>VCO_ALC_FORCE_PUP</name>
				<description>Force the enable of the Analog Amplitude Level Control on VCO (debug and test only)</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SYNTHCAL_DEBUG_BUS_SEL</name>
				<description>Select what is visible in DEBUG_BUS[7:0] in SYNTHCAL_DIG_OUT register</description>
				<bitOffset>0</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SYNTHCAL_DIG_OUT</name>
		<displayName>SYNTHCAL_DIG_OUT</displayName>
		<description>SYNTHCAL_DIG_OUT</description>
		<size>0x20</size>
		<access>read-only</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x138</addressOffset> 
		<fields>
			<field>
				<name>SYNTHCAL_DEBUG_BUS</name>
				<description>VCO calibration debug bus</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>DTB_CONFIG</name>
		<displayName>DTB_CONFIG</displayName>
		<description>DTB_CONFIG</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x140</addressOffset> 
		<fields>
			<field>
				<name>DTB_CONFIG</name>
				<description>DTB configuration selection.</description>
				<bitOffset>0</bitOffset>
				<bitWidth>6</bitWidth>
			</field>
		</fields>
	</register>	
			</registers>
		</peripheral>

		<peripheral>
			<name>PWR</name>
			<description>Power control</description>
			<groupName>PWR</groupName>
			<baseAddress>0x48500000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Power control register 1</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000114</resetValue>
					<fields>
						<field>
							<name>ENBORL</name>
							<description>Enable BORL reset supervising during RUN mode</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENBORH</name>
							<description>Enable the BORH software configuration</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>APC</name>
							<description>Apply pull-up/-down configuration from PWRC or GPIO register</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IBIAS_RUN_STATE</name>
							<description>Enable/Disable IBIAs during RUN mode when automatic mode is</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IBIAS_RUN_AUTO</name>
							<description>Enable automatic IBIAs control during RUN/DEEPSTOP mode</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENSDNBOR</name>
							<description>Enable BOR reset supervising during SHUTDOWN mode</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LPMS</name>
							<description>Low Power Mode Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Power control register 2</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000100</resetValue>
					<fields>
						<field>
							<name>RFREGON_STATUS</name>
							<description>RF Regulator On Status</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFREGRDY</name>
							<description>RF Regulator Ready flag</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFREGBYP</name>
							<description>RF Regulator Bypass Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFREGCEXT</name>
							<description>RF Regulator External Supply Bypass</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFREGEN</name>
							<description>RF Regulator enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENTS</name>
							<description>Enable Temperature Sensor</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPIORET</name>
							<description>GPIO retention enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LPREG_VH_STATUS</name>
							<description>LPREG status</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LPREG_FORCE_VH</name>
							<description>force LPREG=1.2V during DEEPSTOP mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RAMRET1</name>
							<description>RAM1 retention during low power mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PVDLS</name>
							<description>Programmable Voltage Detector Level selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PVDE</name>
							<description>Programmable Voltage Detector Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IEWU</name>
					<displayName>IEWU</displayName>
					<description>This register manages the selection of the internal wakeup sources to get out of DEEPSTOP mode</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
			<field>
				<name>EWBUBBLE</name>
				<description>Enable wakeup on Bubble RFIP event</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>EWMRSUBGHCPU</name>
				<description>Enable wakeup on MRSUBG Host CPU event</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>EWMRSUBG</name>
				<description>Enable wakeup on MRSUBG RFIP event</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>EIWL3</name>
				<description>Enable wakeup on Internal event (COMP)</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>EIWL2</name>
				<description>Enable wakeup on Internal event (LCD)</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>EIWL1</name>
				<description>Enable wakeup on Internal event (RTC)</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>EIWL0</name>
				<description>Enable wakeup on Internal event (LPUART)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
					</fields>
				</register>
				<register>
					<name>IWUP</name>
					<displayName>IWUP</displayName>
					<description>This register manages the polarity for the internal wakeup sources to get out of DEEPSTOP
mode</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>IWUP3</name>
							<description>Wakeup polarity for internal wakeup line 3 event (COMP)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IWUF</name>
					<displayName>IWUF</displayName>
					<description>This register provides the information concerning which internal source woke up the device
after a DEEPSTOP</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
			<field>
				<name>WBUBBLEF</name>
				<description>Bubble RFIP wakeup flag</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>WMRSUBGHCPUF</name>
				<description>MRSUBG Host CPU wakeup flag</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>WMRSUBGF</name>
				<description>MRSUBG wakeup flag</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>IWUF3</name>
				<description>Internal wakeup flag (COMP)</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>IWUF2</name>
				<description>Internal wakeup flag (LCD)</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>IWUF1</name>
				<description>Internal wakeup flag (RTC)</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>IWUF0</name>
				<description>Internal wakeup flag (LPUART)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
					</fields>
				</register>
				<register>
					<name>SR2</name>
					<displayName>SR2</displayName>
					<description>Power status register 2</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000306</resetValue>
					<fields>
						<field>
							<name>IOBOOTVAL</name>
							<description>IOBOOTVAL</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PVDO</name>
							<description>Power Voltage Detector Output</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
			<field>
				<name>REGMS</name>
				<description>Main regulator ready status</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
						<field>
							<name>REGLPS</name>
							<description>Regulator Low Power Started</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
							<field>
								<name>IOBOOTVAL2</name>
								<description>I/Os value latched at POR</description>
								<bitOffset>4</bitOffset>
								<bitWidth>4</bitWidth>
							</field>						
						<field>
							<name>SMPSRDY</name>
							<description>SMPs Ready Status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSENR</name>
							<description>SMPs Enable Control Replica</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSBYPR</name>
							<description>SMPs Force Bypass Control Replica</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR5</name>
					<displayName>CR5</displayName>
					<description>Power control register 5</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000014</resetValue>
					<fields>
						<field>
							<name>CLKDETR_DISABLE</name>
							<description>disable the SMPs clock detection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPS_ENA_DCM</name>
							<description>Discontinuous conduction mode enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>					
						<field>
							<name>NOSMPS</name>
							<description>No SMPs Mode</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSFBYP</name>
							<description>Force SMPs Regulator in bypass mode</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSLPOPEN</name>
							<description>In Low Power mode SMPs is in OPEN mode (instead of PRECHARGE mode)</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSBOMSEL</name>
							<description>SMPs BOM Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SMPSLVL</name>
							<description>SMPs Output Level Voltage Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PUCRA</name>
					<displayName>PUCRA</displayName>
					<description>Power Port A pull-up control register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFF7</resetValue>
					<fields>
						<field>
							<name>PUA15</name>
							<description>Port A PAll-up bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA14</name>
							<description>Port A PAll-up bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA13</name>
							<description>Port A PAll-up bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA12</name>
							<description>Port A PAll-up bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA11</name>
							<description>Port A PAll-up bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA10</name>
							<description>Port A PAll-up bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA9</name>
							<description>Port A PAll-up bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA8</name>
							<description>Port A PAll-up bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA7</name>
							<description>Port A PAll-up bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA6</name>
							<description>Port A PAll-up bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA5</name>
							<description>Port A PAll-up bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA4</name>
							<description>Port A PAll-up bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA3</name>
							<description>Port A PAll-up bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA2</name>
							<description>Port A PAll-up bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA1</name>
							<description>Port A PAll-up bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA0</name>
							<description>Port A PAll-up bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PDCRA</name>
					<displayName>PDCRA</displayName>
					<description>Power Port A pull-down control register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000008</resetValue>
					<fields>
						<field>
							<name>PDA15</name>
							<description>Port A pull-down bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA14</name>
							<description>Port A pull-down bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA13</name>
							<description>Port A pull-down bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA12</name>
							<description>Port A pull-down bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA11</name>
							<description>Port A pull-down bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA10</name>
							<description>Port A pull-down bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA9</name>
							<description>Port A pull-down bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA8</name>
							<description>Port A pull-down bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA7</name>
							<description>Port A pull-down bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA6</name>
							<description>Port A pull-down bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA5</name>
							<description>Port A pull-down bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA4</name>
							<description>Port A pull-down bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA3</name>
							<description>Port A pull-down bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA2</name>
							<description>Port A pull-down bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA1</name>
							<description>Port A pull-down bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA0</name>
							<description>Port A pull-down bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PUCRB</name>
					<displayName>PUCRB</displayName>
					<description>Power Port B pull-up control register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFFF</resetValue>
					<fields>
						<field>
							<name>PUB15</name>
							<description>Port B PBll-up bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB14</name>
							<description>Port B PBll-up bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB13</name>
							<description>Port B PBll-up bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB12</name>
							<description>Port B PBll-up bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB11</name>
							<description>Port B PBll-up bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB10</name>
							<description>Port B PBll-up bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB9</name>
							<description>Port B PBll-up bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB8</name>
							<description>Port B PBll-up bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB7</name>
							<description>Port B PBll-up bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB6</name>
							<description>Port B PBll-up bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB5</name>
							<description>Port B PBll-up bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB4</name>
							<description>Port B PBll-up bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB3</name>
							<description>Port B PBll-up bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB2</name>
							<description>Port B PBll-up bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB1</name>
							<description>Port B PBll-up bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB0</name>
							<description>Port B PBll-up bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PDCRB</name>
					<displayName>PDCRB</displayName>
					<description>Power Port B pull-down control register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PDB15</name>
							<description>Port B pull-down bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB14</name>
							<description>Port B pull-down bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB13</name>
							<description>Port B pull-down bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB12</name>
							<description>Port B pull-down bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB11</name>
							<description>Port B pull-down bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB10</name>
							<description>Port B pull-down bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB9</name>
							<description>Port B pull-down bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB8</name>
							<description>Port B pull-down bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB7</name>
							<description>Port B pull-down bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB6</name>
							<description>Port B pull-down bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB5</name>
							<description>Port B pull-down bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB4</name>
							<description>Port B pull-down bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB3</name>
							<description>Port B pull-down bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB2</name>
							<description>Port B pull-down bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB1</name>
							<description>Port B pull-down bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB0</name>
							<description>Port B pull-down bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EWUA</name>
					<displayName>EWUA</displayName>
					<description>This register manages the selection of the wakeup sources related to IO port A to get out of DEEPSTOP mode</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>EWU15</name>
							<description>Enable wakeup on PA15  I/O event</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU14</name>
							<description>Enable wakeup on PA14  I/O event</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU13</name>
							<description>Enable wakeup on PA13  I/O event</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU12</name>
							<description>Enable wakeup on PA12  I/O event</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU11</name>
							<description>Enable wakeup on PA11  I/O event</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU10</name>
							<description>Enable wakeup on PA10  I/O event</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU9</name>
							<description>Enable wakeup on PA9  I/O event</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU8</name>
							<description>Enable wakeup on PA8  I/O event</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU7</name>
							<description>Enable wakeup on PA7  I/O event</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU6</name>
							<description>Enable wakeup on PA6  I/O event</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU5</name>
							<description>Enable wakeup on PA5  I/O event</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU4</name>
							<description>Enable wakeup on PA4  I/O event</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU3</name>
							<description>Enable wakeup on PA3  I/O event</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU2</name>
							<description>Enable wakeup on PA2  I/O event</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU1</name>
							<description>Enable wakeup on PA1  I/O event</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU0</name>
							<description>Enable wakeup on PA0  I/O event</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WUPA</name>
					<displayName>WUPA</displayName>
					<description>This register manages the polarity for the port A I/Os wakeup sources to get out of DEEPSTOP mode</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WUP15</name>
							<description>Wakeup polarity for PA15  I/O event</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP14</name>
							<description>Wakeup polarity for PA14  I/O event</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP13</name>
							<description>Wakeup polarity for PA13  I/O event</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP12</name>
							<description>Wakeup polarity for PA12  I/O event</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP11</name>
							<description>Wakeup polarity for PA11  I/O event</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP10</name>
							<description>Wakeup polarity for PA10  I/O event</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP9</name>
							<description>Wakeup polarity for PA9  I/O event</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP8</name>
							<description>Wakeup polarity for PA8  I/O event</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP7</name>
							<description>Wakeup polarity for PA7  I/O event</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP6</name>
							<description>Wakeup polarity for PA6  I/O event</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP5</name>
							<description>Wakeup polarity for PA5  I/O event</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP4</name>
							<description>Wakeup polarity for PA4  I/O event</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP3</name>
							<description>Wakeup polarity for PA3  I/O event</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP2</name>
							<description>Wakeup polarity for PA2  I/O event</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP1</name>
							<description>Wakeup polarity for PA1  I/O event</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP0</name>
							<description>Wakeup polarity for PA0  I/O event</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WUFA</name>
					<displayName>WUFA</displayName>
					<description>This register provides the information concerning which port A I/O source woke up the device after a DEEPSTOP</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WUF15</name>
							<description>PA15 I/O wakeup flag</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF14</name>
							<description>PA14 I/O wakeup flag</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF13</name>
							<description>PA13 I/O wakeup flag</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF12</name>
							<description>PA12 I/O wakeup flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF11</name>
							<description>PA11 I/O wakeup flag</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF10</name>
							<description>PA10 I/O wakeup flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF9</name>
							<description>PA9 I/O wakeup flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF8</name>
							<description>PA8 I/O wakeup flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF7</name>
							<description>PA7 I/O wakeup flag</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF6</name>
							<description>PA6 I/O wakeup flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF5</name>
							<description>PA5 I/O wakeup flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF4</name>
							<description>PA4 I/O wakeup flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF3</name>
							<description>PA3 I/O wakeup flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF2</name>
							<description>PA2 I/O wakeup flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF1</name>
							<description>PA1 I/O wakeup flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF0</name>
							<description>PA0 I/O wakeup flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						</fields>
				</register>
				<register>
					<name>EWUB</name>
					<displayName>EWUB</displayName>
					<description>This register manages the selection of the wakeup sources related to IO port B to get out of DEEPSTOP mode</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>EWU15</name>
							<description>Enable wakeup on PB15  I/O event</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU14</name>
							<description>Enable wakeup on PB14  I/O event</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU13</name>
							<description>Enable wakeup on PB13  I/O event</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU12</name>
							<description>Enable wakeup on PB12  I/O event</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU11</name>
							<description>Enable wakeup on PB11  I/O event</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU10</name>
							<description>Enable wakeup on PB10  I/O event</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU9</name>
							<description>Enable wakeup on PB9  I/O event</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU8</name>
							<description>Enable wakeup on PB8  I/O event</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU7</name>
							<description>Enable wakeup on PB7  I/O event</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU6</name>
							<description>Enable wakeup on PB6  I/O event</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU5</name>
							<description>Enable wakeup on PB5  I/O event</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU4</name>
							<description>Enable wakeup on PB4  I/O event</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU3</name>
							<description>Enable wakeup on PB3  I/O event</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU2</name>
							<description>Enable wakeup on PB2  I/O event</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU1</name>
							<description>Enable wakeup on PB1  I/O event</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU0</name>
							<description>Enable wakeup on PB0  I/O event</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WUPB</name>
					<displayName>WUPB</displayName>
					<description>This register manages the polarity for the port B I/Os wakeup sources to get out of DEEPSTOP mode</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WUP15</name>
							<description>Wakeup polarity for PB15  I/O event</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP14</name>
							<description>Wakeup polarity for PB14  I/O event</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP13</name>
							<description>Wakeup polarity for PB13  I/O event</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP12</name>
							<description>Wakeup polarity for PB12  I/O event</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP11</name>
							<description>Wakeup polarity for PB11  I/O event</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP10</name>
							<description>Wakeup polarity for PB10  I/O event</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP9</name>
							<description>Wakeup polarity for PB9  I/O event</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP8</name>
							<description>Wakeup polarity for PB8  I/O event</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP7</name>
							<description>Wakeup polarity for PB7  I/O event</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP6</name>
							<description>Wakeup polarity for PB6  I/O event</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP5</name>
							<description>Wakeup polarity for PB5  I/O event</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP4</name>
							<description>Wakeup polarity for PB4  I/O event</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP3</name>
							<description>Wakeup polarity for PB3  I/O event</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP2</name>
							<description>Wakeup polarity for PB2  I/O event</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP1</name>
							<description>Wakeup polarity for PB1  I/O event</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP0</name>
							<description>Wakeup polarity for PB0  I/O event</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WUFB</name>
					<displayName>WUFB</displayName>
					<description>This register provides the information concerning which port B I/O source woke up the device after a DEEPSTOP</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WUF15</name>
							<description>PB15 I/O wakeup flag</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF14</name>
							<description>PB14 I/O wakeup flag</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF13</name>
							<description>PB13 I/O wakeup flag</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF12</name>
							<description>PB12 I/O wakeup flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF11</name>
							<description>PB11 I/O wakeup flag</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF10</name>
							<description>PB10 I/O wakeup flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF9</name>
							<description>PB9 I/O wakeup flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF8</name>
							<description>PB8 I/O wakeup flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF7</name>
							<description>PB7 I/O wakeup flag</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF6</name>
							<description>PB6 I/O wakeup flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF5</name>
							<description>PB5 I/O wakeup flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF4</name>
							<description>PB4 I/O wakeup flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF3</name>
							<description>PB3 I/O wakeup flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF2</name>
							<description>PB2 I/O wakeup flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF1</name>
							<description>PB1 I/O wakeup flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF0</name>
							<description>PB0 I/O wakeup flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						</fields>
				</register>
				<register>
					<name>DBGR</name>
					<displayName>DBGR</displayName>
					<description>This register is used for debug features</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DEEPSTOP2</name>
							<description>DEEPSTOP2 low power saving emulation enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTSRR</name>
					<displayName>EXTSRR</displayName>
					<description>Power status clear register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RFPHASEF</name>
							<description>RFPHAs Flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEEPSTOPF</name>
							<description>System DeepStop Flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		
		<peripheral>
			<name>RCC</name>
			<description>Reset and clock control</description>
			<groupName>RCC group</groupName>
			<baseAddress>0x48400000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0xFFFF</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>RCC</name>
				<description>RCC interrupt</description>
				<value>1</value>
			</interrupt>
			<registers>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>Clock control register</description>
					<addressOffset>0x0</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00001400</resetValue>
					<fields>
						<field>
							<name>HSERDY</name>
							<description>External High Speed clock flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HSEON</name>
							<description>External High Speed clock enable</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSIPLLRDY</name>
							<description>Internal High Speed clock PLL flag. This bit is set by hardware to indicate that the RC64MPLL pll is locked</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIPLLON</name>
							<description>Internal High Speed clock PLL enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSEPLLBUFON</name>
							<description>External high speed clock buffer for PLL RF2G4 enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIRDY</name>
							<description>HSI clock ready flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LOCKDET_NSTOP</name>
							<description>LOCKDET_NSTOP</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>LSEBYP</name>
							<description>External Low Speed clock bypass</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSERDY</name>
							<description>External Low Speed clock flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LSEON</name>
							<description>External Low Speed clock enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSIRDY</name>
							<description>Internal Low Speed clock flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LSION</name>
							<description>Internal low speed RC clock enable</description>
							<bitOffset>2</bitOffset>
							<access>read-write</access>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGR</name>
					<displayName>CFGR</displayName>
					<description>Clock configuration register</description>
					<addressOffset>0x08</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00000A40</resetValue>
					<fields>
						<field>
							<name>CCOPRE</name>
							<description>Configurable Clock Output Prescaler</description>
							<bitOffset>29</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>MCOSEL</name>
							<description>Microcontroller clock output</description>
							<bitOffset>26</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LCOSEL</name>
							<description>Low speed Configurable Clock Output Selection</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SPI3I2SCLKSEL</name>
							<description>Selection of I2s clock for SPI2 IP</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LCOEN</name>
							<description>LCO enable on PA10 also in deepstop</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IOBOOSTEN</name>
							<description>IO BOOSTER external clock enable</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CLKSLOWSEL</name>
							<description>low speed clock source selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LPUCLKSEL</name>
							<description>Selection of LPUART clock</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SMPSDIV</name>
							<description>SMPs clock prescaling factor</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CLKSYSDIV_STATUS</name>
							<description>system clock frequency status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CLKSYSDIV</name>
							<description>system clock divided factor from HSI_64M</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSESEL_STATUS</name>
							<description>Clock source selection status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOPHSI</name>
							<description>RC64MPLL clock source stop request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSESEL</name>
							<description>Clock source selection request</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CIER</name>
					<displayName>CIER</displayName>
					<description>Clock interrupt enable register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LCDRSTIE</name>
							<description>LCD reset release interrupt enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LPURSTIE</name>
							<description>LPUART reset release interrupt enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WDGRSTIE</name>
							<description>Watchdog reset release interrupt enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTCRSTIE</name>
							<description>RTC reset release interrupt enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIPLLUNLOCKDETIE</name>
							<description>HSI PLL unlock detection interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIPLLRDYIE</name>
							<description>HSI PLLSYs ready interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSERDYIE</name>
							<description>HSE ready interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSIRDYIE</name>
							<description>HSI ready interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSERDYIE</name>
							<description>LSE ready interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSIRDYIE</name>
							<description>LSI1 ready interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CIFR</name>
					<displayName>CIFR</displayName>
					<description>Clock interrupt flag register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000008</resetValue>
					<fields>
						<field>
							<name>LCDRSTF</name>
							<description>LCD reset release flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LPURSTF</name>
							<description>LPUART reset release flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WDGRSTF</name>
							<description>Watchdog reset release flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTCRSTF</name>
							<description>RTC reset release flag</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIPLLUNLOCKDETF</name>
							<description>HSI PLL unlock detection flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>					
						<field>
							<name>HSIPLLRDYF</name>
							<description>HSI PLL ready flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSERDYF</name>
							<description>HSE ready interrupt flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSIRDYF</name>
							<description>HSI ready interrupt flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSERDYF</name>
							<description>LSE ready interrupt flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSIRDYF</name>
							<description>LSI1 ready interrupt flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CSCMDR</name>
					<displayName>CSCMDR</displayName>
					<description>This register allows switching the CPU system clock frequency safely while the MR_BLE is active</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000080</resetValue>
					<fields>
						<field>
								<name>EOFSEQ_IRQ</name>
								<description>End of sequence flag</description>
								<bitOffset>7</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>EOFSEQ_IE</name>
								<description>End of sequence interrupt enable</description>
								<bitOffset>6</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>STATUS</name>
								<description>Status of the switching sequence</description>
								<bitOffset>4</bitOffset>
								<bitWidth>2</bitWidth>
						</field>
						<field>
								<name>CLKSYSDIV_REQ</name>
								<description>System clock requested/targeted frequency</description>
								<bitOffset>1</bitOffset>
								<bitWidth>3</bitWidth>
						</field>
						<field>
								<name>REQUEST</name>
								<description>Request to switch the system clock frequency</description>
								<bitOffset>0</bitOffset>
								<bitWidth>1</bitWidth>
						</field>						
					</fields>
				</register>
				<register>
					<name>AHBRSTR</name>
					<displayName>AHBRSTR</displayName>
					<description>AHB0 macro cells reset register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AESRST</name>
							<description>AES reset</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>RNGRST</name>
							<description>RNG reset</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CRCRST</name>
							<description>CRC reset</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIOBRST</name>
							<description>IO controller for port A reset</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIOARST</name>
							<description>IO controller for port B reset</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>DMARST</name>
							<description>DMA and DMAMUX reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>APB0RSTR</name>
					<displayName>APB0RSTR</displayName>
					<description>APB0 macro cells reset register</description>
					<addressOffset>0x34</addressOffset>
					<size>0X20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DBGMCURST</name>
							<description>DBGMCU reset</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WDGRST</name>
							<description>Watchdog reset</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTCRST</name>
							<description>RTC reset</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>COMPRST</name>
							<description>Comparator controller reset</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCDCRST</name>
							<description>LCD controller reset</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYSCFGRST</name>
							<description>system controller reset</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM16RST</name>
							<description>TIM16 reset</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM2RST</name>
							<description>TIM2 reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>APB1RSTR</name>
					<displayName>APB1RSTR</displayName>
					<description>APB1 peripheral reset register 1</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>I2C2RST</name>
							<description>I2C2 reset</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>I2C1RST</name>
							<description>I2C1 reset</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SPI3RST</name>
							<description>SPI3 reset</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>USARTRST</name>
							<description>USARTRST: USART reset</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LPUARTRST</name>
							<description>LPUART reset</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>ADCRST</name>
							<description>ADC reset</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SPI1RST</name>
							<description>SPI1 reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>APB2RSTR</name>
					<displayName>APB2RSTR</displayName>
					<description>APB2 peripheral reset register 2</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BUBBLE</name>
							<description>Bubble RFIP reset</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MRSUBGRST</name>
							<description>MR_SUBG (SubG radio) reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBENR</name>
					<displayName>AHBENR</displayName>
					<description>AHB0 macro cells clock enable register</description>
					<addressOffset>0x50</addressOffset>
					<size>0X20</size>
					<access>read-write</access>
					<resetValue>0x0000000C</resetValue>
					<fields>
						<field>
							<name>AESEN</name>
							<description>AES clock enable</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RNGEN</name>
							<description>RNG clock enable</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CRCEN</name>
							<description>CRCEN: CRC enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIOBEN</name>
							<description>IO controller for port B enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIOAEN</name>
							<description>IO controller for port A enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>DMAEN</name>
							<description>DMA and DMAMUX enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>APB0ENR</name>
					<displayName>APB0ENR</displayName>
					<description>APB0 macro cells clock enable register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DBGMCUEN</name>
							<description>DBGMCU enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WDGEN</name>
							<description>Watchdog enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>RTCEN</name>
							<description>RTC enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>COMPEN</name>
							<description>Comparator controller enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCDCEN</name>
							<description>LCD enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYSCFGEN</name>
							<description>system controller enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>TIM16EN</name>
							<description>TIM16 enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM2EN</name>
							<description>TIM2 enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>APB1ENR</name>
					<displayName>APB1ENR</displayName>
					<description>APB1ENR</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>I2C2EN</name>
							<description>I2C2 enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2C1EN</name>
							<description>CPU1 I2C1 clock enable</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SPI3EN</name>
							<description>CPU1 SPI3 clock enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>USARTEN</name>
							<description>USART enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LPUARTEN</name>
							<description>LPUART enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>ADCANAEN</name>
							<description>ADCANA enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADCDIGEN</name>
							<description>ADCDIG enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SPI1EN</name>
							<description>SPI1 enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>APB2ENR</name>
					<displayName>APB2ENR</displayName>
					<description>APB2ENR</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BUBBLEEN</name>
							<description>Bubble enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MRSUBGEN</name>
							<description>MR_SUBG enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CSR</name>
					<displayName>CSR</displayName>
					<description>CSR</description>
					<addressOffset>0x94</addressOffset>
					<size>0x20</size>
					<resetValue>0x0C000000</resetValue>
					<access>read-write</access>
					<fields>
						<field>
							<name>LOCKUPRSTF</name>
							<description>CPU lockup reset flag</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WDGRSTF</name>
							<description>Watchdog reset flag</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SFTRSTF</name>
							<description>Software reset flag</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PORRSTF</name>
							<description>Power-On reset flag</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PADRSTF</name>
							<description>NRSTn pad reset flag</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RMVF</name>
							<description>Remove Flag reset</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>RFSWHSECR</name>
					<displayName>RFSWHSECR</displayName>
					<description>RF Software High Speed External register</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000030</resetValue>
					<fields>
						<field>
							<name>AMPLTHRESH</name>
							<description>RF-HSE Amplitude Control threshold</description>
							<bitOffset>16</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>ISTARTUP</name>
							<description>RF-HSE Startup current</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GMC</name>
							<description>High speed external XO current control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RFHSECR</name>
					<displayName>RFHSECR</displayName>
					<description>RF High Speed External register</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AMPLREADY</name>
							<description>RF-HSE Amplitude Control Ready output</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>XOTUNE</name>
							<description>RF-HSE capacitor bank tuning</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RNG</name>
			<description>Random number generator</description>
			<groupName>RNG</groupName>
			<baseAddress>0x48600000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TST_CLK</name>
							<description>TST_CLK</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RNG_DIS</name>
							<description>Random number generator enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>status register</description>
					<addressOffset>0x4</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>FAULT</name>
							<description>FAULT</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>REVCLK</name>
							<description>REVCLK</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RNGRDY</name>
							<description>RNGRDY ready</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>VAL</name>
					<displayName>VAL</displayName>
					<description>data register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RANDOM_VALUE</name>
							<description>Random data</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		
		<peripheral>
			<name>RTC</name>
			<description>Real-time clock</description>
			<groupName>RTC</groupName>
			<baseAddress>0x40004000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>RTC</name>
				<description>RTC interrupt</description>
				<value>11</value>
			</interrupt>
			<registers>
				<register>
					<name>TR</name>
					<displayName>TR</displayName>
					<description>time register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PM</name>
							<description>AM/PM notation</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HT</name>
							<description>Hour tens in BCD format</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>HU</name>
							<description>Hour units in BCD format</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MNT</name>
							<description>Minute tens in BCD format</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MNU</name>
							<description>Minute units in BCD format</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>ST</name>
							<description>Second tens in BCD format</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SU</name>
							<description>Second units in BCD format</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DR</name>
					<displayName>DR</displayName>
					<description>date register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00002101</resetValue>
					<fields>
						<field>
							<name>YT</name>
							<description>Year tens in BCD format</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>YU</name>
							<description>Year units in BCD format</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WDU</name>
							<description>Week day units</description>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MT</name>
							<description>Month tens in BCD format</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MU</name>
							<description>Month units in BCD format</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DT</name>
							<description>Date tens in BCD format</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DU</name>
							<description>Date units in BCD format</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>control register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WUCKSEL</name>
							<description>Wakeup clock selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>BYPSHAD</name>
							<description>Bypass the shadow registers</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FMT</name>
							<description>Hour format</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALRAE</name>
							<description>Alarm A enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUTE</name>
							<description>Wakeup timer enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALRAIE</name>
							<description>Alarm A interrupt enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUTIE</name>
							<description>Wakeup timer interrupt enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADD1H</name>
							<description>Add 1 hour (summer time change)</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SUB1H</name>
							<description>Subtract 1 hour (winter time change)</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BKP</name>
							<description>Backup</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>COSEL</name>
							<description>Calibration output selection</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>POL</name>
							<description>Output polarity</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OSEL</name>
							<description>Output selection</description>
							<bitOffset>21</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>COE</name>
							<description>Calibration output enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>initialization and status register</description>
					<addressOffset>0x0C</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00000007</resetValue>
					<fields>
						<field>
							<name>ALRAWF</name>
							<description>Alarm A write flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WUTWF</name>
							<description>Wakeup timer write flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SHPF</name>
							<description>Shift operation pending</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>INITS</name>
							<description>Initialization status flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RSF</name>
							<description>Registers synchronization flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>INITF</name>
							<description>Initialization flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>INIT</name>
							<description>Initialization mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>ALRAF</name>
							<description>Alarm A flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>WUTF</name>
							<description>Wakeup timer flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>RECALPF</name>
							<description>Recalibration pending Flag</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PRER</name>
					<displayName>PRER</displayName>
					<description>prescaler register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x007F00FF</resetValue>
					<fields>
						<field>
							<name>PREDIV_A</name>
							<description>Asynchronous prescaler factor</description>
							<bitOffset>16</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>PREDIV_S</name>
							<description>Synchronous prescaler factor</description>
							<bitOffset>0</bitOffset>
							<bitWidth>15</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WUTR</name>
					<displayName>WUTR</displayName>
					<description>wakeup timer register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFFF</resetValue>
					<fields>
						<field>
							<name>WUT</name>
							<description>Wakeup auto-reload prescaler bits</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ALRMAR</name>
					<displayName>ALRMAR</displayName>
					<description>alarm A register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MSK4</name>
							<description>Alarm A date mask</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WDSEL</name>
							<description>Week day selection</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DT</name>
							<description>Date tens in BCD format</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DU</name>
							<description>Date units or day in BCD format</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MSK3</name>
							<description>Alarm A hours mask</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PM</name>
							<description>AM/PM notation</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HT</name>
							<description>Hour tens in BCD format</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>HU</name>
							<description>Hour units in BCD format</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MSK2</name>
							<description>Alarm A minutes mask</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MNT</name>
							<description>Minute tens in BCD format</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MNU</name>
							<description>Minute units in BCD format</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MSK1</name>
							<description>Alarm A seconds mask</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ST</name>
							<description>Second tens in BCD format</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SU</name>
							<description>Second units in BCD format</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WPR</name>
					<displayName>WPR</displayName>
					<description>write protection register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>KEY</name>
							<description>Write protection key</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SSR</name>
					<displayName>SSR</displayName>
					<description>sub second register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SS</name>
							<description>Sub second value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SHIFTR</name>
					<displayName>SHIFTR</displayName>
					<description>shift control register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ADD1S</name>
							<description>Add one second</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SUBFS</name>
							<description>Subtract a fraction of A second</description>
							<bitOffset>0</bitOffset>
							<bitWidth>15</bitWidth>
						</field>
					</fields>
				</register>
            <register>
               <name>TSTR</name>
               <displayName>TSTR</displayName>
               <description>time stamp time register</description>
               <addressOffset>0x30</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>SU</name>
                     <description>Second units in BCD format</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>ST</name>
                     <description>Second tens in BCD format</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>MNU</name>
                     <description>Minute units in BCD format</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>MNT</name>
                     <description>Minute tens in BCD format</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>HU</name>
                     <description>Hour units in BCD format</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>HT</name>
                     <description>Hour tens in BCD format</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>PM</name>
                     <description>AM/PM notation</description>
                     <bitOffset>22</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>TSDR</name>
               <displayName>TSDR</displayName>
               <description>time stamp date register</description>
               <addressOffset>0x34</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>WDU</name>
                     <description>Week day units</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>MT</name>
                     <description>Month tens in BCD format</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>MU</name>
                     <description>Month units in BCD format</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>DT</name>
                     <description>Date tens in BCD format</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>DU</name>
                     <description>Date units in BCD format</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>TSSSR</name>
               <displayName>TSSSR</displayName>
               <description>timestamp sub second register</description>
               <addressOffset>0x38</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>SS</name>
                     <description>Sub second value</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>16</bitWidth>
                  </field>
               </fields>
            </register>
				<register>
					<name>CALR</name>
					<displayName>CALR</displayName>
					<description>calibration register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CALP</name>
							<description>Increase frequency of RTC by 488.5	ppm</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALW8</name>
							<description>Use an 8-second calibration cycle period</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALW16</name>
							<description>Use a 16-second calibration cycle period</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALM</name>
							<description>Calibration minus</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>

            <register>
               <name>TAMPCR</name>
               <displayName>TAMPCR</displayName>
               <description>tamper configuration register</description>
               <addressOffset>0x40</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>TAMP1E</name>
                     <description>Tamper 1 detection enable</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TAMP1TRG</name>
                     <description>Active level for tamper 1</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TAMPIE</name>
                     <description>Tamper interrupt enable</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TAMPTS</name>
                     <description>Activate timestamp on tamper detection               event</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TAMPFREQ</name>
                     <description>Tamper sampling frequency</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>TAMPFLT</name>
                     <description>Tamper filter count</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>TAMPPRCH</name>
                     <description>Tamper precharge duration</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>TAMPPUDIS</name>
                     <description>TAMPER pull-up disable</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TAMP1IE</name>
                     <description>Tamper 1 interrupt enable</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TAMP1NOERASE</name>
                     <description>Tamper 1 no erase</description>
                     <bitOffset>17</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TAMP1MF</name>
                     <description>Tamper 1 mask flag</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>

				<register>
					<name>ALRMASSR</name>
					<displayName>ALRMASSR</displayName>
					<description>alarm A sub second register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MASKSS</name>
							<description>Mask the most-significant bits starting at this bit</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SS</name>
							<description>Sub seconds value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>15</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BKP0R</name>
					<displayName>BKP0R</displayName>
					<description>backup register 0</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BKP</name>
							<description>BKP</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>

            <register>
               <name>OR</name>
               <displayName>OR</displayName>
               <description>option register</description>
               <addressOffset>0x4C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <resetValue>0x00000000</resetValue>
               <fields>
                  <field>
                     <name>RTC_ALARM_TYPE</name>
                     <description>RTC_ALARM on PC13 output               type</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>RTC_OUT_RMP</name>
                     <description>RTC_OUT remap</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            
				<register>
					<name>BKP1R</name>
					<displayName>BKP1R</displayName>
					<description>backup register 1</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BKP</name>
							<description>BKP</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPI1</name>
			<description>Serial peripheral interface/Inter-IC sound</description>
			<groupName>SPI</groupName>
			<baseAddress>0x41002000</baseAddress>
			<interrupt>
				<name>SPI1</name>
				<description>SPI1 interrupt</description>
				<value>5</value>
			</interrupt>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>control register 1</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BIDIMODE</name>
							<description>Bidirectional data mode enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIDIOE</name>
							<description>Output enable in bidirectional mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CRCEN</name>
							<description>Hardware CRC calculation enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CRCNEXT</name>
							<description>CRC transfer next</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CRCL</name>
							<description>CRC length</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXONLY</name>
							<description>Receive only</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SSM</name>
							<description>Software slave management</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SSI</name>
							<description>Internal slave select</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LSBFIRST</name>
							<description>Frame format</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPE</name>
							<description>SPI enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR</name>
							<description>Baud rate control</description>
							<bitOffset>3</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSTR</name>
							<description>Master selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPOL</name>
							<description>Clock polarity</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPHA</name>
							<description>Clock phase</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>control register 2</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0700</resetValue>
					<fields>
						<field>
							<name>RXDMAEN</name>
							<description>Rx buffer DMA enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXDMAEN</name>
							<description>Tx buffer DMA enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SSOE</name>
							<description>Ss output enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NSSP</name>
							<description>NSs pulse management</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRF</name>
							<description>Frame format</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERRIE</name>
							<description>Error interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXNEIE</name>
							<description>RX buffer not empty interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXEIE</name>
							<description>Tx buffer empty interrupt enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DS</name>
							<description>Data size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>FRXTH</name>
							<description>FIFO reception threshold</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LDMA_RX</name>
							<description>LDMARX</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LDMA_TX</name>
							<description>LDMATX</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>status register</description>
					<addressOffset>0x8</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x0002</resetValue>
					<fields>
						<field>
							<name>RXNE</name>
							<description>Receive buffer not empty</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXE</name>
							<description>Transmit buffer empty</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CHSIDE</name>
							<description>Channel side</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>UDR</name>
							<description> Underrun flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CRCERR</name>
							<description>CRC error flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>MODF</name>
							<description>Mode fault</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>OVR</name>
							<description>Overrun flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BSY</name>
							<description>Busy flag</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FRE</name>
							<description>FRE</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FRLVL</name>
							<description>FIFO reception level</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FTLVL</name>
							<description>FIFO transmission level</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DR</name>
					<displayName>DR</displayName>
					<description>data register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>DR</name>
							<description>Data register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CRCPR</name>
					<displayName>CRCPR</displayName>
					<description>CRC polynomial register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0007</resetValue>
					<fields>
						<field>
							<name>CRCPOLY</name>
							<description>CRC polynomial register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RXCRCR</name>
					<displayName>RXCRCR</displayName>
					<description>RX CRC register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RXCRC</name>
							<description>Rx CRC register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TXCRCR</name>
					<displayName>TXCRCR</displayName>
					<description>TX CRC register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TXCRC</name>
							<description>TXCRC</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2SCFGR</name>
					<displayName>I2SCFGR</displayName>
					<description>I2SCFGR</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ASTRTEN</name>
							<description>Asynchronous start enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SMOD</name>
							<description>I2s mode selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SE</name>
							<description>I2s enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SCFG</name>
							<description>I2s configuration mode</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PCMSYNC</name>
							<description>PCM frame synchronization</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SSTD</name>
							<description>I2s standard selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CKPOL</name>
							<description>Steady state clock polarity</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATLEN</name>
							<description>Data length to be transferred</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CHLEN</name>
							<description>Channel length (number of bits per audio channel)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2SPR</name>
					<displayName>I2SPR</displayName>
					<description>I2SPR</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<fields>
						<field>
							<name>MCKOE</name>
							<description>Master clock output enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ODD</name>
							<description>Odd factor for the prescaler</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SDIV</name>
							<description>I2s linear prescaler</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral derivedFrom="SPI1">
			<name>SPI3</name>
			<baseAddress>0x41007000</baseAddress>
			<interrupt>
				<name>SPI3</name>
				<description>SPI3 interrupt</description>
				<value>7</value>
			</interrupt>
		</peripheral>			
		<peripheral>
			<name>SYSCFG</name>
			<description>System configuration controller</description>
			<groupName>SYSCFG</groupName>
			<baseAddress>0x40000000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x40</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DIE_ID</name>
					<displayName>DIE_ID</displayName>
					<description>This register provides the device version and cut information</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000110</resetValue>
					<fields>
						<field>
							<name>PRODUCT</name>
							<description>Product version</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>VERSION</name>
							<description>Cut version</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REVISION</name>
							<description>Cut revision (metal fix)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>JTAG_ID</name>
					<displayName>JTAG_ID</displayName>
					<description>This register provides the JTAG ID of the BlueNRG-LP</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x02028041</resetValue>
					<fields>
						<field>
							<name>VERSION_NUMBER</name>
							<description>Version</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PART_NUMBER</name>
							<description>part number</description>
							<bitOffset>12</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>MANUF_ID</name>
							<description>Manufacturer ID</description>
							<bitOffset>1</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C_FMP_CTRL</name>
					<displayName>I2C_FMP_CTRL</displayName>
					<description>This register allows activating the Fast-mode Plus driving capability on I2C open-drain pads</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
					<field>
						<name>I2C2_PA14_FMP</name>
						<description>I2C2 Fast-Mode Plus driving capability for I2C2_SCL on PA14 I/O</description>
						<bitOffset>9</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C2_PA13_FMP</name>
						<description>I2C2 Fast-Mode Plus driving capability for I2C2_S on PA13 I/O</description>
						<bitOffset>8</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C2_PA7_FMP</name>
						<description>I2C2 Fast-Mode Plus driving capability for I2C2_SDA on PA7 I/O</description>
						<bitOffset>7</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C2_PA6_FMP</name>
						<description>I2C2 Fast-Mode Plus driving capability for I2C2_SCL on PA6 I/O</description>
						<bitOffset>6</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C2_PB11_FMP</name>
						<description>I2C2 Fast-Mode Plus driving capability for I2C2_SCL on PB11 I/O</description>
						<bitOffset>5</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C2_PB10_FMP</name>
						<description>I2C2 Fast-Mode Plus driving capability for I2C2_SDA on PB10 I/O</description>
						<bitOffset>4</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C2_PA1_FMP</name>
						<description>I2C2 Fast-Mode Plus driving capability for I2C2_SCL on PA1 I/O</description>
						<bitOffset>4</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C1_PB7_FMP</name>
						<description>I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PB7 I/O</description>
						<bitOffset>3</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C1_PB6_FMP</name>
						<description>I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PB6 I/O</description>
						<bitOffset>2</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C1_PA1_FMP</name>
						<description>I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PA1 I/O</description>
						<bitOffset>1</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C1_PA0_FMP</name>
						<description>I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PA0 I/O</description>
						<bitOffset>0</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					</fields>
				</register>
				<register>
					<name>IO_DTR</name>
					<displayName>IO_DTR</displayName>
					<description>IO_DTR</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA0_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA1_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA2_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA3_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA4_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA5_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA6_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA7_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA8_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA9_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA10_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA11_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA12_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA13_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA14_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA15_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB0_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB1_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB2_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB3_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB4_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB5_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB6_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB7_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB8_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB9_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB10_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB11_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB12_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB13_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB14_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB15_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IO_IBER</name>
					<displayName>IO_IBER</displayName>
					<description>IO_IBER</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA0_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA1_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA2_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA3_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA4_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA5_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA6_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA7_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA8_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA9_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA10_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA11_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA12_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA13_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA14_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA15_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB0_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB1_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB2_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB3_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB4_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB5_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB6_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB7_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB8_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB9_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB10_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB11_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB12_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB13_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB14_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB15_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IO_IEVR</name>
					<displayName>IO_IEVR</displayName>
					<description>I/O Interrupt polarity event register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA0_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA1_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA2_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA3_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA4_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA5_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA6_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA7_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA8_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA9_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA10_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA11_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA12_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA13_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA14_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA15_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB0_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB1_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB2_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB3_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB4_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB5_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB6_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB7_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB8_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB9_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB10_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB11_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB12_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB13_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB14_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB15_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IO_IER</name>
					<displayName>IO_IER</displayName>
					<description>I/O Interrupt Enable register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA0_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA1_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA2_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA3_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA4_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA5_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA6_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA7_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA8_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA9_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA10_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA11_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA12_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA13_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA14_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA15_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB0_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB1_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB2_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB3_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB4_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB5_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB6_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB7_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB8_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB9_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB10_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB11_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB12_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB13_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB14_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB15_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IO_ISCR</name>
					<displayName>IO_ISCR</displayName>
					<description>I/O Interrupt Status and Clear register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA0_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA1_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA2_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA3_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA4_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA5_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA6_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA7_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA8_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA9_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA10_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA11_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA12_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA13_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA14_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA15_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB0_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB1_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB2_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB3_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB4_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB5_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB6_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB7_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB8_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB9_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB10_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB11_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB12_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB13_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB14_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB15_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PWRC_IER</name>
					<displayName>PWRC_IER</displayName>
					<description>This register allows control of the enable or mask on the interrupt sources of the Power Controller (PWRC) block</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WKUP_IE</name>
							<description>Power Controller Wakeup event interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PVD_IE</name>
							<description>Programmable Voltage Detector interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BORH_IE</name>
							<description>BORH interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PWRC_ISCR</name>
					<displayName>PWRC_ISCR</displayName>
					<description>Power Controller Interrupt Status and Clear register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WKUP_ISC</name>
							<description>Indicates the Power Controller receives a Wakeup event</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PVD_ISC</name>
							<description>Programmable Voltage Detector status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BORH_ISC</name>
							<description>BORH interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_SWA_CTRL</name>
					<displayName>GPIO_SWA_CTRL</displayName>
					<description>This register allows selecting the analog source to connect on analog pads embedding two features</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ATB1_nPVD</name>
							<description>select the analog feature on PB14 between ATB1 and PVD when the PB14 IO is programmed in analog mode</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
	<register>
		<name>INTAI_DTR</name>
		<displayName>INTAI_DTR</displayName>
		<description>INTAI_DTR</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x2C</addressOffset> 
		<fields>
			<field>
				<name>RFIP_BUSY_STATUS_DT</name>
				<description>detection type on RFIP_BUSY_STATUS signal</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMP_DT</name>
				<description>detection type on COMP_OUT (after COMP_POL selection) signal</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_DT</name>
				<description>detection type on RX_SEQUENCE signal</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_DT</name>
				<description>detection type on TX_SEQUENCE signal</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>	
		<register>
		<name>INTAI_IBER</name>
		<displayName>INTAI_IBER</displayName>
		<description>INTAI_IBER</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x30</addressOffset> 
		<fields>
			<field>
				<name>RFIP_BUSY_STATUS_IBE</name>
				<description>interrupt edge register on RFIP_BUSY_STATUS signal</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMP_IBE</name>
				<description>interrupt edge register on COMP_OUT signal</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_IBE</name>
				<description>interrupt edge register on RX_SEQUENCE signal</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_IBE</name>
				<description>interrupt edge register on TX_SEQUENCE signal</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>INTAI_IEVR</name>
		<displayName>INTAI_IEVR</displayName>
		<description>INTAI_IEVR</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x34</addressOffset> 
		<fields>
			<field>
				<name>RFIP_BUSY_STATUS_IEV</name>
				<description>interrupt polarity event on RFIP_BUSY_STATUS signal</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMP_IEV</name>
				<description>interrupt polarity event on COMP_OUT signal</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_IEV</name>
				<description>interrupt polarity event on RX_SEQUENCE signal</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_IEV</name>
				<description>interrupt polarity event on TX_SEQUENCE signal</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>INTAI_IER</name>
		<displayName>INTAI_IER</displayName>
		<description>INTAI_IER</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x38</addressOffset> 
		<fields>
			<field>
				<name>RFIP_BUSY_STATUS_IE</name>
				<description>interrupt enable on RFIP_BUSY_STATUS signal</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMP_IE</name>
				<description>interrupt enable on COMP_OUT signal</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_IE</name>
				<description>interrupt enable on RX_SEQUENCE signal</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_IE</name>
				<description>interrupt enable on TX_SEQUENCE signal</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>INTAI_ISCR</name>
		<displayName>INTAI_ISCR</displayName>
		<description>INTAI_ISCR</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x3C</addressOffset> 
		<fields>
			<field>
				<name>RFIP_BUSY_STATUS_ISC</name>
				<description>interrupt status on RFIP_BUSY_STATUS (can be a rising or a falling edge depending on INTAI_IEVR and INTAI_IBER)</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMP_ISC</name>
				<description>interrupt status on COMP_OUT (can be a rising or a falling edge depending on INTAI_IEVR and INTAI_IBER)</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_ISEDGE</name>
				<description>interrupt edge status on RX_SEQUENCE signal</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_ISEDGE</name>
				<description>interrupt edge status on TX_SEQUENCE signal</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>RX_ISC</name>
				<description>interrupt status on RX_SEQUENCE (can be a rising or a falling edge depending on INTAI_IEVR and INTAI_IBER)</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TX_ISC</name>
				<description>interrupt status on TX_SEQUENCE (can be a rising or a falling edge depending on INTAI_IEVR and INTAI_IBER)</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>
	<register>
		<name>SYSCFG_SR1</name>
		<displayName>SYSCFG_SR1</displayName>
		<description>SYSCFG_SR1</description>
		<size>0x20</size>
		<access>read-write</access> 
		<resetValue>0x00000000</resetValue> 
		<addressOffset>0x40</addressOffset> 
		<fields>
			<field>
				<name>RFIP_BUSY_STATUS</name>
				<description>MR_SUBG BUSY status</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
		</fields>
	</register>

		</registers>
		</peripheral>
	<peripheral>
		<name>TIM2</name>
		<description>General-purpose-timers</description>
		<groupName>TIM</groupName>
		<baseAddress>0x40002000</baseAddress>
		<addressBlock>
		<offset>0x0</offset>
		<size>0x400</size>
		<usage>registers</usage>
		</addressBlock>
		<interrupt>
			<name>TIM2</name>
			<description>TIM2 global interrupt</description>
			<value>10</value>
		</interrupt>
		<registers>
		<register>
			<name>CR1</name>
			<displayName>CR1</displayName>
			<description>control register 1</description>
			<addressOffset>0x0</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>UIFREMAP</name>
				<description>UIF status bit remapping</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CKD</name>
				<description>Clock division</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>ARPE</name>
				<description>Auto-reload preload enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CMS</name>
				<description>Center-aligned mode selection</description>
				<bitOffset>5</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>DIR</name>
				<description>Direction</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OPM</name>
				<description>One-pulse mode</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>URS</name>
				<description>Update request source</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UDIS</name>
				<description>Update disable</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CEN</name>
				<description>Counter enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>SMCR</name>
			<displayName>SMCR</displayName>
			<description>slave mode control register</description>
			<addressOffset>0x8</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>SMS3</name>
				<description>Slave mode selection - bit 3</description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>ETP</name>
				<description>External trigger polarity</description>
				<bitOffset>15</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>ECE</name>
				<description>External clock enable</description>
				<bitOffset>14</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>ETPS</name>
				<description>External trigger prescaler</description>
				<bitOffset>12</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>ETF</name>
				<description>External trigger filter</description>
				<bitOffset>8</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>TS</name>
				<description>Trigger selection</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OCCS</name>
				<description>OCREF clear selection</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SMS</name>
				<description>Slave mode selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DIER</name>
			<displayName>DIER</displayName>
			<description>DMA/Interrupt enable register</description>
			<addressOffset>0xC</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC4DE</name>
				<description>Capture/Compare 4 DMA request enable</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3DE</name>
				<description>Capture/Compare 3 DMA request enable</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2DE</name>
				<description>Capture/Compare 2 DMA request enable</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1DE</name>
				<description>Capture/Compare 1 DMA request enable</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UDE</name>
				<description>Update DMA request enable</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TIE</name>
				<description>Trigger interrupt enable</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC4IE</name>
				<description>Capture/Compare 4 interrupt enable</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3IE</name>
				<description>Capture/Compare 3 interrupt enable</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2IE</name>
				<description>Capture/Compare 2 interrupt enable</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1IE</name>
				<description>Capture/Compare 1 interrupt enable</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UIE</name>
				<description>Update interrupt enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>SR</name>
			<displayName>SR</displayName>
			<description>status register</description>
			<addressOffset>0x10</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC4OF</name>
				<description>Capture/Compare 4 overcapture flag</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3OF</name>
				<description>Capture/Compare 3 overcapture flag</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2OF</name>
				<description>Capture/compare 2 overcapture flag</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1OF</name>
				<description>Capture/Compare 1 overcapture flag</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TIF</name>
				<description>Trigger interrupt flag</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC4IF</name>
				<description>Capture/Compare 4 interrupt flag</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3IF</name>
				<description>Capture/Compare 3 interrupt flag</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2IF</name>
				<description>Capture/Compare 2 interrupt flag</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1IF</name>
				<description>Capture/compare 1 interrupt flag</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UIF</name>
				<description>Update interrupt flag</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>EGR</name>
			<displayName>EGR</displayName>
			<description>event generation register</description>
			<addressOffset>0x14</addressOffset>
			<size>0x20</size>
			<access>write-only</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>TG</name>
				<description>Trigger generation</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC4G</name>
				<description>Capture/compare 4 generation</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3G</name>
				<description>Capture/compare 3 generation</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2G</name>
				<description>Capture/compare 2 generation</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1G</name>
				<description>Capture/compare 1 generation</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UG</name>
				<description>Update generation</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR1_Output</name>
			<displayName>CCMR1_Output</displayName>
			<description>capture/compare mode register 1 (output mode)</description>
			<addressOffset>0x18</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>OC2M_3</name>
				<description>Output Compare 2 mode - bit 3</description>
				<bitOffset>24</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC1M_3</name>
				<description>Output Compare 1 mode - bit 3</description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC2CE</name>
				<description>Output compare 2 clear enable</description>
				<bitOffset>15</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC2M</name>
				<description>Output compare 2 mode</description>
				<bitOffset>12</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OC2PE</name>
				<description>Output compare 2 preload enable</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC2FE</name>
				<description>Output compare 2 fast enable</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2S</name>
				<description>Capture/Compare 2 selection</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>OC1CE</name>
				<description>Output compare 1 clear enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC1M</name>
				<description>Output compare 1 mode</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OC1PE</name>
				<description>Output compare 1 preload enable</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC1FE</name>
				<description>Output compare 1 fast enable</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1S</name>
				<description>Capture/Compare 1 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR1_Input</name>
			<displayName>CCMR1_Input</displayName>
			<description>capture/compare mode register 1 (input mode)</description>
			<alternateRegister>CCMR1_Output</alternateRegister>
			<addressOffset>0x18</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>IC2F</name>
				<description>Input capture 2 filter</description>
				<bitOffset>12</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>IC2PSC</name>
				<description>Input capture 2 prescaler</description>
				<bitOffset>10</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CC2S</name>
				<description>Capture/compare 2 selection</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>IC1F</name>
				<description>Input capture 1 filter</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>IC1PSC</name>
				<description>Input capture 1 prescaler</description>
				<bitOffset>2</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CC1S</name>
				<description>Capture/Compare 1 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR2_Output</name>
			<displayName>CCMR2_Output</displayName>
			<description>capture/compare mode register 2 (output mode)</description>
			<addressOffset>0x1C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>OC4M_3</name>
				<description>Output Compare 4 mode - bit 3</description>
				<bitOffset>24</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC3M_3</name>
				<description>Output Compare 3 mode - bit 3</description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC4CE</name>
				<description>Output compare 4 clear enable</description>
				<bitOffset>15</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC4M</name>
				<description>Output compare 4 mode</description>
				<bitOffset>12</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OC4PE</name>
				<description>Output compare 4 preload enable</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC4FE</name>
				<description>Output compare 4 fast enable</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC4S</name>
				<description>Capture/Compare 4 selection</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>OC3CE</name>
				<description>Output compare 3 clear enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC3M</name>
				<description>Output compare 3 mode</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OC3PE</name>
				<description>Output compare 3 preload enable</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC3FE</name>
				<description>Output compare 3 fast enable</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3S</name>
				<description>Capture/Compare 3 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR2_Input</name>
			<displayName>CCMR2_Input</displayName>
			<description>capture/compare mode register 2 (input mode)</description>
			<alternateRegister>CCMR2_Output</alternateRegister>
			<addressOffset>0x1C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>IC4F</name>
				<description>Input capture 4 filter</description>
				<bitOffset>12</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>IC4PSC</name>
				<description>Input capture 4 prescaler</description>
				<bitOffset>10</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CC4S</name>
				<description>Capture/Compare 4 selection</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>IC3F</name>
				<description>Input capture 3 filter</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>IC3PSC</name>
				<description>Input capture 3 prescaler</description>
				<bitOffset>2</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CC3S</name>
				<description>Capture/Compare 3 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCER</name>
			<displayName>CCER</displayName>
			<description>capture/compare enable register</description>
			<addressOffset>0x20</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC4P</name>
				<description>Capture/Compare 3 output Polarity</description>
				<bitOffset>13</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC4E</name>
				<description>Capture/Compare 4 output enable</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3P</name>
				<description>Capture/Compare 3 output Polarity</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3E</name>
				<description>Capture/Compare 3 output enable</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2P</name>
				<description>Capture/Compare 2 output Polarity</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2E</name>
				<description>Capture/Compare 2 output enable</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1P</name>
				<description>Capture/Compare 1 output Polarity</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1E</name>
				<description>Capture/Compare 1 output enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CNT</name>
			<displayName>CNT</displayName>
			<description>counter</description>
			<addressOffset>0x24</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>UIFCPY</name>
				<description>UIF copy</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CNT</name>
				<description>Counter value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>PSC</name>
			<displayName>PSC</displayName>
			<description>prescaler</description>
			<addressOffset>0x28</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>PSC</name>
				<description>Prescaler value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>ARR</name>
			<displayName>ARR</displayName>
			<description>auto-reload register</description>
			<addressOffset>0x2C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>ARR</name>
				<description>Prescaler value. ARR is the value to be loaded in the actual auto-reload register</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>RCR</name>
			<displayName>RCR</displayName>
			<description>capture/compare register 1</description>
			<addressOffset>0x30</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>REP</name>
				<description>Repetition counter value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCR1</name>
			<displayName>CCR1</displayName>
			<description>capture/compare register 1</description>
			<addressOffset>0x34</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>CCR1</name>
				<description>Low Capture/Compare 1 value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCR2</name>
			<displayName>CCR2</displayName>
			<description>capture/compare register 2</description>
			<addressOffset>0x38</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>CCR2</name>
				<description>Low Capture/Compare 2 value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCR3</name>
			<displayName>CCR3</displayName>
			<description>capture/compare register 3</description>
			<addressOffset>0x3C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>CCR3</name>
				<description>Low Capture/Compare value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCR4</name>
			<displayName>CCR4</displayName>
			<description>capture/compare register 4</description>
			<addressOffset>0x40</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>CCR4</name>
				<description>Low Capture/Compare value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DCR</name>
			<displayName>DCR</displayName>
			<description>DMA control register</description>
			<addressOffset>0x48</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>DBL</name>
				<description>DMA burst length</description>
				<bitOffset>8</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
			<field>
				<name>DBA</name>
				<description>DMA base address</description>
				<bitOffset>0</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DMAR</name>
			<displayName>DMAR</displayName>
			<description>DMA address for full transfer</description>
			<addressOffset>0x4C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>DMAB</name>
				<description>DMA register for burst accesses</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>			
		<register>
			<name>OR</name>
			<displayName>OR</displayName>
			<description>TIM2 option register 1</description>
			<addressOffset>0x50</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>TI4_RMP</name>
				<description>Input capture 4 remap</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TIM2_ETR_ADC_RMP</name>
				<description>TIM2_ETR_ADC remapping capability</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>		
		<register>
			<name>AF1</name>
			<displayName>AF1</displayName>
			<description>TIM2 alternate function option register 1</description>
			<addressOffset>0x60</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
						<field>
							<name>ETRSEL</name>
							<description>External trigger source selection</description>
							<bitOffset>14</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
			</fields>
		</register>
		</registers>
	</peripheral>	
		<peripheral>
		<name>TIM16</name>
		<description>General-purpose-timers</description>
		<groupName>TIM</groupName>
		<baseAddress>0x40005000</baseAddress>
		<addressBlock>
		<offset>0x0</offset>
		<size>0x400</size>
		<usage>registers</usage>
		</addressBlock>
		<interrupt>
			<name>TIM16</name>
			<description>TIM16 global interrupt</description>
			<value>26</value>
		</interrupt>
		<registers>
		<register>
			<name>CR1</name>
			<displayName>CR1</displayName>
			<description>control register 1</description>
			<addressOffset>0x0</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>UIFREMAP</name>
				<description>UIF status bit remapping</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CKD</name>
				<description>Clock division</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>ARPE</name>
				<description>Auto-reload preload enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OPM</name>
				<description>One-pulse mode</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>URS</name>
				<description>Update request source</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UDIS</name>
				<description>Update disable</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CEN</name>
				<description>Counter enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CR2</name>
			<displayName>CR2</displayName>
			<description>control register 2</description>
			<addressOffset>0x4</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>OIS1N</name>
				<description>Output Idle state 1</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OIS1</name>
				<description>Output Idle state 1</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CCDS</name>
				<description>Capture/compare DMA selection</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CCUS</name>
				<description>Capture/compare control update selection</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CCPC</name>
				<description>Capture/compare preloaded control</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DIER</name>
			<displayName>DIER</displayName>
			<description>DMA/Interrupt enable register</description>
			<addressOffset>0x0C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC1DE</name>
				<description>Capture/Compare 1 DMA request enable</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UDE</name>
				<description>Update DMA request enable</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BIE</name>
				<description>Break interrupt enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMIE</name>
				<description>COM interrupt enable</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1IE</name>
				<description>Capture/Compare 1 interrupt enable</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UIE</name>
				<description>Update interrupt enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>SR</name>
			<displayName>SR</displayName>
			<description>status register</description>
			<addressOffset>0x10</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC1OF</name>
				<description>Capture/Compare 1 overcapture flag</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BIF</name>
				<description>Break interrupt flag</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMIF</name>
				<description>COM interrupt flag</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1IF</name>
				<description>Capture/compare 1 interrupt flag</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UIF</name>
				<description>Update interrupt flag</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>EGR</name>
			<displayName>EGR</displayName>
			<description>event generation register</description>
			<addressOffset>0x14</addressOffset>
			<size>0x20</size>
			<access>write-only</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>BG</name>
				<description>Break generation</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMG</name>
				<description>Capture/Compare control update generation</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1G</name>
				<description>Capture/compare 1 generation</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UG</name>
				<description>Update generation</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR1_Output</name>
			<displayName>CCMR1_Output</displayName>
			<description>capture/compare mode register (output mode)</description>
			<addressOffset>0x18</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>OC1M_3</name>
				<description>Output Compare 1 mode</description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC1M</name>
				<description>Output Compare 1 mode</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OC1PE</name>
				<description>Output Compare 1 preload enable</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC1FE</name>
				<description>Output Compare 1 fast enable</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1S</name>
				<description>Capture/Compare 1 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR1_Input</name>
			<displayName>CCMR1_Input</displayName>
			<description>capture/compare mode register 1 (input mode)</description>
			<alternateRegister>CCMR1_Output</alternateRegister>
			<addressOffset>0x18</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>IC1F</name>
				<description>Input capture 1 filter</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>IC1PSC</name>
				<description>Input capture 1 prescaler</description>
				<bitOffset>2</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CC1S</name>
				<description>Capture/Compare 1 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCER</name>
			<displayName>CCER</displayName>
			<description>capture/compare enable register</description>
			<addressOffset>0x20</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC1NP</name>
				<description>Capture/Compare 1 output Polarity</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1NE</name>
				<description>Capture/Compare 1 complementary output enable</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1P</name>
				<description>Capture/Compare 1 output Polarity</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1E</name>
				<description>Capture/Compare 1 output enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CNT</name>
			<displayName>CNT</displayName>
			<description>counter</description>
			<addressOffset>0x24</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>UIFCPY</name>
				<description>UIF Copy</description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CNT</name>
				<description>counter value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>PSC</name>
			<displayName>PSC</displayName>
			<description>prescaler</description>
			<addressOffset>0x28</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>PSC</name>
				<description>Prescaler value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>ARR</name>
			<displayName>ARR</displayName>
			<description>auto-reload register</description>
			<addressOffset>0x2C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0xFFFF</resetValue>
			<fields>
			<field>
				<name>ARR</name>
				<description>Auto-reload value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>RCR</name>
			<displayName>RCR</displayName>
			<description>repetition counter register</description>
			<addressOffset>0x30</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>REP</name>
				<description>Repetition counter value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCR1</name>
			<displayName>CCR1</displayName>
			<description>capture/compare register 1</description>
			<addressOffset>0x34</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>CCR1</name>
				<description>Capture/Compare 1 value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>BDTR</name>
			<displayName>BDTR</displayName>
			<description>break and dead-time register</description>
			<addressOffset>0x44</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>BKBID</name>
				<description>Break Bidirectional</description>
				<bitOffset>28</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BKDSRM</name>
				<description>Break Disarm</description>
				<bitOffset>26</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>MOE</name>
				<description>Main output enable</description>
				<bitOffset>15</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AOE</name>
				<description>Automatic output enable</description>
				<bitOffset>14</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BKP</name>
				<description>Break polarity</description>
				<bitOffset>13</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BKE</name>
				<description>Break enable</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OSSR</name>
				<description>Off-state selection for Run mode</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OSSI</name>
				<description>Off-state selection for Idle mode</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>LOCK</name>
				<description>Lock configuration</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>DTG</name>
				<description>Dead-time generator setup</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DCR</name>
			<displayName>DCR</displayName>
			<description>DMA control register</description>
			<addressOffset>0x48</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>DBL</name>
				<description>DMA burst length</description>
				<bitOffset>8</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
			<field>
				<name>DBA</name>
				<description>DMA base address</description>
				<bitOffset>0</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DMAR</name>
			<displayName>DMAR</displayName>
			<description>DMA address for full transfer</description>
			<addressOffset>0x4C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>DMAB</name>
				<description>DMA register for burst accesses</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
        <register>
			<name>OR</name>
			<displayName>OR</displayName>
			<description>TIM16 option register</description>
			<addressOffset>0x50</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
					<field>
						<name>TI1_RMP</name>
						<description>Input capture 1 remap</description>
						<bitOffset>2</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
			</fields>
		</register>
		<register>
			<name>AF1</name>
			<displayName>AF1</displayName>
			<description>TIM1 alternate function option register 1</description>
			<addressOffset>0x60</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000001</resetValue>
			<fields>
				<field>
					<name>BKCMP1P</name>
					<description>BRK COMP1 input polarity</description>
					<bitOffset>10</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>BKINP</name>
					<description>BRK BKIN input polarity</description>
					<bitOffset>9</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>BKCMP1E</name>
					<description>BRK COMP1 enable</description>
					<bitOffset>1</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>BKINE</name>
					<description>BRK BKIN input enable</description>
					<bitOffset>0</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
			</fields>
		</register>
		</registers>
	</peripheral>

		<peripheral>
			<name>USART1</name>
			<description>Universal synchronous asynchronous receiver transmitter</description>
			<groupName>USART1</groupName>
			<baseAddress>0x41004000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x3FF</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>USART1</name>
				<description>USART interrupt</description>
				<value>8</value>
			</interrupt>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RXFFIE</name>
							<description>RXFFIE</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFEIE</name>
							<description>TXFEIE</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOEN</name>
							<description>FIFOEN</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1</name>
							<description>Word length</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOBIE</name>
							<description>End of Block interrupt enable</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTOIE</name>
							<description>Receiver timeout interrupt enable</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_4</name>
							<description>Driver Enable assertion time</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_3</name>
							<description>DEAT3</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_2</name>
							<description>DEAT2</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_1</name>
							<description>DEAT1</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_0</name>
							<description>DEAT0</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_4</name>
							<description>Driver Enable de-assertion time</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_3</name>
							<description>DEDT3</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_2</name>
							<description>DEDT2</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_1</name>
							<description>DEDT1</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_0</name>
							<description>DEDT0</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVER8</name>
							<description>Oversampling mode</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMIE</name>
							<description>Character match interrupt enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MME</name>
							<description>Mute mode enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M0</name>
							<description>Word length</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WAKE</name>
							<description>Receiver wakeup method</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PCE</name>
							<description>Parity control enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PS</name>
							<description>Parity selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PEIE</name>
							<description>PE interrupt enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXEIE</name>
							<description>interrupt enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transmission complete interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXNEIE</name>
							<description>RXNE interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLEIE</name>
							<description>IDLE interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TE</name>
							<description>Transmitter enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RE</name>
							<description>Receiver enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UE</name>
							<description>USART enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Control register 2</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>ADD4_7</name>
							<description>Address of the USART node</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>ADD</name>
							<description>Address of the USART node</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>RTOEN</name>
							<description>Receiver timeout enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABRMODE_1</name>
							<description>Auto baud rate mode</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABRMODE_0</name>
							<description>ABRMOD0</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABREN</name>
							<description>Auto baud rate enable</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSBFIRST</name>
							<description>Most significant bit first</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAINV</name>
							<description>Binary data inversion</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXINV</name>
							<description>TX pin active level inversion</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXINV</name>
							<description>RX pin active level inversion</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SWAP</name>
							<description>Swap TX/RX pins</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LINEN</name>
							<description>LIN mode enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOP</name>
							<description>STOP bits</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CLKEN</name>
							<description>CLKEN</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPOL</name>
							<description>Clock polarity</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPHA</name>
							<description>Clock phase</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LBCL</name>
							<description>Last bit clock pulse</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LBDIE</name>
							<description>LIN break detection interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LBDL</name>
							<description>LIN break detection length</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDM7</name>
							<description>7-bit Address Detection/4-bit address Detection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIS_NSS</name>
							<description>DIS_NSS</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SLVEN</name>
							<description>SLVEN</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR3</name>
					<displayName>CR3</displayName>
					<description>Control register 3</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TXFTCFG</name>
							<description>TXFIFO threshold configuration</description>
							<bitOffset>29</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>RXFTIE</name>
							<description>RXFTIE</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFTCFG</name>
							<description>Receive FIFO threshold configuration</description>
							<bitOffset>25</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>TCBGTIE</name>
							<description>Transmission Complete before guard time, interrupt enable</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFTIE</name>
							<description>TXFIFO threshold interrupt enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SCARCNT</name>
							<description>Smartcard auto-retry count</description>
							<bitOffset>17</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DEP</name>
							<description>Driver enable polarity selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEM</name>
							<description>Driver enable mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRE</name>
							<description>DMA Disable on Reception Error</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVRDIS</name>
							<description>Overrun Disable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ONEBIT</name>
							<description>One sample bit method enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSIE</name>
							<description>CTs interrupt enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSE</name>
							<description>CTs enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTSE</name>
							<description>RTs enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAT</name>
							<description>DMA enable transmitter</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAR</name>
							<description>DMA enable receiver</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SCEN</name>
							<description>Smartcard mode enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NACK</name>
							<description>Smartcard NACK enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HDSEL</name>
							<description>Half-duplex selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IRLP</name>
							<description>IrDA low-power</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IREN</name>
							<description>IrDA mode enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EIE</name>
							<description>Error interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BRR</name>
					<displayName>BRR</displayName>
					<description>Baud rate register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BRR</name>
							<description>BRR</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GTPR</name>
					<displayName>GTPR</displayName>
					<description>Guard time and prescaler register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>GT</name>
							<description>Guard time value</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PSC</name>
							<description>Prescaler value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RTOR</name>
					<displayName>RTOR</displayName>
					<description>Receiver timeout register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BLEN</name>
							<description>Block Length</description>
							<bitOffset>24</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>RTO</name>
							<description>Receiver timeout value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>24</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RQR</name>
					<displayName>RQR</displayName>
					<description>Request register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TXFRQ</name>
							<description>Transmit data flush request</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFRQ</name>
							<description>Receive data flush request</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MMRQ</name>
							<description>Mute mode request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBKRQ</name>
							<description>Send break request</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABRRQ</name>
							<description>Auto baud rate request</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt and status register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00C0</resetValue>
					<fields>
						<field>
							<name>TXFT</name>
							<description>TXFIFO threshold flag</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFT</name>
							<description>RXFIFO threshold flag</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCBGT</name>
							<description>Transmission complete before guard time flagl</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFF</name>
							<description>RXFIFO Full</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFE</name>
							<description>TXFIFO Empty</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REACK</name>
							<description>Receive enable acknowledge flag</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEACK</name>
							<description>Transmit enable acknowledge flag</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RWU</name>
							<description>Receiver wakeup from Mute mode</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBKF</name>
							<description>Send break flag</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMF</name>
							<description>Character match flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BUSY</name>
							<description>Busy flag</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABRF</name>
							<description>Auto baud rate flag</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABRE</name>
							<description>Auto baud rate error</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UDR</name>
							<description>SPI slave underrun error flag</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOBF</name>
							<description>End of block flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTOF</name>
							<description>Receiver timeout</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTS</name>
							<description>CTs flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSIF</name>
							<description>CTs interrupt flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LBDF</name>
							<description>LIN break detection flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXE</name>
							<description>Transmit data register empty/TXFIFO not full</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TC</name>
							<description>Transmission complete</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXNE</name>
							<description>data register not empty/RXFIFO not empty</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLE</name>
							<description>Idle line detected</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ORE</name>
							<description>Overrun error</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NF</name>
							<description>START bit Noise error detection flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FE</name>
							<description>Framing error</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PE</name>
							<description>Parity error</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>Interrupt flag clear register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>CMCF</name>
							<description>Character match clear flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UDRCF</name>
							<description>slave underrun clear flag</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOBCF</name>
							<description>End of block clear flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTOCF</name>
							<description>Receiver timeout clear flag</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSCF</name>
							<description>CTs clear flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LBDCF</name>
							<description>LIN break detection clear flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCBGTCF</name>
							<description>Transmission complete before Guard time clear flag</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCCF</name>
							<description>Transmission complete clear flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFECF</name>
							<description>TXFIFO empty clear flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLECF</name>
							<description>Idle line detected clear flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ORECF</name>
							<description>Overrun error clear flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NECF</name>
							<description>Noise error detected clear flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FECF</name>
							<description>Framing error clear flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PECF</name>
							<description>Parity error clear flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RDR</name>
					<displayName>RDR</displayName>
					<description>Receive data register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RDR</name>
							<description>Receive data value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TDR</name>
					<displayName>TDR</displayName>
					<description>Transmit data register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TDR</name>
							<description>Transmit data value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PRESC</name>
					<displayName>PRESC</displayName>
					<description>Prescaler register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>PRESCALER_0</name>
							<description>PRESCALER_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESCALER_1</name>
							<description>PRESCALER_1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESCALER_2</name>
							<description>PRESCALER_2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESCALER_3</name>
							<description>PRESCALER_3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>		
	</peripherals>
</device>