[2021-09-09 09:07:15,602]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-09 09:07:15,602]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:07:15,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; ".

Peak memory: 14516224 bytes

[2021-09-09 09:07:15,831]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:07:15,963]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34742272 bytes

[2021-09-09 09:07:15,964]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-09 09:07:15,964]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:07:15,982]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 6176768 bytes

[2021-09-09 09:07:15,982]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-09 10:55:18,030]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-09 10:55:18,031]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:55:18,283]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; ".

Peak memory: 14544896 bytes

[2021-09-09 10:55:18,284]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:55:18,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34816000 bytes

[2021-09-09 10:55:18,402]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-09 10:55:18,402]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:55:20,162]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12894208 bytes

[2021-09-09 10:55:20,162]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-09 12:24:24,717]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-09 12:24:24,717]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:24:24,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; ".

Peak memory: 14016512 bytes

[2021-09-09 12:24:24,985]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:24:25,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34742272 bytes

[2021-09-09 12:24:25,157]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-09 12:24:25,157]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:24:27,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12972032 bytes

[2021-09-09 12:24:27,072]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-09 14:52:20,346]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-09 14:52:20,346]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:52:20,346]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:52:20,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34574336 bytes

[2021-09-09 14:52:20,475]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-09 14:52:20,475]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:52:22,239]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12877824 bytes

[2021-09-09 14:52:22,239]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-09 15:21:22,468]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-09 15:21:22,468]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:21:22,468]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:21:22,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34693120 bytes

[2021-09-09 15:21:22,597]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-09 15:21:22,597]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:21:24,546]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12738560 bytes

[2021-09-09 15:21:24,547]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-09 15:59:21,658]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-09 15:59:21,658]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:59:21,658]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:59:21,783]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 15:59:21,783]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-09 15:59:21,784]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:59:23,655]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12951552 bytes

[2021-09-09 15:59:23,656]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-09 16:33:58,562]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-09 16:33:58,563]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:58,563]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:58,700]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34500608 bytes

[2021-09-09 16:33:58,700]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-09 16:33:58,701]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:34:00,626]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12738560 bytes

[2021-09-09 16:34:00,626]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-09 17:10:41,869]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-09 17:10:41,870]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:41,870]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:42,045]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34648064 bytes

[2021-09-09 17:10:42,046]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-09 17:10:42,046]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:43,997]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12767232 bytes

[2021-09-09 17:10:43,998]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-13 23:18:52,378]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-13 23:18:52,379]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:52,379]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:52,506]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34365440 bytes

[2021-09-13 23:18:52,507]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-13 23:18:52,507]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:54,274]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-09-13 23:18:54,274]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-13 23:40:00,984]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-13 23:40:00,984]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:00,984]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:01,110]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34570240 bytes

[2021-09-13 23:40:01,111]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-13 23:40:01,111]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:01,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 6234112 bytes

[2021-09-13 23:40:01,128]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-14 08:47:12,560]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-14 08:47:12,561]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:47:12,561]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:47:12,703]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34320384 bytes

[2021-09-14 08:47:12,704]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-14 08:47:12,704]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:47:14,408]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12832768 bytes

[2021-09-14 08:47:14,409]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-14 09:18:56,964]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-14 09:18:56,964]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:56,964]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:57,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34344960 bytes

[2021-09-14 09:18:57,128]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-14 09:18:57,128]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:57,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 6299648 bytes

[2021-09-14 09:18:57,156]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-15 15:23:07,745]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-15 15:23:07,746]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:23:07,746]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:23:07,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34369536 bytes

[2021-09-15 15:23:07,908]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-15 15:23:07,909]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:23:09,479]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12693504 bytes

[2021-09-15 15:23:09,480]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-15 15:52:35,914]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-15 15:52:35,915]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:35,915]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:36,029]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34172928 bytes

[2021-09-15 15:52:36,030]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-15 15:52:36,030]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:36,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 6131712 bytes

[2021-09-15 15:52:36,046]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-18 13:53:47,516]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-18 13:53:47,517]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:47,518]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:47,626]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34164736 bytes

[2021-09-18 13:53:47,627]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-18 13:53:47,627]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:49,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11702272 bytes

[2021-09-18 13:53:49,233]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-18 16:18:45,804]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-18 16:18:45,804]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:45,805]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:45,917]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34148352 bytes

[2021-09-18 16:18:45,918]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-18 16:18:45,918]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:47,585]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11632640 bytes

[2021-09-18 16:18:47,586]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-22 08:53:08,355]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-22 08:53:08,356]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:53:08,356]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:53:08,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 33996800 bytes

[2021-09-22 08:53:08,525]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-22 08:53:08,525]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:53:09,326]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :2
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11231232 bytes

[2021-09-22 08:53:09,327]mapper_test.py:220:[INFO]: area: 8 level: 2
[2021-09-22 11:17:36,323]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-22 11:17:36,324]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:36,324]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:36,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34058240 bytes

[2021-09-22 11:17:36,433]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-22 11:17:36,434]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:38,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11304960 bytes

[2021-09-22 11:17:38,030]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-23 16:35:30,648]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-23 16:35:30,649]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:30,649]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:30,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34340864 bytes

[2021-09-23 16:35:30,763]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-23 16:35:30,763]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:32,340]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11558912 bytes

[2021-09-23 16:35:32,341]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-23 16:59:34,070]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-23 16:59:34,071]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:34,071]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:34,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34320384 bytes

[2021-09-23 16:59:34,186]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-23 16:59:34,186]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:35,845]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11395072 bytes

[2021-09-23 16:59:35,846]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-23 17:40:42,390]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-23 17:40:42,390]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:42,391]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:42,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34398208 bytes

[2021-09-23 17:40:42,499]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-23 17:40:42,499]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:44,040]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11632640 bytes

[2021-09-23 17:40:44,041]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-23 18:00:13,739]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-23 18:00:13,739]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:00:13,739]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:00:13,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34201600 bytes

[2021-09-23 18:00:13,848]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-23 18:00:13,848]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:00:15,448]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-09-23 18:00:15,449]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-27 16:27:39,912]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-27 16:27:39,912]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:39,913]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:40,082]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34471936 bytes

[2021-09-27 16:27:40,083]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-27 16:27:40,084]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:41,706]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12337152 bytes

[2021-09-27 16:27:41,706]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-27 17:34:31,203]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-27 17:34:31,203]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:31,204]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:31,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34447360 bytes

[2021-09-27 17:34:31,311]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-27 17:34:31,312]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:32,843]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
balancing!
	current map manager:
		current min nodes:42
		current min depth:2
rewriting!
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 12193792 bytes

[2021-09-27 17:34:32,844]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-28 02:00:42,278]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-28 02:00:42,278]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:42,279]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:42,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34504704 bytes

[2021-09-28 02:00:42,424]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-28 02:00:42,425]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:44,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11960320 bytes

[2021-09-28 02:00:44,048]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-28 16:40:41,590]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-28 16:40:41,591]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:41,591]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:41,703]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34050048 bytes

[2021-09-28 16:40:41,704]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-28 16:40:41,704]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:43,302]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11436032 bytes

[2021-09-28 16:40:43,303]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-09-28 17:19:37,165]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-09-28 17:19:37,166]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:37,166]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:37,275]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34226176 bytes

[2021-09-28 17:19:37,276]mapper_test.py:156:[INFO]: area: 8 level: 1
[2021-09-28 17:19:37,276]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:38,859]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11403264 bytes

[2021-09-28 17:19:38,859]mapper_test.py:220:[INFO]: area: 8 level: 1
[2021-10-09 10:37:25,609]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-09 10:37:25,610]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:25,610]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:25,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34537472 bytes

[2021-10-09 10:37:25,723]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-09 10:37:25,723]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:25,749]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 6680576 bytes

[2021-10-09 10:37:25,750]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-09 11:20:06,298]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-09 11:20:06,299]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:20:06,299]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:20:06,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34250752 bytes

[2021-10-09 11:20:06,461]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-09 11:20:06,462]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:20:06,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 6545408 bytes

[2021-10-09 11:20:06,489]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-09 16:28:39,911]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-09 16:28:39,911]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:39,911]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:40,024]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34050048 bytes

[2021-10-09 16:28:40,025]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-09 16:28:40,025]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:40,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10919936 bytes

[2021-10-09 16:28:40,913]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-09 16:45:50,983]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-09 16:45:50,984]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:50,984]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:51,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34463744 bytes

[2021-10-09 16:45:51,100]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-09 16:45:51,100]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:51,971]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10948608 bytes

[2021-10-09 16:45:51,972]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-12 10:50:26,577]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-12 10:50:26,577]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:26,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:26,695]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34324480 bytes

[2021-10-12 10:50:26,696]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-12 10:50:26,697]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:28,415]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 11055104 bytes

[2021-10-12 10:50:28,415]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-12 11:14:00,026]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-12 11:14:00,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:14:00,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:14:00,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34443264 bytes

[2021-10-12 11:14:00,142]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-12 11:14:00,142]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:14:00,163]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 6217728 bytes

[2021-10-12 11:14:00,164]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-12 13:25:52,917]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-12 13:25:52,918]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:52,918]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:53,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34222080 bytes

[2021-10-12 13:25:53,036]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-12 13:25:53,036]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:54,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10989568 bytes

[2021-10-12 13:25:54,698]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-12 14:56:28,197]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-12 14:56:28,197]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:28,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:28,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34377728 bytes

[2021-10-12 14:56:28,324]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-12 14:56:28,324]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:29,964]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10813440 bytes

[2021-10-12 14:56:29,965]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-12 18:41:03,008]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-12 18:41:03,008]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:41:03,009]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:41:03,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34426880 bytes

[2021-10-12 18:41:03,165]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-12 18:41:03,165]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:41:04,861]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10809344 bytes

[2021-10-12 18:41:04,861]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-18 11:34:31,020]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-18 11:34:31,020]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:31,021]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:31,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34320384 bytes

[2021-10-18 11:34:31,142]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-18 11:34:31,143]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:32,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10792960 bytes

[2021-10-18 11:34:32,788]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-18 12:02:35,997]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-18 12:02:35,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:35,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:36,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34254848 bytes

[2021-10-18 12:02:36,116]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-18 12:02:36,117]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:36,133]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 5857280 bytes

[2021-10-18 12:02:36,134]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-19 14:10:33,431]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-19 14:10:33,432]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:33,432]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:33,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34344960 bytes

[2021-10-19 14:10:33,546]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-19 14:10:33,546]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:33,561]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 6004736 bytes

[2021-10-19 14:10:33,562]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-22 13:28:42,770]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-22 13:28:42,770]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:42,770]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:42,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34373632 bytes

[2021-10-22 13:28:42,884]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-22 13:28:42,884]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:42,927]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 8949760 bytes

[2021-10-22 13:28:42,927]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-22 13:49:35,646]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-22 13:49:35,647]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:35,648]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:35,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34254848 bytes

[2021-10-22 13:49:35,762]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-22 13:49:35,762]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:35,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 8876032 bytes

[2021-10-22 13:49:35,807]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-22 14:00:54,752]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-22 14:00:54,753]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:54,753]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:54,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34414592 bytes

[2021-10-22 14:00:54,866]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-22 14:00:54,866]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:54,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 6053888 bytes

[2021-10-22 14:00:54,891]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-22 14:04:15,280]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-22 14:04:15,281]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:15,281]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:15,394]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34390016 bytes

[2021-10-22 14:04:15,395]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-22 14:04:15,395]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:15,419]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 6025216 bytes

[2021-10-22 14:04:15,420]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-23 13:24:42,918]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-23 13:24:42,918]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:42,918]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:43,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34164736 bytes

[2021-10-23 13:24:43,040]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-23 13:24:43,041]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:44,675]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10842112 bytes

[2021-10-23 13:24:44,675]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-24 17:35:56,067]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-24 17:35:56,067]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:56,067]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:56,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34324480 bytes

[2021-10-24 17:35:56,236]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-24 17:35:56,237]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:57,865]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10809344 bytes

[2021-10-24 17:35:57,866]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-24 17:56:21,441]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-24 17:56:21,442]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:56:21,442]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:56:21,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34263040 bytes

[2021-10-24 17:56:21,557]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-24 17:56:21,557]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:56:23,165]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
	current map manager:
		current min nodes:42
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :8
score:100
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10911744 bytes

[2021-10-24 17:56:23,166]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-26 10:24:08,417]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-26 10:24:08,418]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:08,418]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:08,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34254848 bytes

[2021-10-26 10:24:08,587]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-26 10:24:08,587]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:08,615]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	current map manager:
		current min nodes:42
		current min depth:2
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 5873664 bytes

[2021-10-26 10:24:08,616]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-26 10:53:39,132]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-26 10:53:39,132]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:39,132]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:39,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34246656 bytes

[2021-10-26 10:53:39,309]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-26 10:53:39,309]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:40,957]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10555392 bytes

[2021-10-26 10:53:40,958]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-26 11:15:22,992]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-26 11:15:22,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:15:22,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:15:23,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34271232 bytes

[2021-10-26 11:15:23,107]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-26 11:15:23,107]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:24,771]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10706944 bytes

[2021-10-26 11:15:24,772]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-26 12:13:28,350]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-26 12:13:28,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:28,350]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:28,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34140160 bytes

[2021-10-26 12:13:28,469]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-26 12:13:28,469]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:30,091]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 10764288 bytes

[2021-10-26 12:13:30,092]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-26 14:11:47,387]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-26 14:11:47,388]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:47,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:47,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34095104 bytes

[2021-10-26 14:11:47,508]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-26 14:11:47,509]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:47,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 5926912 bytes

[2021-10-26 14:11:47,535]mapper_test.py:224:[INFO]: area: 8 level: 1
[2021-10-29 16:08:49,679]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-10-29 16:08:49,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:49,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:49,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34410496 bytes

[2021-10-29 16:08:49,800]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-10-29 16:08:49,801]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:49,825]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():16
		max delay       :1
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
Peak memory: 5967872 bytes

[2021-10-29 16:08:49,826]mapper_test.py:224:[INFO]: area: 16 level: 1
[2021-11-03 09:49:50,032]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-03 09:49:50,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:50,032]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:50,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34230272 bytes

[2021-11-03 09:49:50,147]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-03 09:49:50,147]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:50,176]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():16
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig_output.v
	Peak memory: 5689344 bytes

[2021-11-03 09:49:50,176]mapper_test.py:226:[INFO]: area: 16 level: 1
[2021-11-03 10:01:49,676]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-03 10:01:49,676]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:49,677]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:49,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34349056 bytes

[2021-11-03 10:01:49,804]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-03 10:01:49,805]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:49,821]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():16
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig_output.v
	Peak memory: 5787648 bytes

[2021-11-03 10:01:49,821]mapper_test.py:226:[INFO]: area: 16 level: 1
[2021-11-03 13:41:50,286]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-03 13:41:50,287]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:50,287]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:50,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34082816 bytes

[2021-11-03 13:41:50,404]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-03 13:41:50,404]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:50,420]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():16
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig_output.v
	Peak memory: 5783552 bytes

[2021-11-03 13:41:50,420]mapper_test.py:226:[INFO]: area: 16 level: 1
[2021-11-03 13:48:05,607]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-03 13:48:05,608]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:05,608]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:05,729]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34156544 bytes

[2021-11-03 13:48:05,730]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-03 13:48:05,731]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:05,755]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():16
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig_output.v
	Peak memory: 5693440 bytes

[2021-11-03 13:48:05,756]mapper_test.py:226:[INFO]: area: 16 level: 1
[2021-11-04 15:54:56,310]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-04 15:54:56,310]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:56,311]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:56,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34156544 bytes

[2021-11-04 15:54:56,477]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-04 15:54:56,477]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:56,502]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig_output.v
	Peak memory: 5750784 bytes

[2021-11-04 15:54:56,503]mapper_test.py:226:[INFO]: area: 8 level: 1
[2021-11-04 17:06:53,340]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-04 17:06:53,341]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:53,341]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:53,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34291712 bytes

[2021-11-04 17:06:53,463]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-04 17:06:53,463]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:53,488]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.000201 secs
Mapping time: 0.000198 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig_output.v
	Peak memory: 5824512 bytes

[2021-11-04 17:06:53,489]mapper_test.py:230:[INFO]: area: 8 level: 1
[2021-11-16 12:26:50,204]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-16 12:26:50,205]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:50,205]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:50,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34000896 bytes

[2021-11-16 12:26:50,324]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-16 12:26:50,325]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:50,340]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.000367 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5881856 bytes

[2021-11-16 12:26:50,340]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-16 14:15:45,038]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-16 14:15:45,038]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:45,039]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:45,153]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34476032 bytes

[2021-11-16 14:15:45,154]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-16 14:15:45,154]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:45,175]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.000235 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5804032 bytes

[2021-11-16 14:15:45,175]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-16 14:22:04,856]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-16 14:22:04,857]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:04,857]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:05,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34013184 bytes

[2021-11-16 14:22:05,026]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-16 14:22:05,026]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:05,041]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.000234 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5804032 bytes

[2021-11-16 14:22:05,042]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-17 16:34:42,997]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-17 16:34:42,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:42,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:43,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34476032 bytes

[2021-11-17 16:34:43,121]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-17 16:34:43,121]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:43,146]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.000359 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5779456 bytes

[2021-11-17 16:34:43,147]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-18 10:17:08,209]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-18 10:17:08,209]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:08,209]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:08,324]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34250752 bytes

[2021-11-18 10:17:08,325]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-18 10:17:08,325]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:08,341]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.001104 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5689344 bytes

[2021-11-18 10:17:08,342]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-23 16:09:59,042]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-23 16:09:59,042]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:59,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:59,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34140160 bytes

[2021-11-23 16:09:59,169]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-23 16:09:59,170]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:59,187]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.00111 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5836800 bytes

[2021-11-23 16:09:59,188]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-23 16:40:56,751]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-23 16:40:56,751]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:56,752]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:56,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34336768 bytes

[2021-11-23 16:40:56,891]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-23 16:40:56,892]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:56,918]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.001371 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5496832 bytes

[2021-11-23 16:40:56,919]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-24 11:37:46,011]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-24 11:37:46,011]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:46,012]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:46,173]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34279424 bytes

[2021-11-24 11:37:46,174]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-24 11:37:46,175]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:46,198]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 2.7e-05 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 6037504 bytes

[2021-11-24 11:37:46,199]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-24 12:01:00,893]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-24 12:01:00,893]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:00,894]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:01,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34156544 bytes

[2021-11-24 12:01:01,007]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-24 12:01:01,007]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:01,033]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 3.6e-05 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5804032 bytes

[2021-11-24 12:01:01,034]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-24 12:04:28,037]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-24 12:04:28,037]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:28,037]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:28,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34451456 bytes

[2021-11-24 12:04:28,153]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-24 12:04:28,154]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:28,170]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.000358 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5910528 bytes

[2021-11-24 12:04:28,171]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-24 12:10:19,998]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-24 12:10:19,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:19,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:20,110]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34168832 bytes

[2021-11-24 12:10:20,111]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-24 12:10:20,111]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:20,133]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00008 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5341184 bytes

[2021-11-24 12:10:20,134]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-24 12:56:26,657]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-24 12:56:26,657]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:26,658]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:26,768]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34213888 bytes

[2021-11-24 12:56:26,769]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-24 12:56:26,769]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:26,785]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.000336 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 5783552 bytes

[2021-11-24 12:56:26,786]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-24 13:01:08,249]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-24 13:01:08,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:01:08,250]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:01:08,362]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34197504 bytes

[2021-11-24 13:01:08,363]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-24 13:01:08,363]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:01:10,016]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 0.000218 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 10555392 bytes

[2021-11-24 13:01:10,016]mapper_test.py:228:[INFO]: area: 8 level: 1
[2021-11-24 13:24:45,954]mapper_test.py:79:[INFO]: run case "tcon_comb"
[2021-11-24 13:24:45,955]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:45,955]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:46,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
P:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
F:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
A:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
E:  Del =    1.00.  Ar =       8.0.  Edge =       24.  Cut =       48.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %
Peak memory: 34258944 bytes

[2021-11-24 13:24:46,068]mapper_test.py:160:[INFO]: area: 8 level: 1
[2021-11-24 13:24:46,068]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:47,688]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
Mapping time: 2.3e-05 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v
	Peak memory: 10452992 bytes

[2021-11-24 13:24:47,689]mapper_test.py:228:[INFO]: area: 8 level: 1
