#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x619c80b561f0 .scope module, "register_tb" "register_tb" 2 1;
 .timescale 0 0;
v0x619c80b73760_0 .var "clk", 0 0;
v0x619c80b73820_0 .var "enable", 0 0;
v0x619c80b738f0_0 .var "rd_data", 4 0;
v0x619c80b739f0_0 .net "read_data1", 32 0, L_0x619c80b84570;  1 drivers
v0x619c80b73ac0_0 .net "read_data2", 32 0, L_0x619c80b84dd0;  1 drivers
v0x619c80b73b60_0 .var "reset", 0 0;
v0x619c80b73c30_0 .var "rs1_data", 4 0;
v0x619c80b73d00_0 .var "rs2_data", 4 0;
v0x619c80b73dd0_0 .var "write_data", 31 0;
S_0x619c80b56380 .scope module, "u_register" "register" 2 12, 3 1 0, S_0x619c80b561f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "rd_data";
    .port_info 5 /INPUT 5 "rs1_data";
    .port_info 6 /INPUT 5 "rs2_data";
    .port_info 7 /OUTPUT 33 "read_data1";
    .port_info 8 /OUTPUT 33 "read_data2";
v0x619c80b47e00_0 .net *"_ivl_0", 31 0, L_0x619c80b73ea0;  1 drivers
v0x619c80b71c90_0 .net *"_ivl_10", 31 0, L_0x619c80b84170;  1 drivers
v0x619c80b71d70_0 .net *"_ivl_12", 6 0, L_0x619c80b84270;  1 drivers
L_0x774a680370f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x619c80b71e30_0 .net *"_ivl_15", 1 0, L_0x774a680370f0;  1 drivers
v0x619c80b71f10_0 .net *"_ivl_16", 32 0, L_0x619c80b843e0;  1 drivers
L_0x774a68037138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x619c80b72040_0 .net *"_ivl_19", 0 0, L_0x774a68037138;  1 drivers
v0x619c80b72120_0 .net *"_ivl_22", 31 0, L_0x619c80b84790;  1 drivers
L_0x774a68037180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x619c80b72200_0 .net *"_ivl_25", 26 0, L_0x774a68037180;  1 drivers
L_0x774a680371c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x619c80b722e0_0 .net/2u *"_ivl_26", 31 0, L_0x774a680371c8;  1 drivers
v0x619c80b723c0_0 .net *"_ivl_28", 0 0, L_0x619c80b848d0;  1 drivers
L_0x774a68037018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x619c80b72480_0 .net *"_ivl_3", 26 0, L_0x774a68037018;  1 drivers
L_0x774a68037210 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x619c80b72560_0 .net/2u *"_ivl_30", 32 0, L_0x774a68037210;  1 drivers
v0x619c80b72640_0 .net *"_ivl_32", 31 0, L_0x619c80b84a60;  1 drivers
v0x619c80b72720_0 .net *"_ivl_34", 6 0, L_0x619c80b84b00;  1 drivers
L_0x774a68037258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x619c80b72800_0 .net *"_ivl_37", 1 0, L_0x774a68037258;  1 drivers
v0x619c80b728e0_0 .net *"_ivl_38", 32 0, L_0x619c80b84ce0;  1 drivers
L_0x774a68037060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x619c80b729c0_0 .net/2u *"_ivl_4", 31 0, L_0x774a68037060;  1 drivers
L_0x774a680372a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x619c80b72aa0_0 .net *"_ivl_41", 0 0, L_0x774a680372a0;  1 drivers
v0x619c80b72b80_0 .net *"_ivl_6", 0 0, L_0x619c80b84000;  1 drivers
L_0x774a680370a8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x619c80b72c40_0 .net/2u *"_ivl_8", 32 0, L_0x774a680370a8;  1 drivers
v0x619c80b72d20_0 .net "clk", 0 0, v0x619c80b73760_0;  1 drivers
v0x619c80b72de0_0 .net "enable", 0 0, v0x619c80b73820_0;  1 drivers
v0x619c80b72ea0_0 .var/i "i", 31 0;
v0x619c80b72f80_0 .net "rd_data", 4 0, v0x619c80b738f0_0;  1 drivers
v0x619c80b73060_0 .net "read_data1", 32 0, L_0x619c80b84570;  alias, 1 drivers
v0x619c80b73140_0 .net "read_data2", 32 0, L_0x619c80b84dd0;  alias, 1 drivers
v0x619c80b73220 .array "registerf", 31 0, 31 0;
v0x619c80b732e0_0 .net "reset", 0 0, v0x619c80b73b60_0;  1 drivers
v0x619c80b733a0_0 .net "rs1_data", 4 0, v0x619c80b73c30_0;  1 drivers
v0x619c80b73480_0 .net "rs2_data", 4 0, v0x619c80b73d00_0;  1 drivers
v0x619c80b73560_0 .net "write_data", 31 0, v0x619c80b73dd0_0;  1 drivers
E_0x619c80b57920 .event posedge, v0x619c80b72d20_0;
L_0x619c80b73ea0 .concat [ 5 27 0 0], v0x619c80b73c30_0, L_0x774a68037018;
L_0x619c80b84000 .cmp/eq 32, L_0x619c80b73ea0, L_0x774a68037060;
L_0x619c80b84170 .array/port v0x619c80b73220, L_0x619c80b84270;
L_0x619c80b84270 .concat [ 5 2 0 0], v0x619c80b73c30_0, L_0x774a680370f0;
L_0x619c80b843e0 .concat [ 32 1 0 0], L_0x619c80b84170, L_0x774a68037138;
L_0x619c80b84570 .functor MUXZ 33, L_0x619c80b843e0, L_0x774a680370a8, L_0x619c80b84000, C4<>;
L_0x619c80b84790 .concat [ 5 27 0 0], v0x619c80b73d00_0, L_0x774a68037180;
L_0x619c80b848d0 .cmp/eq 32, L_0x619c80b84790, L_0x774a680371c8;
L_0x619c80b84a60 .array/port v0x619c80b73220, L_0x619c80b84b00;
L_0x619c80b84b00 .concat [ 5 2 0 0], v0x619c80b73d00_0, L_0x774a68037258;
L_0x619c80b84ce0 .concat [ 32 1 0 0], L_0x619c80b84a60, L_0x774a680372a0;
L_0x619c80b84dd0 .functor MUXZ 33, L_0x619c80b84ce0, L_0x774a68037210, L_0x619c80b848d0, C4<>;
    .scope S_0x619c80b56380;
T_0 ;
    %wait E_0x619c80b57920;
    %load/vec4 v0x619c80b732e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x619c80b72ea0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x619c80b72ea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x619c80b72ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x619c80b73220, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x619c80b72ea0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x619c80b72ea0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x619c80b72de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x619c80b73560_0;
    %load/vec4 v0x619c80b72f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x619c80b73220, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x619c80b561f0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x619c80b73760_0;
    %inv;
    %store/vec4 v0x619c80b73760_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x619c80b561f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619c80b73760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619c80b73820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619c80b73b60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x619c80b73b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619c80b73820_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x619c80b73820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619c80b73b60_0, 0, 1;
    %pushi/vec4 435, 0, 32;
    %store/vec4 v0x619c80b73dd0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x619c80b738f0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x619c80b73c30_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x619c80b73d00_0, 0, 5;
    %delay 70, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x619c80b73b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619c80b73820_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x619c80b561f0;
T_3 ;
    %vpi_call 2 50 "$dumpfile", "temp/register.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x619c80b561f0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/sheikhzaid/Verilog/verilog_practice_tasks/Sequential/register_file/tb/register_tb.v";
    "/home/sheikhzaid/Verilog/verilog_practice_tasks/Sequential/register_file/src/register.v";
