// Seed: 1442991265
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3
);
  assign id_3 = id_0;
  id_5(
      .id_0(id_2), .id_1((1))
  ); id_6(
      .id_0(""),
      .id_1(),
      .id_2(id_3),
      .id_3(id_1),
      .id_4(1'b0),
      .id_5(id_1),
      .id_6(id_0),
      .id_7(id_1),
      .id_8(id_0),
      .id_9(id_0 == 1),
      .id_10(id_1),
      .id_11(1'b0),
      .id_12(id_0),
      .id_13(1)
  );
  assign id_3 = 1'd0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    input tri id_3,
    output tri0 id_4,
    output tri0 id_5
    , id_10,
    input tri0 id_6
    , id_11,
    input wire id_7,
    input supply1 id_8
);
  wire id_12;
  module_0(
      id_7, id_2, id_7, id_4
  );
endmodule
