#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555557dd410 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x55555582f4b0_0 .var "address_data_in", 31 0;
v0x55555582f590_0 .net "address_data_out", 31 0, L_0x5555558448a0;  1 drivers
v0x55555582f660_0 .net "begin_transaction_out", 0 0, L_0x555555845800;  1 drivers
v0x55555582f760_0 .net "burst_size_out", 7 0, L_0x555555844f90;  1 drivers
v0x55555582f830_0 .var "busy_in", 0 0;
v0x55555582f920_0 .net "byte_enables_out", 3 0, L_0x555555844bc0;  1 drivers
v0x55555582f9f0_0 .var "clock", 0 0;
v0x55555582fae0_0 .var "data_valid_in", 0 0;
L_0x7551b2586b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555582fb80_0 .net "data_valid_out", 0 0, L_0x7551b2586b10;  1 drivers
v0x55555582fc50_0 .net "done", 0 0, L_0x555555841b70;  1 drivers
v0x55555582fd20_0 .var "end_transaction_in", 0 0;
v0x55555582fdf0_0 .net "end_transaction_out", 0 0, L_0x555555845c50;  1 drivers
v0x55555582fec0_0 .var "error_in", 0 0;
v0x55555582ff90_0 .var "granted", 0 0;
v0x555555830060_0 .net "read_n_write_out", 0 0, L_0x5555558453c0;  1 drivers
v0x555555830130_0 .net "request", 0 0, L_0x555555844450;  1 drivers
v0x555555830200_0 .net "result", 31 0, L_0x555555844060;  1 drivers
v0x5555558302d0_0 .var "s_ciN", 7 0;
v0x5555558303a0_0 .var "s_reset", 0 0;
v0x555555830470_0 .var "s_start", 0 0;
v0x555555830540_0 .var "s_valueA", 31 0;
v0x555555830610_0 .var "s_valueB", 31 0;
E_0x5555557d5df0 .event negedge, v0x55555580e140_0;
E_0x5555557d3c30 .event posedge, v0x55555582e310_0;
S_0x555555794020 .scope module, "DUT" "ramDmaCi" 2 29, 3 1 0, S_0x5555557dd410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 1 "granted";
    .port_info 9 /INPUT 32 "address_data_in";
    .port_info 10 /INPUT 1 "end_transaction_in";
    .port_info 11 /INPUT 1 "data_valid_in";
    .port_info 12 /INPUT 1 "busy_in";
    .port_info 13 /INPUT 1 "error_in";
    .port_info 14 /OUTPUT 1 "request";
    .port_info 15 /OUTPUT 32 "address_data_out";
    .port_info 16 /OUTPUT 4 "byte_enables_out";
    .port_info 17 /OUTPUT 8 "burst_size_out";
    .port_info 18 /OUTPUT 1 "read_n_write_out";
    .port_info 19 /OUTPUT 1 "begin_transaction_out";
    .port_info 20 /OUTPUT 1 "end_transaction_out";
    .port_info 21 /OUTPUT 1 "data_valid_out";
P_0x5555557dbf60 .param/l "ERROR" 1 3 91, C4<101>;
P_0x5555557dbfa0 .param/l "IDLE" 1 3 91, C4<000>;
P_0x5555557dbfe0 .param/l "READING" 1 3 91, C4<011>;
P_0x5555557dc020 .param/l "REQUEST" 1 3 91, C4<001>;
P_0x5555557dc060 .param/l "START_READ" 1 3 91, C4<010>;
P_0x5555557dc0a0 .param/l "customId" 0 3 2, C4<00001110>;
L_0x55555580d990 .functor AND 1, L_0x555555830820, L_0x555555840cc0, C4<1>, C4<1>;
L_0x55555580dcc0 .functor AND 1, L_0x55555580d990, L_0x555555840f10, C4<1>, C4<1>;
L_0x55555580dff0 .functor AND 1, L_0x55555580dcc0, L_0x555555840ab0, C4<1>, C4<1>;
L_0x55555580e4a0 .functor AND 1, L_0x555555830820, L_0x555555841230, C4<1>, C4<1>;
L_0x5555557f0e00 .functor NOT 1, L_0x5555558413f0, C4<0>, C4<0>, C4<0>;
L_0x5555557f2500 .functor AND 1, L_0x55555580e4a0, L_0x5555557f0e00, C4<1>, C4<1>;
L_0x5555557f42f0 .functor AND 1, L_0x5555557f2500, L_0x555555840ab0, C4<1>, C4<1>;
L_0x555555841620 .functor AND 1, L_0x555555830820, L_0x555555840ab0, C4<1>, C4<1>;
L_0x555555841930 .functor NOT 1, v0x55555582f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x555555841a30 .functor NOT 1, L_0x5555557f42f0, C4<0>, C4<0>, C4<0>;
L_0x555555841b00 .functor AND 1, L_0x555555830820, L_0x555555841a30, C4<1>, C4<1>;
L_0x555555841b70 .functor OR 1, v0x55555582e0d0_0, L_0x555555841b00, C4<0>, C4<0>;
L_0x555555841cf0 .functor AND 1, L_0x555555830820, L_0x555555840ab0, C4<1>, C4<1>;
L_0x555555841e00 .functor NOT 1, L_0x555555841d60, C4<0>, C4<0>, C4<0>;
L_0x555555841c80 .functor AND 1, L_0x555555841cf0, L_0x555555841e00, C4<1>, C4<1>;
L_0x7551b2586018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x555555828570_0 .net/2u *"_ivl_0", 7 0, L_0x7551b2586018;  1 drivers
L_0x7551b25860a8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555828670_0 .net/2u *"_ivl_10", 18 0, L_0x7551b25860a8;  1 drivers
v0x555555828750_0 .net *"_ivl_101", 2 0, L_0x5555558429e0;  1 drivers
L_0x7551b2586408 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555828810_0 .net/2u *"_ivl_102", 2 0, L_0x7551b2586408;  1 drivers
v0x5555558288f0_0 .net *"_ivl_104", 0 0, L_0x555555842b70;  1 drivers
v0x5555558289b0_0 .net *"_ivl_106", 31 0, L_0x555555842ce0;  1 drivers
L_0x7551b2586450 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555828a90_0 .net *"_ivl_109", 23 0, L_0x7551b2586450;  1 drivers
v0x555555828b70_0 .net *"_ivl_111", 2 0, L_0x555555842ed0;  1 drivers
L_0x7551b2586498 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555555828c50_0 .net/2u *"_ivl_112", 2 0, L_0x7551b2586498;  1 drivers
v0x555555828d30_0 .net *"_ivl_114", 0 0, L_0x5555558430b0;  1 drivers
v0x555555828df0_0 .net *"_ivl_116", 31 0, L_0x555555843300;  1 drivers
L_0x7551b25864e0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555828ed0_0 .net *"_ivl_119", 29 0, L_0x7551b25864e0;  1 drivers
L_0x7551b2586528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555828fb0_0 .net/2u *"_ivl_120", 31 0, L_0x7551b2586528;  1 drivers
v0x555555829090_0 .net *"_ivl_122", 31 0, L_0x555555843420;  1 drivers
v0x555555829170_0 .net *"_ivl_124", 31 0, L_0x5555558436d0;  1 drivers
v0x555555829250_0 .net *"_ivl_126", 31 0, L_0x555555843860;  1 drivers
v0x555555829330_0 .net *"_ivl_128", 31 0, L_0x555555843af0;  1 drivers
v0x555555829410_0 .net *"_ivl_130", 31 0, L_0x555555843c80;  1 drivers
L_0x7551b2586570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558294f0_0 .net/2u *"_ivl_132", 31 0, L_0x7551b2586570;  1 drivers
v0x5555558295d0_0 .net *"_ivl_134", 31 0, L_0x555555843ed0;  1 drivers
L_0x7551b25865b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555558296b0_0 .net/2u *"_ivl_138", 2 0, L_0x7551b25865b8;  1 drivers
v0x555555829790_0 .net *"_ivl_140", 0 0, L_0x555555844360;  1 drivers
L_0x7551b2586600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555829850_0 .net/2u *"_ivl_142", 0 0, L_0x7551b2586600;  1 drivers
L_0x7551b2586648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555829930_0 .net/2u *"_ivl_144", 0 0, L_0x7551b2586648;  1 drivers
L_0x7551b2586690 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555829a10_0 .net/2u *"_ivl_148", 2 0, L_0x7551b2586690;  1 drivers
v0x555555829af0_0 .net *"_ivl_15", 2 0, L_0x555555840c20;  1 drivers
v0x555555829bd0_0 .net *"_ivl_150", 0 0, L_0x555555844760;  1 drivers
L_0x7551b25866d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555829c90_0 .net/2u *"_ivl_152", 31 0, L_0x7551b25866d8;  1 drivers
L_0x7551b2586720 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555829d70_0 .net/2u *"_ivl_156", 2 0, L_0x7551b2586720;  1 drivers
v0x555555829e50_0 .net *"_ivl_158", 0 0, L_0x555555844ad0;  1 drivers
L_0x7551b25860f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555829f10_0 .net/2u *"_ivl_16", 2 0, L_0x7551b25860f0;  1 drivers
L_0x7551b2586768 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555555829ff0_0 .net/2u *"_ivl_160", 3 0, L_0x7551b2586768;  1 drivers
L_0x7551b25867b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55555582a0d0_0 .net/2u *"_ivl_162", 3 0, L_0x7551b25867b0;  1 drivers
L_0x7551b25867f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555582a1b0_0 .net/2u *"_ivl_166", 2 0, L_0x7551b25867f8;  1 drivers
v0x55555582a290_0 .net *"_ivl_168", 0 0, L_0x555555844ef0;  1 drivers
L_0x7551b2586840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555582a350_0 .net/2u *"_ivl_170", 7 0, L_0x7551b2586840;  1 drivers
L_0x7551b2586888 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555582a430_0 .net/2u *"_ivl_174", 2 0, L_0x7551b2586888;  1 drivers
v0x55555582a510_0 .net *"_ivl_176", 0 0, L_0x5555558452d0;  1 drivers
L_0x7551b25868d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555582a5d0_0 .net/2u *"_ivl_178", 0 0, L_0x7551b25868d0;  1 drivers
v0x55555582a6b0_0 .net *"_ivl_18", 0 0, L_0x555555840cc0;  1 drivers
L_0x7551b2586918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555582a770_0 .net/2u *"_ivl_180", 0 0, L_0x7551b2586918;  1 drivers
L_0x7551b2586960 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555582a850_0 .net/2u *"_ivl_184", 2 0, L_0x7551b2586960;  1 drivers
v0x55555582a930_0 .net *"_ivl_186", 0 0, L_0x555555845710;  1 drivers
L_0x7551b25869a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555582a9f0_0 .net/2u *"_ivl_188", 0 0, L_0x7551b25869a8;  1 drivers
L_0x7551b25869f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555582aad0_0 .net/2u *"_ivl_190", 0 0, L_0x7551b25869f0;  1 drivers
L_0x7551b2586a38 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55555582abb0_0 .net/2u *"_ivl_194", 2 0, L_0x7551b2586a38;  1 drivers
v0x55555582ac90_0 .net *"_ivl_196", 0 0, L_0x555555845b60;  1 drivers
L_0x7551b2586a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555582ad50_0 .net/2u *"_ivl_198", 0 0, L_0x7551b2586a80;  1 drivers
v0x55555582ae30_0 .net *"_ivl_2", 0 0, L_0x5555558306b0;  1 drivers
v0x55555582aef0_0 .net *"_ivl_20", 0 0, L_0x55555580d990;  1 drivers
L_0x7551b2586ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555582afd0_0 .net/2u *"_ivl_200", 0 0, L_0x7551b2586ac8;  1 drivers
v0x55555582b0b0_0 .net *"_ivl_23", 0 0, L_0x555555840f10;  1 drivers
v0x55555582b190_0 .net *"_ivl_24", 0 0, L_0x55555580dcc0;  1 drivers
v0x55555582b270_0 .net *"_ivl_29", 2 0, L_0x5555558410f0;  1 drivers
L_0x7551b2586138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55555582b350_0 .net/2u *"_ivl_30", 2 0, L_0x7551b2586138;  1 drivers
v0x55555582b430_0 .net *"_ivl_32", 0 0, L_0x555555841230;  1 drivers
v0x55555582b4f0_0 .net *"_ivl_34", 0 0, L_0x55555580e4a0;  1 drivers
v0x55555582b5d0_0 .net *"_ivl_37", 0 0, L_0x5555558413f0;  1 drivers
v0x55555582b6b0_0 .net *"_ivl_38", 0 0, L_0x5555557f0e00;  1 drivers
L_0x7551b2586060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555582b790_0 .net/2u *"_ivl_4", 0 0, L_0x7551b2586060;  1 drivers
v0x55555582b870_0 .net *"_ivl_40", 0 0, L_0x5555557f2500;  1 drivers
v0x55555582b950_0 .net *"_ivl_44", 0 0, L_0x555555841620;  1 drivers
v0x55555582ba30_0 .net *"_ivl_47", 8 0, L_0x5555558416e0;  1 drivers
L_0x7551b2586180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55555582bb10_0 .net/2u *"_ivl_48", 8 0, L_0x7551b2586180;  1 drivers
v0x55555582bbf0_0 .net *"_ivl_60", 0 0, L_0x555555841a30;  1 drivers
v0x55555582bcd0_0 .net *"_ivl_62", 0 0, L_0x555555841b00;  1 drivers
v0x55555582bdb0_0 .net *"_ivl_66", 0 0, L_0x555555841cf0;  1 drivers
v0x55555582be90_0 .net *"_ivl_69", 0 0, L_0x555555841d60;  1 drivers
v0x55555582bf70_0 .net *"_ivl_70", 0 0, L_0x555555841e00;  1 drivers
v0x55555582c050_0 .net *"_ivl_72", 0 0, L_0x555555841c80;  1 drivers
v0x55555582c130_0 .net *"_ivl_75", 2 0, L_0x555555841fe0;  1 drivers
L_0x7551b25862a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55555582c210_0 .net/2u *"_ivl_76", 2 0, L_0x7551b25862a0;  1 drivers
v0x55555582c2f0_0 .net *"_ivl_78", 0 0, L_0x555555842100;  1 drivers
v0x55555582c3b0_0 .net *"_ivl_81", 2 0, L_0x555555842240;  1 drivers
L_0x7551b25862e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555582c490_0 .net/2u *"_ivl_82", 2 0, L_0x7551b25862e8;  1 drivers
v0x55555582c570_0 .net *"_ivl_84", 0 0, L_0x555555842370;  1 drivers
v0x55555582c630_0 .net *"_ivl_86", 31 0, L_0x5555558424b0;  1 drivers
L_0x7551b2586330 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555582c710_0 .net *"_ivl_89", 22 0, L_0x7551b2586330;  1 drivers
v0x55555582c7f0_0 .net *"_ivl_9", 18 0, L_0x5555558309b0;  1 drivers
v0x55555582c8d0_0 .net *"_ivl_91", 2 0, L_0x555555842670;  1 drivers
L_0x7551b2586378 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55555582c9b0_0 .net/2u *"_ivl_92", 2 0, L_0x7551b2586378;  1 drivers
v0x55555582ca90_0 .net *"_ivl_94", 0 0, L_0x555555842740;  1 drivers
v0x55555582cb50_0 .net *"_ivl_96", 31 0, L_0x555555842580;  1 drivers
L_0x7551b25863c0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555582cc30_0 .net *"_ivl_99", 21 0, L_0x7551b25863c0;  1 drivers
v0x55555582cd10_0 .net "active", 0 0, L_0x555555830820;  1 drivers
v0x55555582cdd0_0 .net "address_A", 8 0, L_0x555555841780;  1 drivers
v0x55555582ce90_0 .net "address_data_in", 31 0, v0x55555582f4b0_0;  1 drivers
v0x55555582cf50_0 .net "address_data_out", 31 0, L_0x5555558448a0;  alias, 1 drivers
v0x55555582d030_0 .net "begin_transaction_out", 0 0, L_0x555555845800;  alias, 1 drivers
v0x55555582d0f0_0 .var "block_count", 9 0;
v0x55555582d1d0_0 .var "block_size", 9 0;
v0x55555582d2b0_0 .var "burst_count", 7 0;
v0x55555582d390_0 .var "burst_size", 7 0;
v0x55555582d470_0 .net "burst_size_out", 7 0, L_0x555555844f90;  alias, 1 drivers
v0x55555582d550_0 .var "bus_start_address", 31 0;
v0x55555582d630_0 .net "busy_in", 0 0, v0x55555582f830_0;  1 drivers
v0x55555582d6f0_0 .net "byte_enables_out", 3 0, L_0x555555844bc0;  alias, 1 drivers
v0x55555582d7d0_0 .net "ciN", 7 0, v0x5555558302d0_0;  1 drivers
v0x55555582d8b0_0 .net "clock", 0 0, v0x55555582f9f0_0;  1 drivers
v0x55555582d950_0 .var "control_register", 1 0;
v0x55555582da10_0 .net "data_out_A", 31 0, v0x5555557f4400_0;  1 drivers
v0x55555582dad0_0 .net "data_valid_in", 0 0, v0x55555582fae0_0;  1 drivers
v0x55555582db70_0 .net "data_valid_out", 0 0, L_0x7551b2586b10;  alias, 1 drivers
v0x55555582dc30_0 .net "done", 0 0, L_0x555555841b70;  alias, 1 drivers
v0x55555582dcf0_0 .net "end_transaction_in", 0 0, v0x55555582fd20_0;  1 drivers
v0x55555582ddb0_0 .net "end_transaction_out", 0 0, L_0x555555845c50;  alias, 1 drivers
v0x55555582de70_0 .net "error_in", 0 0, v0x55555582fec0_0;  1 drivers
v0x55555582df30_0 .net "granted", 0 0, v0x55555582ff90_0;  1 drivers
v0x55555582dff0_0 .var "memory_start_address", 8 0;
v0x55555582e0d0_0 .var "read_data_ready", 0 0;
v0x55555582e190_0 .net "read_enable", 0 0, L_0x5555557f42f0;  1 drivers
v0x55555582e250_0 .net "read_n_write_out", 0 0, L_0x5555558453c0;  alias, 1 drivers
v0x55555582e310_0 .net "request", 0 0, L_0x555555844450;  alias, 1 drivers
v0x55555582e3d0_0 .net "reset", 0 0, v0x5555558303a0_0;  1 drivers
v0x55555582e490_0 .net "result", 31 0, L_0x555555844060;  alias, 1 drivers
v0x55555582e570_0 .net "start", 0 0, v0x555555830470_0;  1 drivers
v0x55555582e630_0 .var "state", 2 0;
v0x55555582e710_0 .var "status_register", 1 0;
v0x55555582e7f0_0 .net "valueA", 31 0, v0x555555830540_0;  1 drivers
v0x55555582e8d0_0 .net "valueA_valid", 0 0, L_0x555555840ab0;  1 drivers
v0x55555582e990_0 .net "valueB", 31 0, v0x555555830610_0;  1 drivers
v0x55555582ea50_0 .net "write_enable", 0 0, L_0x55555580dff0;  1 drivers
L_0x5555558306b0 .cmp/eq 8, v0x5555558302d0_0, L_0x7551b2586018;
L_0x555555830820 .functor MUXZ 1, L_0x7551b2586060, v0x555555830470_0, L_0x5555558306b0, C4<>;
L_0x5555558309b0 .part v0x555555830540_0, 13, 19;
L_0x555555840ab0 .cmp/eq 19, L_0x5555558309b0, L_0x7551b25860a8;
L_0x555555840c20 .part v0x555555830540_0, 10, 3;
L_0x555555840cc0 .cmp/eq 3, L_0x555555840c20, L_0x7551b25860f0;
L_0x555555840f10 .part v0x555555830540_0, 9, 1;
L_0x5555558410f0 .part v0x555555830540_0, 10, 3;
L_0x555555841230 .cmp/eq 3, L_0x5555558410f0, L_0x7551b2586138;
L_0x5555558413f0 .part v0x555555830540_0, 9, 1;
L_0x5555558416e0 .part v0x555555830540_0, 0, 9;
L_0x555555841780 .functor MUXZ 9, L_0x7551b2586180, L_0x5555558416e0, L_0x555555841620, C4<>;
L_0x555555841d60 .part v0x555555830540_0, 9, 1;
L_0x555555841fe0 .part v0x555555830540_0, 10, 3;
L_0x555555842100 .cmp/eq 3, L_0x555555841fe0, L_0x7551b25862a0;
L_0x555555842240 .part v0x555555830540_0, 10, 3;
L_0x555555842370 .cmp/eq 3, L_0x555555842240, L_0x7551b25862e8;
L_0x5555558424b0 .concat [ 9 23 0 0], v0x55555582dff0_0, L_0x7551b2586330;
L_0x555555842670 .part v0x555555830540_0, 10, 3;
L_0x555555842740 .cmp/eq 3, L_0x555555842670, L_0x7551b2586378;
L_0x555555842580 .concat [ 10 22 0 0], v0x55555582d1d0_0, L_0x7551b25863c0;
L_0x5555558429e0 .part v0x555555830540_0, 10, 3;
L_0x555555842b70 .cmp/eq 3, L_0x5555558429e0, L_0x7551b2586408;
L_0x555555842ce0 .concat [ 8 24 0 0], v0x55555582d390_0, L_0x7551b2586450;
L_0x555555842ed0 .part v0x555555830540_0, 10, 3;
L_0x5555558430b0 .cmp/eq 3, L_0x555555842ed0, L_0x7551b2586498;
L_0x555555843300 .concat [ 2 30 0 0], v0x55555582e710_0, L_0x7551b25864e0;
L_0x555555843420 .functor MUXZ 32, L_0x7551b2586528, L_0x555555843300, L_0x5555558430b0, C4<>;
L_0x5555558436d0 .functor MUXZ 32, L_0x555555843420, L_0x555555842ce0, L_0x555555842b70, C4<>;
L_0x555555843860 .functor MUXZ 32, L_0x5555558436d0, L_0x555555842580, L_0x555555842740, C4<>;
L_0x555555843af0 .functor MUXZ 32, L_0x555555843860, L_0x5555558424b0, L_0x555555842370, C4<>;
L_0x555555843c80 .functor MUXZ 32, L_0x555555843af0, v0x55555582d550_0, L_0x555555842100, C4<>;
L_0x555555843ed0 .functor MUXZ 32, L_0x7551b2586570, v0x5555557f4400_0, v0x55555582e0d0_0, C4<>;
L_0x555555844060 .functor MUXZ 32, L_0x555555843ed0, L_0x555555843c80, L_0x555555841c80, C4<>;
L_0x555555844360 .cmp/eq 3, v0x55555582e630_0, L_0x7551b25865b8;
L_0x555555844450 .functor MUXZ 1, L_0x7551b2586648, L_0x7551b2586600, L_0x555555844360, C4<>;
L_0x555555844760 .cmp/eq 3, v0x55555582e630_0, L_0x7551b2586690;
L_0x5555558448a0 .functor MUXZ 32, L_0x7551b25866d8, v0x55555582d550_0, L_0x555555844760, C4<>;
L_0x555555844ad0 .cmp/eq 3, v0x55555582e630_0, L_0x7551b2586720;
L_0x555555844bc0 .functor MUXZ 4, L_0x7551b25867b0, L_0x7551b2586768, L_0x555555844ad0, C4<>;
L_0x555555844ef0 .cmp/eq 3, v0x55555582e630_0, L_0x7551b25867f8;
L_0x555555844f90 .functor MUXZ 8, L_0x7551b2586840, v0x55555582d390_0, L_0x555555844ef0, C4<>;
L_0x5555558452d0 .cmp/eq 3, v0x55555582e630_0, L_0x7551b2586888;
L_0x5555558453c0 .functor MUXZ 1, L_0x7551b2586918, L_0x7551b25868d0, L_0x5555558452d0, C4<>;
L_0x555555845710 .cmp/eq 3, v0x55555582e630_0, L_0x7551b2586960;
L_0x555555845800 .functor MUXZ 1, L_0x7551b25869f0, L_0x7551b25869a8, L_0x555555845710, C4<>;
L_0x555555845b60 .cmp/eq 3, v0x55555582e630_0, L_0x7551b2586a38;
L_0x555555845c50 .functor MUXZ 1, L_0x7551b2586ac8, L_0x7551b2586a80, L_0x555555845b60, C4<>;
S_0x5555557ba300 .scope module, "ssram" "dualPortSSRAM" 3 51, 4 1 0, S_0x555555794020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x555555772a30 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555555772a70 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x555555772ab0 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x55555580daa0_0 .net "addressA", 8 0, L_0x555555841780;  alias, 1 drivers
L_0x7551b2586210 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55555580ddd0_0 .net "addressB", 8 0, L_0x7551b2586210;  1 drivers
v0x55555580e140_0 .net "clockA", 0 0, v0x55555582f9f0_0;  alias, 1 drivers
v0x55555580e5b0_0 .net "clockB", 0 0, L_0x555555841930;  1 drivers
v0x5555557f0ed0_0 .net "dataInA", 31 0, v0x555555830610_0;  alias, 1 drivers
L_0x7551b2586258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555557f25d0_0 .net "dataInB", 31 0, L_0x7551b2586258;  1 drivers
v0x5555557f4400_0 .var "dataOutA", 31 0;
v0x5555558280b0_0 .var "dataOutB", 31 0;
v0x555555828190 .array "memoryContent", 511 0, 31 0;
v0x555555828250_0 .net "writeEnableA", 0 0, L_0x55555580dff0;  alias, 1 drivers
L_0x7551b25861c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555828310_0 .net "writeEnableB", 0 0, L_0x7551b25861c8;  1 drivers
E_0x5555557d3e90 .event posedge, v0x55555580e5b0_0;
E_0x555555784e20 .event posedge, v0x55555580e140_0;
S_0x55555582eda0 .scope autotask, "test" "test" 2 54, 2 54 0, S_0x5555557dd410;
 .timescale -12 -12;
v0x55555582ef50_0 .var "ciN", 7 0;
v0x55555582f030_0 .var "expDone", 0 0;
v0x55555582f0f0_0 .var "expRes", 31 0;
v0x55555582f1e0_0 .var "start", 0 0;
v0x55555582f2a0_0 .var "valA", 31 0;
v0x55555582f3d0_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x55555582f1e0_0;
    %store/vec4 v0x555555830470_0, 0, 1;
    %load/vec4 v0x55555582ef50_0;
    %store/vec4 v0x5555558302d0_0, 0, 8;
    %load/vec4 v0x55555582f2a0_0;
    %store/vec4 v0x555555830540_0, 0, 32;
    %load/vec4 v0x55555582f3d0_0;
    %store/vec4 v0x555555830610_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x55555582fc50_0;
    %load/vec4 v0x55555582f030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x555555830200_0;
    %load/vec4 v0x55555582f0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 67 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 68 "$display", "[PASSED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x555555830470_0, v0x5555558302d0_0, v0x555555830540_0, v0x555555830610_0, v0x55555582fc50_0, v0x55555582f030_0, v0x555555830200_0, v0x55555582f0f0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 72 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 73 "$display", "[FAILED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x555555830470_0, v0x5555558302d0_0, v0x555555830540_0, v0x555555830610_0, v0x55555582fc50_0, v0x55555582f030_0, v0x555555830200_0, v0x55555582f0f0_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 77 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x5555557ba300;
T_1 ;
    %wait E_0x555555784e20;
    %load/vec4 v0x55555580daa0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555555828190, 4;
    %assign/vec4 v0x5555557f4400_0, 0;
    %load/vec4 v0x555555828250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5555557f0ed0_0;
    %load/vec4 v0x55555580daa0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555555828190, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555557ba300;
T_2 ;
    %wait E_0x5555557d3e90;
    %load/vec4 v0x55555580ddd0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555555828190, 4;
    %assign/vec4 v0x5555558280b0_0, 0;
    %load/vec4 v0x555555828310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5555557f25d0_0;
    %load/vec4 v0x55555580ddd0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555555828190, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555555794020;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582d550_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55555582dff0_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55555582d1d0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555582d390_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555582e710_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555582d950_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555582e630_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55555582d0f0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555582d2b0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x555555794020;
T_4 ;
    %wait E_0x555555784e20;
    %load/vec4 v0x55555582e190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555582e0d0_0, 0;
T_4.0 ;
    %load/vec4 v0x55555582dc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555582e0d0_0, 0;
T_4.2 ;
    %load/vec4 v0x55555582cd10_0;
    %load/vec4 v0x55555582e8d0_0;
    %and;
    %load/vec4 v0x55555582e7f0_0;
    %parti/s 1, 9, 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55555582e7f0_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x55555582e990_0;
    %assign/vec4 v0x55555582d550_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0x55555582e990_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x55555582dff0_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x55555582e990_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x55555582d1d0_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x55555582e990_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55555582d390_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x55555582e630_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.13, 4;
    %load/vec4 v0x55555582e990_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x55555582d950_0, 0;
T_4.13 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555555794020;
T_5 ;
    %wait E_0x555555784e20;
    %load/vec4 v0x55555582e630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555582e630_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x55555582d950_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55555582d1d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %load/vec4 v0x55555582e630_0;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %assign/vec4 v0x55555582e630_0, 0;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x55555582df30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0x55555582e630_0;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %assign/vec4 v0x55555582e630_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55555582e630_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x55555582de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55555582e630_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x55555582d2b0_0;
    %load/vec4 v0x55555582d390_0;
    %addi 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55555582dcf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x55555582d0f0_0;
    %load/vec4 v0x55555582d1d0_0;
    %cmp/e;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555582e630_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555582e630_0, 0;
T_5.16 ;
T_5.13 ;
T_5.12 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555582e630_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555555794020;
T_6 ;
    %wait E_0x555555784e20;
    %load/vec4 v0x55555582e630_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55555582dad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55555582d0f0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55555582d0f0_0, 0;
    %load/vec4 v0x55555582d2b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55555582d2b0_0, 0;
    %load/vec4 v0x55555582d550_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55555582d550_0, 0;
    %load/vec4 v0x55555582dff0_0;
    %addi 4, 0, 9;
    %assign/vec4 v0x55555582dff0_0, 0;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55555582e630_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55555582d2b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55555582d0f0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55555582d2b0_0, 0;
T_6.5 ;
T_6.1 ;
    %load/vec4 v0x55555582e630_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555582e710_0, 4, 5;
    %load/vec4 v0x55555582e630_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v0x55555582e630_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_6.10, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.11, 9;
T_6.10 ; End of true expr.
    %load/vec4 v0x55555582e710_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_6.11, 9;
 ; End of false expr.
    %blend;
T_6.11;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555582e710_0, 4, 5;
    %load/vec4 v0x55555582e630_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555582d950_0, 0;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5555557dd410;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555830470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558303a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555558302d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582ff90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f4b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fec0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5555557dd410;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f9f0_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x55555582f9f0_0;
    %inv;
    %store/vec4 v0x55555582f9f0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x5555557dd410;
T_9 ;
    %vpi_call 2 82 "$dumpfile", "dma_signals.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555555794020 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5555557dd410;
T_10 ;
    %vpi_call 2 88 "$display", "Activation" {0 0 0};
    %alloc S_0x55555582eda0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %vpi_call 2 94 "$display", "Write/read address 0" {0 0 0};
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %vpi_call 2 103 "$display", "Write/read address 0x37" {0 0 0};
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %vpi_call 2 112 "$display", "Bus start address" {0 0 0};
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %vpi_call 2 121 "$display", "Memory start address" {0 0 0};
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %vpi_call 2 130 "$display", "Block size" {0 0 0};
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %vpi_call 2 139 "$display", "Burst size" {0 0 0};
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %alloc S_0x55555582eda0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f1e0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555582ef50_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x55555582f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582f030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555582f0f0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555582eda0;
    %join;
    %free S_0x55555582eda0;
    %wait E_0x5555557d5df0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555558302d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555830470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555557d5df0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555558302d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555830470_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %wait E_0x5555557d5df0;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %wait E_0x5555557d5df0;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %wait E_0x5555557d5df0;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %wait E_0x5555557d5df0;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %wait E_0x5555557d5df0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555558302d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555830470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %load/vec4 v0x555555830130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %wait E_0x5555557d3c30;
T_10.2 ;
    %pushi/vec4 2, 0, 32;
T_10.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.5, 5;
    %jmp/1 T_10.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555557d5df0;
    %jmp T_10.4;
T_10.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582ff90_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582ff90_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555557d5df0;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555557d5df0;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.11, 5;
    %jmp/1 T_10.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555557d5df0;
    %jmp T_10.10;
T_10.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582fd20_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fd20_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.13, 5;
    %jmp/1 T_10.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555555830130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %wait E_0x5555557d3c30;
T_10.14 ;
    %pushi/vec4 2, 0, 32;
T_10.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.17, 5;
    %jmp/1 T_10.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555557d5df0;
    %jmp T_10.16;
T_10.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582ff90_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582ff90_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_10.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.19, 5;
    %jmp/1 T_10.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555557d5df0;
    %jmp T_10.18;
T_10.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582fd20_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fd20_0, 0, 1;
    %jmp T_10.12;
T_10.13 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555558302d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555830470_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %wait E_0x5555557d5df0;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %wait E_0x5555557d5df0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555558302d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555830470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555830540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555830610_0, 0, 32;
    %load/vec4 v0x555555830130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %wait E_0x5555557d3c30;
T_10.20 ;
    %pushi/vec4 2, 0, 32;
T_10.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.23, 5;
    %jmp/1 T_10.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555557d5df0;
    %jmp T_10.22;
T_10.23 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582ff90_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582ff90_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.25, 5;
    %jmp/1 T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555557d5df0;
    %jmp T_10.24;
T_10.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555582fec0_0, 0, 1;
    %wait E_0x5555557d5df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555582fec0_0, 0, 1;
    %wait E_0x5555557d5df0;
    %delay 20, 0;
    %vpi_call 2 273 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
