{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542249705907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542249705914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 20:41:45 2018 " "Processing started: Wed Nov 14 20:41:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542249705914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249705914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2pt2 -c ex2pt2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2pt2 -c ex2pt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249705914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542249706509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542249706509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-Behavioral " "Found design unit 1: led-Behavioral" {  } { { "led.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/led.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715946 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249715946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "output_files/final.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX2/output_files/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249715948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/to7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/to7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 to7s-Behavioral " "Found design unit 1: to7s-Behavioral" {  } { { "output_files/to7s.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/output_files/to7s.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715952 ""} { "Info" "ISGN_ENTITY_NAME" "1 to7s " "Found entity 1: to7s" {  } { { "output_files/to7s.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/output_files/to7s.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249715952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digital_clock_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_clock_top-rtl " "Found design unit 1: digital_clock_top-rtl" {  } { { "digital_clock_top.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/digital_clock_top.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715955 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_clock_top " "Found entity 1: digital_clock_top" {  } { { "digital_clock_top.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/digital_clock_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249715955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cycles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cycles-Behavioral " "Found design unit 1: cycles-Behavioral" {  } { { "cycles.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/cycles.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715958 ""} { "Info" "ISGN_ENTITY_NAME" "1 cycles " "Found entity 1: cycles" {  } { { "cycles.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/cycles.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249715958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num-Behavioral " "Found design unit 1: num-Behavioral" {  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715961 ""} { "Info" "ISGN_ENTITY_NAME" "1 num " "Found entity 1: num" {  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249715961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deb-rtl " "Found design unit 1: deb-rtl" {  } { { "deb.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/deb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715965 ""} { "Info" "ISGN_ENTITY_NAME" "1 deb " "Found entity 1: deb" {  } { { "deb.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/deb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249715965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock_top1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digital_clock_top1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_clock_top1s-rtl " "Found design unit 1: digital_clock_top1s-rtl" {  } { { "digital_clock_top1s.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/digital_clock_top1s.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715968 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_clock_top1s " "Found entity 1: digital_clock_top1s" {  } { { "digital_clock_top1s.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/digital_clock_top1s.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249715968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clocksec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digital_clocksec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_clocksec-rtl " "Found design unit 1: digital_clocksec-rtl" {  } { { "digital_clocksec.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/digital_clocksec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715971 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_clocksec " "Found entity 1: digital_clocksec" {  } { { "digital_clocksec.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/digital_clocksec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542249715971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249715971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542249716018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to7s to7s:inst3 " "Elaborating entity \"to7s\" for hierarchy \"to7s:inst3\"" {  } { { "output_files/final.bdf" "inst3" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX2/output_files/final.bdf" { { 88 680 840 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542249716020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycles cycles:inst5 " "Elaborating entity \"cycles\" for hierarchy \"cycles:inst5\"" {  } { { "output_files/final.bdf" "inst5" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX2/output_files/final.bdf" { { 296 384 544 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542249716022 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reactivar cycles.vhd(39) " "VHDL Process Statement warning at cycles.vhd(39): signal \"reactivar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cycles.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/cycles.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542249716023 "|final|cycles:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "primero cycles.vhd(17) " "VHDL Process Statement warning at cycles.vhd(17): inferring latch(es) for signal or variable \"primero\", which holds its previous value in one or more paths through the process" {  } { { "cycles.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/cycles.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542249716023 "|final|cycles:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "primero cycles.vhd(17) " "Inferred latch for \"primero\" at cycles.vhd(17)" {  } { { "cycles.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/cycles.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249716023 "|final|cycles:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_clock_top digital_clock_top:inst6 " "Elaborating entity \"digital_clock_top\" for hierarchy \"digital_clock_top:inst6\"" {  } { { "output_files/final.bdf" "inst6" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX2/output_files/final.bdf" { { 296 168 312 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542249716024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num num:inst7 " "Elaborating entity \"num\" for hierarchy \"num:inst7\"" {  } { { "output_files/final.bdf" "inst7" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX2/output_files/final.bdf" { { -64 448 624 16 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542249716025 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp num.vhd(13) " "VHDL Process Statement warning at num.vhd(13): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542249716026 "|final|num:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] num.vhd(13) " "Inferred latch for \"temp\[0\]\" at num.vhd(13)" {  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249716026 "|final|num:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] num.vhd(13) " "Inferred latch for \"temp\[1\]\" at num.vhd(13)" {  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249716026 "|final|num:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] num.vhd(13) " "Inferred latch for \"temp\[2\]\" at num.vhd(13)" {  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249716026 "|final|num:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] num.vhd(13) " "Inferred latch for \"temp\[3\]\" at num.vhd(13)" {  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249716026 "|final|num:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] num.vhd(13) " "Inferred latch for \"temp\[4\]\" at num.vhd(13)" {  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249716026 "|final|num:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst " "Elaborating entity \"led\" for hierarchy \"led:inst\"" {  } { { "output_files/final.bdf" "inst" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX2/output_files/final.bdf" { { 80 208 368 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542249716027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_clocksec digital_clocksec:inst8 " "Elaborating entity \"digital_clocksec\" for hierarchy \"digital_clocksec:inst8\"" {  } { { "output_files/final.bdf" "inst8" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX2/output_files/final.bdf" { { 128 48 192 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542249716029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num:inst7\|temp\[0\] " "Latch num:inst7\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led:inst\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal led:inst\|count\[0\]" {  } { { "led.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/led.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542249716410 ""}  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542249716410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num:inst7\|temp\[1\] " "Latch num:inst7\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led:inst\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal led:inst\|count\[1\]" {  } { { "led.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/led.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542249716410 ""}  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542249716410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num:inst7\|temp\[2\] " "Latch num:inst7\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led:inst\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal led:inst\|count\[2\]" {  } { { "led.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/led.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542249716410 ""}  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542249716410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num:inst7\|temp\[3\] " "Latch num:inst7\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led:inst\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal led:inst\|count\[3\]" {  } { { "led.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/led.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542249716410 ""}  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542249716410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num:inst7\|temp\[4\] " "Latch num:inst7\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led:inst\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal led:inst\|count\[4\]" {  } { { "led.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/led.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542249716410 ""}  } { { "num.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/num.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542249716410 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cycles.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/cycles.vhd" 32 -1 0 } } { "led.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX2/led.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1542249716411 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1542249716411 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542249716489 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542249716952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542249717055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542249717055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542249717091 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542249717091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542249717091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542249717091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542249717105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 20:41:57 2018 " "Processing ended: Wed Nov 14 20:41:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542249717105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542249717105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542249717105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542249717105 ""}
