   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3	@ Tag_ABI_HardFP_use
   4              		.eabi_attribute 28, 1	@ Tag_ABI_VFP_args
   5              		.fpu vfp
   6              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   7              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   8              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   9              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
  10              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
  11              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  12              		.eabi_attribute 30, 6	@ Tag_ABI_optimization_goals
  13              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  14              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  15              		.file	"stm32f4xx_rcc.c"
  16              	@ GNU C (Sourcery CodeBench Lite 2014.05-28) version 4.8.3 20140320 (prerelease) (arm-none-eabi)
  17              	@	compiled by GNU C version 4.7.2, GMP version 5.0.5, MPFR version 3.1.1-p2, MPC version 1.0.1
  18              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  19              	@ options passed: 
  20              	@ -I /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world
  21              	@ -I /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src
  22              	@ -I /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/project
  23              	@ -I /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core
  24              	@ -I /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device
  25              	@ -imultilib thumb2
  26              	@ -iprefix /opt/toolchains/eabi/arm-2014.05/bin/../lib/gcc/arm-none-eabi/4.8.3/
  27              	@ -isysroot /opt/toolchains/eabi/arm-2014.05/bin/../arm-none-eabi
  28              	@ -MMD /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/build/stm32f4xx_rcc.d
  29              	@ -MF /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/build/.dep/stm32f4xx_rc
  30              	@ -MP
  31              	@ -MQ /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/build/stm32f4xx_rcc.o
  32              	@ -D__USES_INITFINI__ -D USE_STDPERIPH_DRIVER -D STM32F4XX
  33              	@ -D __CS_SOURCERYGXX_MAJ__=2014 -D __CS_SOURCERYGXX_MIN__=5
  34              	@ -D __CS_SOURCERYGXX_REV__=28
  35              	@ /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.
  36              	@ -mcpu=cortex-m4 -mtune=cortex-m4 -mfloat-abi=hard -mthumb -mapcs-frame
  37              	@ -auxbase-strip /home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/build/stm32f
  38              	@ -g -O0 -Wall -Wstrict-prototypes -fverbose-asm
  39              	@ options enabled:  -faggressive-loop-optimizations -fauto-inc-dec
  40              	@ -fbranch-count-reg -fcommon -fdelete-null-pointer-checks -fdwarf2-cfi-asm
  41              	@ -fearly-inlining -feliminate-unused-debug-types -ffunction-cse -fgcse-lm
  42              	@ -fgnu-runtime -fident -finline-atomics -fira-hoist-pressure
  43              	@ -fira-share-save-slots -fira-share-spill-slots -fivopts
  44              	@ -fkeep-static-consts -fleading-underscore -fmath-errno
  45              	@ -fmerge-debug-strings -fmove-loop-invariants -fpeephole
  46              	@ -fprefetch-loop-arrays -freg-struct-return
  47              	@ -fsched-critical-path-heuristic -fsched-dep-count-heuristic
  48              	@ -fsched-group-heuristic -fsched-interblock -fsched-last-insn-heuristic
  49              	@ -fsched-rank-heuristic -fsched-spec -fsched-spec-insn-heuristic
  50              	@ -fsched-stalled-insns-dep -fshow-column -fsigned-zeros
  51              	@ -fsplit-ivs-in-unroller -fstrict-volatile-bitfields -fsync-libcalls
  52              	@ -ftrapping-math -ftree-coalesce-vars -ftree-cselim -ftree-forwprop
  53              	@ -ftree-loop-if-convert -ftree-loop-im -ftree-loop-ivcanon
  54              	@ -ftree-loop-optimize -ftree-parallelize-loops= -ftree-phiprop -ftree-pta
  55              	@ -ftree-reassoc -ftree-scev-cprop -ftree-slp-vectorize
  56              	@ -ftree-vect-loop-version -funit-at-a-time -fverbose-asm
  57              	@ -fzero-initialized-in-bss -mlittle-endian -msched-prolog -mthumb
  58              	@ -munaligned-access -mvectorize-with-neon-quad
  59              	
  60              		.text
  61              	.Ltext0:
  62              		.cfi_sections	.debug_frame
  63              		.data
  64              		.align	2
  67              	APBAHBPrescTable:
  68 0000 00       		.byte	0
  69 0001 00       		.byte	0
  70 0002 00       		.byte	0
  71 0003 00       		.byte	0
  72 0004 01       		.byte	1
  73 0005 02       		.byte	2
  74 0006 03       		.byte	3
  75 0007 04       		.byte	4
  76 0008 01       		.byte	1
  77 0009 02       		.byte	2
  78 000a 03       		.byte	3
  79 000b 04       		.byte	4
  80 000c 06       		.byte	6
  81 000d 07       		.byte	7
  82 000e 08       		.byte	8
  83 000f 09       		.byte	9
  84              		.text
  85              		.align	2
  86              		.global	RCC_DeInit
  87              		.thumb
  88              		.thumb_func
  90              	RCC_DeInit:
  91              	.LFB110:
  92              		.file 1 "/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f
   1:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
   2:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   ******************************************************************************
   3:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @version V1.0.0
   6:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @date    30-September-2011
   7:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *
  14:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *  @verbatim
  15:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *               
  16:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          ===================================================================
  17:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          ===================================================================
  19:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *    
  20:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
  23:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *        
  30:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
  31:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
  37:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                        
  39:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *  @endverbatim
  40:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *    
  41:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   ******************************************************************************
  42:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @attention
  43:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *
  44:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  45:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  46:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  47:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  48:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  49:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  50:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *
  51:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  52:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   ******************************************************************************
  53:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
  54:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
  55:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  56:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  57:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
  58:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  59:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @{
  60:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
  61:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
  62:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC 
  63:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  64:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @{
  65:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */ 
  66:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
  67:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  68:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  69:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  70:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  71:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  72:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  73:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  74:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  75:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  76:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  77:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  78:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  79:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  80:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  81:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  82:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  83:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  84:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  85:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
  86:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  87:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  88:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  89:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  90:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  91:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
  92:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  93:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
  94:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
  95:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
  96:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  97:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
  98:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
  99:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 100:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 101:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 102:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 103:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 104:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 105:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 106:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 107:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 108:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 109:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 110:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 111:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 112:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 113:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 114:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 115:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 116:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 117:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 118:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 119:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 120:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 121:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 122:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* BDCR register base address */
 123:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 124:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 125:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 126:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 127:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 128:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 129:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 131:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 132:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 133:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @{
 134:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */ 
 135:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 136:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 137:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 138:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  *
 139:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** @verbatim   
 140:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================
 141:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 142:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================  
 143:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 144:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 145:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 146:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   
 147:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 148:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      the PLL as System clock source.
 149:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 150:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 151:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      clock source.
 152:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 153:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 154:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 155:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 156:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 157:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 158:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 159:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 160:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 161:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 162:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 163:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 164:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 165:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   
 166:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 167:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 168:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 169:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 170:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      exception vector.   
 171:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 172:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 173:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 174:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 175:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 176:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 177:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 178:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** @endverbatim
 179:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @{
 180:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 181:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 182:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 183:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 184:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 185:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 186:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 187:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 188:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 189:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 190:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 191:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 192:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 193:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  None
 194:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 195:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 196:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 197:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
  93              		.loc 1 197 0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 1, uses_anonymous_args = 0
  97              		@ link register save eliminated.
  98 0000 80B4     		push	{r7}	@
  99              		.cfi_def_cfa_offset 4
 100              		.cfi_offset 7, -4
 101 0002 00AF     		add	r7, sp, #0	@,,
 102              		.cfi_def_cfa_register 7
 198:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Set HSION bit */
 199:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
 103              		.loc 1 199 0
 104 0004 4FF46053 		mov	r3, #14336	@ D.7894,
 105 0008 C4F20203 		movt	r3, 16386	@ D.7894,
 106 000c 4FF46052 		mov	r2, #14336	@ D.7894,
 107 0010 C4F20202 		movt	r2, 16386	@ D.7894,
 108 0014 1268     		ldr	r2, [r2]	@ D.7895, _2->CR
 109 0016 42F00102 		orr	r2, r2, #1	@ D.7895, D.7895,
 110 001a 1A60     		str	r2, [r3]	@ D.7895, _1->CR
 200:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 201:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 202:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
 111              		.loc 1 202 0
 112 001c 4FF46053 		mov	r3, #14336	@ D.7894,
 113 0020 C4F20203 		movt	r3, 16386	@ D.7894,
 114 0024 0022     		movs	r2, #0	@ tmp125,
 115 0026 9A60     		str	r2, [r3, #8]	@ tmp125, _5->CFGR
 203:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 204:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 205:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 116              		.loc 1 205 0
 117 0028 4FF46053 		mov	r3, #14336	@ D.7894,
 118 002c C4F20203 		movt	r3, 16386	@ D.7894,
 119 0030 4FF46052 		mov	r2, #14336	@ D.7894,
 120 0034 C4F20202 		movt	r2, 16386	@ D.7894,
 121 0038 1268     		ldr	r2, [r2]	@ D.7895, _7->CR
 122 003a 22F08472 		bic	r2, r2, #17301504	@ D.7895, D.7895,
 123 003e 22F48032 		bic	r2, r2, #65536	@ D.7895, D.7895,
 124 0042 1A60     		str	r2, [r3]	@ D.7895, _6->CR
 206:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 207:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 208:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
 125              		.loc 1 208 0
 126 0044 4FF46053 		mov	r3, #14336	@ D.7894,
 127 0048 C4F20203 		movt	r3, 16386	@ D.7894,
 128 004c 43F21002 		movw	r2, #12304	@ tmp126,
 129 0050 C2F20042 		movt	r2, 9216	@ tmp126,
 130 0054 5A60     		str	r2, [r3, #4]	@ tmp126, _10->PLLCFGR
 209:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 210:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 211:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 131              		.loc 1 211 0
 132 0056 4FF46053 		mov	r3, #14336	@ D.7894,
 133 005a C4F20203 		movt	r3, 16386	@ D.7894,
 134 005e 4FF46052 		mov	r2, #14336	@ D.7894,
 135 0062 C4F20202 		movt	r2, 16386	@ D.7894,
 136 0066 1268     		ldr	r2, [r2]	@ D.7895, _12->CR
 137 0068 22F48022 		bic	r2, r2, #262144	@ D.7895, D.7895,
 138 006c 1A60     		str	r2, [r3]	@ D.7895, _11->CR
 212:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 213:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 214:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
 139              		.loc 1 214 0
 140 006e 4FF46053 		mov	r3, #14336	@ D.7894,
 141 0072 C4F20203 		movt	r3, 16386	@ D.7894,
 142 0076 0022     		movs	r2, #0	@ tmp127,
 143 0078 DA60     		str	r2, [r3, #12]	@ tmp127, _15->CIR
 215:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 144              		.loc 1 215 0
 145 007a BD46     		mov	sp, r7	@,
 146              		@ sp needed	@
 147 007c 5DF8047B 		ldr	r7, [sp], #4	@,
 148 0080 7047     		bx	lr	@
 149              		.cfi_endproc
 150              	.LFE110:
 152 0082 00BF     		.align	2
 153              		.global	RCC_HSEConfig
 154              		.thumb
 155              		.thumb_func
 157              	RCC_HSEConfig:
 158              	.LFB111:
 216:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 217:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 218:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 219:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 220:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 221:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 222:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 223:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 224:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 225:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 226:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 227:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 228:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         function.    
 229:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 230:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 231:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 232:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 233:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 234:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 235:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 236:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 237:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 238:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 159              		.loc 1 238 0
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 8
 162              		@ frame_needed = 1, uses_anonymous_args = 0
 163              		@ link register save eliminated.
 164 0084 80B4     		push	{r7}	@
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 7, -4
 167 0086 83B0     		sub	sp, sp, #12	@,,
 168              		.cfi_def_cfa_offset 16
 169 0088 00AF     		add	r7, sp, #0	@,,
 170              		.cfi_def_cfa_register 7
 171 008a 0346     		mov	r3, r0	@ tmp112, RCC_HSE
 172 008c FB71     		strb	r3, [r7, #7]	@ tmp113, RCC_HSE
 239:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 240:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 241:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 242:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 243:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 173              		.loc 1 243 0
 174 008e 43F60203 		movw	r3, #14338	@ D.7896,
 175 0092 C4F20203 		movt	r3, 16386	@ D.7896,
 176 0096 0022     		movs	r2, #0	@ tmp114,
 177 0098 1A70     		strb	r2, [r3]	@ tmp115, *_1
 244:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 245:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 246:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 178              		.loc 1 246 0
 179 009a 43F60203 		movw	r3, #14338	@ D.7896,
 180 009e C4F20203 		movt	r3, 16386	@ D.7896,
 181 00a2 FA79     		ldrb	r2, [r7, #7]	@ tmp116, RCC_HSE
 182 00a4 1A70     		strb	r2, [r3]	@ tmp116, *_2
 247:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 183              		.loc 1 247 0
 184 00a6 0C37     		adds	r7, r7, #12	@,,
 185 00a8 BD46     		mov	sp, r7	@,
 186              		@ sp needed	@
 187 00aa 5DF8047B 		ldr	r7, [sp], #4	@,
 188 00ae 7047     		bx	lr	@
 189              		.cfi_endproc
 190              	.LFE111:
 192              		.align	2
 193              		.global	RCC_WaitForHSEStartUp
 194              		.thumb
 195              		.thumb_func
 197              	RCC_WaitForHSEStartUp:
 198              	.LFB112:
 248:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 249:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 250:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 251:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 252:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 253:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 254:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 255:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 256:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  None
 257:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 258:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 259:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 260:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 261:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 262:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 199              		.loc 1 262 0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 8
 202              		@ frame_needed = 1, uses_anonymous_args = 0
 203 00b0 80B5     		push	{r7, lr}	@
 204              		.cfi_def_cfa_offset 8
 205              		.cfi_offset 7, -8
 206              		.cfi_offset 14, -4
 207 00b2 82B0     		sub	sp, sp, #8	@,,
 208              		.cfi_def_cfa_offset 16
 209 00b4 00AF     		add	r7, sp, #0	@,,
 210              		.cfi_def_cfa_register 7
 263:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 211              		.loc 1 263 0
 212 00b6 0023     		movs	r3, #0	@ tmp116,
 213 00b8 3B60     		str	r3, [r7]	@ tmp116, startupcounter
 264:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 214              		.loc 1 264 0
 215 00ba 0023     		movs	r3, #0	@ tmp117,
 216 00bc FB71     		strb	r3, [r7, #7]	@ tmp118, status
 265:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 217              		.loc 1 265 0
 218 00be 0023     		movs	r3, #0	@ tmp119,
 219 00c0 BB71     		strb	r3, [r7, #6]	@ tmp120, hsestatus
 220              	.L5:
 266:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 267:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   do
 268:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
 269:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 221              		.loc 1 269 0 discriminator 1
 222 00c2 3120     		movs	r0, #49	@,
 223 00c4 FFF7FEFF 		bl	RCC_GetFlagStatus	@
 224 00c8 0346     		mov	r3, r0	@ tmp121,
 225 00ca BB71     		strb	r3, [r7, #6]	@ tmp122, hsestatus
 270:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     startupcounter++;
 226              		.loc 1 270 0 discriminator 1
 227 00cc 3B68     		ldr	r3, [r7]	@ startupcounter.0, startupcounter
 228 00ce 0133     		adds	r3, r3, #1	@ startupcounter.1, startupcounter.0,
 229 00d0 3B60     		str	r3, [r7]	@ startupcounter.1, startupcounter
 271:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 230              		.loc 1 271 0 discriminator 1
 231 00d2 3B68     		ldr	r3, [r7]	@ startupcounter.2, startupcounter
 232 00d4 B3F5A06F 		cmp	r3, #1280	@ startupcounter.2,
 233 00d8 02D0     		beq	.L4	@,
 234 00da BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2	@ tmp123, hsestatus
 235 00dc 002B     		cmp	r3, #0	@ tmp123,
 236 00de F0D0     		beq	.L5	@,
 237              	.L4:
 272:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 273:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 238              		.loc 1 273 0
 239 00e0 3120     		movs	r0, #49	@,
 240 00e2 FFF7FEFF 		bl	RCC_GetFlagStatus	@
 241 00e6 0346     		mov	r3, r0	@ tmp124,
 242 00e8 002B     		cmp	r3, #0	@ D.7897,
 243 00ea 02D0     		beq	.L6	@,
 274:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
 275:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     status = SUCCESS;
 244              		.loc 1 275 0
 245 00ec 0123     		movs	r3, #1	@ tmp125,
 246 00ee FB71     		strb	r3, [r7, #7]	@ tmp126, status
 247 00f0 01E0     		b	.L7	@
 248              	.L6:
 276:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
 277:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
 278:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
 279:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     status = ERROR;
 249              		.loc 1 279 0
 250 00f2 0023     		movs	r3, #0	@ tmp127,
 251 00f4 FB71     		strb	r3, [r7, #7]	@ tmp128, status
 252              	.L7:
 280:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
 281:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   return (status);
 253              		.loc 1 281 0
 254 00f6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2	@ D.7898, status
 282:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 255              		.loc 1 282 0
 256 00f8 1846     		mov	r0, r3	@, <retval>
 257 00fa 0837     		adds	r7, r7, #8	@,,
 258 00fc BD46     		mov	sp, r7	@,
 259              		@ sp needed	@
 260 00fe 80BD     		pop	{r7, pc}	@
 261              		.cfi_endproc
 262              	.LFE112:
 264              		.align	2
 265              		.global	RCC_AdjustHSICalibrationValue
 266              		.thumb
 267              		.thumb_func
 269              	RCC_AdjustHSICalibrationValue:
 270              	.LFB113:
 283:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 284:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 285:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 286:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 287:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 288:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 289:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 290:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 291:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 292:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 293:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 271              		.loc 1 293 0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 16
 274              		@ frame_needed = 1, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 276 0100 80B4     		push	{r7}	@
 277              		.cfi_def_cfa_offset 4
 278              		.cfi_offset 7, -4
 279 0102 85B0     		sub	sp, sp, #20	@,,
 280              		.cfi_def_cfa_offset 24
 281 0104 00AF     		add	r7, sp, #0	@,,
 282              		.cfi_def_cfa_register 7
 283 0106 0346     		mov	r3, r0	@ tmp114, HSICalibrationValue
 284 0108 FB71     		strb	r3, [r7, #7]	@ tmp115, HSICalibrationValue
 294:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 285              		.loc 1 294 0
 286 010a 0023     		movs	r3, #0	@ tmp116,
 287 010c FB60     		str	r3, [r7, #12]	@ tmp116, tmpreg
 295:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 296:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 297:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 298:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 288              		.loc 1 298 0
 289 010e 4FF46053 		mov	r3, #14336	@ D.7899,
 290 0112 C4F20203 		movt	r3, 16386	@ D.7899,
 291 0116 1B68     		ldr	r3, [r3]	@ tmp117, _2->CR
 292 0118 FB60     		str	r3, [r7, #12]	@ tmp117, tmpreg
 299:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 300:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 301:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 293              		.loc 1 301 0
 294 011a FB68     		ldr	r3, [r7, #12]	@ tmp119, tmpreg
 295 011c 23F0F803 		bic	r3, r3, #248	@ tmp118, tmp119,
 296 0120 FB60     		str	r3, [r7, #12]	@ tmp118, tmpreg
 302:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 303:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 304:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 297              		.loc 1 304 0
 298 0122 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2	@ D.7900, HSICalibrationValue
 299 0124 DB00     		lsls	r3, r3, #3	@ D.7900, D.7900,
 300 0126 FA68     		ldr	r2, [r7, #12]	@ tmp121, tmpreg
 301 0128 1343     		orrs	r3, r3, r2	@, tmp120, D.7900, tmp121
 302 012a FB60     		str	r3, [r7, #12]	@ tmp120, tmpreg
 305:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 306:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 307:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 303              		.loc 1 307 0
 304 012c 4FF46053 		mov	r3, #14336	@ D.7899,
 305 0130 C4F20203 		movt	r3, 16386	@ D.7899,
 306 0134 FA68     		ldr	r2, [r7, #12]	@ tmp122, tmpreg
 307 0136 1A60     		str	r2, [r3]	@ tmp122, _9->CR
 308:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 308              		.loc 1 308 0
 309 0138 1437     		adds	r7, r7, #20	@,,
 310 013a BD46     		mov	sp, r7	@,
 311              		@ sp needed	@
 312 013c 5DF8047B 		ldr	r7, [sp], #4	@,
 313 0140 7047     		bx	lr	@
 314              		.cfi_endproc
 315              	.LFE113:
 317 0142 00BF     		.align	2
 318              		.global	RCC_HSICmd
 319              		.thumb
 320              		.thumb_func
 322              	RCC_HSICmd:
 323              	.LFB114:
 309:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 310:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 311:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 312:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 313:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 314:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 315:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 316:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 317:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 318:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 319:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 320:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 321:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         system clock source.  
 322:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 323:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 324:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 325:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         clock cycles.  
 326:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 327:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 328:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 329:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 324              		.loc 1 329 0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 8
 327              		@ frame_needed = 1, uses_anonymous_args = 0
 328              		@ link register save eliminated.
 329 0144 80B4     		push	{r7}	@
 330              		.cfi_def_cfa_offset 4
 331              		.cfi_offset 7, -4
 332 0146 83B0     		sub	sp, sp, #12	@,,
 333              		.cfi_def_cfa_offset 16
 334 0148 00AF     		add	r7, sp, #0	@,,
 335              		.cfi_def_cfa_register 7
 336 014a 0346     		mov	r3, r0	@ tmp112, NewState
 337 014c FB71     		strb	r3, [r7, #7]	@ tmp113, NewState
 330:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 331:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 332:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 333:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 338              		.loc 1 333 0
 339 014e 0023     		movs	r3, #0	@ D.7901,
 340 0150 C4F24723 		movt	r3, 16967	@ D.7901,
 341 0154 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2	@ D.7902, NewState
 342 0156 1A60     		str	r2, [r3]	@ D.7902, *_1
 334:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 343              		.loc 1 334 0
 344 0158 0C37     		adds	r7, r7, #12	@,,
 345 015a BD46     		mov	sp, r7	@,
 346              		@ sp needed	@
 347 015c 5DF8047B 		ldr	r7, [sp], #4	@,
 348 0160 7047     		bx	lr	@
 349              		.cfi_endproc
 350              	.LFE114:
 352 0162 00BF     		.align	2
 353              		.global	RCC_LSEConfig
 354              		.thumb
 355              		.thumb_func
 357              	RCC_LSEConfig:
 358              	.LFB115:
 335:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 336:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 337:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 338:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 339:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 340:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 341:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 342:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 343:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 344:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 345:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 346:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 347:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 348:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 349:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 350:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 351:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 352:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 353:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 354:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 359              		.loc 1 354 0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 8
 362              		@ frame_needed = 1, uses_anonymous_args = 0
 363              		@ link register save eliminated.
 364 0164 80B4     		push	{r7}	@
 365              		.cfi_def_cfa_offset 4
 366              		.cfi_offset 7, -4
 367 0166 83B0     		sub	sp, sp, #12	@,,
 368              		.cfi_def_cfa_offset 16
 369 0168 00AF     		add	r7, sp, #0	@,,
 370              		.cfi_def_cfa_register 7
 371 016a 0346     		mov	r3, r0	@ tmp115, RCC_LSE
 372 016c FB71     		strb	r3, [r7, #7]	@ tmp116, RCC_LSE
 355:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 356:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 357:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 358:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 359:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 360:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 373              		.loc 1 360 0
 374 016e 43F67003 		movw	r3, #14448	@ D.7903,
 375 0172 C4F20203 		movt	r3, 16386	@ D.7903,
 376 0176 0022     		movs	r2, #0	@ tmp117,
 377 0178 1A70     		strb	r2, [r3]	@ tmp118, *_1
 361:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 362:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 363:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 378              		.loc 1 363 0
 379 017a 43F67003 		movw	r3, #14448	@ D.7903,
 380 017e C4F20203 		movt	r3, 16386	@ D.7903,
 381 0182 0022     		movs	r2, #0	@ tmp119,
 382 0184 1A70     		strb	r2, [r3]	@ tmp120, *_2
 364:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 365:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 366:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 383              		.loc 1 366 0
 384 0186 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2	@ D.7904, RCC_LSE
 385 0188 012B     		cmp	r3, #1	@ D.7904,
 386 018a 02D0     		beq	.L13	@,
 387 018c 042B     		cmp	r3, #4	@ D.7904,
 388 018e 07D0     		beq	.L14	@,
 367:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
 368:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 369:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 370:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 371:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       break;
 372:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 373:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 374:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 375:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       break;
 376:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     default:
 377:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       break;
 389              		.loc 1 377 0
 390 0190 0DE0     		b	.L11	@
 391              	.L13:
 370:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       break;
 392              		.loc 1 370 0
 393 0192 43F67003 		movw	r3, #14448	@ D.7903,
 394 0196 C4F20203 		movt	r3, 16386	@ D.7903,
 395 019a 0122     		movs	r2, #1	@ tmp121,
 396 019c 1A70     		strb	r2, [r3]	@ tmp122, *_5
 371:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 397              		.loc 1 371 0
 398 019e 06E0     		b	.L11	@
 399              	.L14:
 374:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       break;
 400              		.loc 1 374 0
 401 01a0 43F67003 		movw	r3, #14448	@ D.7903,
 402 01a4 C4F20203 		movt	r3, 16386	@ D.7903,
 403 01a8 0522     		movs	r2, #5	@ tmp123,
 404 01aa 1A70     		strb	r2, [r3]	@ tmp124, *_6
 375:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     default:
 405              		.loc 1 375 0
 406 01ac 00BF     		nop
 407              	.L11:
 378:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
 379:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 408              		.loc 1 379 0
 409 01ae 0C37     		adds	r7, r7, #12	@,,
 410 01b0 BD46     		mov	sp, r7	@,
 411              		@ sp needed	@
 412 01b2 5DF8047B 		ldr	r7, [sp], #4	@,
 413 01b6 7047     		bx	lr	@
 414              		.cfi_endproc
 415              	.LFE115:
 417              		.align	2
 418              		.global	RCC_LSICmd
 419              		.thumb
 420              		.thumb_func
 422              	RCC_LSICmd:
 423              	.LFB116:
 380:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 381:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 382:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 383:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 384:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 385:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 386:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 387:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 388:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 389:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 390:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         clock cycles. 
 391:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 392:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 393:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 394:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 424              		.loc 1 394 0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 8
 427              		@ frame_needed = 1, uses_anonymous_args = 0
 428              		@ link register save eliminated.
 429 01b8 80B4     		push	{r7}	@
 430              		.cfi_def_cfa_offset 4
 431              		.cfi_offset 7, -4
 432 01ba 83B0     		sub	sp, sp, #12	@,,
 433              		.cfi_def_cfa_offset 16
 434 01bc 00AF     		add	r7, sp, #0	@,,
 435              		.cfi_def_cfa_register 7
 436 01be 0346     		mov	r3, r0	@ tmp112, NewState
 437 01c0 FB71     		strb	r3, [r7, #7]	@ tmp113, NewState
 395:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 396:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 397:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 398:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 438              		.loc 1 398 0
 439 01c2 4FF46863 		mov	r3, #3712	@ D.7905,
 440 01c6 C4F24723 		movt	r3, 16967	@ D.7905,
 441 01ca FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2	@ D.7906, NewState
 442 01cc 1A60     		str	r2, [r3]	@ D.7906, *_1
 399:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 443              		.loc 1 399 0
 444 01ce 0C37     		adds	r7, r7, #12	@,,
 445 01d0 BD46     		mov	sp, r7	@,
 446              		@ sp needed	@
 447 01d2 5DF8047B 		ldr	r7, [sp], #4	@,
 448 01d6 7047     		bx	lr	@
 449              		.cfi_endproc
 450              	.LFE116:
 452              		.align	2
 453              		.global	RCC_PLLConfig
 454              		.thumb
 455              		.thumb_func
 457              	RCC_PLLConfig:
 458              	.LFB117:
 400:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 401:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 402:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 403:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 404:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *  
 405:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 406:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 407:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 408:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 409:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 410:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *  
 411:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 412:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 413:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 414:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 415:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 416:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *  
 417:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 418:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 419:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 420:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 421:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *   
 422:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 423:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 424:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 425:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         the System clock frequency.
 426:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *  
 427:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 428:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 429:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 430:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 431:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 432:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         correctly.
 433:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *   
 434:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 435:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 436:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 437:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 459              		.loc 1 437 0
 460              		.cfi_startproc
 461              		@ args = 4, pretend = 0, frame = 16
 462              		@ frame_needed = 1, uses_anonymous_args = 0
 463              		@ link register save eliminated.
 464 01d8 80B4     		push	{r7}	@
 465              		.cfi_def_cfa_offset 4
 466              		.cfi_offset 7, -4
 467 01da 85B0     		sub	sp, sp, #20	@,,
 468              		.cfi_def_cfa_offset 24
 469 01dc 00AF     		add	r7, sp, #0	@,,
 470              		.cfi_def_cfa_register 7
 471 01de F860     		str	r0, [r7, #12]	@ RCC_PLLSource, RCC_PLLSource
 472 01e0 B960     		str	r1, [r7, #8]	@ PLLM, PLLM
 473 01e2 7A60     		str	r2, [r7, #4]	@ PLLN, PLLN
 474 01e4 3B60     		str	r3, [r7]	@ PLLP, PLLP
 438:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 439:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 440:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 441:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 442:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 443:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 444:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 445:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 475              		.loc 1 445 0
 476 01e6 4FF46053 		mov	r3, #14336	@ D.7907,
 477 01ea C4F20203 		movt	r3, 16386	@ D.7907,
 478 01ee 7A68     		ldr	r2, [r7, #4]	@ tmp120, PLLN
 479 01f0 9101     		lsls	r1, r2, #6	@ D.7908, tmp120,
 480 01f2 BA68     		ldr	r2, [r7, #8]	@ tmp121, PLLM
 481 01f4 1143     		orrs	r1, r1, r2	@, D.7908, D.7908, tmp121
 482 01f6 3A68     		ldr	r2, [r7]	@ tmp122, PLLP
 483 01f8 5208     		lsrs	r2, r2, #1	@ D.7908, tmp122,
 484 01fa 013A     		subs	r2, r2, #1	@ D.7908, D.7908,
 485 01fc 1204     		lsls	r2, r2, #16	@ D.7908, D.7908,
 486 01fe 1143     		orrs	r1, r1, r2	@, D.7908, D.7908, D.7908
 487 0200 FA68     		ldr	r2, [r7, #12]	@ tmp123, RCC_PLLSource
 488 0202 1143     		orrs	r1, r1, r2	@, D.7908, D.7908, tmp123
 446:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 489              		.loc 1 446 0
 490 0204 BA69     		ldr	r2, [r7, #24]	@ tmp124, PLLQ
 491 0206 1206     		lsls	r2, r2, #24	@ D.7908, tmp124,
 445:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 492              		.loc 1 445 0
 493 0208 0A43     		orrs	r2, r2, r1	@, D.7908, D.7908, D.7908
 494 020a 5A60     		str	r2, [r3, #4]	@ D.7908, _1->PLLCFGR
 447:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 495              		.loc 1 447 0
 496 020c 1437     		adds	r7, r7, #20	@,,
 497 020e BD46     		mov	sp, r7	@,
 498              		@ sp needed	@
 499 0210 5DF8047B 		ldr	r7, [sp], #4	@,
 500 0214 7047     		bx	lr	@
 501              		.cfi_endproc
 502              	.LFE117:
 504 0216 00BF     		.align	2
 505              		.global	RCC_PLLCmd
 506              		.thumb
 507              		.thumb_func
 509              	RCC_PLLCmd:
 510              	.LFB118:
 448:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 449:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 450:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 451:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 452:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 453:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         be used as system clock source.
 454:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 455:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 456:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 457:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 458:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 459:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 460:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 511              		.loc 1 460 0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 8
 514              		@ frame_needed = 1, uses_anonymous_args = 0
 515              		@ link register save eliminated.
 516 0218 80B4     		push	{r7}	@
 517              		.cfi_def_cfa_offset 4
 518              		.cfi_offset 7, -4
 519 021a 83B0     		sub	sp, sp, #12	@,,
 520              		.cfi_def_cfa_offset 16
 521 021c 00AF     		add	r7, sp, #0	@,,
 522              		.cfi_def_cfa_register 7
 523 021e 0346     		mov	r3, r0	@ tmp112, NewState
 524 0220 FB71     		strb	r3, [r7, #7]	@ tmp113, NewState
 461:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 462:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 463:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 525              		.loc 1 463 0
 526 0222 6023     		movs	r3, #96	@ D.7909,
 527 0224 C4F24723 		movt	r3, 16967	@ D.7909,
 528 0228 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2	@ D.7910, NewState
 529 022a 1A60     		str	r2, [r3]	@ D.7910, *_1
 464:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 530              		.loc 1 464 0
 531 022c 0C37     		adds	r7, r7, #12	@,,
 532 022e BD46     		mov	sp, r7	@,
 533              		@ sp needed	@
 534 0230 5DF8047B 		ldr	r7, [sp], #4	@,
 535 0234 7047     		bx	lr	@
 536              		.cfi_endproc
 537              	.LFE118:
 539 0236 00BF     		.align	2
 540              		.global	RCC_PLLI2SConfig
 541              		.thumb
 542              		.thumb_func
 544              	RCC_PLLI2SConfig:
 545              	.LFB119:
 465:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 466:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 467:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 468:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *  
 469:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 470:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 471:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 472:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *             
 473:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 474:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 475:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 476:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 477:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *    
 478:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 479:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 480:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 481:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 482:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *   
 483:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 484:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 485:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 486:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 546              		.loc 1 486 0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 8
 549              		@ frame_needed = 1, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 551 0238 80B4     		push	{r7}	@
 552              		.cfi_def_cfa_offset 4
 553              		.cfi_offset 7, -4
 554 023a 83B0     		sub	sp, sp, #12	@,,
 555              		.cfi_def_cfa_offset 16
 556 023c 00AF     		add	r7, sp, #0	@,,
 557              		.cfi_def_cfa_register 7
 558 023e 7860     		str	r0, [r7, #4]	@ PLLI2SN, PLLI2SN
 559 0240 3960     		str	r1, [r7]	@ PLLI2SR, PLLI2SR
 487:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 488:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 489:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 490:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 491:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 560              		.loc 1 491 0
 561 0242 4FF46053 		mov	r3, #14336	@ D.7911,
 562 0246 C4F20203 		movt	r3, 16386	@ D.7911,
 563 024a 7A68     		ldr	r2, [r7, #4]	@ tmp114, PLLI2SN
 564 024c 9101     		lsls	r1, r2, #6	@ D.7912, tmp114,
 565 024e 3A68     		ldr	r2, [r7]	@ tmp115, PLLI2SR
 566 0250 1207     		lsls	r2, r2, #28	@ D.7912, tmp115,
 567 0252 0A43     		orrs	r2, r2, r1	@, D.7912, D.7912, D.7912
 568 0254 C3F88420 		str	r2, [r3, #132]	@ D.7912, _1->PLLI2SCFGR
 492:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 569              		.loc 1 492 0
 570 0258 0C37     		adds	r7, r7, #12	@,,
 571 025a BD46     		mov	sp, r7	@,
 572              		@ sp needed	@
 573 025c 5DF8047B 		ldr	r7, [sp], #4	@,
 574 0260 7047     		bx	lr	@
 575              		.cfi_endproc
 576              	.LFE119:
 578 0262 00BF     		.align	2
 579              		.global	RCC_PLLI2SCmd
 580              		.thumb
 581              		.thumb_func
 583              	RCC_PLLI2SCmd:
 584              	.LFB120:
 493:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 494:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 495:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 496:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 497:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 498:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 499:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 500:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 501:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 585              		.loc 1 501 0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 8
 588              		@ frame_needed = 1, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590 0264 80B4     		push	{r7}	@
 591              		.cfi_def_cfa_offset 4
 592              		.cfi_offset 7, -4
 593 0266 83B0     		sub	sp, sp, #12	@,,
 594              		.cfi_def_cfa_offset 16
 595 0268 00AF     		add	r7, sp, #0	@,,
 596              		.cfi_def_cfa_register 7
 597 026a 0346     		mov	r3, r0	@ tmp112, NewState
 598 026c FB71     		strb	r3, [r7, #7]	@ tmp113, NewState
 502:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 503:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 504:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 599              		.loc 1 504 0
 600 026e 6823     		movs	r3, #104	@ D.7913,
 601 0270 C4F24723 		movt	r3, 16967	@ D.7913,
 602 0274 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2	@ D.7914, NewState
 603 0276 1A60     		str	r2, [r3]	@ D.7914, *_1
 505:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 604              		.loc 1 505 0
 605 0278 0C37     		adds	r7, r7, #12	@,,
 606 027a BD46     		mov	sp, r7	@,
 607              		@ sp needed	@
 608 027c 5DF8047B 		ldr	r7, [sp], #4	@,
 609 0280 7047     		bx	lr	@
 610              		.cfi_endproc
 611              	.LFE120:
 613 0282 00BF     		.align	2
 614              		.global	RCC_ClockSecuritySystemCmd
 615              		.thumb
 616              		.thumb_func
 618              	RCC_ClockSecuritySystemCmd:
 619              	.LFB121:
 506:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 507:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 508:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 509:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 510:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 511:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 512:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 513:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 514:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 515:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 516:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 517:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 518:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 519:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 620              		.loc 1 519 0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 8
 623              		@ frame_needed = 1, uses_anonymous_args = 0
 624              		@ link register save eliminated.
 625 0284 80B4     		push	{r7}	@
 626              		.cfi_def_cfa_offset 4
 627              		.cfi_offset 7, -4
 628 0286 83B0     		sub	sp, sp, #12	@,,
 629              		.cfi_def_cfa_offset 16
 630 0288 00AF     		add	r7, sp, #0	@,,
 631              		.cfi_def_cfa_register 7
 632 028a 0346     		mov	r3, r0	@ tmp112, NewState
 633 028c FB71     		strb	r3, [r7, #7]	@ tmp113, NewState
 520:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 521:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 522:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 634              		.loc 1 522 0
 635 028e 4C23     		movs	r3, #76	@ D.7915,
 636 0290 C4F24723 		movt	r3, 16967	@ D.7915,
 637 0294 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2	@ D.7916, NewState
 638 0296 1A60     		str	r2, [r3]	@ D.7916, *_1
 523:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 639              		.loc 1 523 0
 640 0298 0C37     		adds	r7, r7, #12	@,,
 641 029a BD46     		mov	sp, r7	@,
 642              		@ sp needed	@
 643 029c 5DF8047B 		ldr	r7, [sp], #4	@,
 644 02a0 7047     		bx	lr	@
 645              		.cfi_endproc
 646              	.LFE121:
 648 02a2 00BF     		.align	2
 649              		.global	RCC_MCO1Config
 650              		.thumb
 651              		.thumb_func
 653              	RCC_MCO1Config:
 654              	.LFB122:
 524:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 525:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 526:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 527:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 528:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 529:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 530:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 531:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 532:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 533:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 534:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 535:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 537:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 538:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 539:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 540:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 541:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 542:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 543:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 544:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 655              		.loc 1 544 0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 16
 658              		@ frame_needed = 1, uses_anonymous_args = 0
 659              		@ link register save eliminated.
 660 02a4 80B4     		push	{r7}	@
 661              		.cfi_def_cfa_offset 4
 662              		.cfi_offset 7, -4
 663 02a6 85B0     		sub	sp, sp, #20	@,,
 664              		.cfi_def_cfa_offset 24
 665 02a8 00AF     		add	r7, sp, #0	@,,
 666              		.cfi_def_cfa_register 7
 667 02aa 7860     		str	r0, [r7, #4]	@ RCC_MCO1Source, RCC_MCO1Source
 668 02ac 3960     		str	r1, [r7]	@ RCC_MCO1Div, RCC_MCO1Div
 545:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 669              		.loc 1 545 0
 670 02ae 0023     		movs	r3, #0	@ tmp113,
 671 02b0 FB60     		str	r3, [r7, #12]	@ tmp113, tmpreg
 546:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   
 547:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 548:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 549:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 550:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 551:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 672              		.loc 1 551 0
 673 02b2 4FF46053 		mov	r3, #14336	@ D.7917,
 674 02b6 C4F20203 		movt	r3, 16386	@ D.7917,
 675 02ba 9B68     		ldr	r3, [r3, #8]	@ tmp114, _2->CFGR
 676 02bc FB60     		str	r3, [r7, #12]	@ tmp114, tmpreg
 552:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 553:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 554:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 677              		.loc 1 554 0
 678 02be FB68     		ldr	r3, [r7, #12]	@ tmp116, tmpreg
 679 02c0 23F0EC63 		bic	r3, r3, #123731968	@ tmp115, tmp116,
 680 02c4 FB60     		str	r3, [r7, #12]	@ tmp115, tmpreg
 555:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 556:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 557:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 681              		.loc 1 557 0
 682 02c6 7A68     		ldr	r2, [r7, #4]	@ tmp117, RCC_MCO1Source
 683 02c8 3B68     		ldr	r3, [r7]	@ tmp118, RCC_MCO1Div
 684 02ca 1343     		orrs	r3, r3, r2	@, D.7918, tmp118, tmp117
 685 02cc FA68     		ldr	r2, [r7, #12]	@ tmp120, tmpreg
 686 02ce 1343     		orrs	r3, r3, r2	@, tmp119, D.7918, tmp120
 687 02d0 FB60     		str	r3, [r7, #12]	@ tmp119, tmpreg
 558:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 559:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 560:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 688              		.loc 1 560 0
 689 02d2 4FF46053 		mov	r3, #14336	@ D.7917,
 690 02d6 C4F20203 		movt	r3, 16386	@ D.7917,
 691 02da FA68     		ldr	r2, [r7, #12]	@ tmp121, tmpreg
 692 02dc 9A60     		str	r2, [r3, #8]	@ tmp121, _9->CFGR
 561:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 693              		.loc 1 561 0
 694 02de 1437     		adds	r7, r7, #20	@,,
 695 02e0 BD46     		mov	sp, r7	@,
 696              		@ sp needed	@
 697 02e2 5DF8047B 		ldr	r7, [sp], #4	@,
 698 02e6 7047     		bx	lr	@
 699              		.cfi_endproc
 700              	.LFE122:
 702              		.align	2
 703              		.global	RCC_MCO2Config
 704              		.thumb
 705              		.thumb_func
 707              	RCC_MCO2Config:
 708              	.LFB123:
 562:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 563:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 564:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 565:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 566:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 567:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 568:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 569:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 570:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 571:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 572:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 573:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 575:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 576:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 577:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 578:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 579:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 580:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 581:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 582:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 709              		.loc 1 582 0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 16
 712              		@ frame_needed = 1, uses_anonymous_args = 0
 713              		@ link register save eliminated.
 714 02e8 80B4     		push	{r7}	@
 715              		.cfi_def_cfa_offset 4
 716              		.cfi_offset 7, -4
 717 02ea 85B0     		sub	sp, sp, #20	@,,
 718              		.cfi_def_cfa_offset 24
 719 02ec 00AF     		add	r7, sp, #0	@,,
 720              		.cfi_def_cfa_register 7
 721 02ee 7860     		str	r0, [r7, #4]	@ RCC_MCO2Source, RCC_MCO2Source
 722 02f0 3960     		str	r1, [r7]	@ RCC_MCO2Div, RCC_MCO2Div
 583:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 723              		.loc 1 583 0
 724 02f2 0023     		movs	r3, #0	@ tmp113,
 725 02f4 FB60     		str	r3, [r7, #12]	@ tmp113, tmpreg
 584:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   
 585:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 586:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 587:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 588:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   
 589:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 726              		.loc 1 589 0
 727 02f6 4FF46053 		mov	r3, #14336	@ D.7919,
 728 02fa C4F20203 		movt	r3, 16386	@ D.7919,
 729 02fe 9B68     		ldr	r3, [r3, #8]	@ tmp114, _2->CFGR
 730 0300 FB60     		str	r3, [r7, #12]	@ tmp114, tmpreg
 590:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   
 591:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 592:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 731              		.loc 1 592 0
 732 0302 FB68     		ldr	r3, [r7, #12]	@ tmp116, tmpreg
 733 0304 23F07843 		bic	r3, r3, #-134217728	@ tmp115, tmp116,
 734 0308 FB60     		str	r3, [r7, #12]	@ tmp115, tmpreg
 593:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 594:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 595:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 735              		.loc 1 595 0
 736 030a 7A68     		ldr	r2, [r7, #4]	@ tmp117, RCC_MCO2Source
 737 030c 3B68     		ldr	r3, [r7]	@ tmp118, RCC_MCO2Div
 738 030e 1343     		orrs	r3, r3, r2	@, D.7920, tmp118, tmp117
 739 0310 FA68     		ldr	r2, [r7, #12]	@ tmp120, tmpreg
 740 0312 1343     		orrs	r3, r3, r2	@, tmp119, D.7920, tmp120
 741 0314 FB60     		str	r3, [r7, #12]	@ tmp119, tmpreg
 596:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 597:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 598:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 742              		.loc 1 598 0
 743 0316 4FF46053 		mov	r3, #14336	@ D.7919,
 744 031a C4F20203 		movt	r3, 16386	@ D.7919,
 745 031e FA68     		ldr	r2, [r7, #12]	@ tmp121, tmpreg
 746 0320 9A60     		str	r2, [r3, #8]	@ tmp121, _9->CFGR
 599:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 747              		.loc 1 599 0
 748 0322 1437     		adds	r7, r7, #20	@,,
 749 0324 BD46     		mov	sp, r7	@,
 750              		@ sp needed	@
 751 0326 5DF8047B 		ldr	r7, [sp], #4	@,
 752 032a 7047     		bx	lr	@
 753              		.cfi_endproc
 754              	.LFE123:
 756              		.align	2
 757              		.global	RCC_SYSCLKConfig
 758              		.thumb
 759              		.thumb_func
 761              	RCC_SYSCLKConfig:
 762              	.LFB124:
 600:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 601:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 602:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @}
 603:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 604:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 605:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 606:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 607:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  *
 608:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** @verbatim   
 609:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================
 610:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 611:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================  
 612:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 613:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 614:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   APB2 busses clocks.
 615:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   
 616:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 617:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      HSE and PLL.
 618:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 619:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 620:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 621:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 622:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 623:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 624:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 625:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 626:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 627:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 628:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 629:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 630:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****           functions to configure this clock. 
 631:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 632:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 633:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 634:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 635:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****        
 636:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 637:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 638:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      adapted accordingly:
 639:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 640:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 641:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 642:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 643:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 644:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 645:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 646:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 647:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 648:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 649:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 650:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 651:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 652:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 653:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 654:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 655:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 656:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 658:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 660:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 661:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 662:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 663:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 664:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** @endverbatim
 665:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @{
 666:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 667:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 668:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 669:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 670:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 671:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 672:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 673:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 674:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 675:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 676:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 677:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 678:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 679:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 680:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 681:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 682:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 683:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 684:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 685:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 686:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 687:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 688:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 763              		.loc 1 688 0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 16
 766              		@ frame_needed = 1, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 768 032c 80B4     		push	{r7}	@
 769              		.cfi_def_cfa_offset 4
 770              		.cfi_offset 7, -4
 771 032e 85B0     		sub	sp, sp, #20	@,,
 772              		.cfi_def_cfa_offset 24
 773 0330 00AF     		add	r7, sp, #0	@,,
 774              		.cfi_def_cfa_register 7
 775 0332 7860     		str	r0, [r7, #4]	@ RCC_SYSCLKSource, RCC_SYSCLKSource
 689:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 776              		.loc 1 689 0
 777 0334 0023     		movs	r3, #0	@ tmp112,
 778 0336 FB60     		str	r3, [r7, #12]	@ tmp112, tmpreg
 690:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 691:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 692:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 693:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 694:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 779              		.loc 1 694 0
 780 0338 4FF46053 		mov	r3, #14336	@ D.7921,
 781 033c C4F20203 		movt	r3, 16386	@ D.7921,
 782 0340 9B68     		ldr	r3, [r3, #8]	@ tmp113, _2->CFGR
 783 0342 FB60     		str	r3, [r7, #12]	@ tmp113, tmpreg
 695:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 696:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 697:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 784              		.loc 1 697 0
 785 0344 FB68     		ldr	r3, [r7, #12]	@ tmp115, tmpreg
 786 0346 23F00303 		bic	r3, r3, #3	@ tmp114, tmp115,
 787 034a FB60     		str	r3, [r7, #12]	@ tmp114, tmpreg
 698:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 699:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 700:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 788              		.loc 1 700 0
 789 034c FA68     		ldr	r2, [r7, #12]	@ tmp117, tmpreg
 790 034e 7B68     		ldr	r3, [r7, #4]	@ tmp118, RCC_SYSCLKSource
 791 0350 1343     		orrs	r3, r3, r2	@, tmp116, tmp118, tmp117
 792 0352 FB60     		str	r3, [r7, #12]	@ tmp116, tmpreg
 701:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 702:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 703:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 793              		.loc 1 703 0
 794 0354 4FF46053 		mov	r3, #14336	@ D.7921,
 795 0358 C4F20203 		movt	r3, 16386	@ D.7921,
 796 035c FA68     		ldr	r2, [r7, #12]	@ tmp119, tmpreg
 797 035e 9A60     		str	r2, [r3, #8]	@ tmp119, _7->CFGR
 704:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 798              		.loc 1 704 0
 799 0360 1437     		adds	r7, r7, #20	@,,
 800 0362 BD46     		mov	sp, r7	@,
 801              		@ sp needed	@
 802 0364 5DF8047B 		ldr	r7, [sp], #4	@,
 803 0368 7047     		bx	lr	@
 804              		.cfi_endproc
 805              	.LFE124:
 807 036a 00BF     		.align	2
 808              		.global	RCC_GetSYSCLKSource
 809              		.thumb
 810              		.thumb_func
 812              	RCC_GetSYSCLKSource:
 813              	.LFB125:
 705:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 706:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 707:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 708:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  None
 709:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 710:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         of the following:
 711:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 712:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 713:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 714:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 715:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 716:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 814              		.loc 1 716 0
 815              		.cfi_startproc
 816              		@ args = 0, pretend = 0, frame = 0
 817              		@ frame_needed = 1, uses_anonymous_args = 0
 818              		@ link register save eliminated.
 819 036c 80B4     		push	{r7}	@
 820              		.cfi_def_cfa_offset 4
 821              		.cfi_offset 7, -4
 822 036e 00AF     		add	r7, sp, #0	@,,
 823              		.cfi_def_cfa_register 7
 717:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 824              		.loc 1 717 0
 825 0370 4FF46053 		mov	r3, #14336	@ D.7922,
 826 0374 C4F20203 		movt	r3, 16386	@ D.7922,
 827 0378 9B68     		ldr	r3, [r3, #8]	@ D.7923, _1->CFGR
 828 037a DBB2     		uxtb	r3, r3	@ D.7924, D.7923
 829 037c 03F00C03 		and	r3, r3, #12	@ tmp115, D.7924,
 830 0380 DBB2     		uxtb	r3, r3	@ D.7925, tmp115
 718:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 831              		.loc 1 718 0
 832 0382 1846     		mov	r0, r3	@, <retval>
 833 0384 BD46     		mov	sp, r7	@,
 834              		@ sp needed	@
 835 0386 5DF8047B 		ldr	r7, [sp], #4	@,
 836 038a 7047     		bx	lr	@
 837              		.cfi_endproc
 838              	.LFE125:
 840              		.align	2
 841              		.global	RCC_HCLKConfig
 842              		.thumb
 843              		.thumb_func
 845              	RCC_HCLKConfig:
 846              	.LFB126:
 719:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 720:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 721:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 722:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 723:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 724:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 725:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 726:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 727:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 728:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 729:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 730:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 731:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 732:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 733:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 734:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 735:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 736:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 737:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 738:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 739:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 740:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 741:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 847              		.loc 1 741 0
 848              		.cfi_startproc
 849              		@ args = 0, pretend = 0, frame = 16
 850              		@ frame_needed = 1, uses_anonymous_args = 0
 851              		@ link register save eliminated.
 852 038c 80B4     		push	{r7}	@
 853              		.cfi_def_cfa_offset 4
 854              		.cfi_offset 7, -4
 855 038e 85B0     		sub	sp, sp, #20	@,,
 856              		.cfi_def_cfa_offset 24
 857 0390 00AF     		add	r7, sp, #0	@,,
 858              		.cfi_def_cfa_register 7
 859 0392 7860     		str	r0, [r7, #4]	@ RCC_SYSCLK, RCC_SYSCLK
 742:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 860              		.loc 1 742 0
 861 0394 0023     		movs	r3, #0	@ tmp112,
 862 0396 FB60     		str	r3, [r7, #12]	@ tmp112, tmpreg
 743:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   
 744:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 745:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 746:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 747:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 863              		.loc 1 747 0
 864 0398 4FF46053 		mov	r3, #14336	@ D.7926,
 865 039c C4F20203 		movt	r3, 16386	@ D.7926,
 866 03a0 9B68     		ldr	r3, [r3, #8]	@ tmp113, _2->CFGR
 867 03a2 FB60     		str	r3, [r7, #12]	@ tmp113, tmpreg
 748:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 749:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 750:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 868              		.loc 1 750 0
 869 03a4 FB68     		ldr	r3, [r7, #12]	@ tmp115, tmpreg
 870 03a6 23F0F003 		bic	r3, r3, #240	@ tmp114, tmp115,
 871 03aa FB60     		str	r3, [r7, #12]	@ tmp114, tmpreg
 751:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 752:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 753:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 872              		.loc 1 753 0
 873 03ac FA68     		ldr	r2, [r7, #12]	@ tmp117, tmpreg
 874 03ae 7B68     		ldr	r3, [r7, #4]	@ tmp118, RCC_SYSCLK
 875 03b0 1343     		orrs	r3, r3, r2	@, tmp116, tmp118, tmp117
 876 03b2 FB60     		str	r3, [r7, #12]	@ tmp116, tmpreg
 754:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 755:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 756:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 877              		.loc 1 756 0
 878 03b4 4FF46053 		mov	r3, #14336	@ D.7926,
 879 03b8 C4F20203 		movt	r3, 16386	@ D.7926,
 880 03bc FA68     		ldr	r2, [r7, #12]	@ tmp119, tmpreg
 881 03be 9A60     		str	r2, [r3, #8]	@ tmp119, _7->CFGR
 757:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 882              		.loc 1 757 0
 883 03c0 1437     		adds	r7, r7, #20	@,,
 884 03c2 BD46     		mov	sp, r7	@,
 885              		@ sp needed	@
 886 03c4 5DF8047B 		ldr	r7, [sp], #4	@,
 887 03c8 7047     		bx	lr	@
 888              		.cfi_endproc
 889              	.LFE126:
 891 03ca 00BF     		.align	2
 892              		.global	RCC_PCLK1Config
 893              		.thumb
 894              		.thumb_func
 896              	RCC_PCLK1Config:
 897              	.LFB127:
 758:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 759:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 760:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 761:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 762:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 763:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 764:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 765:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 766:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 767:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
 768:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 769:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 770:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 771:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 772:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 773:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 898              		.loc 1 773 0
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 16
 901              		@ frame_needed = 1, uses_anonymous_args = 0
 902              		@ link register save eliminated.
 903 03cc 80B4     		push	{r7}	@
 904              		.cfi_def_cfa_offset 4
 905              		.cfi_offset 7, -4
 906 03ce 85B0     		sub	sp, sp, #20	@,,
 907              		.cfi_def_cfa_offset 24
 908 03d0 00AF     		add	r7, sp, #0	@,,
 909              		.cfi_def_cfa_register 7
 910 03d2 7860     		str	r0, [r7, #4]	@ RCC_HCLK, RCC_HCLK
 774:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 911              		.loc 1 774 0
 912 03d4 0023     		movs	r3, #0	@ tmp112,
 913 03d6 FB60     		str	r3, [r7, #12]	@ tmp112, tmpreg
 775:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 776:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 777:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 778:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 779:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 914              		.loc 1 779 0
 915 03d8 4FF46053 		mov	r3, #14336	@ D.7927,
 916 03dc C4F20203 		movt	r3, 16386	@ D.7927,
 917 03e0 9B68     		ldr	r3, [r3, #8]	@ tmp113, _2->CFGR
 918 03e2 FB60     		str	r3, [r7, #12]	@ tmp113, tmpreg
 780:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 781:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 782:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 919              		.loc 1 782 0
 920 03e4 FB68     		ldr	r3, [r7, #12]	@ tmp115, tmpreg
 921 03e6 23F4E053 		bic	r3, r3, #7168	@ tmp114, tmp115,
 922 03ea FB60     		str	r3, [r7, #12]	@ tmp114, tmpreg
 783:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 784:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 785:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 923              		.loc 1 785 0
 924 03ec FA68     		ldr	r2, [r7, #12]	@ tmp117, tmpreg
 925 03ee 7B68     		ldr	r3, [r7, #4]	@ tmp118, RCC_HCLK
 926 03f0 1343     		orrs	r3, r3, r2	@, tmp116, tmp118, tmp117
 927 03f2 FB60     		str	r3, [r7, #12]	@ tmp116, tmpreg
 786:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 787:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 788:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 928              		.loc 1 788 0
 929 03f4 4FF46053 		mov	r3, #14336	@ D.7927,
 930 03f8 C4F20203 		movt	r3, 16386	@ D.7927,
 931 03fc FA68     		ldr	r2, [r7, #12]	@ tmp119, tmpreg
 932 03fe 9A60     		str	r2, [r3, #8]	@ tmp119, _7->CFGR
 789:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 933              		.loc 1 789 0
 934 0400 1437     		adds	r7, r7, #20	@,,
 935 0402 BD46     		mov	sp, r7	@,
 936              		@ sp needed	@
 937 0404 5DF8047B 		ldr	r7, [sp], #4	@,
 938 0408 7047     		bx	lr	@
 939              		.cfi_endproc
 940              	.LFE127:
 942 040a 00BF     		.align	2
 943              		.global	RCC_PCLK2Config
 944              		.thumb
 945              		.thumb_func
 947              	RCC_PCLK2Config:
 948              	.LFB128:
 790:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 791:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 792:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 793:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 794:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 795:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 796:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 797:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 798:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 799:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 800:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 801:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 802:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 803:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 804:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 949              		.loc 1 804 0
 950              		.cfi_startproc
 951              		@ args = 0, pretend = 0, frame = 16
 952              		@ frame_needed = 1, uses_anonymous_args = 0
 953              		@ link register save eliminated.
 954 040c 80B4     		push	{r7}	@
 955              		.cfi_def_cfa_offset 4
 956              		.cfi_offset 7, -4
 957 040e 85B0     		sub	sp, sp, #20	@,,
 958              		.cfi_def_cfa_offset 24
 959 0410 00AF     		add	r7, sp, #0	@,,
 960              		.cfi_def_cfa_register 7
 961 0412 7860     		str	r0, [r7, #4]	@ RCC_HCLK, RCC_HCLK
 805:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 962              		.loc 1 805 0
 963 0414 0023     		movs	r3, #0	@ tmp113,
 964 0416 FB60     		str	r3, [r7, #12]	@ tmp113, tmpreg
 806:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 807:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 808:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 809:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 810:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 965              		.loc 1 810 0
 966 0418 4FF46053 		mov	r3, #14336	@ D.7928,
 967 041c C4F20203 		movt	r3, 16386	@ D.7928,
 968 0420 9B68     		ldr	r3, [r3, #8]	@ tmp114, _2->CFGR
 969 0422 FB60     		str	r3, [r7, #12]	@ tmp114, tmpreg
 811:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 812:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 813:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 970              		.loc 1 813 0
 971 0424 FB68     		ldr	r3, [r7, #12]	@ tmp116, tmpreg
 972 0426 23F46043 		bic	r3, r3, #57344	@ tmp115, tmp116,
 973 042a FB60     		str	r3, [r7, #12]	@ tmp115, tmpreg
 814:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 815:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 816:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 974              		.loc 1 816 0
 975 042c 7B68     		ldr	r3, [r7, #4]	@ tmp117, RCC_HCLK
 976 042e DB00     		lsls	r3, r3, #3	@ D.7929, tmp117,
 977 0430 FA68     		ldr	r2, [r7, #12]	@ tmp119, tmpreg
 978 0432 1343     		orrs	r3, r3, r2	@, tmp118, D.7929, tmp119
 979 0434 FB60     		str	r3, [r7, #12]	@ tmp118, tmpreg
 817:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 818:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 819:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 980              		.loc 1 819 0
 981 0436 4FF46053 		mov	r3, #14336	@ D.7928,
 982 043a C4F20203 		movt	r3, 16386	@ D.7928,
 983 043e FA68     		ldr	r2, [r7, #12]	@ tmp120, tmpreg
 984 0440 9A60     		str	r2, [r3, #8]	@ tmp120, _8->CFGR
 820:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 985              		.loc 1 820 0
 986 0442 1437     		adds	r7, r7, #20	@,,
 987 0444 BD46     		mov	sp, r7	@,
 988              		@ sp needed	@
 989 0446 5DF8047B 		ldr	r7, [sp], #4	@,
 990 044a 7047     		bx	lr	@
 991              		.cfi_endproc
 992              	.LFE128:
 994              		.align	2
 995              		.global	RCC_GetClocksFreq
 996              		.thumb
 997              		.thumb_func
 999              	RCC_GetClocksFreq:
 1000              	.LFB129:
 821:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 822:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 823:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
 824:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 825:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * 
 826:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 827:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 828:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 829:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 830:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 831:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 832:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 833:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 834:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 835:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 836:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 837:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 838:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 839:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                have wrong result.
 840:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                
 841:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 842:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 843:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *   
 844:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 845:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 846:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *     
 847:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 848:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 849:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 850:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 851:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 852:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *    
 853:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 854:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 855:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 856:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1001              		.loc 1 856 0
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 32
 1004              		@ frame_needed = 1, uses_anonymous_args = 0
 1005              		@ link register save eliminated.
 1006 044c 80B4     		push	{r7}	@
 1007              		.cfi_def_cfa_offset 4
 1008              		.cfi_offset 7, -4
 1009 044e 89B0     		sub	sp, sp, #36	@,,
 1010              		.cfi_def_cfa_offset 40
 1011 0450 00AF     		add	r7, sp, #0	@,,
 1012              		.cfi_def_cfa_register 7
 1013 0452 7860     		str	r0, [r7, #4]	@ RCC_Clocks, RCC_Clocks
 857:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 1014              		.loc 1 857 0
 1015 0454 0023     		movs	r3, #0	@ tmp151,
 1016 0456 BB61     		str	r3, [r7, #24]	@ tmp151, tmp
 1017 0458 0023     		movs	r3, #0	@ tmp152,
 1018 045a 7B61     		str	r3, [r7, #20]	@ tmp152, presc
 1019 045c 0023     		movs	r3, #0	@ tmp153,
 1020 045e FB61     		str	r3, [r7, #28]	@ tmp153, pllvco
 1021 0460 0223     		movs	r3, #2	@ tmp154,
 1022 0462 3B61     		str	r3, [r7, #16]	@ tmp154, pllp
 1023 0464 0023     		movs	r3, #0	@ tmp155,
 1024 0466 FB60     		str	r3, [r7, #12]	@ tmp155, pllsource
 1025 0468 0223     		movs	r3, #2	@ tmp156,
 1026 046a BB60     		str	r3, [r7, #8]	@ tmp156, pllm
 858:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 859:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 860:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 1027              		.loc 1 860 0
 1028 046c 4FF46053 		mov	r3, #14336	@ D.7930,
 1029 0470 C4F20203 		movt	r3, 16386	@ D.7930,
 1030 0474 9B68     		ldr	r3, [r3, #8]	@ D.7931, _8->CFGR
 1031 0476 03F00C03 		and	r3, r3, #12	@ tmp157, D.7931,
 1032 047a BB61     		str	r3, [r7, #24]	@ tmp157, tmp
 861:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 862:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   switch (tmp)
 1033              		.loc 1 862 0
 1034 047c BB69     		ldr	r3, [r7, #24]	@ tmp, tmp
 1035 047e 042B     		cmp	r3, #4	@ tmp,
 1036 0480 0AD0     		beq	.L32	@,
 1037 0482 082B     		cmp	r3, #8	@ tmp,
 1038 0484 0FD0     		beq	.L33	@,
 1039 0486 002B     		cmp	r3, #0	@ tmp,
 1040 0488 5AD1     		bne	.L38	@,
 863:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
 864:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 865:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1041              		.loc 1 865 0
 1042 048a 7A68     		ldr	r2, [r7, #4]	@ tmp159, RCC_Clocks
 1043 048c 4FF41053 		mov	r3, #9216	@ tmp160,
 1044 0490 C0F2F403 		movt	r3, 244	@ tmp160,
 1045 0494 1360     		str	r3, [r2]	@ tmp160, RCC_Clocks_11(D)->SYSCLK_Frequency
 866:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       break;
 1046              		.loc 1 866 0
 1047 0496 5AE0     		b	.L35	@
 1048              	.L32:
 867:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 868:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 1049              		.loc 1 868 0
 1050 0498 7A68     		ldr	r2, [r7, #4]	@ tmp161, RCC_Clocks
 1051 049a 4FF49053 		mov	r3, #4608	@ tmp162,
 1052 049e C0F27A03 		movt	r3, 122	@ tmp162,
 1053 04a2 1360     		str	r3, [r2]	@ tmp162, RCC_Clocks_11(D)->SYSCLK_Frequency
 869:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       break;
 1054              		.loc 1 869 0
 1055 04a4 53E0     		b	.L35	@
 1056              	.L33:
 870:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 871:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 872:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 873:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 874:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****          */    
 875:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 1057              		.loc 1 875 0
 1058 04a6 4FF46053 		mov	r3, #14336	@ D.7930,
 1059 04aa C4F20203 		movt	r3, 16386	@ D.7930,
 1060 04ae 5B68     		ldr	r3, [r3, #4]	@ D.7931, _12->PLLCFGR
 1061 04b0 03F48003 		and	r3, r3, #4194304	@ D.7931, D.7931,
 1062 04b4 9B0D     		lsrs	r3, r3, #22	@ tmp163, D.7931,
 1063 04b6 FB60     		str	r3, [r7, #12]	@ tmp163, pllsource
 876:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1064              		.loc 1 876 0
 1065 04b8 4FF46053 		mov	r3, #14336	@ D.7930,
 1066 04bc C4F20203 		movt	r3, 16386	@ D.7930,
 1067 04c0 5B68     		ldr	r3, [r3, #4]	@ D.7931, _16->PLLCFGR
 1068 04c2 03F03F03 		and	r3, r3, #63	@ tmp164, D.7931,
 1069 04c6 BB60     		str	r3, [r7, #8]	@ tmp164, pllm
 877:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       
 878:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       if (pllsource != 0)
 1070              		.loc 1 878 0
 1071 04c8 FB68     		ldr	r3, [r7, #12]	@ tmp165, pllsource
 1072 04ca 002B     		cmp	r3, #0	@ tmp165,
 1073 04cc 13D0     		beq	.L36	@,
 879:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       {
 880:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 881:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 1074              		.loc 1 881 0
 1075 04ce 4FF49053 		mov	r3, #4608	@ tmp166,
 1076 04d2 C0F27A03 		movt	r3, 122	@ tmp166,
 1077 04d6 BA68     		ldr	r2, [r7, #8]	@ tmp167, pllm
 1078 04d8 B3FBF2F2 		udiv	r2, r3, r2	@ D.7931, tmp166, tmp167
 1079 04dc 4FF46053 		mov	r3, #14336	@ D.7930,
 1080 04e0 C4F20203 		movt	r3, 16386	@ D.7930,
 1081 04e4 5968     		ldr	r1, [r3, #4]	@ D.7931, _20->PLLCFGR
 1082 04e6 47F6C073 		movw	r3, #32704	@ D.7931,
 1083 04ea 0B40     		ands	r3, r3, r1	@, D.7931, D.7931, D.7931
 1084 04ec 9B09     		lsrs	r3, r3, #6	@ D.7931, D.7931,
 1085 04ee 03FB02F3 		mul	r3, r3, r2	@ tmp168, D.7931, D.7931
 1086 04f2 FB61     		str	r3, [r7, #28]	@ tmp168, pllvco
 1087 04f4 12E0     		b	.L37	@
 1088              	.L36:
 882:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       }
 883:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       else
 884:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       {
 885:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 886:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 1089              		.loc 1 886 0
 1090 04f6 4FF41053 		mov	r3, #9216	@ tmp169,
 1091 04fa C0F2F403 		movt	r3, 244	@ tmp169,
 1092 04fe BA68     		ldr	r2, [r7, #8]	@ tmp170, pllm
 1093 0500 B3FBF2F2 		udiv	r2, r3, r2	@ D.7931, tmp169, tmp170
 1094 0504 4FF46053 		mov	r3, #14336	@ D.7930,
 1095 0508 C4F20203 		movt	r3, 16386	@ D.7930,
 1096 050c 5968     		ldr	r1, [r3, #4]	@ D.7931, _26->PLLCFGR
 1097 050e 47F6C073 		movw	r3, #32704	@ D.7931,
 1098 0512 0B40     		ands	r3, r3, r1	@, D.7931, D.7931, D.7931
 1099 0514 9B09     		lsrs	r3, r3, #6	@ D.7931, D.7931,
 1100 0516 03FB02F3 		mul	r3, r3, r2	@ tmp171, D.7931, D.7931
 1101 051a FB61     		str	r3, [r7, #28]	@ tmp171, pllvco
 1102              	.L37:
 887:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       }
 888:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 889:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 1103              		.loc 1 889 0
 1104 051c 4FF46053 		mov	r3, #14336	@ D.7930,
 1105 0520 C4F20203 		movt	r3, 16386	@ D.7930,
 1106 0524 5B68     		ldr	r3, [r3, #4]	@ D.7931, _31->PLLCFGR
 1107 0526 03F44033 		and	r3, r3, #196608	@ D.7931, D.7931,
 1108 052a 1B0C     		lsrs	r3, r3, #16	@ D.7931, D.7931,
 1109 052c 0133     		adds	r3, r3, #1	@ D.7931, D.7931,
 1110 052e 5B00     		lsls	r3, r3, #1	@ tmp172, D.7931,
 1111 0530 3B61     		str	r3, [r7, #16]	@ tmp172, pllp
 890:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1112              		.loc 1 890 0
 1113 0532 FA69     		ldr	r2, [r7, #28]	@ tmp173, pllvco
 1114 0534 3B69     		ldr	r3, [r7, #16]	@ tmp174, pllp
 1115 0536 B2FBF3F2 		udiv	r2, r2, r3	@ D.7931, tmp173, tmp174
 1116 053a 7B68     		ldr	r3, [r7, #4]	@ tmp175, RCC_Clocks
 1117 053c 1A60     		str	r2, [r3]	@ D.7931, RCC_Clocks_11(D)->SYSCLK_Frequency
 891:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       break;
 1118              		.loc 1 891 0
 1119 053e 06E0     		b	.L35	@
 1120              	.L38:
 892:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     default:
 893:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1121              		.loc 1 893 0
 1122 0540 7A68     		ldr	r2, [r7, #4]	@ tmp176, RCC_Clocks
 1123 0542 4FF41053 		mov	r3, #9216	@ tmp177,
 1124 0546 C0F2F403 		movt	r3, 244	@ tmp177,
 1125 054a 1360     		str	r3, [r2]	@ tmp177, RCC_Clocks_11(D)->SYSCLK_Frequency
 894:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****       break;
 1126              		.loc 1 894 0
 1127 054c 00BF     		nop
 1128              	.L35:
 895:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
 896:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 897:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 898:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 899:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 1129              		.loc 1 899 0
 1130 054e 4FF46053 		mov	r3, #14336	@ D.7930,
 1131 0552 C4F20203 		movt	r3, 16386	@ D.7930,
 1132 0556 9B68     		ldr	r3, [r3, #8]	@ D.7931, _38->CFGR
 1133 0558 03F0F003 		and	r3, r3, #240	@ tmp178, D.7931,
 1134 055c BB61     		str	r3, [r7, #24]	@ tmp178, tmp
 900:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 1135              		.loc 1 900 0
 1136 055e BB69     		ldr	r3, [r7, #24]	@ tmp180, tmp
 1137 0560 1B09     		lsrs	r3, r3, #4	@ tmp179, tmp180,
 1138 0562 BB61     		str	r3, [r7, #24]	@ tmp179, tmp
 901:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1139              		.loc 1 901 0
 1140 0564 40F20003 		movw	r3, #:lower16:APBAHBPrescTable	@ tmp181,
 1141 0568 C0F20003 		movt	r3, #:upper16:APBAHBPrescTable	@ tmp181,
 1142 056c BA69     		ldr	r2, [r7, #24]	@ tmp183, tmp
 1143 056e 1344     		add	r3, r3, r2	@ tmp182, tmp183
 1144 0570 1B78     		ldrb	r3, [r3]	@ tmp184, APBAHBPrescTable
 1145 0572 DBB2     		uxtb	r3, r3	@ D.7932, tmp184
 1146 0574 7B61     		str	r3, [r7, #20]	@ D.7932, presc
 902:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 903:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1147              		.loc 1 903 0
 1148 0576 7B68     		ldr	r3, [r7, #4]	@ tmp185, RCC_Clocks
 1149 0578 1A68     		ldr	r2, [r3]	@ D.7931, RCC_Clocks_11(D)->SYSCLK_Frequency
 1150 057a 7B69     		ldr	r3, [r7, #20]	@ presc.3, presc
 1151 057c DA40     		lsrs	r2, r2, r3	@ D.7931, D.7931, presc.3
 1152 057e 7B68     		ldr	r3, [r7, #4]	@ tmp186, RCC_Clocks
 1153 0580 5A60     		str	r2, [r3, #4]	@ D.7931, RCC_Clocks_11(D)->HCLK_Frequency
 904:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 905:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 906:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 1154              		.loc 1 906 0
 1155 0582 4FF46053 		mov	r3, #14336	@ D.7930,
 1156 0586 C4F20203 		movt	r3, 16386	@ D.7930,
 1157 058a 9B68     		ldr	r3, [r3, #8]	@ D.7931, _47->CFGR
 1158 058c 03F4E053 		and	r3, r3, #7168	@ tmp187, D.7931,
 1159 0590 BB61     		str	r3, [r7, #24]	@ tmp187, tmp
 907:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 1160              		.loc 1 907 0
 1161 0592 BB69     		ldr	r3, [r7, #24]	@ tmp189, tmp
 1162 0594 9B0A     		lsrs	r3, r3, #10	@ tmp188, tmp189,
 1163 0596 BB61     		str	r3, [r7, #24]	@ tmp188, tmp
 908:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1164              		.loc 1 908 0
 1165 0598 40F20003 		movw	r3, #:lower16:APBAHBPrescTable	@ tmp190,
 1166 059c C0F20003 		movt	r3, #:upper16:APBAHBPrescTable	@ tmp190,
 1167 05a0 BA69     		ldr	r2, [r7, #24]	@ tmp192, tmp
 1168 05a2 1344     		add	r3, r3, r2	@ tmp191, tmp192
 1169 05a4 1B78     		ldrb	r3, [r3]	@ tmp193, APBAHBPrescTable
 1170 05a6 DBB2     		uxtb	r3, r3	@ D.7932, tmp193
 1171 05a8 7B61     		str	r3, [r7, #20]	@ D.7932, presc
 909:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 910:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1172              		.loc 1 910 0
 1173 05aa 7B68     		ldr	r3, [r7, #4]	@ tmp194, RCC_Clocks
 1174 05ac 5A68     		ldr	r2, [r3, #4]	@ D.7931, RCC_Clocks_11(D)->HCLK_Frequency
 1175 05ae 7B69     		ldr	r3, [r7, #20]	@ presc.4, presc
 1176 05b0 DA40     		lsrs	r2, r2, r3	@ D.7931, D.7931, presc.4
 1177 05b2 7B68     		ldr	r3, [r7, #4]	@ tmp195, RCC_Clocks
 1178 05b4 9A60     		str	r2, [r3, #8]	@ D.7931, RCC_Clocks_11(D)->PCLK1_Frequency
 911:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 912:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 913:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 1179              		.loc 1 913 0
 1180 05b6 4FF46053 		mov	r3, #14336	@ D.7930,
 1181 05ba C4F20203 		movt	r3, 16386	@ D.7930,
 1182 05be 9B68     		ldr	r3, [r3, #8]	@ D.7931, _56->CFGR
 1183 05c0 03F46043 		and	r3, r3, #57344	@ tmp196, D.7931,
 1184 05c4 BB61     		str	r3, [r7, #24]	@ tmp196, tmp
 914:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 1185              		.loc 1 914 0
 1186 05c6 BB69     		ldr	r3, [r7, #24]	@ tmp198, tmp
 1187 05c8 5B0B     		lsrs	r3, r3, #13	@ tmp197, tmp198,
 1188 05ca BB61     		str	r3, [r7, #24]	@ tmp197, tmp
 915:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1189              		.loc 1 915 0
 1190 05cc 40F20003 		movw	r3, #:lower16:APBAHBPrescTable	@ tmp199,
 1191 05d0 C0F20003 		movt	r3, #:upper16:APBAHBPrescTable	@ tmp199,
 1192 05d4 BA69     		ldr	r2, [r7, #24]	@ tmp201, tmp
 1193 05d6 1344     		add	r3, r3, r2	@ tmp200, tmp201
 1194 05d8 1B78     		ldrb	r3, [r3]	@ tmp202, APBAHBPrescTable
 1195 05da DBB2     		uxtb	r3, r3	@ D.7932, tmp202
 1196 05dc 7B61     		str	r3, [r7, #20]	@ D.7932, presc
 916:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 917:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1197              		.loc 1 917 0
 1198 05de 7B68     		ldr	r3, [r7, #4]	@ tmp203, RCC_Clocks
 1199 05e0 5A68     		ldr	r2, [r3, #4]	@ D.7931, RCC_Clocks_11(D)->HCLK_Frequency
 1200 05e2 7B69     		ldr	r3, [r7, #20]	@ presc.5, presc
 1201 05e4 DA40     		lsrs	r2, r2, r3	@ D.7931, D.7931, presc.5
 1202 05e6 7B68     		ldr	r3, [r7, #4]	@ tmp204, RCC_Clocks
 1203 05e8 DA60     		str	r2, [r3, #12]	@ D.7931, RCC_Clocks_11(D)->PCLK2_Frequency
 918:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1204              		.loc 1 918 0
 1205 05ea 2437     		adds	r7, r7, #36	@,,
 1206 05ec BD46     		mov	sp, r7	@,
 1207              		@ sp needed	@
 1208 05ee 5DF8047B 		ldr	r7, [sp], #4	@,
 1209 05f2 7047     		bx	lr	@
 1210              		.cfi_endproc
 1211              	.LFE129:
 1213              		.align	2
 1214              		.global	RCC_RTCCLKConfig
 1215              		.thumb
 1216              		.thumb_func
 1218              	RCC_RTCCLKConfig:
 1219              	.LFB130:
 919:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 920:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 921:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @}
 922:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 923:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 924:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 925:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 926:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  *
 927:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** @verbatim   
 928:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================
 929:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 930:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================  
 931:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 932:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 933:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   
 934:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 935:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      
 936:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 937:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 938:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 939:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 940:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 941:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 942:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 943:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 944:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      
 945:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 946:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 947:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
 948:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 949:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 950:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** @endverbatim
 951:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @{
 952:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 953:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 954:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
 955:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 956:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 957:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 958:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 959:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 960:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 961:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 962:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 963:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *    
 964:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 965:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 966:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 967:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 968:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 969:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 970:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *  
 971:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 972:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 973:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 974:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 975:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 976:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         RTC clock source).
 977:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *  
 978:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 979:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
 980:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 981:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1220              		.loc 1 981 0
 1221              		.cfi_startproc
 1222              		@ args = 0, pretend = 0, frame = 16
 1223              		@ frame_needed = 1, uses_anonymous_args = 0
 1224              		@ link register save eliminated.
 1225 05f4 80B4     		push	{r7}	@
 1226              		.cfi_def_cfa_offset 4
 1227              		.cfi_offset 7, -4
 1228 05f6 85B0     		sub	sp, sp, #20	@,,
 1229              		.cfi_def_cfa_offset 24
 1230 05f8 00AF     		add	r7, sp, #0	@,,
 1231              		.cfi_def_cfa_register 7
 1232 05fa 7860     		str	r0, [r7, #4]	@ RCC_RTCCLKSource, RCC_RTCCLKSource
 982:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1233              		.loc 1 982 0
 1234 05fc 0023     		movs	r3, #0	@ tmp119,
 1235 05fe FB60     		str	r3, [r7, #12]	@ tmp119, tmpreg
 983:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 984:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 985:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 986:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 987:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 1236              		.loc 1 987 0
 1237 0600 7B68     		ldr	r3, [r7, #4]	@ tmp120, RCC_RTCCLKSource
 1238 0602 03F44073 		and	r3, r3, #768	@ D.7933, tmp120,
 1239 0606 B3F5407F 		cmp	r3, #768	@ D.7933,
 1240 060a 17D1     		bne	.L40	@,
 988:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 989:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 1241              		.loc 1 989 0
 1242 060c 4FF46053 		mov	r3, #14336	@ D.7934,
 1243 0610 C4F20203 		movt	r3, 16386	@ D.7934,
 1244 0614 9B68     		ldr	r3, [r3, #8]	@ tmp121, _4->CFGR
 1245 0616 FB60     		str	r3, [r7, #12]	@ tmp121, tmpreg
 990:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 991:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 992:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 1246              		.loc 1 992 0
 1247 0618 FB68     		ldr	r3, [r7, #12]	@ tmp123, tmpreg
 1248 061a 23F4F813 		bic	r3, r3, #2031616	@ tmp122, tmp123,
 1249 061e FB60     		str	r3, [r7, #12]	@ tmp122, tmpreg
 993:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 994:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
 995:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 1250              		.loc 1 995 0
 1251 0620 7B68     		ldr	r3, [r7, #4]	@ tmp124, RCC_RTCCLKSource
 1252 0622 23F07043 		bic	r3, r3, #-268435456	@ D.7933, tmp124,
 1253 0626 23F44073 		bic	r3, r3, #768	@ D.7933, D.7933,
 1254 062a FA68     		ldr	r2, [r7, #12]	@ tmp126, tmpreg
 1255 062c 1343     		orrs	r3, r3, r2	@, tmp125, D.7933, tmp126
 1256 062e FB60     		str	r3, [r7, #12]	@ tmp125, tmpreg
 996:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
 997:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     /* Store the new value */
 998:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 1257              		.loc 1 998 0
 1258 0630 4FF46053 		mov	r3, #14336	@ D.7934,
 1259 0634 C4F20203 		movt	r3, 16386	@ D.7934,
 1260 0638 FA68     		ldr	r2, [r7, #12]	@ tmp127, tmpreg
 1261 063a 9A60     		str	r2, [r3, #8]	@ tmp127, _9->CFGR
 1262              	.L40:
 999:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1000:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     
1001:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1002:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 1263              		.loc 1 1002 0
 1264 063c 4FF46053 		mov	r3, #14336	@ D.7934,
 1265 0640 C4F20203 		movt	r3, 16386	@ D.7934,
 1266 0644 4FF46052 		mov	r2, #14336	@ D.7934,
 1267 0648 C4F20202 		movt	r2, 16386	@ D.7934,
 1268 064c 116F     		ldr	r1, [r2, #112]	@ D.7933, _11->BDCR
 1269 064e 7A68     		ldr	r2, [r7, #4]	@ tmp128, RCC_RTCCLKSource
 1270 0650 C2F30B02 		ubfx	r2, r2, #0, #12	@ D.7933, tmp128,,
 1271 0654 0A43     		orrs	r2, r2, r1	@, D.7933, D.7933, D.7933
 1272 0656 1A67     		str	r2, [r3, #112]	@ D.7933, _10->BDCR
1003:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1273              		.loc 1 1003 0
 1274 0658 1437     		adds	r7, r7, #20	@,,
 1275 065a BD46     		mov	sp, r7	@,
 1276              		@ sp needed	@
 1277 065c 5DF8047B 		ldr	r7, [sp], #4	@,
 1278 0660 7047     		bx	lr	@
 1279              		.cfi_endproc
 1280              	.LFE130:
 1282 0662 00BF     		.align	2
 1283              		.global	RCC_RTCCLKCmd
 1284              		.thumb
 1285              		.thumb_func
 1287              	RCC_RTCCLKCmd:
 1288              	.LFB131:
1004:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1005:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1006:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1007:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1008:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1009:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1010:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1011:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1012:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1013:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1289              		.loc 1 1013 0
 1290              		.cfi_startproc
 1291              		@ args = 0, pretend = 0, frame = 8
 1292              		@ frame_needed = 1, uses_anonymous_args = 0
 1293              		@ link register save eliminated.
 1294 0664 80B4     		push	{r7}	@
 1295              		.cfi_def_cfa_offset 4
 1296              		.cfi_offset 7, -4
 1297 0666 83B0     		sub	sp, sp, #12	@,,
 1298              		.cfi_def_cfa_offset 16
 1299 0668 00AF     		add	r7, sp, #0	@,,
 1300              		.cfi_def_cfa_register 7
 1301 066a 0346     		mov	r3, r0	@ tmp112, NewState
 1302 066c FB71     		strb	r3, [r7, #7]	@ tmp113, NewState
1014:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1015:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1016:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1017:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1303              		.loc 1 1017 0
 1304 066e 40F63C63 		movw	r3, #3644	@ D.7935,
 1305 0672 C4F24723 		movt	r3, 16967	@ D.7935,
 1306 0676 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2	@ D.7936, NewState
 1307 0678 1A60     		str	r2, [r3]	@ D.7936, *_1
1018:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1308              		.loc 1 1018 0
 1309 067a 0C37     		adds	r7, r7, #12	@,,
 1310 067c BD46     		mov	sp, r7	@,
 1311              		@ sp needed	@
 1312 067e 5DF8047B 		ldr	r7, [sp], #4	@,
 1313 0682 7047     		bx	lr	@
 1314              		.cfi_endproc
 1315              	.LFE131:
 1317              		.align	2
 1318              		.global	RCC_BackupResetCmd
 1319              		.thumb
 1320              		.thumb_func
 1322              	RCC_BackupResetCmd:
 1323              	.LFB132:
1019:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1020:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1021:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1022:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1023:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1024:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1025:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1026:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1027:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1028:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1029:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1030:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1324              		.loc 1 1030 0
 1325              		.cfi_startproc
 1326              		@ args = 0, pretend = 0, frame = 8
 1327              		@ frame_needed = 1, uses_anonymous_args = 0
 1328              		@ link register save eliminated.
 1329 0684 80B4     		push	{r7}	@
 1330              		.cfi_def_cfa_offset 4
 1331              		.cfi_offset 7, -4
 1332 0686 83B0     		sub	sp, sp, #12	@,,
 1333              		.cfi_def_cfa_offset 16
 1334 0688 00AF     		add	r7, sp, #0	@,,
 1335              		.cfi_def_cfa_register 7
 1336 068a 0346     		mov	r3, r0	@ tmp112, NewState
 1337 068c FB71     		strb	r3, [r7, #7]	@ tmp113, NewState
1031:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1032:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1033:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1338              		.loc 1 1033 0
 1339 068e 4FF46463 		mov	r3, #3648	@ D.7937,
 1340 0692 C4F24723 		movt	r3, 16967	@ D.7937,
 1341 0696 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2	@ D.7938, NewState
 1342 0698 1A60     		str	r2, [r3]	@ D.7938, *_1
1034:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1343              		.loc 1 1034 0
 1344 069a 0C37     		adds	r7, r7, #12	@,,
 1345 069c BD46     		mov	sp, r7	@,
 1346              		@ sp needed	@
 1347 069e 5DF8047B 		ldr	r7, [sp], #4	@,
 1348 06a2 7047     		bx	lr	@
 1349              		.cfi_endproc
 1350              	.LFE132:
 1352              		.align	2
 1353              		.global	RCC_I2SCLKConfig
 1354              		.thumb
 1355              		.thumb_func
 1357              	RCC_I2SCLKConfig:
 1358              	.LFB133:
1035:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1036:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1037:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1038:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1039:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1040:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1041:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1042:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1043:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1044:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1045:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1046:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1047:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1359              		.loc 1 1047 0
 1360              		.cfi_startproc
 1361              		@ args = 0, pretend = 0, frame = 8
 1362              		@ frame_needed = 1, uses_anonymous_args = 0
 1363              		@ link register save eliminated.
 1364 06a4 80B4     		push	{r7}	@
 1365              		.cfi_def_cfa_offset 4
 1366              		.cfi_offset 7, -4
 1367 06a6 83B0     		sub	sp, sp, #12	@,,
 1368              		.cfi_def_cfa_offset 16
 1369 06a8 00AF     		add	r7, sp, #0	@,,
 1370              		.cfi_def_cfa_register 7
 1371 06aa 7860     		str	r0, [r7, #4]	@ RCC_I2SCLKSource, RCC_I2SCLKSource
1048:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1049:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1050:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1051:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 1372              		.loc 1 1051 0
 1373 06ac 4FF4AE73 		mov	r3, #348	@ D.7939,
 1374 06b0 C4F24723 		movt	r3, 16967	@ D.7939,
 1375 06b4 7A68     		ldr	r2, [r7, #4]	@ tmp111, RCC_I2SCLKSource
 1376 06b6 1A60     		str	r2, [r3]	@ tmp111, *_1
1052:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1377              		.loc 1 1052 0
 1378 06b8 0C37     		adds	r7, r7, #12	@,,
 1379 06ba BD46     		mov	sp, r7	@,
 1380              		@ sp needed	@
 1381 06bc 5DF8047B 		ldr	r7, [sp], #4	@,
 1382 06c0 7047     		bx	lr	@
 1383              		.cfi_endproc
 1384              	.LFE133:
 1386 06c2 00BF     		.align	2
 1387              		.global	RCC_AHB1PeriphClockCmd
 1388              		.thumb
 1389              		.thumb_func
 1391              	RCC_AHB1PeriphClockCmd:
 1392              	.LFB134:
1053:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1054:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1055:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1056:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1057:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1058:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         using it.   
1059:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1060:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1061:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1062:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1063:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1064:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1065:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1066:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1067:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1068:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1069:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1070:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1071:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1072:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1073:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1074:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1075:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1076:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1077:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1078:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1079:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1080:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1081:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1082:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1083:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1084:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1085:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1086:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1393              		.loc 1 1086 0
 1394              		.cfi_startproc
 1395              		@ args = 0, pretend = 0, frame = 8
 1396              		@ frame_needed = 1, uses_anonymous_args = 0
 1397              		@ link register save eliminated.
 1398 06c4 80B4     		push	{r7}	@
 1399              		.cfi_def_cfa_offset 4
 1400              		.cfi_offset 7, -4
 1401 06c6 83B0     		sub	sp, sp, #12	@,,
 1402              		.cfi_def_cfa_offset 16
 1403 06c8 00AF     		add	r7, sp, #0	@,,
 1404              		.cfi_def_cfa_register 7
 1405 06ca 7860     		str	r0, [r7, #4]	@ RCC_AHB1Periph, RCC_AHB1Periph
 1406 06cc 0B46     		mov	r3, r1	@ tmp119, NewState
 1407 06ce FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1087:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1088:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
1089:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1090:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1091:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1408              		.loc 1 1091 0
 1409 06d0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1410 06d2 002B     		cmp	r3, #0	@ tmp121,
 1411 06d4 0CD0     		beq	.L45	@,
1092:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1093:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 1412              		.loc 1 1093 0
 1413 06d6 4FF46053 		mov	r3, #14336	@ D.7940,
 1414 06da C4F20203 		movt	r3, 16386	@ D.7940,
 1415 06de 4FF46052 		mov	r2, #14336	@ D.7940,
 1416 06e2 C4F20202 		movt	r2, 16386	@ D.7940,
 1417 06e6 116B     		ldr	r1, [r2, #48]	@ D.7941, _3->AHB1ENR
 1418 06e8 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_AHB1Periph
 1419 06ea 0A43     		orrs	r2, r2, r1	@, D.7941, tmp122, D.7941
 1420 06ec 1A63     		str	r2, [r3, #48]	@ D.7941, _2->AHB1ENR
 1421 06ee 0CE0     		b	.L44	@
 1422              	.L45:
1094:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1095:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1096:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1097:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 1423              		.loc 1 1097 0
 1424 06f0 4FF46053 		mov	r3, #14336	@ D.7940,
 1425 06f4 C4F20203 		movt	r3, 16386	@ D.7940,
 1426 06f8 4FF46052 		mov	r2, #14336	@ D.7940,
 1427 06fc C4F20202 		movt	r2, 16386	@ D.7940,
 1428 0700 116B     		ldr	r1, [r2, #48]	@ D.7941, _8->AHB1ENR
 1429 0702 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_AHB1Periph
 1430 0704 D243     		mvns	r2, r2	@ D.7941, tmp123
 1431 0706 0A40     		ands	r2, r2, r1	@, D.7941, D.7941, D.7941
 1432 0708 1A63     		str	r2, [r3, #48]	@ D.7941, _7->AHB1ENR
 1433              	.L44:
1098:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1099:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1434              		.loc 1 1099 0
 1435 070a 0C37     		adds	r7, r7, #12	@,,
 1436 070c BD46     		mov	sp, r7	@,
 1437              		@ sp needed	@
 1438 070e 5DF8047B 		ldr	r7, [sp], #4	@,
 1439 0712 7047     		bx	lr	@
 1440              		.cfi_endproc
 1441              	.LFE134:
 1443              		.align	2
 1444              		.global	RCC_AHB2PeriphClockCmd
 1445              		.thumb
 1446              		.thumb_func
 1448              	RCC_AHB2PeriphClockCmd:
 1449              	.LFB135:
1100:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1101:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1102:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1103:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1104:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1105:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         using it. 
1106:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1107:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1108:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1109:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1110:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1111:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1112:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1113:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1114:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1115:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1116:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1117:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1118:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1450              		.loc 1 1118 0
 1451              		.cfi_startproc
 1452              		@ args = 0, pretend = 0, frame = 8
 1453              		@ frame_needed = 1, uses_anonymous_args = 0
 1454              		@ link register save eliminated.
 1455 0714 80B4     		push	{r7}	@
 1456              		.cfi_def_cfa_offset 4
 1457              		.cfi_offset 7, -4
 1458 0716 83B0     		sub	sp, sp, #12	@,,
 1459              		.cfi_def_cfa_offset 16
 1460 0718 00AF     		add	r7, sp, #0	@,,
 1461              		.cfi_def_cfa_register 7
 1462 071a 7860     		str	r0, [r7, #4]	@ RCC_AHB2Periph, RCC_AHB2Periph
 1463 071c 0B46     		mov	r3, r1	@ tmp119, NewState
 1464 071e FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1119:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1120:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1121:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1122:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1123:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1465              		.loc 1 1123 0
 1466 0720 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1467 0722 002B     		cmp	r3, #0	@ tmp121,
 1468 0724 0CD0     		beq	.L48	@,
1124:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1125:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1469              		.loc 1 1125 0
 1470 0726 4FF46053 		mov	r3, #14336	@ D.7942,
 1471 072a C4F20203 		movt	r3, 16386	@ D.7942,
 1472 072e 4FF46052 		mov	r2, #14336	@ D.7942,
 1473 0732 C4F20202 		movt	r2, 16386	@ D.7942,
 1474 0736 516B     		ldr	r1, [r2, #52]	@ D.7943, _3->AHB2ENR
 1475 0738 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_AHB2Periph
 1476 073a 0A43     		orrs	r2, r2, r1	@, D.7943, tmp122, D.7943
 1477 073c 5A63     		str	r2, [r3, #52]	@ D.7943, _2->AHB2ENR
 1478 073e 0CE0     		b	.L47	@
 1479              	.L48:
1126:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1127:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1128:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1129:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 1480              		.loc 1 1129 0
 1481 0740 4FF46053 		mov	r3, #14336	@ D.7942,
 1482 0744 C4F20203 		movt	r3, 16386	@ D.7942,
 1483 0748 4FF46052 		mov	r2, #14336	@ D.7942,
 1484 074c C4F20202 		movt	r2, 16386	@ D.7942,
 1485 0750 516B     		ldr	r1, [r2, #52]	@ D.7943, _8->AHB2ENR
 1486 0752 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_AHB2Periph
 1487 0754 D243     		mvns	r2, r2	@ D.7943, tmp123
 1488 0756 0A40     		ands	r2, r2, r1	@, D.7943, D.7943, D.7943
 1489 0758 5A63     		str	r2, [r3, #52]	@ D.7943, _7->AHB2ENR
 1490              	.L47:
1130:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1131:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1491              		.loc 1 1131 0
 1492 075a 0C37     		adds	r7, r7, #12	@,,
 1493 075c BD46     		mov	sp, r7	@,
 1494              		@ sp needed	@
 1495 075e 5DF8047B 		ldr	r7, [sp], #4	@,
 1496 0762 7047     		bx	lr	@
 1497              		.cfi_endproc
 1498              	.LFE135:
 1500              		.align	2
 1501              		.global	RCC_AHB3PeriphClockCmd
 1502              		.thumb
 1503              		.thumb_func
 1505              	RCC_AHB3PeriphClockCmd:
 1506              	.LFB136:
1132:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1133:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1134:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1135:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1136:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1137:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         using it. 
1138:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1139:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1140:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1141:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1142:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1143:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1144:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1145:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1507              		.loc 1 1145 0
 1508              		.cfi_startproc
 1509              		@ args = 0, pretend = 0, frame = 8
 1510              		@ frame_needed = 1, uses_anonymous_args = 0
 1511              		@ link register save eliminated.
 1512 0764 80B4     		push	{r7}	@
 1513              		.cfi_def_cfa_offset 4
 1514              		.cfi_offset 7, -4
 1515 0766 83B0     		sub	sp, sp, #12	@,,
 1516              		.cfi_def_cfa_offset 16
 1517 0768 00AF     		add	r7, sp, #0	@,,
 1518              		.cfi_def_cfa_register 7
 1519 076a 7860     		str	r0, [r7, #4]	@ RCC_AHB3Periph, RCC_AHB3Periph
 1520 076c 0B46     		mov	r3, r1	@ tmp119, NewState
 1521 076e FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1146:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1147:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
1148:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1149:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1150:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1522              		.loc 1 1150 0
 1523 0770 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1524 0772 002B     		cmp	r3, #0	@ tmp121,
 1525 0774 0CD0     		beq	.L51	@,
1151:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1152:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1526              		.loc 1 1152 0
 1527 0776 4FF46053 		mov	r3, #14336	@ D.7944,
 1528 077a C4F20203 		movt	r3, 16386	@ D.7944,
 1529 077e 4FF46052 		mov	r2, #14336	@ D.7944,
 1530 0782 C4F20202 		movt	r2, 16386	@ D.7944,
 1531 0786 916B     		ldr	r1, [r2, #56]	@ D.7945, _3->AHB3ENR
 1532 0788 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_AHB3Periph
 1533 078a 0A43     		orrs	r2, r2, r1	@, D.7945, tmp122, D.7945
 1534 078c 9A63     		str	r2, [r3, #56]	@ D.7945, _2->AHB3ENR
 1535 078e 0CE0     		b	.L50	@
 1536              	.L51:
1153:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1154:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1155:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1156:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 1537              		.loc 1 1156 0
 1538 0790 4FF46053 		mov	r3, #14336	@ D.7944,
 1539 0794 C4F20203 		movt	r3, 16386	@ D.7944,
 1540 0798 4FF46052 		mov	r2, #14336	@ D.7944,
 1541 079c C4F20202 		movt	r2, 16386	@ D.7944,
 1542 07a0 916B     		ldr	r1, [r2, #56]	@ D.7945, _8->AHB3ENR
 1543 07a2 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_AHB3Periph
 1544 07a4 D243     		mvns	r2, r2	@ D.7945, tmp123
 1545 07a6 0A40     		ands	r2, r2, r1	@, D.7945, D.7945, D.7945
 1546 07a8 9A63     		str	r2, [r3, #56]	@ D.7945, _7->AHB3ENR
 1547              	.L50:
1157:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1158:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1548              		.loc 1 1158 0
 1549 07aa 0C37     		adds	r7, r7, #12	@,,
 1550 07ac BD46     		mov	sp, r7	@,
 1551              		@ sp needed	@
 1552 07ae 5DF8047B 		ldr	r7, [sp], #4	@,
 1553 07b2 7047     		bx	lr	@
 1554              		.cfi_endproc
 1555              	.LFE136:
 1557              		.align	2
 1558              		.global	RCC_APB1PeriphClockCmd
 1559              		.thumb
 1560              		.thumb_func
 1562              	RCC_APB1PeriphClockCmd:
 1563              	.LFB137:
1159:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1160:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1161:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1162:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1163:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1164:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         using it. 
1165:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1166:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1167:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1168:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1169:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1170:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1171:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1172:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1173:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1174:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1175:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1176:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1177:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1178:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1179:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1180:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1181:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1182:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1183:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1184:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1185:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1186:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1187:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1188:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1189:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1190:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1191:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1192:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1193:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1194:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1195:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1564              		.loc 1 1195 0
 1565              		.cfi_startproc
 1566              		@ args = 0, pretend = 0, frame = 8
 1567              		@ frame_needed = 1, uses_anonymous_args = 0
 1568              		@ link register save eliminated.
 1569 07b4 80B4     		push	{r7}	@
 1570              		.cfi_def_cfa_offset 4
 1571              		.cfi_offset 7, -4
 1572 07b6 83B0     		sub	sp, sp, #12	@,,
 1573              		.cfi_def_cfa_offset 16
 1574 07b8 00AF     		add	r7, sp, #0	@,,
 1575              		.cfi_def_cfa_register 7
 1576 07ba 7860     		str	r0, [r7, #4]	@ RCC_APB1Periph, RCC_APB1Periph
 1577 07bc 0B46     		mov	r3, r1	@ tmp119, NewState
 1578 07be FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1196:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1197:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
1198:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1199:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1200:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1579              		.loc 1 1200 0
 1580 07c0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1581 07c2 002B     		cmp	r3, #0	@ tmp121,
 1582 07c4 0CD0     		beq	.L54	@,
1201:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1202:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1583              		.loc 1 1202 0
 1584 07c6 4FF46053 		mov	r3, #14336	@ D.7946,
 1585 07ca C4F20203 		movt	r3, 16386	@ D.7946,
 1586 07ce 4FF46052 		mov	r2, #14336	@ D.7946,
 1587 07d2 C4F20202 		movt	r2, 16386	@ D.7946,
 1588 07d6 116C     		ldr	r1, [r2, #64]	@ D.7947, _3->APB1ENR
 1589 07d8 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_APB1Periph
 1590 07da 0A43     		orrs	r2, r2, r1	@, D.7947, tmp122, D.7947
 1591 07dc 1A64     		str	r2, [r3, #64]	@ D.7947, _2->APB1ENR
 1592 07de 0CE0     		b	.L53	@
 1593              	.L54:
1203:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1204:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1205:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1206:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1594              		.loc 1 1206 0
 1595 07e0 4FF46053 		mov	r3, #14336	@ D.7946,
 1596 07e4 C4F20203 		movt	r3, 16386	@ D.7946,
 1597 07e8 4FF46052 		mov	r2, #14336	@ D.7946,
 1598 07ec C4F20202 		movt	r2, 16386	@ D.7946,
 1599 07f0 116C     		ldr	r1, [r2, #64]	@ D.7947, _8->APB1ENR
 1600 07f2 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_APB1Periph
 1601 07f4 D243     		mvns	r2, r2	@ D.7947, tmp123
 1602 07f6 0A40     		ands	r2, r2, r1	@, D.7947, D.7947, D.7947
 1603 07f8 1A64     		str	r2, [r3, #64]	@ D.7947, _7->APB1ENR
 1604              	.L53:
1207:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1208:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1605              		.loc 1 1208 0
 1606 07fa 0C37     		adds	r7, r7, #12	@,,
 1607 07fc BD46     		mov	sp, r7	@,
 1608              		@ sp needed	@
 1609 07fe 5DF8047B 		ldr	r7, [sp], #4	@,
 1610 0802 7047     		bx	lr	@
 1611              		.cfi_endproc
 1612              	.LFE137:
 1614              		.align	2
 1615              		.global	RCC_APB2PeriphClockCmd
 1616              		.thumb
 1617              		.thumb_func
 1619              	RCC_APB2PeriphClockCmd:
 1620              	.LFB138:
1209:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1210:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1211:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1212:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1213:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1214:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         using it.
1215:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1216:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1217:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1218:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1219:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1220:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1221:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1222:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1223:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1224:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1225:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1226:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1227:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1228:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1229:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1230:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1231:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1232:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1233:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1234:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1235:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1621              		.loc 1 1235 0
 1622              		.cfi_startproc
 1623              		@ args = 0, pretend = 0, frame = 8
 1624              		@ frame_needed = 1, uses_anonymous_args = 0
 1625              		@ link register save eliminated.
 1626 0804 80B4     		push	{r7}	@
 1627              		.cfi_def_cfa_offset 4
 1628              		.cfi_offset 7, -4
 1629 0806 83B0     		sub	sp, sp, #12	@,,
 1630              		.cfi_def_cfa_offset 16
 1631 0808 00AF     		add	r7, sp, #0	@,,
 1632              		.cfi_def_cfa_register 7
 1633 080a 7860     		str	r0, [r7, #4]	@ RCC_APB2Periph, RCC_APB2Periph
 1634 080c 0B46     		mov	r3, r1	@ tmp119, NewState
 1635 080e FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1236:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1237:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1238:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1239:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1240:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1636              		.loc 1 1240 0
 1637 0810 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1638 0812 002B     		cmp	r3, #0	@ tmp121,
 1639 0814 0CD0     		beq	.L57	@,
1241:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1242:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1640              		.loc 1 1242 0
 1641 0816 4FF46053 		mov	r3, #14336	@ D.7948,
 1642 081a C4F20203 		movt	r3, 16386	@ D.7948,
 1643 081e 4FF46052 		mov	r2, #14336	@ D.7948,
 1644 0822 C4F20202 		movt	r2, 16386	@ D.7948,
 1645 0826 516C     		ldr	r1, [r2, #68]	@ D.7949, _3->APB2ENR
 1646 0828 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_APB2Periph
 1647 082a 0A43     		orrs	r2, r2, r1	@, D.7949, tmp122, D.7949
 1648 082c 5A64     		str	r2, [r3, #68]	@ D.7949, _2->APB2ENR
 1649 082e 0CE0     		b	.L56	@
 1650              	.L57:
1243:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1244:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1245:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1246:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1651              		.loc 1 1246 0
 1652 0830 4FF46053 		mov	r3, #14336	@ D.7948,
 1653 0834 C4F20203 		movt	r3, 16386	@ D.7948,
 1654 0838 4FF46052 		mov	r2, #14336	@ D.7948,
 1655 083c C4F20202 		movt	r2, 16386	@ D.7948,
 1656 0840 516C     		ldr	r1, [r2, #68]	@ D.7949, _8->APB2ENR
 1657 0842 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_APB2Periph
 1658 0844 D243     		mvns	r2, r2	@ D.7949, tmp123
 1659 0846 0A40     		ands	r2, r2, r1	@, D.7949, D.7949, D.7949
 1660 0848 5A64     		str	r2, [r3, #68]	@ D.7949, _7->APB2ENR
 1661              	.L56:
1247:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1248:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1662              		.loc 1 1248 0
 1663 084a 0C37     		adds	r7, r7, #12	@,,
 1664 084c BD46     		mov	sp, r7	@,
 1665              		@ sp needed	@
 1666 084e 5DF8047B 		ldr	r7, [sp], #4	@,
 1667 0852 7047     		bx	lr	@
 1668              		.cfi_endproc
 1669              	.LFE138:
 1671              		.align	2
 1672              		.global	RCC_AHB1PeriphResetCmd
 1673              		.thumb
 1674              		.thumb_func
 1676              	RCC_AHB1PeriphResetCmd:
 1677              	.LFB139:
1249:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1250:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1251:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1252:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1253:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1254:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1255:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1256:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1257:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1258:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1259:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1260:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1261:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1262:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1263:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1264:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1265:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1266:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1267:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1268:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *                  
1269:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1270:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1271:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1272:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1273:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1274:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1678              		.loc 1 1274 0
 1679              		.cfi_startproc
 1680              		@ args = 0, pretend = 0, frame = 8
 1681              		@ frame_needed = 1, uses_anonymous_args = 0
 1682              		@ link register save eliminated.
 1683 0854 80B4     		push	{r7}	@
 1684              		.cfi_def_cfa_offset 4
 1685              		.cfi_offset 7, -4
 1686 0856 83B0     		sub	sp, sp, #12	@,,
 1687              		.cfi_def_cfa_offset 16
 1688 0858 00AF     		add	r7, sp, #0	@,,
 1689              		.cfi_def_cfa_register 7
 1690 085a 7860     		str	r0, [r7, #4]	@ RCC_AHB1Periph, RCC_AHB1Periph
 1691 085c 0B46     		mov	r3, r1	@ tmp119, NewState
 1692 085e FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1275:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1276:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
1277:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1278:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1279:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1693              		.loc 1 1279 0
 1694 0860 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1695 0862 002B     		cmp	r3, #0	@ tmp121,
 1696 0864 0CD0     		beq	.L60	@,
1280:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1281:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1697              		.loc 1 1281 0
 1698 0866 4FF46053 		mov	r3, #14336	@ D.7950,
 1699 086a C4F20203 		movt	r3, 16386	@ D.7950,
 1700 086e 4FF46052 		mov	r2, #14336	@ D.7950,
 1701 0872 C4F20202 		movt	r2, 16386	@ D.7950,
 1702 0876 1169     		ldr	r1, [r2, #16]	@ D.7951, _3->AHB1RSTR
 1703 0878 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_AHB1Periph
 1704 087a 0A43     		orrs	r2, r2, r1	@, D.7951, tmp122, D.7951
 1705 087c 1A61     		str	r2, [r3, #16]	@ D.7951, _2->AHB1RSTR
 1706 087e 0CE0     		b	.L59	@
 1707              	.L60:
1282:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1283:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1284:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1285:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1708              		.loc 1 1285 0
 1709 0880 4FF46053 		mov	r3, #14336	@ D.7950,
 1710 0884 C4F20203 		movt	r3, 16386	@ D.7950,
 1711 0888 4FF46052 		mov	r2, #14336	@ D.7950,
 1712 088c C4F20202 		movt	r2, 16386	@ D.7950,
 1713 0890 1169     		ldr	r1, [r2, #16]	@ D.7951, _8->AHB1RSTR
 1714 0892 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_AHB1Periph
 1715 0894 D243     		mvns	r2, r2	@ D.7951, tmp123
 1716 0896 0A40     		ands	r2, r2, r1	@, D.7951, D.7951, D.7951
 1717 0898 1A61     		str	r2, [r3, #16]	@ D.7951, _7->AHB1RSTR
 1718              	.L59:
1286:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1287:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1719              		.loc 1 1287 0
 1720 089a 0C37     		adds	r7, r7, #12	@,,
 1721 089c BD46     		mov	sp, r7	@,
 1722              		@ sp needed	@
 1723 089e 5DF8047B 		ldr	r7, [sp], #4	@,
 1724 08a2 7047     		bx	lr	@
 1725              		.cfi_endproc
 1726              	.LFE139:
 1728              		.align	2
 1729              		.global	RCC_AHB2PeriphResetCmd
 1730              		.thumb
 1731              		.thumb_func
 1733              	RCC_AHB2PeriphResetCmd:
 1734              	.LFB140:
1288:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1289:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1290:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1291:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1292:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1293:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1294:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1295:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1296:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1297:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1298:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1299:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1300:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1301:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1302:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1303:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1735              		.loc 1 1303 0
 1736              		.cfi_startproc
 1737              		@ args = 0, pretend = 0, frame = 8
 1738              		@ frame_needed = 1, uses_anonymous_args = 0
 1739              		@ link register save eliminated.
 1740 08a4 80B4     		push	{r7}	@
 1741              		.cfi_def_cfa_offset 4
 1742              		.cfi_offset 7, -4
 1743 08a6 83B0     		sub	sp, sp, #12	@,,
 1744              		.cfi_def_cfa_offset 16
 1745 08a8 00AF     		add	r7, sp, #0	@,,
 1746              		.cfi_def_cfa_register 7
 1747 08aa 7860     		str	r0, [r7, #4]	@ RCC_AHB2Periph, RCC_AHB2Periph
 1748 08ac 0B46     		mov	r3, r1	@ tmp119, NewState
 1749 08ae FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1304:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1305:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1306:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1307:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1308:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1750              		.loc 1 1308 0
 1751 08b0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1752 08b2 002B     		cmp	r3, #0	@ tmp121,
 1753 08b4 0CD0     		beq	.L63	@,
1309:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1310:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1754              		.loc 1 1310 0
 1755 08b6 4FF46053 		mov	r3, #14336	@ D.7952,
 1756 08ba C4F20203 		movt	r3, 16386	@ D.7952,
 1757 08be 4FF46052 		mov	r2, #14336	@ D.7952,
 1758 08c2 C4F20202 		movt	r2, 16386	@ D.7952,
 1759 08c6 5169     		ldr	r1, [r2, #20]	@ D.7953, _3->AHB2RSTR
 1760 08c8 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_AHB2Periph
 1761 08ca 0A43     		orrs	r2, r2, r1	@, D.7953, tmp122, D.7953
 1762 08cc 5A61     		str	r2, [r3, #20]	@ D.7953, _2->AHB2RSTR
 1763 08ce 0CE0     		b	.L62	@
 1764              	.L63:
1311:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1312:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1313:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1314:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1765              		.loc 1 1314 0
 1766 08d0 4FF46053 		mov	r3, #14336	@ D.7952,
 1767 08d4 C4F20203 		movt	r3, 16386	@ D.7952,
 1768 08d8 4FF46052 		mov	r2, #14336	@ D.7952,
 1769 08dc C4F20202 		movt	r2, 16386	@ D.7952,
 1770 08e0 5169     		ldr	r1, [r2, #20]	@ D.7953, _8->AHB2RSTR
 1771 08e2 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_AHB2Periph
 1772 08e4 D243     		mvns	r2, r2	@ D.7953, tmp123
 1773 08e6 0A40     		ands	r2, r2, r1	@, D.7953, D.7953, D.7953
 1774 08e8 5A61     		str	r2, [r3, #20]	@ D.7953, _7->AHB2RSTR
 1775              	.L62:
1315:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1316:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1776              		.loc 1 1316 0
 1777 08ea 0C37     		adds	r7, r7, #12	@,,
 1778 08ec BD46     		mov	sp, r7	@,
 1779              		@ sp needed	@
 1780 08ee 5DF8047B 		ldr	r7, [sp], #4	@,
 1781 08f2 7047     		bx	lr	@
 1782              		.cfi_endproc
 1783              	.LFE140:
 1785              		.align	2
 1786              		.global	RCC_AHB3PeriphResetCmd
 1787              		.thumb
 1788              		.thumb_func
 1790              	RCC_AHB3PeriphResetCmd:
 1791              	.LFB141:
1317:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1318:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1319:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1320:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1321:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1322:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1323:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1324:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1325:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1326:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1327:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1792              		.loc 1 1327 0
 1793              		.cfi_startproc
 1794              		@ args = 0, pretend = 0, frame = 8
 1795              		@ frame_needed = 1, uses_anonymous_args = 0
 1796              		@ link register save eliminated.
 1797 08f4 80B4     		push	{r7}	@
 1798              		.cfi_def_cfa_offset 4
 1799              		.cfi_offset 7, -4
 1800 08f6 83B0     		sub	sp, sp, #12	@,,
 1801              		.cfi_def_cfa_offset 16
 1802 08f8 00AF     		add	r7, sp, #0	@,,
 1803              		.cfi_def_cfa_register 7
 1804 08fa 7860     		str	r0, [r7, #4]	@ RCC_AHB3Periph, RCC_AHB3Periph
 1805 08fc 0B46     		mov	r3, r1	@ tmp119, NewState
 1806 08fe FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1328:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1329:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1330:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1331:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1332:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1807              		.loc 1 1332 0
 1808 0900 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1809 0902 002B     		cmp	r3, #0	@ tmp121,
 1810 0904 0CD0     		beq	.L66	@,
1333:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1334:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1811              		.loc 1 1334 0
 1812 0906 4FF46053 		mov	r3, #14336	@ D.7954,
 1813 090a C4F20203 		movt	r3, 16386	@ D.7954,
 1814 090e 4FF46052 		mov	r2, #14336	@ D.7954,
 1815 0912 C4F20202 		movt	r2, 16386	@ D.7954,
 1816 0916 9169     		ldr	r1, [r2, #24]	@ D.7955, _3->AHB3RSTR
 1817 0918 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_AHB3Periph
 1818 091a 0A43     		orrs	r2, r2, r1	@, D.7955, tmp122, D.7955
 1819 091c 9A61     		str	r2, [r3, #24]	@ D.7955, _2->AHB3RSTR
 1820 091e 0CE0     		b	.L65	@
 1821              	.L66:
1335:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1336:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1337:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1338:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1822              		.loc 1 1338 0
 1823 0920 4FF46053 		mov	r3, #14336	@ D.7954,
 1824 0924 C4F20203 		movt	r3, 16386	@ D.7954,
 1825 0928 4FF46052 		mov	r2, #14336	@ D.7954,
 1826 092c C4F20202 		movt	r2, 16386	@ D.7954,
 1827 0930 9169     		ldr	r1, [r2, #24]	@ D.7955, _8->AHB3RSTR
 1828 0932 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_AHB3Periph
 1829 0934 D243     		mvns	r2, r2	@ D.7955, tmp123
 1830 0936 0A40     		ands	r2, r2, r1	@, D.7955, D.7955, D.7955
 1831 0938 9A61     		str	r2, [r3, #24]	@ D.7955, _7->AHB3RSTR
 1832              	.L65:
1339:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1340:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1833              		.loc 1 1340 0
 1834 093a 0C37     		adds	r7, r7, #12	@,,
 1835 093c BD46     		mov	sp, r7	@,
 1836              		@ sp needed	@
 1837 093e 5DF8047B 		ldr	r7, [sp], #4	@,
 1838 0942 7047     		bx	lr	@
 1839              		.cfi_endproc
 1840              	.LFE141:
 1842              		.align	2
 1843              		.global	RCC_APB1PeriphResetCmd
 1844              		.thumb
 1845              		.thumb_func
 1847              	RCC_APB1PeriphResetCmd:
 1848              	.LFB142:
1341:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1342:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1343:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1344:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1345:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1346:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1347:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1348:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1349:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1350:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1351:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1352:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1353:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1354:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1355:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1356:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1357:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1358:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1359:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1360:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1361:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1362:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1363:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1364:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1365:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1366:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1367:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1368:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1369:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1370:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1371:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1372:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1373:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1374:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1849              		.loc 1 1374 0
 1850              		.cfi_startproc
 1851              		@ args = 0, pretend = 0, frame = 8
 1852              		@ frame_needed = 1, uses_anonymous_args = 0
 1853              		@ link register save eliminated.
 1854 0944 80B4     		push	{r7}	@
 1855              		.cfi_def_cfa_offset 4
 1856              		.cfi_offset 7, -4
 1857 0946 83B0     		sub	sp, sp, #12	@,,
 1858              		.cfi_def_cfa_offset 16
 1859 0948 00AF     		add	r7, sp, #0	@,,
 1860              		.cfi_def_cfa_register 7
 1861 094a 7860     		str	r0, [r7, #4]	@ RCC_APB1Periph, RCC_APB1Periph
 1862 094c 0B46     		mov	r3, r1	@ tmp119, NewState
 1863 094e FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1375:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1376:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1377:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1378:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1864              		.loc 1 1378 0
 1865 0950 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1866 0952 002B     		cmp	r3, #0	@ tmp121,
 1867 0954 0CD0     		beq	.L69	@,
1379:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1380:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1868              		.loc 1 1380 0
 1869 0956 4FF46053 		mov	r3, #14336	@ D.7956,
 1870 095a C4F20203 		movt	r3, 16386	@ D.7956,
 1871 095e 4FF46052 		mov	r2, #14336	@ D.7956,
 1872 0962 C4F20202 		movt	r2, 16386	@ D.7956,
 1873 0966 116A     		ldr	r1, [r2, #32]	@ D.7957, _3->APB1RSTR
 1874 0968 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_APB1Periph
 1875 096a 0A43     		orrs	r2, r2, r1	@, D.7957, tmp122, D.7957
 1876 096c 1A62     		str	r2, [r3, #32]	@ D.7957, _2->APB1RSTR
 1877 096e 0CE0     		b	.L68	@
 1878              	.L69:
1381:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1382:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1383:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1384:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1879              		.loc 1 1384 0
 1880 0970 4FF46053 		mov	r3, #14336	@ D.7956,
 1881 0974 C4F20203 		movt	r3, 16386	@ D.7956,
 1882 0978 4FF46052 		mov	r2, #14336	@ D.7956,
 1883 097c C4F20202 		movt	r2, 16386	@ D.7956,
 1884 0980 116A     		ldr	r1, [r2, #32]	@ D.7957, _8->APB1RSTR
 1885 0982 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_APB1Periph
 1886 0984 D243     		mvns	r2, r2	@ D.7957, tmp123
 1887 0986 0A40     		ands	r2, r2, r1	@, D.7957, D.7957, D.7957
 1888 0988 1A62     		str	r2, [r3, #32]	@ D.7957, _7->APB1RSTR
 1889              	.L68:
1385:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1386:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1890              		.loc 1 1386 0
 1891 098a 0C37     		adds	r7, r7, #12	@,,
 1892 098c BD46     		mov	sp, r7	@,
 1893              		@ sp needed	@
 1894 098e 5DF8047B 		ldr	r7, [sp], #4	@,
 1895 0992 7047     		bx	lr	@
 1896              		.cfi_endproc
 1897              	.LFE142:
 1899              		.align	2
 1900              		.global	RCC_APB2PeriphResetCmd
 1901              		.thumb
 1902              		.thumb_func
 1904              	RCC_APB2PeriphResetCmd:
 1905              	.LFB143:
1387:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1388:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1389:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1390:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1391:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1392:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1393:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1394:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1395:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1396:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1397:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1398:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1399:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1400:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1401:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1402:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1403:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1404:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1405:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1406:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1407:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1408:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1409:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1410:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1906              		.loc 1 1410 0
 1907              		.cfi_startproc
 1908              		@ args = 0, pretend = 0, frame = 8
 1909              		@ frame_needed = 1, uses_anonymous_args = 0
 1910              		@ link register save eliminated.
 1911 0994 80B4     		push	{r7}	@
 1912              		.cfi_def_cfa_offset 4
 1913              		.cfi_offset 7, -4
 1914 0996 83B0     		sub	sp, sp, #12	@,,
 1915              		.cfi_def_cfa_offset 16
 1916 0998 00AF     		add	r7, sp, #0	@,,
 1917              		.cfi_def_cfa_register 7
 1918 099a 7860     		str	r0, [r7, #4]	@ RCC_APB2Periph, RCC_APB2Periph
 1919 099c 0B46     		mov	r3, r1	@ tmp119, NewState
 1920 099e FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1411:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1412:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
1413:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1414:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1921              		.loc 1 1414 0
 1922 09a0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1923 09a2 002B     		cmp	r3, #0	@ tmp121,
 1924 09a4 0CD0     		beq	.L72	@,
1415:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1416:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1925              		.loc 1 1416 0
 1926 09a6 4FF46053 		mov	r3, #14336	@ D.7958,
 1927 09aa C4F20203 		movt	r3, 16386	@ D.7958,
 1928 09ae 4FF46052 		mov	r2, #14336	@ D.7958,
 1929 09b2 C4F20202 		movt	r2, 16386	@ D.7958,
 1930 09b6 516A     		ldr	r1, [r2, #36]	@ D.7959, _3->APB2RSTR
 1931 09b8 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_APB2Periph
 1932 09ba 0A43     		orrs	r2, r2, r1	@, D.7959, tmp122, D.7959
 1933 09bc 5A62     		str	r2, [r3, #36]	@ D.7959, _2->APB2RSTR
 1934 09be 0CE0     		b	.L71	@
 1935              	.L72:
1417:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1418:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1419:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1420:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1936              		.loc 1 1420 0
 1937 09c0 4FF46053 		mov	r3, #14336	@ D.7958,
 1938 09c4 C4F20203 		movt	r3, 16386	@ D.7958,
 1939 09c8 4FF46052 		mov	r2, #14336	@ D.7958,
 1940 09cc C4F20202 		movt	r2, 16386	@ D.7958,
 1941 09d0 516A     		ldr	r1, [r2, #36]	@ D.7959, _8->APB2RSTR
 1942 09d2 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_APB2Periph
 1943 09d4 D243     		mvns	r2, r2	@ D.7959, tmp123
 1944 09d6 0A40     		ands	r2, r2, r1	@, D.7959, D.7959, D.7959
 1945 09d8 5A62     		str	r2, [r3, #36]	@ D.7959, _7->APB2RSTR
 1946              	.L71:
1421:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1422:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 1947              		.loc 1 1422 0
 1948 09da 0C37     		adds	r7, r7, #12	@,,
 1949 09dc BD46     		mov	sp, r7	@,
 1950              		@ sp needed	@
 1951 09de 5DF8047B 		ldr	r7, [sp], #4	@,
 1952 09e2 7047     		bx	lr	@
 1953              		.cfi_endproc
 1954              	.LFE143:
 1956              		.align	2
 1957              		.global	RCC_AHB1PeriphClockLPModeCmd
 1958              		.thumb
 1959              		.thumb_func
 1961              	RCC_AHB1PeriphClockLPModeCmd:
 1962              	.LFB144:
1423:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1424:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1425:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1426:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1427:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         power consumption.
1428:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1429:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1430:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1431:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1432:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1433:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1434:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1435:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1436:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1437:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1438:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1439:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1440:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1441:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1442:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1443:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1444:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1445:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1446:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1447:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1448:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1449:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1450:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1451:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1452:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1453:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1454:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1455:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1456:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 1963              		.loc 1 1456 0
 1964              		.cfi_startproc
 1965              		@ args = 0, pretend = 0, frame = 8
 1966              		@ frame_needed = 1, uses_anonymous_args = 0
 1967              		@ link register save eliminated.
 1968 09e4 80B4     		push	{r7}	@
 1969              		.cfi_def_cfa_offset 4
 1970              		.cfi_offset 7, -4
 1971 09e6 83B0     		sub	sp, sp, #12	@,,
 1972              		.cfi_def_cfa_offset 16
 1973 09e8 00AF     		add	r7, sp, #0	@,,
 1974              		.cfi_def_cfa_register 7
 1975 09ea 7860     		str	r0, [r7, #4]	@ RCC_AHB1Periph, RCC_AHB1Periph
 1976 09ec 0B46     		mov	r3, r1	@ tmp119, NewState
 1977 09ee FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1457:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1458:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
1459:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1460:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1978              		.loc 1 1460 0
 1979 09f0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 1980 09f2 002B     		cmp	r3, #0	@ tmp121,
 1981 09f4 0CD0     		beq	.L75	@,
1461:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1462:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 1982              		.loc 1 1462 0
 1983 09f6 4FF46053 		mov	r3, #14336	@ D.7960,
 1984 09fa C4F20203 		movt	r3, 16386	@ D.7960,
 1985 09fe 4FF46052 		mov	r2, #14336	@ D.7960,
 1986 0a02 C4F20202 		movt	r2, 16386	@ D.7960,
 1987 0a06 116D     		ldr	r1, [r2, #80]	@ D.7961, _3->AHB1LPENR
 1988 0a08 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_AHB1Periph
 1989 0a0a 0A43     		orrs	r2, r2, r1	@, D.7961, tmp122, D.7961
 1990 0a0c 1A65     		str	r2, [r3, #80]	@ D.7961, _2->AHB1LPENR
 1991 0a0e 0CE0     		b	.L74	@
 1992              	.L75:
1463:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1464:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1465:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1466:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 1993              		.loc 1 1466 0
 1994 0a10 4FF46053 		mov	r3, #14336	@ D.7960,
 1995 0a14 C4F20203 		movt	r3, 16386	@ D.7960,
 1996 0a18 4FF46052 		mov	r2, #14336	@ D.7960,
 1997 0a1c C4F20202 		movt	r2, 16386	@ D.7960,
 1998 0a20 116D     		ldr	r1, [r2, #80]	@ D.7961, _8->AHB1LPENR
 1999 0a22 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_AHB1Periph
 2000 0a24 D243     		mvns	r2, r2	@ D.7961, tmp123
 2001 0a26 0A40     		ands	r2, r2, r1	@, D.7961, D.7961, D.7961
 2002 0a28 1A65     		str	r2, [r3, #80]	@ D.7961, _7->AHB1LPENR
 2003              	.L74:
1467:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1468:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 2004              		.loc 1 1468 0
 2005 0a2a 0C37     		adds	r7, r7, #12	@,,
 2006 0a2c BD46     		mov	sp, r7	@,
 2007              		@ sp needed	@
 2008 0a2e 5DF8047B 		ldr	r7, [sp], #4	@,
 2009 0a32 7047     		bx	lr	@
 2010              		.cfi_endproc
 2011              	.LFE144:
 2013              		.align	2
 2014              		.global	RCC_AHB2PeriphClockLPModeCmd
 2015              		.thumb
 2016              		.thumb_func
 2018              	RCC_AHB2PeriphClockLPModeCmd:
 2019              	.LFB145:
1469:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1470:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1471:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1472:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1473:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *           power consumption.
1474:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1475:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1476:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1477:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1478:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1479:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1480:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1481:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1482:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1483:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1484:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1485:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1486:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1487:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1488:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 2020              		.loc 1 1488 0
 2021              		.cfi_startproc
 2022              		@ args = 0, pretend = 0, frame = 8
 2023              		@ frame_needed = 1, uses_anonymous_args = 0
 2024              		@ link register save eliminated.
 2025 0a34 80B4     		push	{r7}	@
 2026              		.cfi_def_cfa_offset 4
 2027              		.cfi_offset 7, -4
 2028 0a36 83B0     		sub	sp, sp, #12	@,,
 2029              		.cfi_def_cfa_offset 16
 2030 0a38 00AF     		add	r7, sp, #0	@,,
 2031              		.cfi_def_cfa_register 7
 2032 0a3a 7860     		str	r0, [r7, #4]	@ RCC_AHB2Periph, RCC_AHB2Periph
 2033 0a3c 0B46     		mov	r3, r1	@ tmp119, NewState
 2034 0a3e FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1489:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1490:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1491:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1492:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2035              		.loc 1 1492 0
 2036 0a40 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 2037 0a42 002B     		cmp	r3, #0	@ tmp121,
 2038 0a44 0CD0     		beq	.L78	@,
1493:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1494:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 2039              		.loc 1 1494 0
 2040 0a46 4FF46053 		mov	r3, #14336	@ D.7962,
 2041 0a4a C4F20203 		movt	r3, 16386	@ D.7962,
 2042 0a4e 4FF46052 		mov	r2, #14336	@ D.7962,
 2043 0a52 C4F20202 		movt	r2, 16386	@ D.7962,
 2044 0a56 516D     		ldr	r1, [r2, #84]	@ D.7963, _3->AHB2LPENR
 2045 0a58 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_AHB2Periph
 2046 0a5a 0A43     		orrs	r2, r2, r1	@, D.7963, tmp122, D.7963
 2047 0a5c 5A65     		str	r2, [r3, #84]	@ D.7963, _2->AHB2LPENR
 2048 0a5e 0CE0     		b	.L77	@
 2049              	.L78:
1495:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1496:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1497:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1498:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 2050              		.loc 1 1498 0
 2051 0a60 4FF46053 		mov	r3, #14336	@ D.7962,
 2052 0a64 C4F20203 		movt	r3, 16386	@ D.7962,
 2053 0a68 4FF46052 		mov	r2, #14336	@ D.7962,
 2054 0a6c C4F20202 		movt	r2, 16386	@ D.7962,
 2055 0a70 516D     		ldr	r1, [r2, #84]	@ D.7963, _8->AHB2LPENR
 2056 0a72 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_AHB2Periph
 2057 0a74 D243     		mvns	r2, r2	@ D.7963, tmp123
 2058 0a76 0A40     		ands	r2, r2, r1	@, D.7963, D.7963, D.7963
 2059 0a78 5A65     		str	r2, [r3, #84]	@ D.7963, _7->AHB2LPENR
 2060              	.L77:
1499:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1500:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 2061              		.loc 1 1500 0
 2062 0a7a 0C37     		adds	r7, r7, #12	@,,
 2063 0a7c BD46     		mov	sp, r7	@,
 2064              		@ sp needed	@
 2065 0a7e 5DF8047B 		ldr	r7, [sp], #4	@,
 2066 0a82 7047     		bx	lr	@
 2067              		.cfi_endproc
 2068              	.LFE145:
 2070              		.align	2
 2071              		.global	RCC_AHB3PeriphClockLPModeCmd
 2072              		.thumb
 2073              		.thumb_func
 2075              	RCC_AHB3PeriphClockLPModeCmd:
 2076              	.LFB146:
1501:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1502:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1503:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1504:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1505:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         power consumption.
1506:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1507:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1508:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1509:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1510:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1511:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1512:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1513:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1514:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1515:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 2077              		.loc 1 1515 0
 2078              		.cfi_startproc
 2079              		@ args = 0, pretend = 0, frame = 8
 2080              		@ frame_needed = 1, uses_anonymous_args = 0
 2081              		@ link register save eliminated.
 2082 0a84 80B4     		push	{r7}	@
 2083              		.cfi_def_cfa_offset 4
 2084              		.cfi_offset 7, -4
 2085 0a86 83B0     		sub	sp, sp, #12	@,,
 2086              		.cfi_def_cfa_offset 16
 2087 0a88 00AF     		add	r7, sp, #0	@,,
 2088              		.cfi_def_cfa_register 7
 2089 0a8a 7860     		str	r0, [r7, #4]	@ RCC_AHB3Periph, RCC_AHB3Periph
 2090 0a8c 0B46     		mov	r3, r1	@ tmp119, NewState
 2091 0a8e FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1516:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1517:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1518:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1519:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2092              		.loc 1 1519 0
 2093 0a90 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 2094 0a92 002B     		cmp	r3, #0	@ tmp121,
 2095 0a94 0CD0     		beq	.L81	@,
1520:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1521:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 2096              		.loc 1 1521 0
 2097 0a96 4FF46053 		mov	r3, #14336	@ D.7964,
 2098 0a9a C4F20203 		movt	r3, 16386	@ D.7964,
 2099 0a9e 4FF46052 		mov	r2, #14336	@ D.7964,
 2100 0aa2 C4F20202 		movt	r2, 16386	@ D.7964,
 2101 0aa6 916D     		ldr	r1, [r2, #88]	@ D.7965, _3->AHB3LPENR
 2102 0aa8 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_AHB3Periph
 2103 0aaa 0A43     		orrs	r2, r2, r1	@, D.7965, tmp122, D.7965
 2104 0aac 9A65     		str	r2, [r3, #88]	@ D.7965, _2->AHB3LPENR
 2105 0aae 0CE0     		b	.L80	@
 2106              	.L81:
1522:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1523:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1524:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1525:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 2107              		.loc 1 1525 0
 2108 0ab0 4FF46053 		mov	r3, #14336	@ D.7964,
 2109 0ab4 C4F20203 		movt	r3, 16386	@ D.7964,
 2110 0ab8 4FF46052 		mov	r2, #14336	@ D.7964,
 2111 0abc C4F20202 		movt	r2, 16386	@ D.7964,
 2112 0ac0 916D     		ldr	r1, [r2, #88]	@ D.7965, _8->AHB3LPENR
 2113 0ac2 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_AHB3Periph
 2114 0ac4 D243     		mvns	r2, r2	@ D.7965, tmp123
 2115 0ac6 0A40     		ands	r2, r2, r1	@, D.7965, D.7965, D.7965
 2116 0ac8 9A65     		str	r2, [r3, #88]	@ D.7965, _7->AHB3LPENR
 2117              	.L80:
1526:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1527:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 2118              		.loc 1 1527 0
 2119 0aca 0C37     		adds	r7, r7, #12	@,,
 2120 0acc BD46     		mov	sp, r7	@,
 2121              		@ sp needed	@
 2122 0ace 5DF8047B 		ldr	r7, [sp], #4	@,
 2123 0ad2 7047     		bx	lr	@
 2124              		.cfi_endproc
 2125              	.LFE146:
 2127              		.align	2
 2128              		.global	RCC_APB1PeriphClockLPModeCmd
 2129              		.thumb
 2130              		.thumb_func
 2132              	RCC_APB1PeriphClockLPModeCmd:
 2133              	.LFB147:
1528:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1529:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1530:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1531:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1532:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         power consumption.
1533:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1534:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1535:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1536:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1537:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1538:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1539:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1540:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1541:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1542:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1543:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1544:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1545:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1546:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1547:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1548:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1549:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1550:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1551:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1552:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1553:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1554:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1555:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1556:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1557:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1558:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1559:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1560:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1561:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1562:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1563:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1564:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1565:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 2134              		.loc 1 1565 0
 2135              		.cfi_startproc
 2136              		@ args = 0, pretend = 0, frame = 8
 2137              		@ frame_needed = 1, uses_anonymous_args = 0
 2138              		@ link register save eliminated.
 2139 0ad4 80B4     		push	{r7}	@
 2140              		.cfi_def_cfa_offset 4
 2141              		.cfi_offset 7, -4
 2142 0ad6 83B0     		sub	sp, sp, #12	@,,
 2143              		.cfi_def_cfa_offset 16
 2144 0ad8 00AF     		add	r7, sp, #0	@,,
 2145              		.cfi_def_cfa_register 7
 2146 0ada 7860     		str	r0, [r7, #4]	@ RCC_APB1Periph, RCC_APB1Periph
 2147 0adc 0B46     		mov	r3, r1	@ tmp119, NewState
 2148 0ade FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1566:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1567:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1568:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1569:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2149              		.loc 1 1569 0
 2150 0ae0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 2151 0ae2 002B     		cmp	r3, #0	@ tmp121,
 2152 0ae4 0CD0     		beq	.L84	@,
1570:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1571:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 2153              		.loc 1 1571 0
 2154 0ae6 4FF46053 		mov	r3, #14336	@ D.7966,
 2155 0aea C4F20203 		movt	r3, 16386	@ D.7966,
 2156 0aee 4FF46052 		mov	r2, #14336	@ D.7966,
 2157 0af2 C4F20202 		movt	r2, 16386	@ D.7966,
 2158 0af6 116E     		ldr	r1, [r2, #96]	@ D.7967, _3->APB1LPENR
 2159 0af8 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_APB1Periph
 2160 0afa 0A43     		orrs	r2, r2, r1	@, D.7967, tmp122, D.7967
 2161 0afc 1A66     		str	r2, [r3, #96]	@ D.7967, _2->APB1LPENR
 2162 0afe 0CE0     		b	.L83	@
 2163              	.L84:
1572:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1573:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1574:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1575:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 2164              		.loc 1 1575 0
 2165 0b00 4FF46053 		mov	r3, #14336	@ D.7966,
 2166 0b04 C4F20203 		movt	r3, 16386	@ D.7966,
 2167 0b08 4FF46052 		mov	r2, #14336	@ D.7966,
 2168 0b0c C4F20202 		movt	r2, 16386	@ D.7966,
 2169 0b10 116E     		ldr	r1, [r2, #96]	@ D.7967, _8->APB1LPENR
 2170 0b12 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_APB1Periph
 2171 0b14 D243     		mvns	r2, r2	@ D.7967, tmp123
 2172 0b16 0A40     		ands	r2, r2, r1	@, D.7967, D.7967, D.7967
 2173 0b18 1A66     		str	r2, [r3, #96]	@ D.7967, _7->APB1LPENR
 2174              	.L83:
1576:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1577:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 2175              		.loc 1 1577 0
 2176 0b1a 0C37     		adds	r7, r7, #12	@,,
 2177 0b1c BD46     		mov	sp, r7	@,
 2178              		@ sp needed	@
 2179 0b1e 5DF8047B 		ldr	r7, [sp], #4	@,
 2180 0b22 7047     		bx	lr	@
 2181              		.cfi_endproc
 2182              	.LFE147:
 2184              		.align	2
 2185              		.global	RCC_APB2PeriphClockLPModeCmd
 2186              		.thumb
 2187              		.thumb_func
 2189              	RCC_APB2PeriphClockLPModeCmd:
 2190              	.LFB148:
1578:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1579:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1580:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1581:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1582:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         power consumption.
1583:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1584:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1585:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1586:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1587:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1588:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1589:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1590:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1591:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1592:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1593:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1594:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1595:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1596:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1597:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1598:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1599:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1600:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1601:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1602:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1603:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1604:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1605:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 2191              		.loc 1 1605 0
 2192              		.cfi_startproc
 2193              		@ args = 0, pretend = 0, frame = 8
 2194              		@ frame_needed = 1, uses_anonymous_args = 0
 2195              		@ link register save eliminated.
 2196 0b24 80B4     		push	{r7}	@
 2197              		.cfi_def_cfa_offset 4
 2198              		.cfi_offset 7, -4
 2199 0b26 83B0     		sub	sp, sp, #12	@,,
 2200              		.cfi_def_cfa_offset 16
 2201 0b28 00AF     		add	r7, sp, #0	@,,
 2202              		.cfi_def_cfa_register 7
 2203 0b2a 7860     		str	r0, [r7, #4]	@ RCC_APB2Periph, RCC_APB2Periph
 2204 0b2c 0B46     		mov	r3, r1	@ tmp119, NewState
 2205 0b2e FB70     		strb	r3, [r7, #3]	@ tmp120, NewState
1606:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1607:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1608:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1609:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2206              		.loc 1 1609 0
 2207 0b30 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2	@ tmp121, NewState
 2208 0b32 002B     		cmp	r3, #0	@ tmp121,
 2209 0b34 0CD0     		beq	.L87	@,
1610:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1611:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 2210              		.loc 1 1611 0
 2211 0b36 4FF46053 		mov	r3, #14336	@ D.7968,
 2212 0b3a C4F20203 		movt	r3, 16386	@ D.7968,
 2213 0b3e 4FF46052 		mov	r2, #14336	@ D.7968,
 2214 0b42 C4F20202 		movt	r2, 16386	@ D.7968,
 2215 0b46 516E     		ldr	r1, [r2, #100]	@ D.7969, _3->APB2LPENR
 2216 0b48 7A68     		ldr	r2, [r7, #4]	@ tmp122, RCC_APB2Periph
 2217 0b4a 0A43     		orrs	r2, r2, r1	@, D.7969, tmp122, D.7969
 2218 0b4c 5A66     		str	r2, [r3, #100]	@ D.7969, _2->APB2LPENR
 2219 0b4e 0CE0     		b	.L86	@
 2220              	.L87:
1612:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1613:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1614:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1615:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 2221              		.loc 1 1615 0
 2222 0b50 4FF46053 		mov	r3, #14336	@ D.7968,
 2223 0b54 C4F20203 		movt	r3, 16386	@ D.7968,
 2224 0b58 4FF46052 		mov	r2, #14336	@ D.7968,
 2225 0b5c C4F20202 		movt	r2, 16386	@ D.7968,
 2226 0b60 516E     		ldr	r1, [r2, #100]	@ D.7969, _8->APB2LPENR
 2227 0b62 7A68     		ldr	r2, [r7, #4]	@ tmp123, RCC_APB2Periph
 2228 0b64 D243     		mvns	r2, r2	@ D.7969, tmp123
 2229 0b66 0A40     		ands	r2, r2, r1	@, D.7969, D.7969, D.7969
 2230 0b68 5A66     		str	r2, [r3, #100]	@ D.7969, _7->APB2LPENR
 2231              	.L86:
1616:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1617:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 2232              		.loc 1 1617 0
 2233 0b6a 0C37     		adds	r7, r7, #12	@,,
 2234 0b6c BD46     		mov	sp, r7	@,
 2235              		@ sp needed	@
 2236 0b6e 5DF8047B 		ldr	r7, [sp], #4	@,
 2237 0b72 7047     		bx	lr	@
 2238              		.cfi_endproc
 2239              	.LFE148:
 2241              		.align	2
 2242              		.global	RCC_ITConfig
 2243              		.thumb
 2244              		.thumb_func
 2246              	RCC_ITConfig:
 2247              	.LFB149:
1618:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1619:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1620:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @}
1621:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1622:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1623:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1624:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1625:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  *
1626:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** @verbatim   
1627:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================
1628:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1629:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================  
1630:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1631:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** @endverbatim
1632:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @{
1633:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1634:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1635:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1636:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1637:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1638:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1639:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1640:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1641:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1642:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1643:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1644:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1645:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1646:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1647:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1648:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1649:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1650:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 2248              		.loc 1 1650 0
 2249              		.cfi_startproc
 2250              		@ args = 0, pretend = 0, frame = 8
 2251              		@ frame_needed = 1, uses_anonymous_args = 0
 2252              		@ link register save eliminated.
 2253 0b74 80B4     		push	{r7}	@
 2254              		.cfi_def_cfa_offset 4
 2255              		.cfi_offset 7, -4
 2256 0b76 83B0     		sub	sp, sp, #12	@,,
 2257              		.cfi_def_cfa_offset 16
 2258 0b78 00AF     		add	r7, sp, #0	@,,
 2259              		.cfi_def_cfa_register 7
 2260 0b7a 0246     		mov	r2, r0	@ tmp119, RCC_IT
 2261 0b7c 0B46     		mov	r3, r1	@ tmp121, NewState
 2262 0b7e FA71     		strb	r2, [r7, #7]	@ tmp120, RCC_IT
 2263 0b80 BB71     		strb	r3, [r7, #6]	@ tmp122, NewState
1651:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1652:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
1653:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1654:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2264              		.loc 1 1654 0
 2265 0b82 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2	@ tmp123, NewState
 2266 0b84 002B     		cmp	r3, #0	@ tmp123,
 2267 0b86 0ED0     		beq	.L90	@,
1655:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1656:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1657:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 2268              		.loc 1 1657 0
 2269 0b88 43F60D03 		movw	r3, #14349	@ D.7970,
 2270 0b8c C4F20203 		movt	r3, 16386	@ D.7970,
 2271 0b90 43F60D02 		movw	r2, #14349	@ D.7970,
 2272 0b94 C4F20202 		movt	r2, 16386	@ D.7970,
 2273 0b98 1278     		ldrb	r2, [r2]	@ tmp124, *_3
 2274 0b9a D1B2     		uxtb	r1, r2	@ D.7971, tmp124
 2275 0b9c FA79     		ldrb	r2, [r7, #7]	@ tmp125, RCC_IT
 2276 0b9e 0A43     		orrs	r2, r2, r1	@, tmp126, tmp125, D.7971
 2277 0ba0 D2B2     		uxtb	r2, r2	@ D.7971, tmp126
 2278 0ba2 1A70     		strb	r2, [r3]	@ tmp127, *_2
 2279 0ba4 0FE0     		b	.L89	@
 2280              	.L90:
1658:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1659:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1660:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1661:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
1662:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 2281              		.loc 1 1662 0
 2282 0ba6 43F60D03 		movw	r3, #14349	@ D.7970,
 2283 0baa C4F20203 		movt	r3, 16386	@ D.7970,
 2284 0bae 43F60D02 		movw	r2, #14349	@ D.7970,
 2285 0bb2 C4F20202 		movt	r2, 16386	@ D.7970,
 2286 0bb6 1278     		ldrb	r2, [r2]	@ tmp128, *_8
 2287 0bb8 D1B2     		uxtb	r1, r2	@ D.7971, tmp128
 2288 0bba FA79     		ldrb	r2, [r7, #7]	@ tmp129, RCC_IT
 2289 0bbc D243     		mvns	r2, r2	@ tmp130, tmp129
 2290 0bbe D2B2     		uxtb	r2, r2	@ D.7971, tmp130
 2291 0bc0 0A40     		ands	r2, r2, r1	@, tmp131, D.7971, D.7971
 2292 0bc2 D2B2     		uxtb	r2, r2	@ D.7971, tmp131
 2293 0bc4 1A70     		strb	r2, [r3]	@ tmp132, *_7
 2294              	.L89:
1663:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1664:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 2295              		.loc 1 1664 0
 2296 0bc6 0C37     		adds	r7, r7, #12	@,,
 2297 0bc8 BD46     		mov	sp, r7	@,
 2298              		@ sp needed	@
 2299 0bca 5DF8047B 		ldr	r7, [sp], #4	@,
 2300 0bce 7047     		bx	lr	@
 2301              		.cfi_endproc
 2302              	.LFE149:
 2304              		.align	2
 2305              		.global	RCC_GetFlagStatus
 2306              		.thumb
 2307              		.thumb_func
 2309              	RCC_GetFlagStatus:
 2310              	.LFB150:
1665:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1666:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1667:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1668:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1669:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1670:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1671:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1672:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1673:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1674:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1675:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1676:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1677:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1678:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1679:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1680:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1681:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1682:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1683:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1684:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1685:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1686:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 2311              		.loc 1 1686 0
 2312              		.cfi_startproc
 2313              		@ args = 0, pretend = 0, frame = 24
 2314              		@ frame_needed = 1, uses_anonymous_args = 0
 2315              		@ link register save eliminated.
 2316 0bd0 80B4     		push	{r7}	@
 2317              		.cfi_def_cfa_offset 4
 2318              		.cfi_offset 7, -4
 2319 0bd2 87B0     		sub	sp, sp, #28	@,,
 2320              		.cfi_def_cfa_offset 32
 2321 0bd4 00AF     		add	r7, sp, #0	@,,
 2322              		.cfi_def_cfa_register 7
 2323 0bd6 0346     		mov	r3, r0	@ tmp120, RCC_FLAG
 2324 0bd8 FB71     		strb	r3, [r7, #7]	@ tmp121, RCC_FLAG
1687:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 2325              		.loc 1 1687 0
 2326 0bda 0023     		movs	r3, #0	@ tmp122,
 2327 0bdc FB60     		str	r3, [r7, #12]	@ tmp122, tmp
1688:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 2328              		.loc 1 1688 0
 2329 0bde 0023     		movs	r3, #0	@ tmp123,
 2330 0be0 7B61     		str	r3, [r7, #20]	@ tmp123, statusreg
1689:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 2331              		.loc 1 1689 0
 2332 0be2 0023     		movs	r3, #0	@ tmp124,
 2333 0be4 FB74     		strb	r3, [r7, #19]	@ tmp125, bitstatus
1690:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1691:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1692:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1693:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1694:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1695:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 2334              		.loc 1 1695 0
 2335 0be6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2	@ tmp126, RCC_FLAG
 2336 0be8 5B09     		lsrs	r3, r3, #5	@ tmp127, tmp126,
 2337 0bea DBB2     		uxtb	r3, r3	@ D.7972, tmp127
 2338 0bec FB60     		str	r3, [r7, #12]	@ D.7972, tmp
1696:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2339              		.loc 1 1696 0
 2340 0bee FB68     		ldr	r3, [r7, #12]	@ tmp128, tmp
 2341 0bf0 012B     		cmp	r3, #1	@ tmp128,
 2342 0bf2 06D1     		bne	.L93	@,
1697:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1698:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 2343              		.loc 1 1698 0
 2344 0bf4 4FF46053 		mov	r3, #14336	@ D.7973,
 2345 0bf8 C4F20203 		movt	r3, 16386	@ D.7973,
 2346 0bfc 1B68     		ldr	r3, [r3]	@ tmp129, _9->CR
 2347 0bfe 7B61     		str	r3, [r7, #20]	@ tmp129, statusreg
 2348 0c00 0FE0     		b	.L94	@
 2349              	.L93:
1699:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1700:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2350              		.loc 1 1700 0
 2351 0c02 FB68     		ldr	r3, [r7, #12]	@ tmp130, tmp
 2352 0c04 022B     		cmp	r3, #2	@ tmp130,
 2353 0c06 06D1     		bne	.L95	@,
1701:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1702:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 2354              		.loc 1 1702 0
 2355 0c08 4FF46053 		mov	r3, #14336	@ D.7973,
 2356 0c0c C4F20203 		movt	r3, 16386	@ D.7973,
 2357 0c10 1B6F     		ldr	r3, [r3, #112]	@ tmp131, _11->BDCR
 2358 0c12 7B61     		str	r3, [r7, #20]	@ tmp131, statusreg
 2359 0c14 05E0     		b	.L94	@
 2360              	.L95:
1703:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1704:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1705:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1706:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 2361              		.loc 1 1706 0
 2362 0c16 4FF46053 		mov	r3, #14336	@ D.7973,
 2363 0c1a C4F20203 		movt	r3, 16386	@ D.7973,
 2364 0c1e 5B6F     		ldr	r3, [r3, #116]	@ tmp132, _13->CSR
 2365 0c20 7B61     		str	r3, [r7, #20]	@ tmp132, statusreg
 2366              	.L94:
1707:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1708:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1709:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Get the flag position */
1710:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 2367              		.loc 1 1710 0
 2368 0c22 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2	@ D.7974, RCC_FLAG
 2369 0c24 03F01F03 		and	r3, r3, #31	@ tmp133, D.7974,
 2370 0c28 FB60     		str	r3, [r7, #12]	@ tmp133, tmp
1711:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2371              		.loc 1 1711 0
 2372 0c2a FB68     		ldr	r3, [r7, #12]	@ tmp.6, tmp
 2373 0c2c 7A69     		ldr	r2, [r7, #20]	@ tmp134, statusreg
 2374 0c2e 22FA03F3 		lsr	r3, r2, r3	@ D.7974, tmp134, tmp.6
 2375 0c32 03F00103 		and	r3, r3, #1	@ D.7974, D.7974,
 2376 0c36 002B     		cmp	r3, #0	@ D.7974,
 2377 0c38 02D0     		beq	.L96	@,
1712:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1713:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     bitstatus = SET;
 2378              		.loc 1 1713 0
 2379 0c3a 0123     		movs	r3, #1	@ tmp135,
 2380 0c3c FB74     		strb	r3, [r7, #19]	@ tmp136, bitstatus
 2381 0c3e 01E0     		b	.L97	@
 2382              	.L96:
1714:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1715:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1716:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1717:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2383              		.loc 1 1717 0
 2384 0c40 0023     		movs	r3, #0	@ tmp137,
 2385 0c42 FB74     		strb	r3, [r7, #19]	@ tmp138, bitstatus
 2386              	.L97:
1718:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1719:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Return the flag status */
1720:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   return bitstatus;
 2387              		.loc 1 1720 0
 2388 0c44 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2	@ D.7975, bitstatus
1721:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 2389              		.loc 1 1721 0
 2390 0c46 1846     		mov	r0, r3	@, <retval>
 2391 0c48 1C37     		adds	r7, r7, #28	@,,
 2392 0c4a BD46     		mov	sp, r7	@,
 2393              		@ sp needed	@
 2394 0c4c 5DF8047B 		ldr	r7, [sp], #4	@,
 2395 0c50 7047     		bx	lr	@
 2396              		.cfi_endproc
 2397              	.LFE150:
 2399 0c52 00BF     		.align	2
 2400              		.global	RCC_ClearFlag
 2401              		.thumb
 2402              		.thumb_func
 2404              	RCC_ClearFlag:
 2405              	.LFB151:
1722:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1723:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1724:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1725:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1726:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1727:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  None
1728:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1729:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1730:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1731:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 2406              		.loc 1 1731 0
 2407              		.cfi_startproc
 2408              		@ args = 0, pretend = 0, frame = 0
 2409              		@ frame_needed = 1, uses_anonymous_args = 0
 2410              		@ link register save eliminated.
 2411 0c54 80B4     		push	{r7}	@
 2412              		.cfi_def_cfa_offset 4
 2413              		.cfi_offset 7, -4
 2414 0c56 00AF     		add	r7, sp, #0	@,,
 2415              		.cfi_def_cfa_register 7
1732:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1733:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2416              		.loc 1 1733 0
 2417 0c58 4FF46053 		mov	r3, #14336	@ D.7976,
 2418 0c5c C4F20203 		movt	r3, 16386	@ D.7976,
 2419 0c60 4FF46052 		mov	r2, #14336	@ D.7976,
 2420 0c64 C4F20202 		movt	r2, 16386	@ D.7976,
 2421 0c68 526F     		ldr	r2, [r2, #116]	@ D.7977, _2->CSR
 2422 0c6a 42F08072 		orr	r2, r2, #16777216	@ D.7977, D.7977,
 2423 0c6e 5A67     		str	r2, [r3, #116]	@ D.7977, _1->CSR
1734:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 2424              		.loc 1 1734 0
 2425 0c70 BD46     		mov	sp, r7	@,
 2426              		@ sp needed	@
 2427 0c72 5DF8047B 		ldr	r7, [sp], #4	@,
 2428 0c76 7047     		bx	lr	@
 2429              		.cfi_endproc
 2430              	.LFE151:
 2432              		.align	2
 2433              		.global	RCC_GetITStatus
 2434              		.thumb
 2435              		.thumb_func
 2437              	RCC_GetITStatus:
 2438              	.LFB152:
1735:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1736:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1737:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1738:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1739:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1740:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1741:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1742:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1743:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1744:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1745:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1746:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1747:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1748:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1749:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1750:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 2439              		.loc 1 1750 0
 2440              		.cfi_startproc
 2441              		@ args = 0, pretend = 0, frame = 16
 2442              		@ frame_needed = 1, uses_anonymous_args = 0
 2443              		@ link register save eliminated.
 2444 0c78 80B4     		push	{r7}	@
 2445              		.cfi_def_cfa_offset 4
 2446              		.cfi_offset 7, -4
 2447 0c7a 85B0     		sub	sp, sp, #20	@,,
 2448              		.cfi_def_cfa_offset 24
 2449 0c7c 00AF     		add	r7, sp, #0	@,,
 2450              		.cfi_def_cfa_register 7
 2451 0c7e 0346     		mov	r3, r0	@ tmp116, RCC_IT
 2452 0c80 FB71     		strb	r3, [r7, #7]	@ tmp117, RCC_IT
1751:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 2453              		.loc 1 1751 0
 2454 0c82 0023     		movs	r3, #0	@ tmp118,
 2455 0c84 FB73     		strb	r3, [r7, #15]	@ tmp119, bitstatus
1752:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1753:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1754:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1755:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1756:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1757:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2456              		.loc 1 1757 0
 2457 0c86 4FF46053 		mov	r3, #14336	@ D.7978,
 2458 0c8a C4F20203 		movt	r3, 16386	@ D.7978,
 2459 0c8e DA68     		ldr	r2, [r3, #12]	@ D.7979, _3->CIR
 2460 0c90 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2	@ D.7979, RCC_IT
 2461 0c92 1340     		ands	r3, r3, r2	@, D.7979, D.7979, D.7979
 2462 0c94 002B     		cmp	r3, #0	@ D.7979,
 2463 0c96 02D0     		beq	.L101	@,
1758:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1759:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     bitstatus = SET;
 2464              		.loc 1 1759 0
 2465 0c98 0123     		movs	r3, #1	@ tmp120,
 2466 0c9a FB73     		strb	r3, [r7, #15]	@ tmp121, bitstatus
 2467 0c9c 01E0     		b	.L102	@
 2468              	.L101:
1760:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1761:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   else
1762:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   {
1763:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2469              		.loc 1 1763 0
 2470 0c9e 0023     		movs	r3, #0	@ tmp122,
 2471 0ca0 FB73     		strb	r3, [r7, #15]	@ tmp123, bitstatus
 2472              	.L102:
1764:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   }
1765:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1766:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   return  bitstatus;
 2473              		.loc 1 1766 0
 2474 0ca2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2	@ D.7980, bitstatus
1767:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 2475              		.loc 1 1767 0
 2476 0ca4 1846     		mov	r0, r3	@, <retval>
 2477 0ca6 1437     		adds	r7, r7, #20	@,,
 2478 0ca8 BD46     		mov	sp, r7	@,
 2479              		@ sp needed	@
 2480 0caa 5DF8047B 		ldr	r7, [sp], #4	@,
 2481 0cae 7047     		bx	lr	@
 2482              		.cfi_endproc
 2483              	.LFE152:
 2485              		.align	2
 2486              		.global	RCC_ClearITPendingBit
 2487              		.thumb
 2488              		.thumb_func
 2490              	RCC_ClearITPendingBit:
 2491              	.LFB153:
1768:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1769:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** /**
1770:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1771:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1772:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1773:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1774:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1775:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1776:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1777:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1778:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1779:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1780:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1781:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   */
1782:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1783:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** {
 2492              		.loc 1 1783 0
 2493              		.cfi_startproc
 2494              		@ args = 0, pretend = 0, frame = 8
 2495              		@ frame_needed = 1, uses_anonymous_args = 0
 2496              		@ link register save eliminated.
 2497 0cb0 80B4     		push	{r7}	@
 2498              		.cfi_def_cfa_offset 4
 2499              		.cfi_offset 7, -4
 2500 0cb2 83B0     		sub	sp, sp, #12	@,,
 2501              		.cfi_def_cfa_offset 16
 2502 0cb4 00AF     		add	r7, sp, #0	@,,
 2503              		.cfi_def_cfa_register 7
 2504 0cb6 0346     		mov	r3, r0	@ tmp111, RCC_IT
 2505 0cb8 FB71     		strb	r3, [r7, #7]	@ tmp112, RCC_IT
1784:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1785:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1786:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** 
1787:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1788:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****      pending bits */
1789:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2506              		.loc 1 1789 0
 2507 0cba 43F60E03 		movw	r3, #14350	@ D.7981,
 2508 0cbe C4F20203 		movt	r3, 16386	@ D.7981,
 2509 0cc2 FA79     		ldrb	r2, [r7, #7]	@ tmp113, RCC_IT
 2510 0cc4 1A70     		strb	r2, [r3]	@ tmp113, *_1
1790:/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f4xx_rcc.c **** }
 2511              		.loc 1 1790 0
 2512 0cc6 0C37     		adds	r7, r7, #12	@,,
 2513 0cc8 BD46     		mov	sp, r7	@,
 2514              		@ sp needed	@
 2515 0cca 5DF8047B 		ldr	r7, [sp], #4	@,
 2516 0cce 7047     		bx	lr	@
 2517              		.cfi_endproc
 2518              	.LFE153:
 2520              	.Letext0:
 2521              		.file 2 "/opt/toolchains/eabi/arm-2014.05/arm-none-eabi/include/stdint.h"
 2522              		.file 3 "/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/src/stm32f4xx.h"
 2523              		.file 4 "/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/device/stm32f
 2524              		.file 5 "/home/preetham/work/projects/stm32f4-discovery-bare-metal/hello_world/cmsis/core/core_cm4
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
     /tmp/ccaLRcfW.s:64     .data:00000000 $d
     /tmp/ccaLRcfW.s:67     .data:00000000 APBAHBPrescTable
     /tmp/ccaLRcfW.s:85     .text:00000000 $t
     /tmp/ccaLRcfW.s:90     .text:00000000 RCC_DeInit
     /tmp/ccaLRcfW.s:157    .text:00000084 RCC_HSEConfig
     /tmp/ccaLRcfW.s:197    .text:000000b0 RCC_WaitForHSEStartUp
     /tmp/ccaLRcfW.s:2309   .text:00000bd0 RCC_GetFlagStatus
     /tmp/ccaLRcfW.s:269    .text:00000100 RCC_AdjustHSICalibrationValue
     /tmp/ccaLRcfW.s:322    .text:00000144 RCC_HSICmd
     /tmp/ccaLRcfW.s:357    .text:00000164 RCC_LSEConfig
     /tmp/ccaLRcfW.s:422    .text:000001b8 RCC_LSICmd
     /tmp/ccaLRcfW.s:457    .text:000001d8 RCC_PLLConfig
     /tmp/ccaLRcfW.s:509    .text:00000218 RCC_PLLCmd
     /tmp/ccaLRcfW.s:544    .text:00000238 RCC_PLLI2SConfig
     /tmp/ccaLRcfW.s:583    .text:00000264 RCC_PLLI2SCmd
     /tmp/ccaLRcfW.s:618    .text:00000284 RCC_ClockSecuritySystemCmd
     /tmp/ccaLRcfW.s:653    .text:000002a4 RCC_MCO1Config
     /tmp/ccaLRcfW.s:707    .text:000002e8 RCC_MCO2Config
     /tmp/ccaLRcfW.s:761    .text:0000032c RCC_SYSCLKConfig
     /tmp/ccaLRcfW.s:812    .text:0000036c RCC_GetSYSCLKSource
     /tmp/ccaLRcfW.s:845    .text:0000038c RCC_HCLKConfig
     /tmp/ccaLRcfW.s:896    .text:000003cc RCC_PCLK1Config
     /tmp/ccaLRcfW.s:947    .text:0000040c RCC_PCLK2Config
     /tmp/ccaLRcfW.s:999    .text:0000044c RCC_GetClocksFreq
     /tmp/ccaLRcfW.s:1218   .text:000005f4 RCC_RTCCLKConfig
     /tmp/ccaLRcfW.s:1287   .text:00000664 RCC_RTCCLKCmd
     /tmp/ccaLRcfW.s:1322   .text:00000684 RCC_BackupResetCmd
     /tmp/ccaLRcfW.s:1357   .text:000006a4 RCC_I2SCLKConfig
     /tmp/ccaLRcfW.s:1391   .text:000006c4 RCC_AHB1PeriphClockCmd
     /tmp/ccaLRcfW.s:1448   .text:00000714 RCC_AHB2PeriphClockCmd
     /tmp/ccaLRcfW.s:1505   .text:00000764 RCC_AHB3PeriphClockCmd
     /tmp/ccaLRcfW.s:1562   .text:000007b4 RCC_APB1PeriphClockCmd
     /tmp/ccaLRcfW.s:1619   .text:00000804 RCC_APB2PeriphClockCmd
     /tmp/ccaLRcfW.s:1676   .text:00000854 RCC_AHB1PeriphResetCmd
     /tmp/ccaLRcfW.s:1733   .text:000008a4 RCC_AHB2PeriphResetCmd
     /tmp/ccaLRcfW.s:1790   .text:000008f4 RCC_AHB3PeriphResetCmd
     /tmp/ccaLRcfW.s:1847   .text:00000944 RCC_APB1PeriphResetCmd
     /tmp/ccaLRcfW.s:1904   .text:00000994 RCC_APB2PeriphResetCmd
     /tmp/ccaLRcfW.s:1961   .text:000009e4 RCC_AHB1PeriphClockLPModeCmd
     /tmp/ccaLRcfW.s:2018   .text:00000a34 RCC_AHB2PeriphClockLPModeCmd
     /tmp/ccaLRcfW.s:2075   .text:00000a84 RCC_AHB3PeriphClockLPModeCmd
     /tmp/ccaLRcfW.s:2132   .text:00000ad4 RCC_APB1PeriphClockLPModeCmd
     /tmp/ccaLRcfW.s:2189   .text:00000b24 RCC_APB2PeriphClockLPModeCmd
     /tmp/ccaLRcfW.s:2246   .text:00000b74 RCC_ITConfig
     /tmp/ccaLRcfW.s:2404   .text:00000c54 RCC_ClearFlag
     /tmp/ccaLRcfW.s:2437   .text:00000c78 RCC_GetITStatus
     /tmp/ccaLRcfW.s:2490   .text:00000cb0 RCC_ClearITPendingBit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
