--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml gpmc_test_top.twx gpmc_test_top.ncd -o gpmc_test_top.twr
gpmc_test_top.pcf

Design file:              gpmc_test_top.ncd
Physical constraint file: gpmc_test_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GIGE_RX_CLK = PERIOD TIMEGRP "GIGE_RX_CLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4834 paths analyzed, 1088 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.208ns.
--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0 (SLICE_X0Y43.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.906ns (Levels of Logic = 1)
  Clock Path Skew:      -2.267ns (0.534 - 2.801)
  Source Clock:         UDP_1GbE_inst/Rx_clk rising at 0.000ns
  Destination Clock:    UDP_1GbE_inst/Rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1 to UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y24.Q4      Tickq                 1.778   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1
    SLICE_X1Y40.A3       net (fanout=2)        1.802   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1
    SLICE_X1Y40.A        Tilo                  0.259   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1
    SLICE_X0Y43.CE       net (fanout=2)        0.753   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv
    SLICE_X0Y43.CLK      Tceck                 0.314   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD<3>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0
    -------------------------------------------------  ---------------------------
    Total                                      4.906ns (2.351ns logic, 2.555ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.267ns (0.534 - 0.801)
  Source Clock:         UDP_1GbE_inst/Rx_clk rising at 0.000ns
  Destination Clock:    UDP_1GbE_inst/Rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2 to UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.AQ       Tcko                  0.430   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
    SLICE_X1Y40.A5       net (fanout=4)        0.927   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
    SLICE_X1Y40.A        Tilo                  0.259   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1
    SLICE_X0Y43.CE       net (fanout=2)        0.753   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv
    SLICE_X0Y43.CLK      Tceck                 0.314   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD<3>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (1.003ns logic, 1.680ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.267ns (0.534 - 0.801)
  Source Clock:         UDP_1GbE_inst/Rx_clk rising at 0.000ns
  Destination Clock:    UDP_1GbE_inst/Rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr to UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.AMUX     Tshcko                0.518   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr
    SLICE_X1Y40.A2       net (fanout=1)        0.541   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr
    SLICE_X1Y40.A        Tilo                  0.259   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1
    SLICE_X0Y43.CE       net (fanout=2)        0.753   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv
    SLICE_X0Y43.CLK      Tceck                 0.314   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD<3>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (1.091ns logic, 1.294ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4 (SLICE_X0Y44.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.884ns (Levels of Logic = 1)
  Clock Path Skew:      -2.280ns (0.521 - 2.801)
  Source Clock:         UDP_1GbE_inst/Rx_clk rising at 0.000ns
  Destination Clock:    UDP_1GbE_inst/Rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1 to UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y24.Q4      Tickq                 1.778   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1
    SLICE_X1Y40.A3       net (fanout=2)        1.802   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1
    SLICE_X1Y40.A        Tilo                  0.259   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1
    SLICE_X0Y44.CE       net (fanout=2)        0.731   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv
    SLICE_X0Y44.CLK      Tceck                 0.314   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD<6>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4
    -------------------------------------------------  ---------------------------
    Total                                      4.884ns (2.351ns logic, 2.533ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.661ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (0.521 - 0.801)
  Source Clock:         UDP_1GbE_inst/Rx_clk rising at 0.000ns
  Destination Clock:    UDP_1GbE_inst/Rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2 to UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.AQ       Tcko                  0.430   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
    SLICE_X1Y40.A5       net (fanout=4)        0.927   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
    SLICE_X1Y40.A        Tilo                  0.259   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1
    SLICE_X0Y44.CE       net (fanout=2)        0.731   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv
    SLICE_X0Y44.CLK      Tceck                 0.314   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD<6>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (1.003ns logic, 1.658ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (0.521 - 0.801)
  Source Clock:         UDP_1GbE_inst/Rx_clk rising at 0.000ns
  Destination Clock:    UDP_1GbE_inst/Rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr to UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.AMUX     Tshcko                0.518   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr
    SLICE_X1Y40.A2       net (fanout=1)        0.541   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr
    SLICE_X1Y40.A        Tilo                  0.259   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1
    SLICE_X0Y44.CE       net (fanout=2)        0.731   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv
    SLICE_X0Y44.CLK      Tceck                 0.314   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD<6>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (1.091ns logic, 1.272ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5 (SLICE_X0Y44.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 1)
  Clock Path Skew:      -2.280ns (0.521 - 2.801)
  Source Clock:         UDP_1GbE_inst/Rx_clk rising at 0.000ns
  Destination Clock:    UDP_1GbE_inst/Rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1 to UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y24.Q4      Tickq                 1.778   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1
    SLICE_X1Y40.A3       net (fanout=2)        1.802   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1
    SLICE_X1Y40.A        Tilo                  0.259   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1
    SLICE_X0Y44.CE       net (fanout=2)        0.731   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv
    SLICE_X0Y44.CLK      Tceck                 0.307   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD<6>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (2.344ns logic, 2.533ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (0.521 - 0.801)
  Source Clock:         UDP_1GbE_inst/Rx_clk rising at 0.000ns
  Destination Clock:    UDP_1GbE_inst/Rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2 to UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.AQ       Tcko                  0.430   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
    SLICE_X1Y40.A5       net (fanout=4)        0.927   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
    SLICE_X1Y40.A        Tilo                  0.259   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1
    SLICE_X0Y44.CE       net (fanout=2)        0.731   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv
    SLICE_X0Y44.CLK      Tceck                 0.307   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD<6>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.996ns logic, 1.658ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.356ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (0.521 - 0.801)
  Source Clock:         UDP_1GbE_inst/Rx_clk rising at 0.000ns
  Destination Clock:    UDP_1GbE_inst/Rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr to UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.AMUX     Tshcko                0.518   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr
    SLICE_X1Y40.A2       net (fanout=1)        0.541   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr
    SLICE_X1Y40.A        Tilo                  0.259   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1
    SLICE_X0Y44.CE       net (fanout=2)        0.731   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv
    SLICE_X0Y44.CLK      Tceck                 0.307   UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD<6>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (1.084ns logic, 1.272ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GIGE_RX_CLK = PERIOD TIMEGRP "GIGE_RX_CLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_ungray_1 (SLICE_X4Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1_5 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_ungray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div rising at 8.000ns
  Destination Clock:    UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1_5 to UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_ungray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y58.BQ       Tcko                  0.198   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1<7>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1_5
    SLICE_X4Y58.A5       net (fanout=4)        0.061   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1<5>
    SLICE_X4Y58.CLK      Tah         (-Th)    -0.121   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_ungray<4>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1[8]_Add_rd_gray_dl1[1]_XOR_100_o1
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_ungray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.380ns (0.319ns logic, 0.061ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0 (SLICE_X4Y37.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div rising at 8.000ns
  Destination Clock:    UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0 to UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.CQ       Tcko                  0.200   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current<0>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0
    SLICE_X4Y37.CX       net (fanout=5)        0.102   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current<0>
    SLICE_X4Y37.CLK      Tckdi       (-Th)    -0.106   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current<0>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Mmux_Pause_next112
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.306ns logic, 0.102ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump (SLICE_X4Y52.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div rising at 8.000ns
  Destination Clock:    UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump to UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.200   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump
    SLICE_X4Y52.D6       net (fanout=2)        0.024   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump
    SLICE_X4Y52.CLK      Tah         (-Th)    -0.190   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump_rstpot
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GIGE_RX_CLK = PERIOD TIMEGRP "GIGE_RX_CLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/U_duram/U_RAMB16_S36_S36/CLKA
  Logical resource: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/U_duram/U_RAMB16_S36_S36/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I0
  Logical resource: UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_DIV2/OUT
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I1
  Logical resource: UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I1
  Location pin: BUFGMUX_X2Y12.I1
  Clock network: UDP_1GbE_inst/Rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GIGE_MDC = PERIOD TIMEGRP "GIGE_MDC" 2.5 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "TM_sys_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2971 paths analyzed, 209 endpoints analyzed, 99 failing endpoints
 99 timing errors detected. (0 setup errors, 99 hold errors, 0 component switching limit errors)
 Minimum period is   9.590ns.
--------------------------------------------------------------------------------

Paths for end point tx_delay_cnt_31 (SLICE_X48Y92.SR), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa (FF)
  Destination:          tx_delay_cnt_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.552ns (Levels of Logic = 2)
  Clock Path Skew:      5.274ns (8.747 - 3.473)
  Source Clock:         clk_100mhz rising at 0.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.312ns

  Clock Uncertainty:          0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.215ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa to tx_delay_cnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.CQ      Tcko                  0.525   UDP_1GbE_inst/Tx_mac_wa
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa
    SLICE_X49Y79.B4      net (fanout=10)       9.876   UDP_1GbE_inst/Tx_mac_wa
    SLICE_X49Y79.BMUX    Tilo                  0.337   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       GND_7_o_GND_7_o_MUX_3975_o5
    SLICE_X48Y79.A1      net (fanout=1)        0.770   GND_7_o_GND_7_o_MUX_3975_o5
    SLICE_X48Y79.A       Tilo                  0.254   udp_tx_pkt_vld_r
                                                       GND_7_o_GND_7_o_MUX_3975_o7
    SLICE_X48Y92.SR      net (fanout=21)       2.320   GND_7_o_GND_7_o_MUX_3975_o
    SLICE_X48Y92.CLK     Tsrck                 0.470   tx_delay_cnt<31>
                                                       tx_delay_cnt_31
    -------------------------------------------------  ---------------------------
    Total                                     14.552ns (1.586ns logic, 12.966ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_delay_cnt_9 (FF)
  Destination:          tx_delay_cnt_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (0.296 - 1.047)
  Source Clock:         sys_clk_100MHz rising at 0.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx_delay_cnt_9 to tx_delay_cnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.BQ      Tcko                  0.525   tx_delay_cnt<11>
                                                       tx_delay_cnt_9
    SLICE_X49Y87.A1      net (fanout=2)        1.006   tx_delay_cnt<9>
    SLICE_X49Y87.A       Tilo                  0.259   GND_7_o_GND_7_o_MUX_3975_o2
                                                       GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A2      net (fanout=1)        1.175   GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A       Tilo                  0.254   udp_tx_pkt_vld_r
                                                       GND_7_o_GND_7_o_MUX_3975_o7
    SLICE_X48Y92.SR      net (fanout=21)       2.320   GND_7_o_GND_7_o_MUX_3975_o
    SLICE_X48Y92.CLK     Tsrck                 0.470   tx_delay_cnt<31>
                                                       tx_delay_cnt_31
    -------------------------------------------------  ---------------------------
    Total                                      6.009ns (1.508ns logic, 4.501ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_delay_cnt_8 (FF)
  Destination:          tx_delay_cnt_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.899ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (0.296 - 1.047)
  Source Clock:         sys_clk_100MHz rising at 0.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx_delay_cnt_8 to tx_delay_cnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.AQ      Tcko                  0.525   tx_delay_cnt<11>
                                                       tx_delay_cnt_8
    SLICE_X49Y87.A5      net (fanout=2)        0.896   tx_delay_cnt<8>
    SLICE_X49Y87.A       Tilo                  0.259   GND_7_o_GND_7_o_MUX_3975_o2
                                                       GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A2      net (fanout=1)        1.175   GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A       Tilo                  0.254   udp_tx_pkt_vld_r
                                                       GND_7_o_GND_7_o_MUX_3975_o7
    SLICE_X48Y92.SR      net (fanout=21)       2.320   GND_7_o_GND_7_o_MUX_3975_o
    SLICE_X48Y92.CLK     Tsrck                 0.470   tx_delay_cnt<31>
                                                       tx_delay_cnt_31
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (1.508ns logic, 4.391ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point tx_delay_cnt_30 (SLICE_X48Y92.SR), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa (FF)
  Destination:          tx_delay_cnt_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.543ns (Levels of Logic = 2)
  Clock Path Skew:      5.274ns (8.747 - 3.473)
  Source Clock:         clk_100mhz rising at 0.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.312ns

  Clock Uncertainty:          0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.215ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa to tx_delay_cnt_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.CQ      Tcko                  0.525   UDP_1GbE_inst/Tx_mac_wa
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa
    SLICE_X49Y79.B4      net (fanout=10)       9.876   UDP_1GbE_inst/Tx_mac_wa
    SLICE_X49Y79.BMUX    Tilo                  0.337   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       GND_7_o_GND_7_o_MUX_3975_o5
    SLICE_X48Y79.A1      net (fanout=1)        0.770   GND_7_o_GND_7_o_MUX_3975_o5
    SLICE_X48Y79.A       Tilo                  0.254   udp_tx_pkt_vld_r
                                                       GND_7_o_GND_7_o_MUX_3975_o7
    SLICE_X48Y92.SR      net (fanout=21)       2.320   GND_7_o_GND_7_o_MUX_3975_o
    SLICE_X48Y92.CLK     Tsrck                 0.461   tx_delay_cnt<31>
                                                       tx_delay_cnt_30
    -------------------------------------------------  ---------------------------
    Total                                     14.543ns (1.577ns logic, 12.966ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_delay_cnt_9 (FF)
  Destination:          tx_delay_cnt_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.000ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (0.296 - 1.047)
  Source Clock:         sys_clk_100MHz rising at 0.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx_delay_cnt_9 to tx_delay_cnt_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.BQ      Tcko                  0.525   tx_delay_cnt<11>
                                                       tx_delay_cnt_9
    SLICE_X49Y87.A1      net (fanout=2)        1.006   tx_delay_cnt<9>
    SLICE_X49Y87.A       Tilo                  0.259   GND_7_o_GND_7_o_MUX_3975_o2
                                                       GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A2      net (fanout=1)        1.175   GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A       Tilo                  0.254   udp_tx_pkt_vld_r
                                                       GND_7_o_GND_7_o_MUX_3975_o7
    SLICE_X48Y92.SR      net (fanout=21)       2.320   GND_7_o_GND_7_o_MUX_3975_o
    SLICE_X48Y92.CLK     Tsrck                 0.461   tx_delay_cnt<31>
                                                       tx_delay_cnt_30
    -------------------------------------------------  ---------------------------
    Total                                      6.000ns (1.499ns logic, 4.501ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_delay_cnt_8 (FF)
  Destination:          tx_delay_cnt_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.890ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (0.296 - 1.047)
  Source Clock:         sys_clk_100MHz rising at 0.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx_delay_cnt_8 to tx_delay_cnt_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.AQ      Tcko                  0.525   tx_delay_cnt<11>
                                                       tx_delay_cnt_8
    SLICE_X49Y87.A5      net (fanout=2)        0.896   tx_delay_cnt<8>
    SLICE_X49Y87.A       Tilo                  0.259   GND_7_o_GND_7_o_MUX_3975_o2
                                                       GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A2      net (fanout=1)        1.175   GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A       Tilo                  0.254   udp_tx_pkt_vld_r
                                                       GND_7_o_GND_7_o_MUX_3975_o7
    SLICE_X48Y92.SR      net (fanout=21)       2.320   GND_7_o_GND_7_o_MUX_3975_o
    SLICE_X48Y92.CLK     Tsrck                 0.461   tx_delay_cnt<31>
                                                       tx_delay_cnt_30
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (1.499ns logic, 4.391ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point tx_delay_cnt_29 (SLICE_X48Y92.SR), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa (FF)
  Destination:          tx_delay_cnt_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.532ns (Levels of Logic = 2)
  Clock Path Skew:      5.274ns (8.747 - 3.473)
  Source Clock:         clk_100mhz rising at 0.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.312ns

  Clock Uncertainty:          0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.215ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa to tx_delay_cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.CQ      Tcko                  0.525   UDP_1GbE_inst/Tx_mac_wa
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa
    SLICE_X49Y79.B4      net (fanout=10)       9.876   UDP_1GbE_inst/Tx_mac_wa
    SLICE_X49Y79.BMUX    Tilo                  0.337   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       GND_7_o_GND_7_o_MUX_3975_o5
    SLICE_X48Y79.A1      net (fanout=1)        0.770   GND_7_o_GND_7_o_MUX_3975_o5
    SLICE_X48Y79.A       Tilo                  0.254   udp_tx_pkt_vld_r
                                                       GND_7_o_GND_7_o_MUX_3975_o7
    SLICE_X48Y92.SR      net (fanout=21)       2.320   GND_7_o_GND_7_o_MUX_3975_o
    SLICE_X48Y92.CLK     Tsrck                 0.450   tx_delay_cnt<31>
                                                       tx_delay_cnt_29
    -------------------------------------------------  ---------------------------
    Total                                     14.532ns (1.566ns logic, 12.966ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_delay_cnt_9 (FF)
  Destination:          tx_delay_cnt_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (0.296 - 1.047)
  Source Clock:         sys_clk_100MHz rising at 0.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx_delay_cnt_9 to tx_delay_cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.BQ      Tcko                  0.525   tx_delay_cnt<11>
                                                       tx_delay_cnt_9
    SLICE_X49Y87.A1      net (fanout=2)        1.006   tx_delay_cnt<9>
    SLICE_X49Y87.A       Tilo                  0.259   GND_7_o_GND_7_o_MUX_3975_o2
                                                       GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A2      net (fanout=1)        1.175   GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A       Tilo                  0.254   udp_tx_pkt_vld_r
                                                       GND_7_o_GND_7_o_MUX_3975_o7
    SLICE_X48Y92.SR      net (fanout=21)       2.320   GND_7_o_GND_7_o_MUX_3975_o
    SLICE_X48Y92.CLK     Tsrck                 0.450   tx_delay_cnt<31>
                                                       tx_delay_cnt_29
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (1.488ns logic, 4.501ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_delay_cnt_8 (FF)
  Destination:          tx_delay_cnt_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.879ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (0.296 - 1.047)
  Source Clock:         sys_clk_100MHz rising at 0.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx_delay_cnt_8 to tx_delay_cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y87.AQ      Tcko                  0.525   tx_delay_cnt<11>
                                                       tx_delay_cnt_8
    SLICE_X49Y87.A5      net (fanout=2)        0.896   tx_delay_cnt<8>
    SLICE_X49Y87.A       Tilo                  0.259   GND_7_o_GND_7_o_MUX_3975_o2
                                                       GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A2      net (fanout=1)        1.175   GND_7_o_GND_7_o_MUX_3975_o2
    SLICE_X48Y79.A       Tilo                  0.254   udp_tx_pkt_vld_r
                                                       GND_7_o_GND_7_o_MUX_3975_o7
    SLICE_X48Y92.SR      net (fanout=21)       2.320   GND_7_o_GND_7_o_MUX_3975_o
    SLICE_X48Y92.CLK     Tsrck                 0.450   tx_delay_cnt<31>
                                                       tx_delay_cnt_29
    -------------------------------------------------  ---------------------------
    Total                                      5.879ns (1.488ns logic, 4.391ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk = PERIOD TIMEGRP "TM_sys_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tx_delay_cnt_1 (SLICE_X48Y85.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      -5.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/state_ethernet_FSM_FFd2 (FF)
  Destination:          tx_delay_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.135ns (Levels of Logic = 1)
  Clock Path Skew:      7.136ns (10.157 - 3.021)
  Source Clock:         clk_100mhz rising at 10.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.312ns

  Clock Uncertainty:          0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.215ns

  Minimum Data Path at Slow Process Corner: UDP_1GbE_inst/state_ethernet_FSM_FFd2 to tx_delay_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.BQ      Tcko                  0.405   UDP_1GbE_inst/state_ethernet_FSM_FFd2
                                                       UDP_1GbE_inst/state_ethernet_FSM_FFd2
    SLICE_X49Y79.B2      net (fanout=10)       0.962   UDP_1GbE_inst/state_ethernet_FSM_FFd2
    SLICE_X49Y79.B       Tilo                  0.244   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       Mmux_GND_7_o_GND_7_o_MUX_3975_o111
    SLICE_X48Y85.CE      net (fanout=8)        0.916   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
    SLICE_X48Y85.CLK     Tckce       (-Th)     0.392   tx_delay_cnt<3>
                                                       tx_delay_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (0.257ns logic, 1.878ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               udp_send_flag (FF)
  Destination:          tx_delay_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (0.269 - 0.553)
  Source Clock:         sys_clk_100MHz rising at 10.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: udp_send_flag to tx_delay_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.BMUX    Tshcko                0.266   udp_tx_pkt_vld_r
                                                       udp_send_flag
    SLICE_X49Y79.B3      net (fanout=2)        0.166   udp_send_flag
    SLICE_X49Y79.B       Tilo                  0.156   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       Mmux_GND_7_o_GND_7_o_MUX_3975_o111
    SLICE_X48Y85.CE      net (fanout=8)        0.425   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
    SLICE_X48Y85.CLK     Tckce       (-Th)     0.102   tx_delay_cnt<3>
                                                       tx_delay_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.320ns logic, 0.591ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa (FF)
  Destination:          tx_delay_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.007ns (Levels of Logic = 1)
  Clock Path Skew:      4.405ns (5.720 - 1.315)
  Source Clock:         clk_100mhz rising at 10.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.312ns

  Clock Uncertainty:          0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.215ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa to tx_delay_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.CQ      Tcko                  0.234   UDP_1GbE_inst/Tx_mac_wa
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa
    SLICE_X49Y79.B4      net (fanout=10)       5.294   UDP_1GbE_inst/Tx_mac_wa
    SLICE_X49Y79.B       Tilo                  0.156   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       Mmux_GND_7_o_GND_7_o_MUX_3975_o111
    SLICE_X48Y85.CE      net (fanout=8)        0.425   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
    SLICE_X48Y85.CLK     Tckce       (-Th)     0.102   tx_delay_cnt<3>
                                                       tx_delay_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (0.288ns logic, 5.719ns route)
                                                       (4.8% logic, 95.2% route)

--------------------------------------------------------------------------------

Paths for end point tx_delay_cnt_3 (SLICE_X48Y85.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      -5.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/state_ethernet_FSM_FFd2 (FF)
  Destination:          tx_delay_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Clock Path Skew:      7.136ns (10.157 - 3.021)
  Source Clock:         clk_100mhz rising at 10.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.312ns

  Clock Uncertainty:          0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.215ns

  Minimum Data Path at Slow Process Corner: UDP_1GbE_inst/state_ethernet_FSM_FFd2 to tx_delay_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.BQ      Tcko                  0.405   UDP_1GbE_inst/state_ethernet_FSM_FFd2
                                                       UDP_1GbE_inst/state_ethernet_FSM_FFd2
    SLICE_X49Y79.B2      net (fanout=10)       0.962   UDP_1GbE_inst/state_ethernet_FSM_FFd2
    SLICE_X49Y79.B       Tilo                  0.244   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       Mmux_GND_7_o_GND_7_o_MUX_3975_o111
    SLICE_X48Y85.CE      net (fanout=8)        0.916   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
    SLICE_X48Y85.CLK     Tckce       (-Th)     0.380   tx_delay_cnt<3>
                                                       tx_delay_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.269ns logic, 1.878ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               udp_send_flag (FF)
  Destination:          tx_delay_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.905ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (0.269 - 0.553)
  Source Clock:         sys_clk_100MHz rising at 10.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: udp_send_flag to tx_delay_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.BMUX    Tshcko                0.266   udp_tx_pkt_vld_r
                                                       udp_send_flag
    SLICE_X49Y79.B3      net (fanout=2)        0.166   udp_send_flag
    SLICE_X49Y79.B       Tilo                  0.156   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       Mmux_GND_7_o_GND_7_o_MUX_3975_o111
    SLICE_X48Y85.CE      net (fanout=8)        0.425   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
    SLICE_X48Y85.CLK     Tckce       (-Th)     0.108   tx_delay_cnt<3>
                                                       tx_delay_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.314ns logic, 0.591ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa (FF)
  Destination:          tx_delay_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.001ns (Levels of Logic = 1)
  Clock Path Skew:      4.405ns (5.720 - 1.315)
  Source Clock:         clk_100mhz rising at 10.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.312ns

  Clock Uncertainty:          0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.215ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa to tx_delay_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.CQ      Tcko                  0.234   UDP_1GbE_inst/Tx_mac_wa
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa
    SLICE_X49Y79.B4      net (fanout=10)       5.294   UDP_1GbE_inst/Tx_mac_wa
    SLICE_X49Y79.B       Tilo                  0.156   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       Mmux_GND_7_o_GND_7_o_MUX_3975_o111
    SLICE_X48Y85.CE      net (fanout=8)        0.425   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
    SLICE_X48Y85.CLK     Tckce       (-Th)     0.108   tx_delay_cnt<3>
                                                       tx_delay_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (0.282ns logic, 5.719ns route)
                                                       (4.7% logic, 95.3% route)

--------------------------------------------------------------------------------

Paths for end point tx_delay_cnt_2 (SLICE_X48Y85.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      -5.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/state_ethernet_FSM_FFd2 (FF)
  Destination:          tx_delay_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 1)
  Clock Path Skew:      7.136ns (10.157 - 3.021)
  Source Clock:         clk_100mhz rising at 10.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.312ns

  Clock Uncertainty:          0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.215ns

  Minimum Data Path at Slow Process Corner: UDP_1GbE_inst/state_ethernet_FSM_FFd2 to tx_delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.BQ      Tcko                  0.405   UDP_1GbE_inst/state_ethernet_FSM_FFd2
                                                       UDP_1GbE_inst/state_ethernet_FSM_FFd2
    SLICE_X49Y79.B2      net (fanout=10)       0.962   UDP_1GbE_inst/state_ethernet_FSM_FFd2
    SLICE_X49Y79.B       Tilo                  0.244   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       Mmux_GND_7_o_GND_7_o_MUX_3975_o111
    SLICE_X48Y85.CE      net (fanout=8)        0.916   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
    SLICE_X48Y85.CLK     Tckce       (-Th)     0.377   tx_delay_cnt<3>
                                                       tx_delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (0.272ns logic, 1.878ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               udp_send_flag (FF)
  Destination:          tx_delay_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (0.269 - 0.553)
  Source Clock:         sys_clk_100MHz rising at 10.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: udp_send_flag to tx_delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.BMUX    Tshcko                0.266   udp_tx_pkt_vld_r
                                                       udp_send_flag
    SLICE_X49Y79.B3      net (fanout=2)        0.166   udp_send_flag
    SLICE_X49Y79.B       Tilo                  0.156   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       Mmux_GND_7_o_GND_7_o_MUX_3975_o111
    SLICE_X48Y85.CE      net (fanout=8)        0.425   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
    SLICE_X48Y85.CLK     Tckce       (-Th)     0.104   tx_delay_cnt<3>
                                                       tx_delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.318ns logic, 0.591ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa (FF)
  Destination:          tx_delay_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      6.005ns (Levels of Logic = 1)
  Clock Path Skew:      4.405ns (5.720 - 1.315)
  Source Clock:         clk_100mhz rising at 10.000ns
  Destination Clock:    sys_clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.312ns

  Clock Uncertainty:          0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.215ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa to tx_delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.CQ      Tcko                  0.234   UDP_1GbE_inst/Tx_mac_wa
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa
    SLICE_X49Y79.B4      net (fanout=10)       5.294   UDP_1GbE_inst/Tx_mac_wa
    SLICE_X49Y79.B       Tilo                  0.156   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
                                                       Mmux_GND_7_o_GND_7_o_MUX_3975_o111
    SLICE_X48Y85.CE      net (fanout=8)        0.425   Mmux_GND_7_o_GND_7_o_MUX_3975_o11
    SLICE_X48Y85.CLK     Tckce       (-Th)     0.104   tx_delay_cnt<3>
                                                       tx_delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (0.286ns logic, 5.719ns route)
                                                       (4.8% logic, 95.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "TM_sys_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_manager_inst/dcm_inst/clkin1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_manager_inst/dcm_inst/clkin1
--------------------------------------------------------------------------------
Slack: 6.948ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: clk_manager_inst/dcm_inst/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_ext = PERIOD TIMEGRP "TM_sys_clk_ext" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10190 paths analyzed, 782 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.162ns.
--------------------------------------------------------------------------------

Paths for end point l_band_freq_10 (SLICE_X65Y85.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pol_mode_2 (FF)
  Destination:          l_band_freq_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.155ns (Levels of Logic = 1)
  Clock Path Skew:      -1.972ns (0.119 - 2.091)
  Source Clock:         sys_clk_100MHz_ext rising at 0.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pol_mode_2 to l_band_freq_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.CQ     Tcko                  0.430   pol_mode<2>
                                                       pol_mode_2
    SLICE_X91Y98.B4      net (fanout=19)       2.947   pol_mode<2>
    SLICE_X91Y98.B       Tilo                  0.259   _n0589_inv
                                                       _n0589_inv1
    SLICE_X65Y85.CE      net (fanout=10)       3.111   _n0589_inv
    SLICE_X65Y85.CLK     Tceck                 0.408   l_band_freq<10>
                                                       l_band_freq_10
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (1.097ns logic, 6.058ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pol_mode_1 (FF)
  Destination:          l_band_freq_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.623ns (Levels of Logic = 1)
  Clock Path Skew:      -1.972ns (0.119 - 2.091)
  Source Clock:         sys_clk_100MHz_ext rising at 0.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pol_mode_1 to l_band_freq_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.BQ     Tcko                  0.430   pol_mode<2>
                                                       pol_mode_1
    SLICE_X91Y98.B5      net (fanout=2)        2.415   pol_mode<1>
    SLICE_X91Y98.B       Tilo                  0.259   _n0589_inv
                                                       _n0589_inv1
    SLICE_X65Y85.CE      net (fanout=10)       3.111   _n0589_inv
    SLICE_X65Y85.CLK     Tceck                 0.408   l_band_freq<10>
                                                       l_band_freq_10
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (1.097ns logic, 5.526ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point x_band_freq_9 (SLICE_X65Y85.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pol_mode_2 (FF)
  Destination:          x_band_freq_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.152ns (Levels of Logic = 1)
  Clock Path Skew:      -1.972ns (0.119 - 2.091)
  Source Clock:         sys_clk_100MHz_ext rising at 0.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pol_mode_2 to x_band_freq_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.CQ     Tcko                  0.430   pol_mode<2>
                                                       pol_mode_2
    SLICE_X91Y98.B4      net (fanout=19)       2.947   pol_mode<2>
    SLICE_X91Y98.B       Tilo                  0.259   _n0589_inv
                                                       _n0589_inv1
    SLICE_X65Y85.CE      net (fanout=10)       3.111   _n0589_inv
    SLICE_X65Y85.CLK     Tceck                 0.405   l_band_freq<10>
                                                       x_band_freq_9
    -------------------------------------------------  ---------------------------
    Total                                      7.152ns (1.094ns logic, 6.058ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pol_mode_1 (FF)
  Destination:          x_band_freq_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.620ns (Levels of Logic = 1)
  Clock Path Skew:      -1.972ns (0.119 - 2.091)
  Source Clock:         sys_clk_100MHz_ext rising at 0.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pol_mode_1 to x_band_freq_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.BQ     Tcko                  0.430   pol_mode<2>
                                                       pol_mode_1
    SLICE_X91Y98.B5      net (fanout=2)        2.415   pol_mode<1>
    SLICE_X91Y98.B       Tilo                  0.259   _n0589_inv
                                                       _n0589_inv1
    SLICE_X65Y85.CE      net (fanout=10)       3.111   _n0589_inv
    SLICE_X65Y85.CLK     Tceck                 0.405   l_band_freq<10>
                                                       x_band_freq_9
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (1.094ns logic, 5.526ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point x_band_freq_10 (SLICE_X65Y85.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pol_mode_2 (FF)
  Destination:          x_band_freq_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.152ns (Levels of Logic = 1)
  Clock Path Skew:      -1.972ns (0.119 - 2.091)
  Source Clock:         sys_clk_100MHz_ext rising at 0.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pol_mode_2 to x_band_freq_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.CQ     Tcko                  0.430   pol_mode<2>
                                                       pol_mode_2
    SLICE_X91Y98.B4      net (fanout=19)       2.947   pol_mode<2>
    SLICE_X91Y98.B       Tilo                  0.259   _n0589_inv
                                                       _n0589_inv1
    SLICE_X65Y85.CE      net (fanout=10)       3.111   _n0589_inv
    SLICE_X65Y85.CLK     Tceck                 0.405   l_band_freq<10>
                                                       x_band_freq_10
    -------------------------------------------------  ---------------------------
    Total                                      7.152ns (1.094ns logic, 6.058ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pol_mode_1 (FF)
  Destination:          x_band_freq_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.620ns (Levels of Logic = 1)
  Clock Path Skew:      -1.972ns (0.119 - 2.091)
  Source Clock:         sys_clk_100MHz_ext rising at 0.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pol_mode_1 to x_band_freq_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.BQ     Tcko                  0.430   pol_mode<2>
                                                       pol_mode_1
    SLICE_X91Y98.B5      net (fanout=2)        2.415   pol_mode<1>
    SLICE_X91Y98.B       Tilo                  0.259   _n0589_inv
                                                       _n0589_inv1
    SLICE_X65Y85.CE      net (fanout=10)       3.111   _n0589_inv
    SLICE_X65Y85.CLK     Tceck                 0.405   l_band_freq<10>
                                                       x_band_freq_10
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (1.094ns logic, 5.526ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_ext = PERIOD TIMEGRP "TM_sys_clk_ext" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MB_15 (SLICE_X84Y114.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_7 (FF)
  Destination:          MB_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.518ns (Levels of Logic = 1)
  Clock Path Skew:      1.247ns (1.752 - 0.505)
  Source Clock:         sys_clk_100MHz_ext rising at 10.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_7 to MB_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y105.AQ     Tcko                  0.198   PC<7>
                                                       PC_7
    SLICE_X84Y114.D5     net (fanout=16)       1.189   PC<7>
    SLICE_X84Y114.CLK    Tah         (-Th)    -0.131   MB<14>
                                                       inst_LPM_MUX3111
                                                       MB_15
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.329ns logic, 1.189ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point pol_8 (SLICE_X1Y118.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pol_mode_2 (FF)
  Destination:          pol_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 0)
  Clock Path Skew:      2.559ns (2.811 - 0.252)
  Source Clock:         sys_clk_100MHz_ext rising at 10.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pol_mode_2 to pol_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.CQ     Tcko                  0.198   pol_mode<2>
                                                       pol_mode_2
    SLICE_X1Y118.DX      net (fanout=19)       2.579   pol_mode<2>
    SLICE_X1Y118.CLK     Tckdi       (-Th)    -0.059   pol<8>
                                                       pol_8
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (0.257ns logic, 2.579ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point M_28 (SLICE_X62Y113.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M_18 (FF)
  Destination:          M_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 4)
  Clock Path Skew:      0.335ns (0.335 - 0.000)
  Source Clock:         sys_clk_100MHz_ext rising at 10.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M_18 to M_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y110.CQ     Tcko                  0.200   M<19>
                                                       M_18
    SLICE_X62Y110.C5     net (fanout=2)        0.069   M<18>
    SLICE_X62Y110.COUT   Topcyc                0.195   M<19>
                                                       M<18>_rt
                                                       Mcount_M_cy<19>
    SLICE_X62Y111.CIN    net (fanout=1)        0.001   Mcount_M_cy<19>
    SLICE_X62Y111.COUT   Tbyp                  0.032   M<23>
                                                       Mcount_M_cy<23>
    SLICE_X62Y112.CIN    net (fanout=1)        0.001   Mcount_M_cy<23>
    SLICE_X62Y112.COUT   Tbyp                  0.032   M<27>
                                                       Mcount_M_cy<27>
    SLICE_X62Y113.CIN    net (fanout=1)        0.001   Mcount_M_cy<27>
    SLICE_X62Y113.CLK    Tckcin      (-Th)    -0.121   M<31>
                                                       Mcount_M_xor<31>
                                                       M_28
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.580ns logic, 0.072ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M_10 (FF)
  Destination:          M_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.718ns (Levels of Logic = 6)
  Clock Path Skew:      0.384ns (0.615 - 0.231)
  Source Clock:         sys_clk_100MHz_ext rising at 10.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M_10 to M_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y108.CQ     Tcko                  0.200   M<11>
                                                       M_10
    SLICE_X62Y108.C5     net (fanout=2)        0.069   M<10>
    SLICE_X62Y108.COUT   Topcyc                0.195   M<11>
                                                       M<10>_rt
                                                       Mcount_M_cy<11>
    SLICE_X62Y109.CIN    net (fanout=1)        0.001   Mcount_M_cy<11>
    SLICE_X62Y109.COUT   Tbyp                  0.032   M<15>
                                                       Mcount_M_cy<15>
    SLICE_X62Y110.CIN    net (fanout=1)        0.001   Mcount_M_cy<15>
    SLICE_X62Y110.COUT   Tbyp                  0.032   M<19>
                                                       Mcount_M_cy<19>
    SLICE_X62Y111.CIN    net (fanout=1)        0.001   Mcount_M_cy<19>
    SLICE_X62Y111.COUT   Tbyp                  0.032   M<23>
                                                       Mcount_M_cy<23>
    SLICE_X62Y112.CIN    net (fanout=1)        0.001   Mcount_M_cy<23>
    SLICE_X62Y112.COUT   Tbyp                  0.032   M<27>
                                                       Mcount_M_cy<27>
    SLICE_X62Y113.CIN    net (fanout=1)        0.001   Mcount_M_cy<27>
    SLICE_X62Y113.CLK    Tckcin      (-Th)    -0.121   M<31>
                                                       Mcount_M_xor<31>
                                                       M_28
    -------------------------------------------------  ---------------------------
    Total                                      0.718ns (0.644ns logic, 0.074ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M_23 (FF)
  Destination:          M_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 3)
  Clock Path Skew:      0.221ns (0.221 - 0.000)
  Source Clock:         sys_clk_100MHz_ext rising at 10.000ns
  Destination Clock:    sys_clk_100MHz_ext rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M_23 to M_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y111.DQ     Tcko                  0.200   M<23>
                                                       M_23
    SLICE_X62Y111.D6     net (fanout=2)        0.027   M<23>
    SLICE_X62Y111.COUT   Topcyd                0.181   M<23>
                                                       M<23>_rt
                                                       Mcount_M_cy<23>
    SLICE_X62Y112.CIN    net (fanout=1)        0.001   Mcount_M_cy<23>
    SLICE_X62Y112.COUT   Tbyp                  0.032   M<27>
                                                       Mcount_M_cy<27>
    SLICE_X62Y113.CIN    net (fanout=1)        0.001   Mcount_M_cy<27>
    SLICE_X62Y113.CLK    Tckcin      (-Th)    -0.121   M<31>
                                                       Mcount_M_xor<31>
                                                       M_28
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.534ns logic, 0.029ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_ext = PERIOD TIMEGRP "TM_sys_clk_ext" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: MBsig/CLK0
  Logical resource: MBsig/CK0
  Location pin: OLOGIC_X0Y103.CLK0
  Clock network: sys_clk_100MHz_ext
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: Dsig/CLK0
  Logical resource: Dsig/CK0
  Location pin: OLOGIC_X0Y102.CLK0
  Clock network: sys_clk_100MHz_ext
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: Psig/CLK0
  Logical resource: Psig/CK0
  Location pin: OLOGIC_X0Y105.CLK0
  Clock network: sys_clk_100MHz_ext
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP        
 "clk_manager_inst_dcm_inst_clkout1" TS_sys_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 79771 paths analyzed, 7180 endpoints analyzed, 34 failing endpoints
 34 timing errors detected. (34 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.925ns.
--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_err_type_rmon_dl1_1 (SLICE_X43Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_err_type_rmon_1 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_err_type_rmon_dl1_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.313ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.455ns (2.099 - 5.554)
  Source Clock:         UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div rising at 8.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_err_type_rmon_1 to UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_err_type_rmon_dl1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y39.BQ      Tcko                  0.476   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_err_type_rmon<1>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_err_type_rmon_1
    SLICE_X43Y39.BX      net (fanout=1)        0.723   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_err_type_rmon<1>
    SLICE_X43Y39.CLK     Tdick                 0.114   UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_err_type_rmon_dl1<2>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_err_type_rmon_dl1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.590ns logic, 0.723ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_13 (SLICE_X29Y36.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_13 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_13 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.454ns (2.107 - 5.561)
  Source Clock:         UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div rising at 8.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_13 to UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y36.BQ      Tcko                  0.476   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon<15>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_13
    SLICE_X29Y36.D2      net (fanout=2)        0.538   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon<13>
    SLICE_X29Y36.CLK     Tas                   0.264   UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1<11>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon<13>_rt
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_13
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.740ns logic, 0.538ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_type_rmon_dl1_1 (SLICE_X29Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_type_rmon_1 (FF)
  Destination:          UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_type_rmon_dl1_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.245ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.454ns (2.113 - 5.567)
  Source Clock:         UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div rising at 8.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_type_rmon_1 to UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_type_rmon_dl1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.BQ      Tcko                  0.476   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_type_rmon<2>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_type_rmon_1
    SLICE_X29Y32.BX      net (fanout=1)        0.655   UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_type_rmon<1>
    SLICE_X29Y32.CLK     Tdick                 0.114   UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1<3>
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_type_rmon_dl1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.590ns logic, 0.655ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP
        "clk_manager_inst_dcm_inst_clkout1" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18 (RAMB16_X1Y52.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[279].I_SRLT_NE_0.FF (FF)
  Destination:          UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         clk_100mhz rising at 10.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[279].I_SRLT_NE_0.FF to UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y105.DQ     Tcko                  0.234   UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA<279>
                                                       UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[279].I_SRLT_NE_0.FF
    RAMB16_X1Y52.DIB0    net (fanout=1)        0.125   UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA<279>
    RAMB16_X1Y52.CLKB    Trckd_DIB   (-Th)     0.053   UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18
                                                       UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.181ns logic, 0.125ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18 (RAMB16_X1Y52.DIB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[281].I_SRLT_NE_0.FF (FF)
  Destination:          UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         clk_100mhz rising at 10.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[281].I_SRLT_NE_0.FF to UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y105.BQ     Tcko                  0.234   UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA<279>
                                                       UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[281].I_SRLT_NE_0.FF
    RAMB16_X1Y52.DIB2    net (fanout=1)        0.125   UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA<281>
    RAMB16_X1Y52.CLKB    Trckd_DIB   (-Th)     0.053   UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18
                                                       UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.181ns logic, 0.125ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18 (RAMB16_X1Y52.DIB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[282].I_SRLT_NE_0.FF (FF)
  Destination:          UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         clk_100mhz rising at 10.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[282].I_SRLT_NE_0.FF to UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y105.AQ     Tcko                  0.234   UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA<279>
                                                       UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[282].I_SRLT_NE_0.FF
    RAMB16_X1Y52.DIB3    net (fanout=1)        0.125   UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA<282>
    RAMB16_X1Y52.CLKB    Trckd_DIB   (-Th)     0.053   UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18
                                                       UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.181ns logic, 0.125ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP
        "clk_manager_inst_dcm_inst_clkout1" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKB
  Logical resource: UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y52.CLKB
  Clock network: clk_100mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKB
  Logical resource: UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X5Y44.CLKB
  Clock network: clk_100mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKB
  Logical resource: UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X5Y8.CLKB
  Clock network: clk_100mhz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP        
 "clk_manager_inst_dcm_inst_clkout0" TS_sys_clk / 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22887 paths analyzed, 2321 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.200ns.
--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ (SLICE_X37Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa (FF)
  Destination:          UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 0)
  Clock Path Skew:      -0.410ns (2.102 - 2.512)
  Source Clock:         clk_100mhz rising at 30.000ns
  Destination Clock:    clk_125mhz rising at 32.000ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa to UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.CQ      Tcko                  0.525   UDP_1GbE_inst/Tx_mac_wa
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa
    SLICE_X37Y62.DX      net (fanout=10)       1.034   UDP_1GbE_inst/Tx_mac_wa
    SLICE_X37Y62.CLK     Tdick                 0.114   UDP_1GbE_inst/ila1_inst/U0/iDATA<19>
                                                       UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.639ns logic, 1.034ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ (SLICE_X22Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_ra (FF)
  Destination:          UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.575ns (Levels of Logic = 0)
  Clock Path Skew:      -0.412ns (2.105 - 2.517)
  Source Clock:         clk_100mhz rising at 30.000ns
  Destination Clock:    clk_125mhz rising at 32.000ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_ra to UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.CQ      Tcko                  0.525   UDP_1GbE_inst/Rx_mac_ra
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_ra
    SLICE_X22Y61.AX      net (fanout=28)       0.965   UDP_1GbE_inst/Rx_mac_ra
    SLICE_X22Y61.CLK     Tdick                 0.085   UDP_1GbE_inst/ila1_inst/U0/iDATA<23>
                                                       UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.610ns logic, 0.965ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ (SLICE_X19Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_pa (FF)
  Destination:          UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.595ns (Levels of Logic = 0)
  Clock Path Skew:      -0.345ns (2.181 - 2.526)
  Source Clock:         clk_100mhz rising at 30.000ns
  Destination Clock:    clk_125mhz rising at 32.000ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_pa to UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.DQ      Tcko                  0.525   UDP_1GbE_inst/Rx_mac_pa
                                                       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_pa
    SLICE_X19Y69.BX      net (fanout=10)       0.956   UDP_1GbE_inst/Rx_mac_pa
    SLICE_X19Y69.CLK     Tdick                 0.114   UDP_1GbE_inst/ila1_inst/U0/iDATA<28>
                                                       UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.639ns logic, 0.956ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP
        "clk_manager_inst_dcm_inst_clkout0" TS_sys_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X1Y34.DIB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF (FF)
  Destination:          UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.072 - 0.068)
  Source Clock:         clk_125mhz rising at 8.000ns
  Destination Clock:    clk_125mhz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF to UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y69.BQ      Tcko                  0.234   UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/iDATA<21>
                                                       UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF
    RAMB16_X1Y34.DIB6    net (fanout=1)        0.125   UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/iDATA<23>
    RAMB16_X1Y34.CLKB    Trckd_DIB   (-Th)     0.053   UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.181ns logic, 0.125ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X2Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[8].U_DQ (FF)
  Destination:          UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.088 - 0.081)
  Source Clock:         clk_125mhz rising at 8.000ns
  Destination Clock:    clk_125mhz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[8].U_DQ to UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y64.AQ       Tcko                  0.198   UDP_1GbE_inst/ila1_inst/U0/iDATA<11>
                                                       UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[8].U_DQ
    SLICE_X2Y64.DX       net (fanout=1)        0.225   UDP_1GbE_inst/ila1_inst/U0/iDATA<8>
    SLICE_X2Y64.CLK      Tdh         (-Th)     0.100   UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/iDATA<12>
                                                       UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.098ns logic, 0.225ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X39Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Destination:          UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_125mhz rising at 8.000ns
  Destination Clock:    clk_125mhz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 to UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.BQ      Tcko                  0.200   UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    SLICE_X39Y86.SR      net (fanout=1)        0.262   UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
    SLICE_X39Y86.CLK     Tcksr       (-Th)     0.131   UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.069ns logic, 0.262ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP
        "clk_manager_inst_dcm_inst_clkout0" TS_sys_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y34.CLKB
  Clock network: clk_125mhz
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/U_duram/U_RAMB16_S36_S36/CLKB
  Logical resource: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/U_duram/U_RAMB16_S36_S36/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y32.CLKB
  Clock network: clk_125mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     10.000ns|      9.590ns|     24.925ns|           99|           37|         2971|       102658|
| TS_clk_manager_inst_dcm_inst_c|     10.000ns|     24.925ns|          N/A|           34|            0|        79771|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_clk_manager_inst_dcm_inst_c|      8.000ns|      9.200ns|          N/A|            3|            0|        22887|            0|
| lkout0                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock GIGE_RX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GIGE_RX_CLK    |    7.208|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_N      |    9.982|         |    4.598|    7.295|
sys_clk_P      |    9.982|         |    4.598|    7.295|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_N      |    9.982|         |    4.598|    7.295|
sys_clk_P      |    9.982|         |    4.598|    7.295|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_ext
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_ext    |    9.162|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 136  Score: 486928  (Setup/Max: 94954, Hold: 391974)

Constraints cover 120653 paths, 0 nets, and 13898 connections

Design statistics:
   Minimum period:  24.925ns{1}   (Maximum frequency:  40.120MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 27 12:36:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 635 MB



