Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Sep  7 16:26:30 2025
| Host         : alexander-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.125        0.000                      0                 1010        0.192        0.000                      0                 1010        4.500        0.000                       0                   383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_100MHz        6.125        0.000                      0                 1010        0.192        0.000                      0                 1010        4.500        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          sys_clk_100MHz                  
(none)                          sys_clk_100MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_100MHz
  To Clock:  sys_clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 Din_sync[3]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[3]/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100MHz rise@10.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.642ns (18.636%)  route 2.803ns (81.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.735     5.243    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  Din_sync[3]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  Din_sync[3]/ff1_reg/Q
                         net (fo=3, routed)           1.204     6.965    Din_sync[3]/ff1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.124     7.089 r  Din_sync[3]/counter[0]_i_1__12/O
                         net (fo=16, routed)          1.599     8.688    Din_sync[3]/counter[0]_i_1__12_n_0
    SLICE_X4Y143         FDRE                                         r  Din_sync[3]/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.682    15.011    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y143         FDRE                                         r  Din_sync[3]/counter_reg[10]/C
                         clock pessimism              0.266    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    14.813    Din_sync[3]/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 Din_sync[3]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[3]/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100MHz rise@10.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.642ns (18.636%)  route 2.803ns (81.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.735     5.243    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  Din_sync[3]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  Din_sync[3]/ff1_reg/Q
                         net (fo=3, routed)           1.204     6.965    Din_sync[3]/ff1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.124     7.089 r  Din_sync[3]/counter[0]_i_1__12/O
                         net (fo=16, routed)          1.599     8.688    Din_sync[3]/counter[0]_i_1__12_n_0
    SLICE_X4Y143         FDRE                                         r  Din_sync[3]/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.682    15.011    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y143         FDRE                                         r  Din_sync[3]/counter_reg[11]/C
                         clock pessimism              0.266    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    14.813    Din_sync[3]/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 Din_sync[3]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[3]/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100MHz rise@10.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.642ns (18.636%)  route 2.803ns (81.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.735     5.243    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  Din_sync[3]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  Din_sync[3]/ff1_reg/Q
                         net (fo=3, routed)           1.204     6.965    Din_sync[3]/ff1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.124     7.089 r  Din_sync[3]/counter[0]_i_1__12/O
                         net (fo=16, routed)          1.599     8.688    Din_sync[3]/counter[0]_i_1__12_n_0
    SLICE_X4Y143         FDRE                                         r  Din_sync[3]/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.682    15.011    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y143         FDRE                                         r  Din_sync[3]/counter_reg[8]/C
                         clock pessimism              0.266    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    14.813    Din_sync[3]/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 Din_sync[3]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[3]/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100MHz rise@10.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.642ns (18.636%)  route 2.803ns (81.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.735     5.243    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  Din_sync[3]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  Din_sync[3]/ff1_reg/Q
                         net (fo=3, routed)           1.204     6.965    Din_sync[3]/ff1
    SLICE_X5Y137         LUT2 (Prop_lut2_I0_O)        0.124     7.089 r  Din_sync[3]/counter[0]_i_1__12/O
                         net (fo=16, routed)          1.599     8.688    Din_sync[3]/counter[0]_i_1__12_n_0
    SLICE_X4Y143         FDRE                                         r  Din_sync[3]/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.682    15.011    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y143         FDRE                                         r  Din_sync[3]/counter_reg[9]/C
                         clock pessimism              0.266    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    14.813    Din_sync[3]/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 F_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[1]/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100MHz rise@10.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.642ns (19.351%)  route 2.676ns (80.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.735     5.243    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  F_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  F_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           1.334     7.095    F_sync[1]/ff1
    SLICE_X5Y137         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  F_sync[1]/counter[0]_i_1__5/O
                         net (fo=16, routed)          1.341     8.561    F_sync[1]/counter[0]_i_1__5_n_0
    SLICE_X7Y142         FDRE                                         r  F_sync[1]/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.681    15.010    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  F_sync[1]/counter_reg[4]/C
                         clock pessimism              0.266    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X7Y142         FDRE (Setup_fdre_C_R)       -0.429    14.812    F_sync[1]/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 F_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[1]/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100MHz rise@10.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.642ns (19.351%)  route 2.676ns (80.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.735     5.243    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  F_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  F_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           1.334     7.095    F_sync[1]/ff1
    SLICE_X5Y137         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  F_sync[1]/counter[0]_i_1__5/O
                         net (fo=16, routed)          1.341     8.561    F_sync[1]/counter[0]_i_1__5_n_0
    SLICE_X7Y142         FDRE                                         r  F_sync[1]/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.681    15.010    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  F_sync[1]/counter_reg[5]/C
                         clock pessimism              0.266    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X7Y142         FDRE (Setup_fdre_C_R)       -0.429    14.812    F_sync[1]/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 F_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[1]/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100MHz rise@10.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.642ns (19.351%)  route 2.676ns (80.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.735     5.243    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  F_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  F_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           1.334     7.095    F_sync[1]/ff1
    SLICE_X5Y137         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  F_sync[1]/counter[0]_i_1__5/O
                         net (fo=16, routed)          1.341     8.561    F_sync[1]/counter[0]_i_1__5_n_0
    SLICE_X7Y142         FDRE                                         r  F_sync[1]/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.681    15.010    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  F_sync[1]/counter_reg[6]/C
                         clock pessimism              0.266    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X7Y142         FDRE (Setup_fdre_C_R)       -0.429    14.812    F_sync[1]/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 F_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[1]/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100MHz rise@10.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.642ns (19.351%)  route 2.676ns (80.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.735     5.243    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  F_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  F_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           1.334     7.095    F_sync[1]/ff1
    SLICE_X5Y137         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  F_sync[1]/counter[0]_i_1__5/O
                         net (fo=16, routed)          1.341     8.561    F_sync[1]/counter[0]_i_1__5_n_0
    SLICE_X7Y142         FDRE                                         r  F_sync[1]/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.681    15.010    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  F_sync[1]/counter_reg[7]/C
                         clock pessimism              0.266    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X7Y142         FDRE (Setup_fdre_C_R)       -0.429    14.812    F_sync[1]/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 Din_sync[4]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[4]/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100MHz rise@10.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.642ns (20.864%)  route 2.435ns (79.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.732     5.240    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X10Y132        FDRE                                         r  Din_sync[4]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.518     5.758 r  Din_sync[4]/ff1_reg/Q
                         net (fo=3, routed)           0.801     6.559    Din_sync[4]/ff1
    SLICE_X9Y133         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  Din_sync[4]/counter[0]_i_1__11/O
                         net (fo=16, routed)          1.635     8.317    Din_sync[4]/counter[0]_i_1__11_n_0
    SLICE_X6Y144         FDRE                                         r  Din_sync[4]/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.682    15.011    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X6Y144         FDRE                                         r  Din_sync[4]/counter_reg[10]/C
                         clock pessimism              0.266    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X6Y144         FDRE (Setup_fdre_C_R)       -0.524    14.718    Din_sync[4]/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 Din_sync[4]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[4]/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_100MHz rise@10.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.642ns (20.864%)  route 2.435ns (79.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.732     5.240    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X10Y132        FDRE                                         r  Din_sync[4]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.518     5.758 r  Din_sync[4]/ff1_reg/Q
                         net (fo=3, routed)           0.801     6.559    Din_sync[4]/ff1
    SLICE_X9Y133         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  Din_sync[4]/counter[0]_i_1__11/O
                         net (fo=16, routed)          1.635     8.317    Din_sync[4]/counter[0]_i_1__11_n_0
    SLICE_X6Y144         FDRE                                         r  Din_sync[4]/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.682    15.011    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X6Y144         FDRE                                         r  Din_sync[4]/counter_reg[11]/C
                         clock pessimism              0.266    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X6Y144         FDRE (Setup_fdre_C_R)       -0.524    14.718    Din_sync[4]/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 R_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_sync[0]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100MHz rise@0.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.582%)  route 0.143ns (50.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.671     1.540    R_sync[0]/Clk_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  R_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  R_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.143     1.824    R_sync[0]/ff1
    SLICE_X4Y136         FDRE                                         r  R_sync[0]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.943     2.057    R_sync[0]/Clk_IBUF_BUFG
    SLICE_X4Y136         FDRE                                         r  R_sync[0]/ff2_reg/C
                         clock pessimism             -0.503     1.554    
    SLICE_X4Y136         FDRE (Hold_fdre_C_D)         0.078     1.632    R_sync[0]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Din_sync[4]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[4]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100MHz rise@0.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.641     1.510    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X8Y133         FDRE                                         r  Din_sync[4]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.148     1.658 r  Din_sync[4]/ff2_reg/Q
                         net (fo=2, routed)           0.073     1.731    Din_sync[4]/ff2
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.098     1.829 r  Din_sync[4]/q_i_1__4/O
                         net (fo=1, routed)           0.000     1.829    Din_sync[4]/q_i_1__4_n_0
    SLICE_X8Y133         FDRE                                         r  Din_sync[4]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.914     2.028    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X8Y133         FDRE                                         r  Din_sync[4]/q_reg/C
                         clock pessimism             -0.518     1.510    
    SLICE_X8Y133         FDRE (Hold_fdre_C_D)         0.120     1.630    Din_sync[4]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Din_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100MHz rise@0.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.670     1.539    Din_sync[2]/Clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  Din_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  Din_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.760    Din_sync[2]/ff2
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.098     1.858 r  Din_sync[2]/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.858    Din_sync[2]/q_i_1__2_n_0
    SLICE_X2Y133         FDRE                                         r  Din_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.943     2.057    Din_sync[2]/Clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  Din_sync[2]/q_reg/C
                         clock pessimism             -0.518     1.539    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.120     1.659    Din_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Din_sync[5]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[5]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100MHz rise@0.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.672     1.541    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  Din_sync[5]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.148     1.689 r  Din_sync[5]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.762    Din_sync[5]/ff2
    SLICE_X2Y137         LUT4 (Prop_lut4_I0_O)        0.098     1.860 r  Din_sync[5]/q_i_1__5/O
                         net (fo=1, routed)           0.000     1.860    Din_sync[5]/q_i_1__5_n_0
    SLICE_X2Y137         FDRE                                         r  Din_sync[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.946     2.060    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  Din_sync[5]/q_reg/C
                         clock pessimism             -0.519     1.541    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.120     1.661    Din_sync[5]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 F_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100MHz rise@0.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.670     1.539    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  F_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  F_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.760    F_sync[2]/ff2
    SLICE_X6Y135         LUT4 (Prop_lut4_I1_O)        0.098     1.858 r  F_sync[2]/q_i_1__10/O
                         net (fo=1, routed)           0.000     1.858    F_sync[2]/q_i_1__10_n_0
    SLICE_X6Y135         FDRE                                         r  F_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.943     2.057    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  F_sync[2]/q_reg/C
                         clock pessimism             -0.518     1.539    
    SLICE_X6Y135         FDRE (Hold_fdre_C_D)         0.120     1.659    F_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100MHz rise@0.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.666     1.535    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  button_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.732    button_sync[0]/ff2
    SLICE_X1Y129         LUT4 (Prop_lut4_I0_O)        0.099     1.831 r  button_sync[0]/q_i_1__11/O
                         net (fo=1, routed)           0.000     1.831    button_sync[0]/q_i_1__11_n_0
    SLICE_X1Y129         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.939     2.053    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  button_sync[0]/q_reg/C
                         clock pessimism             -0.518     1.535    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.091     1.626    button_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Din_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100MHz rise@0.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.673     1.542    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  Din_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.128     1.670 r  Din_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.739    Din_sync[1]/ff2
    SLICE_X3Y138         LUT4 (Prop_lut4_I1_O)        0.099     1.838 r  Din_sync[1]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.838    Din_sync[1]/q_i_1__1_n_0
    SLICE_X3Y138         FDRE                                         r  Din_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.948     2.062    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  Din_sync[1]/q_reg/C
                         clock pessimism             -0.520     1.542    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.091     1.633    Din_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100MHz rise@0.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.662     1.531    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.728    button_sync[1]/ff2
    SLICE_X3Y125         LUT4 (Prop_lut4_I0_O)        0.099     1.827 r  button_sync[1]/q_i_1__12/O
                         net (fo=1, routed)           0.000     1.827    button_sync[1]/q_i_1__12_n_0
    SLICE_X3Y125         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.934     2.048    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.517     1.531    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.091     1.622    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100MHz rise@0.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.670     1.539    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  button_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.128     1.667 r  button_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.736    button_sync[2]/ff2
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.099     1.835 r  button_sync[2]/q_i_1__13/O
                         net (fo=1, routed)           0.000     1.835    button_sync[2]/q_i_1__13_n_0
    SLICE_X1Y133         FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.943     2.057    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.518     1.539    
    SLICE_X1Y133         FDRE (Hold_fdre_C_D)         0.091     1.630    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_100MHz rise@0.000ns - sys_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.985%)  route 0.187ns (57.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.664     1.533    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.187     1.861    button_sync[2]/ff1
    SLICE_X1Y133         FDRE                                         r  button_sync[2]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.943     2.057    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  button_sync[2]/ff2_reg/C
                         clock pessimism             -0.483     1.574    
    SLICE_X1Y133         FDRE (Hold_fdre_C_D)         0.075     1.649    button_sync[2]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y127   Din_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129   Din_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129   Din_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y130   Din_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y130   Din_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y130   Din_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y130   Din_sync[0]/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y127   Din_sync[0]/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y127   Din_sync[0]/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y127   Din_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y127   Din_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129   Din_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129   Din_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129   Din_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129   Din_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y130   Din_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y130   Din_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y130   Din_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y130   Din_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y127   Din_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y127   Din_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129   Din_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129   Din_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129   Din_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129   Din_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y130   Din_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y130   Din_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y130   Din_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y130   Din_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_100MHz
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.362ns  (logic 3.715ns (32.699%)  route 7.647ns (67.301%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.801     5.309    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          1.871     7.636    HexA/LED_OBUF[0]
    SLICE_X7Y127         LUT3 (Prop_lut3_I1_O)        0.150     7.786 r  HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.776    13.562    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.109    16.671 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.671    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.274ns  (logic 4.042ns (35.853%)  route 7.232ns (64.147%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.797     5.305    HexA/Clk_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  HexA/counter_reg[16]/Q
                         net (fo=19, routed)          2.199     8.023    reg_unit/reg_B/p_0_in[1]
    SLICE_X6Y134         MUXF7 (Prop_muxf7_S_O)       0.314     8.337 r  reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.337    reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X6Y134         MUXF8 (Prop_muxf8_I0_O)      0.098     8.435 r  reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.033    13.467    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.112    16.580 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.580    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.076ns  (logic 3.480ns (31.423%)  route 7.596ns (68.577%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.801     5.309    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          1.871     7.636    HexA/LED_OBUF[0]
    SLICE_X7Y127         LUT3 (Prop_lut3_I1_O)        0.124     7.760 r  HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.724    13.485    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    16.385 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.385    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.951ns  (logic 4.024ns (36.749%)  route 6.927ns (63.251%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.797     5.305    HexA/Clk_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  HexA/counter_reg[16]/Q
                         net (fo=19, routed)          2.010     7.833    reg_unit/reg_B/p_0_in[1]
    SLICE_X7Y134         MUXF7 (Prop_muxf7_S_O)       0.296     8.129 r  reg_unit/reg_B/hex_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.129    reg_unit/reg_B/hex_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X7Y134         MUXF8 (Prop_muxf8_I0_O)      0.104     8.233 r  reg_unit/reg_B/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.917    13.150    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.106    16.256 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.256    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.445ns  (logic 3.732ns (35.734%)  route 6.712ns (64.266%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.801     5.309    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          1.876     7.641    HexA/LED_OBUF[0]
    SLICE_X7Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.793 r  HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.836    12.630    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.124    15.754 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.754    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.437ns  (logic 4.157ns (39.827%)  route 6.280ns (60.173%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.800     5.308    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.419     5.727 r  reg_unit/reg_B/Data_Out_reg[4]/Q
                         net (fo=8, routed)           1.702     7.429    reg_unit/reg_B/Data_Out_reg[7]_0[4]
    SLICE_X5Y132         LUT5 (Prop_lut5_I2_O)        0.296     7.725 r  reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.725    reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y132         MUXF7 (Prop_muxf7_I0_O)      0.238     7.963 r  reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.963    reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y132         MUXF8 (Prop_muxf8_I0_O)      0.104     8.067 r  reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.579    12.646    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.100    15.745 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.745    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.436ns  (logic 4.002ns (38.350%)  route 6.433ns (61.650%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.797     5.305    HexA/Clk_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  HexA/counter_reg[16]/Q
                         net (fo=19, routed)          1.760     7.583    reg_unit/reg_B/p_0_in[1]
    SLICE_X6Y133         MUXF7 (Prop_muxf7_S_O)       0.292     7.875 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.875    reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_3_n_0
    SLICE_X6Y133         MUXF8 (Prop_muxf8_I1_O)      0.088     7.963 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.673    12.637    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.104    15.741 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.741    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.382ns  (logic 4.149ns (39.961%)  route 6.233ns (60.039%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.800     5.308    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.419     5.727 r  reg_unit/reg_B/Data_Out_reg[4]/Q
                         net (fo=8, routed)           1.562     7.289    reg_unit/reg_B/Data_Out_reg[7]_0[4]
    SLICE_X5Y131         LUT5 (Prop_lut5_I2_O)        0.296     7.585 r  reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.585    reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_4_n_0
    SLICE_X5Y131         MUXF7 (Prop_muxf7_I0_O)      0.238     7.823 r  reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.823    reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X5Y131         MUXF8 (Prop_muxf8_I0_O)      0.104     7.927 r  reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.671    12.598    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.092    15.690 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.690    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.094ns  (logic 3.491ns (34.591%)  route 6.602ns (65.409%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.801     5.309    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          1.876     7.641    HexA/LED_OBUF[0]
    SLICE_X7Y127         LUT3 (Prop_lut3_I1_O)        0.124     7.765 r  HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.726    12.491    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911    15.403 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.403    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.017ns  (logic 4.036ns (40.288%)  route 5.981ns (59.712%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.801     5.309    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          1.535     7.300    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X6Y132         LUT5 (Prop_lut5_I4_O)        0.124     7.424 r  reg_unit/reg_A/hex_seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.424    reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_1_1
    SLICE_X6Y132         MUXF7 (Prop_muxf7_I1_O)      0.247     7.671 r  reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.671    reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X6Y132         MUXF8 (Prop_muxf8_I0_O)      0.098     7.769 r  reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.447    12.216    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.111    15.326 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.326    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.396ns (77.461%)  route 0.406ns (22.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.662     1.531    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  button_sync[1]/q_reg/Q
                         net (fo=11, routed)          0.406     2.078    LED_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.255     3.333 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.333    LED[1]
    B11                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.390ns (74.942%)  route 0.465ns (25.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.670     1.539    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  button_sync[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  button_sync[2]/q_reg/Q
                         net (fo=11, routed)          0.465     2.145    LED_OBUF[2]
    C10                  OBUF (Prop_obuf_I_O)         1.249     3.394 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.394    LED[2]
    C10                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.395ns (74.317%)  route 0.482ns (25.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.666     1.535    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  button_sync[0]/q_reg/Q
                         net (fo=3, routed)           0.482     2.158    LED_OBUF[3]
    A11                  OBUF (Prop_obuf_I_O)         1.254     3.412 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.412    LED[3]
    A11                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.393ns (66.361%)  route 0.706ns (33.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.670     1.539    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          0.706     2.386    LED_OBUF[0]
    C9                   OBUF (Prop_obuf_I_O)         1.252     3.638 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.638    LED[0]
    C9                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.361ns (61.274%)  route 0.860ns (38.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.669     1.538    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  reg_unit/reg_B/Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.860     2.539    lopt_8
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.759 r  Bval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.759    Bval[0]
    C13                                                               r  Bval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.413ns (61.962%)  route 0.868ns (38.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.669     1.538    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  reg_unit/reg_B/Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.868     2.533    lopt_14
    E17                  OBUF (Prop_obuf_I_O)         1.285     3.819 r  Bval_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.819    Bval[6]
    E17                                                               r  Bval[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.388ns (58.623%)  route 0.980ns (41.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.668     1.537    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  reg_unit/reg_A/Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.980     2.658    lopt
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.905 r  Aval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.905    Aval[0]
    C17                                                               r  Aval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.388ns (58.385%)  route 0.990ns (41.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.668     1.537    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  reg_unit/reg_A/Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.990     2.667    lopt_3
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.915 r  Aval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.915    Aval[3]
    B17                                                               r  Aval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.356ns (56.152%)  route 1.059ns (43.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.669     1.538    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  reg_unit/reg_B/Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.059     2.737    lopt_9
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.952 r  Bval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.952    Bval[1]
    C14                                                               r  Bval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.389ns (57.214%)  route 1.038ns (42.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.668     1.537    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  reg_unit/reg_A/Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.038     2.716    lopt_2
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.964 r  Aval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.964    Aval[2]
    A17                                                               r  Aval[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_100MHz

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            button_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.316ns (21.229%)  route 4.885ns (78.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=1, routed)           4.885     6.201    button_sync[3]/Reset_IBUF
    SLICE_X4Y132         FDRE                                         r  button_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.674     5.003    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  button_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 Din[2]
                            (input port)
  Destination:            Din_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.186ns  (logic 1.328ns (21.464%)  route 4.858ns (78.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  Din[2] (IN)
                         net (fo=0)                   0.000     0.000    Din[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  Din_IBUF[2]_inst/O
                         net (fo=1, routed)           4.858     6.186    Din_sync[2]/Din_IBUF[0]
    SLICE_X3Y130         FDRE                                         r  Din_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.672     5.001    Din_sync[2]/Clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  Din_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 Din[1]
                            (input port)
  Destination:            Din_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.931ns  (logic 1.327ns (22.372%)  route 4.604ns (77.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  Din[1] (IN)
                         net (fo=0)                   0.000     0.000    Din[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  Din_IBUF[1]_inst/O
                         net (fo=1, routed)           4.604     5.931    Din_sync[1]/Din_IBUF[0]
    SLICE_X2Y138         FDRE                                         r  Din_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.680     5.009    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  Din_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 Din[5]
                            (input port)
  Destination:            Din_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.867ns  (logic 1.349ns (23.002%)  route 4.517ns (76.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  Din[5] (IN)
                         net (fo=0)                   0.000     0.000    Din[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  Din_IBUF[5]_inst/O
                         net (fo=1, routed)           4.517     5.867    Din_sync[5]/Din_IBUF[0]
    SLICE_X4Y136         FDRE                                         r  Din_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.677     5.006    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X4Y136         FDRE                                         r  Din_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 LoadB
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.866ns  (logic 1.325ns (22.591%)  route 4.541ns (77.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  LoadB (IN)
                         net (fo=0)                   0.000     0.000    LoadB
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  LoadB_IBUF_inst/O
                         net (fo=1, routed)           4.541     5.866    button_sync[1]/LoadB_IBUF
    SLICE_X4Y119         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.671     5.000    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 Din[3]
                            (input port)
  Destination:            Din_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 1.350ns (23.254%)  route 4.456ns (76.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  Din[3] (IN)
                         net (fo=0)                   0.000     0.000    Din[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  Din_IBUF[3]_inst/O
                         net (fo=1, routed)           4.456     5.807    Din_sync[3]/Din_IBUF[0]
    SLICE_X8Y135         FDRE                                         r  Din_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.610     4.939    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  Din_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 Din[6]
                            (input port)
  Destination:            Din_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.660ns  (logic 1.326ns (23.419%)  route 4.335ns (76.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  Din[6] (IN)
                         net (fo=0)                   0.000     0.000    Din[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  Din_IBUF[6]_inst/O
                         net (fo=1, routed)           4.335     5.660    Din_sync[6]/Din_IBUF[0]
    SLICE_X8Y129         FDRE                                         r  Din_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.604     4.933    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  Din_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 F[1]
                            (input port)
  Destination:            F_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.513ns  (logic 1.348ns (24.445%)  route 4.165ns (75.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  F[1] (IN)
                         net (fo=0)                   0.000     0.000    F[1]
    A4                   IBUF (Prop_ibuf_I_O)         1.348     1.348 r  F_IBUF[1]_inst/O
                         net (fo=1, routed)           4.165     5.513    F_sync[1]/F_IBUF[0]
    SLICE_X8Y135         FDRE                                         r  F_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.610     4.939    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  F_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 Din[7]
                            (input port)
  Destination:            Din_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.336ns (24.243%)  route 4.175ns (75.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  Din[7] (IN)
                         net (fo=0)                   0.000     0.000    Din[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  Din_IBUF[7]_inst/O
                         net (fo=1, routed)           4.175     5.511    Din_sync[7]/Din_IBUF[0]
    SLICE_X8Y135         FDRE                                         r  Din_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.610     4.939    Din_sync[7]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  Din_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 LoadA
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.460ns  (logic 1.322ns (24.203%)  route 4.139ns (75.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LoadA (IN)
                         net (fo=0)                   0.000     0.000    LoadA
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  LoadA_IBUF_inst/O
                         net (fo=1, routed)           4.139     5.460    button_sync[2]/LoadA_IBUF
    SLICE_X7Y128         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.670     4.999    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  button_sync[2]/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R[1]
                            (input port)
  Destination:            R_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.002ns  (logic 0.410ns (20.458%)  route 1.592ns (79.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  R[1] (IN)
                         net (fo=0)                   0.000     0.000    R[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  R_IBUF[1]_inst/O
                         net (fo=1, routed)           1.592     2.002    R_sync[1]/R_IBUF[0]
    SLICE_X10Y130        FDRE                                         r  R_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.911     2.025    R_sync[1]/Clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  R_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 Execute
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.394ns (19.289%)  route 1.650ns (80.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  Execute (IN)
                         net (fo=0)                   0.000     0.000    Execute
    H2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Execute_IBUF_inst/O
                         net (fo=1, routed)           1.650     2.044    button_sync[0]/Execute_IBUF
    SLICE_X2Y121         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.938     2.052    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 R[0]
                            (input port)
  Destination:            R_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.052ns  (logic 0.420ns (20.479%)  route 1.632ns (79.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  R[0] (IN)
                         net (fo=0)                   0.000     0.000    R[0]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  R_IBUF[0]_inst/O
                         net (fo=1, routed)           1.632     2.052    R_sync[0]/R_IBUF[0]
    SLICE_X5Y137         FDRE                                         r  R_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.944     2.058    R_sync[0]/Clk_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  R_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Din[0]
                            (input port)
  Destination:            Din_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.063ns  (logic 0.402ns (19.507%)  route 1.660ns (80.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Din[0] (IN)
                         net (fo=0)                   0.000     0.000    Din[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  Din_IBUF[0]_inst/O
                         net (fo=1, routed)           1.660     2.063    Din_sync[0]/Din_IBUF[0]
    SLICE_X8Y129         FDRE                                         r  Din_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.910     2.024    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  Din_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 F[2]
                            (input port)
  Destination:            F_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.425ns (19.899%)  route 1.711ns (80.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  F[2] (IN)
                         net (fo=0)                   0.000     0.000    F[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  F_IBUF[2]_inst/O
                         net (fo=1, routed)           1.711     2.136    F_sync[2]/F_IBUF[0]
    SLICE_X10Y134        FDRE                                         r  F_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.915     2.029    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X10Y134        FDRE                                         r  F_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 LoadA
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.188ns  (logic 0.399ns (18.213%)  route 1.790ns (81.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LoadA (IN)
                         net (fo=0)                   0.000     0.000    LoadA
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  LoadA_IBUF_inst/O
                         net (fo=1, routed)           1.790     2.188    button_sync[2]/LoadA_IBUF
    SLICE_X7Y128         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.936     2.050    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 F[1]
                            (input port)
  Destination:            F_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.232ns  (logic 0.424ns (19.017%)  route 1.807ns (80.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  F[1] (IN)
                         net (fo=0)                   0.000     0.000    F[1]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  F_IBUF[1]_inst/O
                         net (fo=1, routed)           1.807     2.232    F_sync[1]/F_IBUF[0]
    SLICE_X8Y135         FDRE                                         r  F_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.916     2.030    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  F_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 F[0]
                            (input port)
  Destination:            F_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.244ns  (logic 0.415ns (18.500%)  route 1.829ns (81.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  F[0] (IN)
                         net (fo=0)                   0.000     0.000    F[0]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  F_IBUF[0]_inst/O
                         net (fo=1, routed)           1.829     2.244    F_sync[0]/F_IBUF[0]
    SLICE_X8Y135         FDRE                                         r  F_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.916     2.030    F_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  F_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Din[4]
                            (input port)
  Destination:            Din_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.251ns  (logic 0.402ns (17.842%)  route 1.850ns (82.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  Din[4] (IN)
                         net (fo=0)                   0.000     0.000    Din[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  Din_IBUF[4]_inst/O
                         net (fo=1, routed)           1.850     2.251    Din_sync[4]/Din_IBUF[0]
    SLICE_X10Y132        FDRE                                         r  Din_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.913     2.027    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X10Y132        FDRE                                         r  Din_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 Din[7]
                            (input port)
  Destination:            Din_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.261ns  (logic 0.413ns (18.265%)  route 1.848ns (81.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  Din[7] (IN)
                         net (fo=0)                   0.000     0.000    Din[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Din_IBUF[7]_inst/O
                         net (fo=1, routed)           1.848     2.261    Din_sync[7]/Din_IBUF[0]
    SLICE_X8Y135         FDRE                                         r  Din_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.916     2.030    Din_sync[7]/Clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  Din_sync[7]/ff1_reg/C





