Protel Design System Design Rule Check
PCB File : D:\C_Documeents\GitHub\New folder\Project Official\Official-Robot-Project-\Hardware\Board\Project_Xe_Can_Bang.PcbDoc
Date     : 27/08/2020
Time     : 9:47:37 SA

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=20mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.676mil < 10mil) Between Arc (3808mil,4302.267mil) on Top Overlay And Pad P2-3(3729.213mil,4011mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.676mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad B2-5(2970mil,4120mil) on Multi-Layer And Track (2514mil,4177mil)(3515mil,4177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad B2-7(3170mil,4120mil) on Multi-Layer And Track (2514mil,4177mil)(3515mil,4177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad B2-7(3370mil,4120mil) on Multi-Layer And Track (2514mil,4177mil)(3515mil,4177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad B2-8(3470mil,4120mil) on Multi-Layer And Track (2514mil,4177mil)(3515mil,4177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad B2-8(3470mil,4120mil) on Multi-Layer And Track (3515mil,4060mil)(3515mil,4177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-1(2328mil,4600mil) on Top Layer And Track (2295mil,4568mil)(2295mil,4721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C1-1(2328mil,4600mil) on Top Layer And Track (2295mil,4568mil)(2362mil,4568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-1(2328mil,4600mil) on Top Layer And Track (2303mil,4628mil)(2303mil,4662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-1(2328mil,4600mil) on Top Layer And Track (2353mil,4628mil)(2353mil,4662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-1(2328mil,4600mil) on Top Layer And Track (2362mil,4568mil)(2362mil,4721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(2328mil,4690mil) on Top Layer And Track (2295mil,4568mil)(2295mil,4721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-2(2328mil,4690mil) on Top Layer And Track (2295mil,4721mil)(2362mil,4721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(2328mil,4690mil) on Top Layer And Track (2303mil,4628mil)(2303mil,4662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C1-2(2328mil,4690mil) on Top Layer And Track (2353mil,4628mil)(2353mil,4662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(2328mil,4690mil) on Top Layer And Track (2362mil,4568mil)(2362mil,4721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C12-1(1872mil,4800mil) on Bottom Layer And Track (1840mil,4767mil)(1840mil,4834mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-1(1872mil,4800mil) on Bottom Layer And Track (1840mil,4767mil)(1993mil,4767mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-1(1872mil,4800mil) on Bottom Layer And Track (1840mil,4834mil)(1993mil,4834mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-1(1872mil,4800mil) on Bottom Layer And Track (1900mil,4775mil)(1934mil,4775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-1(1872mil,4800mil) on Bottom Layer And Track (1900mil,4825mil)(1934mil,4825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(1962mil,4800mil) on Bottom Layer And Track (1840mil,4767mil)(1993mil,4767mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-2(1962mil,4800mil) on Bottom Layer And Track (1840mil,4834mil)(1993mil,4834mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-2(1962mil,4800mil) on Bottom Layer And Track (1900mil,4775mil)(1934mil,4775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C12-2(1962mil,4800mil) on Bottom Layer And Track (1900mil,4825mil)(1934mil,4825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C12-2(1962mil,4800mil) on Bottom Layer And Track (1993mil,4767mil)(1993mil,4834mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-1(2541.847mil,3926mil) on Top Layer And Track (2508.847mil,3894mil)(2508.847mil,4047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C17-1(2541.847mil,3926mil) on Top Layer And Track (2508.847mil,3894mil)(2575.847mil,3894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C17-1(2541.847mil,3926mil) on Top Layer And Track (2516.847mil,3954mil)(2516.847mil,3988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C17-1(2541.847mil,3926mil) on Top Layer And Track (2566.847mil,3954mil)(2566.847mil,3988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-1(2541.847mil,3926mil) on Top Layer And Track (2575.847mil,3894mil)(2575.847mil,4047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-2(2541.847mil,4016mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-2(2541.847mil,4016mil) on Top Layer And Track (2508.847mil,3894mil)(2508.847mil,4047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C17-2(2541.847mil,4016mil) on Top Layer And Track (2508.847mil,4047mil)(2575.847mil,4047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C17-2(2541.847mil,4016mil) on Top Layer And Track (2516.847mil,3954mil)(2516.847mil,3988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C17-2(2541.847mil,4016mil) on Top Layer And Track (2566.847mil,3954mil)(2566.847mil,3988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-2(2541.847mil,4016mil) on Top Layer And Track (2575.847mil,3894mil)(2575.847mil,4047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C18-1(3390mil,2664mil) on Top Layer And Track (3283mil,2702mil)(6203mil,2702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C18-1(3390mil,2664mil) on Top Layer And Track (3358mil,2630mil)(3358mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C18-1(3390mil,2664mil) on Top Layer And Track (3358mil,2630mil)(3511mil,2630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C18-1(3390mil,2664mil) on Top Layer And Track (3358mil,2697mil)(3511mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C18-1(3390mil,2664mil) on Top Layer And Track (3418mil,2639mil)(3452mil,2639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C18-1(3390mil,2664mil) on Top Layer And Track (3418mil,2689mil)(3452mil,2689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C18-2(3480mil,2664mil) on Top Layer And Track (3283mil,2702mil)(6203mil,2702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C18-2(3480mil,2664mil) on Top Layer And Track (3358mil,2630mil)(3511mil,2630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C18-2(3480mil,2664mil) on Top Layer And Track (3358mil,2697mil)(3511mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C18-2(3480mil,2664mil) on Top Layer And Track (3418mil,2639mil)(3452mil,2639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C18-2(3480mil,2664mil) on Top Layer And Track (3418mil,2689mil)(3452mil,2689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C18-2(3480mil,2664mil) on Top Layer And Track (3511mil,2630mil)(3511mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(2565mil,4724.106mil) on Top Layer And Text "B2" (2516.055mil,4664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-1(2565mil,4724.106mil) on Top Layer And Track (2531mil,4603.106mil)(2531mil,4756.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C2-1(2565mil,4724.106mil) on Top Layer And Track (2531mil,4756.106mil)(2598mil,4756.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-1(2565mil,4724.106mil) on Top Layer And Track (2540mil,4662.106mil)(2540mil,4696.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C2-1(2565mil,4724.106mil) on Top Layer And Track (2590mil,4662.106mil)(2590mil,4696.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-1(2565mil,4724.106mil) on Top Layer And Track (2598mil,4603.106mil)(2598mil,4756.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C21-2(4394mil,2488mil) on Bottom Layer And Track (4272mil,2455mil)(4425mil,2455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C21-2(4394mil,2488mil) on Bottom Layer And Track (4272mil,2522mil)(4425mil,2522mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C21-2(4394mil,2488mil) on Bottom Layer And Track (4332mil,2463mil)(4366mil,2463mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C21-2(4394mil,2488mil) on Bottom Layer And Track (4332mil,2513mil)(4366mil,2513mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C21-2(4394mil,2488mil) on Bottom Layer And Track (4425mil,2455mil)(4425mil,2522mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2565mil,4634.106mil) on Top Layer And Text "B2" (2516.055mil,4664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-2(2565mil,4634.106mil) on Top Layer And Track (2531mil,4603.106mil)(2531mil,4756.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C2-2(2565mil,4634.106mil) on Top Layer And Track (2531mil,4603.106mil)(2598mil,4603.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-2(2565mil,4634.106mil) on Top Layer And Track (2540mil,4662.106mil)(2540mil,4696.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-2(2565mil,4634.106mil) on Top Layer And Track (2590mil,4662.106mil)(2590mil,4696.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-2(2565mil,4634.106mil) on Top Layer And Track (2598mil,4603.106mil)(2598mil,4756.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C23-1(2000mil,4792mil) on Top Layer And Track (1968mil,4758mil)(1968mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C23-1(2000mil,4792mil) on Top Layer And Track (1968mil,4758mil)(2121mil,4758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C23-1(2000mil,4792mil) on Top Layer And Track (1968mil,4825mil)(2121mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C23-1(2000mil,4792mil) on Top Layer And Track (2028mil,4767mil)(2062mil,4767mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C23-1(2000mil,4792mil) on Top Layer And Track (2028mil,4817mil)(2062mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C23-2(2090mil,4792mil) on Top Layer And Track (1968mil,4758mil)(2121mil,4758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C23-2(2090mil,4792mil) on Top Layer And Track (1968mil,4825mil)(2121mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C23-2(2090mil,4792mil) on Top Layer And Track (2028mil,4767mil)(2062mil,4767mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C23-2(2090mil,4792mil) on Top Layer And Track (2028mil,4817mil)(2062mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C23-2(2090mil,4792mil) on Top Layer And Track (2121mil,4758mil)(2121mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C24-1(2327mil,4395.937mil) on Top Layer And Track (2294mil,4363.937mil)(2294mil,4516.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C24-1(2327mil,4395.937mil) on Top Layer And Track (2294mil,4363.937mil)(2361mil,4363.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C24-1(2327mil,4395.937mil) on Top Layer And Track (2302mil,4423.937mil)(2302mil,4457.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C24-1(2327mil,4395.937mil) on Top Layer And Track (2352mil,4423.937mil)(2352mil,4457.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C24-1(2327mil,4395.937mil) on Top Layer And Track (2361mil,4363.937mil)(2361mil,4516.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C24-2(2327mil,4485.937mil) on Top Layer And Track (2294mil,4363.937mil)(2294mil,4516.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C24-2(2327mil,4485.937mil) on Top Layer And Track (2294mil,4516.937mil)(2361mil,4516.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C24-2(2327mil,4485.937mil) on Top Layer And Track (2302mil,4423.937mil)(2302mil,4457.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C24-2(2327mil,4485.937mil) on Top Layer And Track (2352mil,4423.937mil)(2352mil,4457.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C24-2(2327mil,4485.937mil) on Top Layer And Track (2361mil,4363.937mil)(2361mil,4516.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C25-1(2564mil,4458.943mil) on Top Layer And Track (2531mil,4426.943mil)(2531mil,4579.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C25-1(2564mil,4458.943mil) on Top Layer And Track (2531mil,4426.943mil)(2598mil,4426.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C25-1(2564mil,4458.943mil) on Top Layer And Track (2539mil,4486.943mil)(2539mil,4520.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C25-1(2564mil,4458.943mil) on Top Layer And Track (2589mil,4486.943mil)(2589mil,4520.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C25-1(2564mil,4458.943mil) on Top Layer And Track (2598mil,4426.943mil)(2598mil,4579.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C25-2(2564mil,4548.943mil) on Top Layer And Track (2531mil,4426.943mil)(2531mil,4579.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C25-2(2564mil,4548.943mil) on Top Layer And Track (2531mil,4579.943mil)(2598mil,4579.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C25-2(2564mil,4548.943mil) on Top Layer And Track (2539mil,4486.943mil)(2539mil,4520.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C25-2(2564mil,4548.943mil) on Top Layer And Track (2589mil,4486.943mil)(2589mil,4520.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C25-2(2564mil,4548.943mil) on Top Layer And Track (2598mil,4426.943mil)(2598mil,4579.943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-1(4194mil,3336mil) on Top Layer And Track (3283mil,3322mil)(6213mil,3322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C27-1(4194mil,3336mil) on Top Layer And Track (4073mil,3303mil)(4226mil,3303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C27-1(4194mil,3336mil) on Top Layer And Track (4073mil,3370mil)(4226mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C27-1(4194mil,3336mil) on Top Layer And Track (4132mil,3311mil)(4166mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C27-1(4194mil,3336mil) on Top Layer And Track (4132mil,3361mil)(4166mil,3361mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-1(4194mil,3336mil) on Top Layer And Track (4168mil,3364mil)(4168mil,3373.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-1(4194mil,3336mil) on Top Layer And Track (4168mil,3364mil)(4868mil,3364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.045mil < 10mil) Between Pad C27-1(4194mil,3336mil) on Top Layer And Track (4168mil,3373.997mil)(4168mil,3604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C27-1(4194mil,3336mil) on Top Layer And Track (4226mil,3303mil)(4226mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-2(4104mil,3336mil) on Top Layer And Track (3283mil,3322mil)(6213mil,3322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C27-2(4104mil,3336mil) on Top Layer And Track (4073mil,3303mil)(4073mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C27-2(4104mil,3336mil) on Top Layer And Track (4073mil,3303mil)(4226mil,3303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C27-2(4104mil,3336mil) on Top Layer And Track (4073mil,3370mil)(4226mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C27-2(4104mil,3336mil) on Top Layer And Track (4132mil,3311mil)(4166mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C27-2(4104mil,3336mil) on Top Layer And Track (4132mil,3361mil)(4166mil,3361mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(4704mil,3328mil) on Top Layer And Track (3283mil,3322mil)(6213mil,3322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C28-1(4704mil,3328mil) on Top Layer And Track (4168mil,3364mil)(4868mil,3364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.539mil < 10mil) Between Pad C28-1(4704mil,3328mil) on Top Layer And Track (4260mil,3294.961mil)(5250mil,3294.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.539mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C28-1(4704mil,3328mil) on Top Layer And Track (4672mil,3294mil)(4672mil,3361mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C28-1(4704mil,3328mil) on Top Layer And Track (4672mil,3294mil)(4825mil,3294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C28-1(4704mil,3328mil) on Top Layer And Track (4672mil,3361mil)(4825mil,3361mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C28-1(4704mil,3328mil) on Top Layer And Track (4732mil,3303mil)(4766mil,3303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C28-1(4704mil,3328mil) on Top Layer And Track (4732mil,3353mil)(4766mil,3353mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-2(4794mil,3328mil) on Top Layer And Track (3283mil,3322mil)(6213mil,3322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C28-2(4794mil,3328mil) on Top Layer And Track (4168mil,3364mil)(4868mil,3364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.539mil < 10mil) Between Pad C28-2(4794mil,3328mil) on Top Layer And Track (4260mil,3294.961mil)(5250mil,3294.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.539mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C28-2(4794mil,3328mil) on Top Layer And Track (4672mil,3294mil)(4825mil,3294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C28-2(4794mil,3328mil) on Top Layer And Track (4672mil,3361mil)(4825mil,3361mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C28-2(4794mil,3328mil) on Top Layer And Track (4732mil,3303mil)(4766mil,3303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C28-2(4794mil,3328mil) on Top Layer And Track (4732mil,3353mil)(4766mil,3353mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C28-2(4794mil,3328mil) on Top Layer And Track (4825mil,3294mil)(4825mil,3361mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C29-1(4128mil,2890mil) on Bottom Layer And Track (4095mil,2769mil)(4095mil,2922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C29-1(4128mil,2890mil) on Bottom Layer And Track (4095mil,2922mil)(4162mil,2922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C29-1(4128mil,2890mil) on Bottom Layer And Track (4103mil,2828mil)(4103mil,2862mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C29-1(4128mil,2890mil) on Bottom Layer And Track (4153mil,2828mil)(4153mil,2862mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C29-1(4128mil,2890mil) on Bottom Layer And Track (4162mil,2769mil)(4162mil,2922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C29-2(4128mil,2800mil) on Bottom Layer And Track (4095mil,2769mil)(4095mil,2922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C29-2(4128mil,2800mil) on Bottom Layer And Track (4095mil,2769mil)(4162mil,2769mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C29-2(4128mil,2800mil) on Bottom Layer And Track (4103mil,2828mil)(4103mil,2862mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C29-2(4128mil,2800mil) on Bottom Layer And Track (4153mil,2828mil)(4153mil,2862mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C29-2(4128mil,2800mil) on Bottom Layer And Track (4162mil,2769mil)(4162mil,2922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C31-1(4859.937mil,4333.409mil) on Bottom Layer And Track (4826.937mil,4212.409mil)(4826.937mil,4365.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C31-1(4859.937mil,4333.409mil) on Bottom Layer And Track (4826.937mil,4365.409mil)(4893.937mil,4365.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C31-1(4859.937mil,4333.409mil) on Bottom Layer And Track (4834.937mil,4271.409mil)(4834.937mil,4305.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C31-1(4859.937mil,4333.409mil) on Bottom Layer And Track (4884.937mil,4271.409mil)(4884.937mil,4305.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C31-1(4859.937mil,4333.409mil) on Bottom Layer And Track (4893.937mil,4212.409mil)(4893.937mil,4365.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C31-2(4859.937mil,4243.409mil) on Bottom Layer And Track (4826.937mil,4212.409mil)(4826.937mil,4365.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C31-2(4859.937mil,4243.409mil) on Bottom Layer And Track (4826.937mil,4212.409mil)(4893.937mil,4212.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C31-2(4859.937mil,4243.409mil) on Bottom Layer And Track (4834.937mil,4271.409mil)(4834.937mil,4305.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C31-2(4859.937mil,4243.409mil) on Bottom Layer And Track (4884.937mil,4271.409mil)(4884.937mil,4305.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C31-2(4859.937mil,4243.409mil) on Bottom Layer And Track (4893.937mil,4212.409mil)(4893.937mil,4365.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-2(3776mil,3416mil) on Top Layer And Track (3743mil,3294mil)(3743mil,3447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C3-2(3776mil,3416mil) on Top Layer And Track (3743mil,3447mil)(3810mil,3447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-2(3776mil,3416mil) on Top Layer And Track (3751mil,3354mil)(3751mil,3388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C3-2(3776mil,3416mil) on Top Layer And Track (3801mil,3354mil)(3801mil,3388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-2(3776mil,3416mil) on Top Layer And Track (3810mil,3294mil)(3810mil,3447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C32-2(4639mil,4928mil) on Top Layer And Track (4517mil,4894mil)(4670mil,4894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C32-2(4639mil,4928mil) on Top Layer And Track (4517mil,4961mil)(4670mil,4961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C32-2(4639mil,4928mil) on Top Layer And Track (4577mil,4903mil)(4611mil,4903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C32-2(4639mil,4928mil) on Top Layer And Track (4577mil,4953mil)(4611mil,4953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C32-2(4639mil,4928mil) on Top Layer And Track (4670mil,4894mil)(4670mil,4961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-1(1800mil,4774mil) on Top Layer And Track (1767mil,4742mil)(1767mil,4895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C7-1(1800mil,4774mil) on Top Layer And Track (1767mil,4742mil)(1834mil,4742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-1(1800mil,4774mil) on Top Layer And Track (1775mil,4802mil)(1775mil,4836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-1(1800mil,4774mil) on Top Layer And Track (1825mil,4802mil)(1825mil,4836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-1(1800mil,4774mil) on Top Layer And Track (1834mil,4742mil)(1834mil,4895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-2(1800mil,4864mil) on Top Layer And Track (1767mil,4742mil)(1767mil,4895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C7-2(1800mil,4864mil) on Top Layer And Track (1767mil,4895mil)(1834mil,4895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-2(1800mil,4864mil) on Top Layer And Track (1775mil,4802mil)(1775mil,4836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C7-2(1800mil,4864mil) on Top Layer And Track (1825mil,4802mil)(1825mil,4836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-2(1800mil,4864mil) on Top Layer And Track (1834mil,4742mil)(1834mil,4895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.193mil < 10mil) Between Pad D10-2(4363.661mil,4848mil) on Top Layer And Text "+" (4304.606mil,4875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.309mil < 10mil) Between Pad D2-1(3072mil,4929.339mil) on Top Layer And Text "D2" (3044mil,4962.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.878mil < 10mil) Between Pad D2-2(3072mil,4846.661mil) on Top Layer And Text "+" (3100mil,4828.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.309mil < 10mil) Between Pad D3-1(2984mil,4928.561mil) on Top Layer And Text "D3" (2960mil,4963.524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-2(2984mil,4845.883mil) on Top Layer And Text "+" (3008mil,4827.524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Pad D4-1(3445.165mil,4930.106mil) on Top Layer And Text "D4" (3420.098mil,4964.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.811mil < 10mil) Between Pad D4-2(3445.165mil,4847.429mil) on Top Layer And Text "+" (3476.098mil,4829.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.309mil < 10mil) Between Pad D5-1(3350mil,4930.106mil) on Top Layer And Text "D5" (3326mil,4963.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-3(4848mil,4888mil) on Multi-Layer And Text "J2" (4769.315mil,4839.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.132mil < 10mil) Between Pad Free-3(4848mil,4888mil) on Multi-Layer And Track (4763mil,4812.842mil)(4834.044mil,4812.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-4(1112mil,4888mil) on Multi-Layer And Text "P4" (1024mil,4832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad IC3-1(1477.827mil,4725.449mil) on Bottom Layer And Track (1536.882mil,4684.11mil)(1536.882mil,4947.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad IC3-3(1477.827mil,4906.551mil) on Bottom Layer And Track (1536.882mil,4684.11mil)(1536.882mil,4947.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad IC3-4(1706.173mil,4816mil) on Bottom Layer And Track (1647.118mil,4684.11mil)(1647.118mil,4947.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad IC4-4(1714.173mil,4450.52mil) on Bottom Layer And Track (1655.118mil,4318.63mil)(1655.118mil,4582.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.79mil < 10mil) Between Pad J2-S_1(4873.315mil,4512.547mil) on Multi-Layer And Track (4763mil,4487.842mil)(4834.044mil,4487.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.79mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.79mil < 10mil) Between Pad J2-S_1(4873.315mil,4512.547mil) on Multi-Layer And Track (4912.586mil,4487.842mil)(4997mil,4487.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.79mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.79mil < 10mil) Between Pad J2-S_2(4873.315mil,4788.138mil) on Multi-Layer And Track (4763mil,4812.842mil)(4834.044mil,4812.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.79mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.79mil < 10mil) Between Pad J2-S_2(4873.315mil,4788.138mil) on Multi-Layer And Track (4912.586mil,4812.842mil)(4997mil,4812.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.79mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.734mil < 10mil) Between Pad M5-1(3380mil,3160mil) on Multi-Layer And Track (3352mil,3195.346mil)(3352mil,3262.346mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.734mil < 10mil) Between Pad M5-1(3380mil,3160mil) on Multi-Layer And Track (3352mil,3195.346mil)(3505mil,3195.346mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.32mil < 10mil) Between Pad M5-2(3480mil,3160mil) on Multi-Layer And Text "*" (3559mil,3210.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.22mil < 10mil) Between Pad M5-2(3480mil,3160mil) on Multi-Layer And Track (3352mil,3195.346mil)(3505mil,3195.346mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.295mil < 10mil) Between Pad M5-2(3480mil,3160mil) on Multi-Layer And Track (3505mil,3195.346mil)(3505mil,3262.346mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.295mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad M6-1(4310mil,3194.961mil) on Top Layer And Track (4260mil,2694.961mil)(4260mil,3294.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.545mil < 10mil) Between Pad M6-2(4310mil,3116.22mil) on Top Layer And Track (4260mil,2694.961mil)(4260mil,3294.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.545mil < 10mil) Between Pad M6-3(4310mil,3037.48mil) on Top Layer And Track (4260mil,2694.961mil)(4260mil,3294.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.545mil < 10mil) Between Pad M6-4(4310mil,2958.74mil) on Top Layer And Track (4260mil,2694.961mil)(4260mil,3294.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.545mil < 10mil) Between Pad M6-5(4310mil,2880mil) on Top Layer And Track (4260mil,2694.961mil)(4260mil,3294.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.545mil < 10mil) Between Pad M6-6(4310mil,2801.26mil) on Top Layer And Track (4260mil,2694.961mil)(4260mil,3294.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P1-1(2833.067mil,3768mil) on Multi-Layer And Track (2788.067mil,3728mil)(2802.067mil,3714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P1-1(2833.067mil,3768mil) on Multi-Layer And Track (2788.067mil,3808mil)(2803.067mil,3823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P1-1(2833.067mil,3768mil) on Multi-Layer And Track (2863.067mil,3823mil)(2883.067mil,3803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P1-1(2833.067mil,3768mil) on Multi-Layer And Track (2864.067mil,3714mil)(2883.067mil,3733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P12-1(1303.002mil,2557.858mil) on Multi-Layer And Track (1204.577mil,2605.102mil)(1249.853mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P12-1(1303.002mil,2557.858mil) on Multi-Layer And Track (1356.152mil,2605.102mil)(1429.774mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.271mil < 10mil) Between Pad P12-2(1453.002mil,2557.858mil) on Multi-Layer And Track (1356.152mil,2605.102mil)(1429.774mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.462mil < 10mil) Between Pad P12-2(1453.002mil,2557.858mil) on Multi-Layer And Track (1476.231mil,2605.102mil)(1579.772mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.271mil < 10mil) Between Pad P12-3(1603.002mil,2557.858mil) on Multi-Layer And Track (1476.231mil,2605.102mil)(1579.772mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.462mil < 10mil) Between Pad P12-3(1603.002mil,2557.858mil) on Multi-Layer And Track (1626.231mil,2605.102mil)(1729.772mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P13-1(1975.002mil,2557.858mil) on Multi-Layer And Track (1876.577mil,2605.102mil)(1921.853mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P13-1(1975.002mil,2557.858mil) on Multi-Layer And Track (2028.152mil,2605.102mil)(2101.774mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.271mil < 10mil) Between Pad P13-2(2125.002mil,2557.858mil) on Multi-Layer And Track (2028.152mil,2605.102mil)(2101.774mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.462mil < 10mil) Between Pad P13-2(2125.002mil,2557.858mil) on Multi-Layer And Track (2148.231mil,2605.102mil)(2251.772mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.271mil < 10mil) Between Pad P13-3(2275.002mil,2557.858mil) on Multi-Layer And Track (2148.231mil,2605.102mil)(2251.772mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.462mil < 10mil) Between Pad P13-3(2275.002mil,2557.858mil) on Multi-Layer And Track (2298.231mil,2605.102mil)(2401.772mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.271mil < 10mil) Between Pad P13-4(2425.002mil,2557.858mil) on Multi-Layer And Track (2298.231mil,2605.102mil)(2401.772mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.462mil < 10mil) Between Pad P13-4(2425.002mil,2557.858mil) on Multi-Layer And Track (2448.231mil,2605.102mil)(2523.428mil,2605.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P14-1(1080mil,2720mil) on Multi-Layer And Track (1026mil,2689mil)(1045mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P14-1(1080mil,2720mil) on Multi-Layer And Track (1026mil,2751mil)(1040mil,2765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P14-1(1080mil,2720mil) on Multi-Layer And Track (1115mil,2670mil)(1135mil,2690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P14-1(1080mil,2720mil) on Multi-Layer And Track (1120mil,2765mil)(1135mil,2750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P15-1(1250mil,2712mil) on Multi-Layer And Track (1196mil,2681mil)(1215mil,2662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P15-1(1250mil,2712mil) on Multi-Layer And Track (1196mil,2743mil)(1210mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P15-1(1250mil,2712mil) on Multi-Layer And Track (1285mil,2662mil)(1305mil,2682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P15-1(1250mil,2712mil) on Multi-Layer And Track (1290mil,2757mil)(1305mil,2742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P17-1(1560mil,2712mil) on Multi-Layer And Track (1506mil,2681mil)(1525mil,2662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P17-1(1560mil,2712mil) on Multi-Layer And Track (1506mil,2743mil)(1520mil,2757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P17-1(1560mil,2712mil) on Multi-Layer And Track (1595mil,2662mil)(1615mil,2682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P17-1(1560mil,2712mil) on Multi-Layer And Track (1600mil,2757mil)(1615mil,2742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-1(3729.213mil,3812mil) on Multi-Layer And Text "R5" (3744mil,3776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P2-1(3729.213mil,3812mil) on Multi-Layer And Track (3675.213mil,3781mil)(3694.213mil,3762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P2-1(3729.213mil,3812mil) on Multi-Layer And Track (3675.213mil,3843mil)(3689.213mil,3857mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P2-1(3729.213mil,3812mil) on Multi-Layer And Track (3764.213mil,3762mil)(3784.213mil,3782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P2-1(3729.213mil,3812mil) on Multi-Layer And Track (3769.213mil,3857mil)(3784.213mil,3842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P23-1(3875mil,4760mil) on Multi-Layer And Track (3830mil,4720mil)(3844mil,4706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P23-1(3875mil,4760mil) on Multi-Layer And Track (3830mil,4800mil)(3845mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P23-1(3875mil,4760mil) on Multi-Layer And Track (3905mil,4815mil)(3925mil,4795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P23-1(3875mil,4760mil) on Multi-Layer And Track (3906mil,4706mil)(3925mil,4725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad P24-1(3942.847mil,4904mil) on Multi-Layer And Track (3592.847mil,4854mil)(3992.847mil,4854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad P24-1(3942.847mil,4904mil) on Multi-Layer And Track (3592.847mil,4954mil)(3992.847mil,4954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.222mil < 10mil) Between Pad P24-1(3942.847mil,4904mil) on Multi-Layer And Track (3897.847mil,4855mil)(3897.847mil,4954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad P24-2(3841.847mil,4904mil) on Multi-Layer And Track (3592.847mil,4854mil)(3992.847mil,4854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad P24-2(3841.847mil,4904mil) on Multi-Layer And Track (3592.847mil,4954mil)(3992.847mil,4954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad P24-3(3743.847mil,4904mil) on Multi-Layer And Track (3592.847mil,4854mil)(3992.847mil,4854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad P24-3(3743.847mil,4904mil) on Multi-Layer And Track (3592.847mil,4954mil)(3992.847mil,4954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad P24-4(3642.847mil,4904mil) on Multi-Layer And Track (3592.847mil,4854mil)(3992.847mil,4854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad P24-4(3642.847mil,4904mil) on Multi-Layer And Track (3592.847mil,4954mil)(3992.847mil,4954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.013mil < 10mil) Between Pad P26-1(2088mil,4896mil) on Multi-Layer And Track (2022mil,4859mil)(2046mil,4859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad P26-1(2088mil,4896mil) on Multi-Layer And Track (2022mil,4936mil)(2046mil,4936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.864mil < 10mil) Between Pad P26-1(2088mil,4896mil) on Multi-Layer And Track (2046mil,4859mil)(2057mil,4848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.864mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad P26-1(2088mil,4896mil) on Multi-Layer And Track (2046mil,4936mil)(2055mil,4945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad P26-1(2088mil,4896mil) on Multi-Layer And Track (2055mil,4945mil)(2058mil,4945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad P26-1(2088mil,4896mil) on Multi-Layer And Track (2055mil,4945mil)(2122mil,4945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.107mil < 10mil) Between Pad P26-1(2088mil,4896mil) on Multi-Layer And Track (2057mil,4848mil)(2124mil,4848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Pad P26-1(2088mil,4896mil) on Multi-Layer And Track (2122mil,4945mil)(2137mil,4930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.399mil < 10mil) Between Pad P26-1(2088mil,4896mil) on Multi-Layer And Track (2124mil,4848mil)(2137mil,4861mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P26-2(1987mil,4896mil) on Multi-Layer And Text "C12" (1986mil,4866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.518mil < 10mil) Between Pad P26-2(1987mil,4896mil) on Multi-Layer And Track (1957mil,4848mil)(2011mil,4848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.985mil < 10mil) Between Pad P26-2(1987mil,4896mil) on Multi-Layer And Track (1958mil,4946mil)(2012mil,4946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad P6-1(1325.858mil,4850mil) on Multi-Layer And Track (1277.858mil,4814mil)(1277.858mil,4881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.399mil < 10mil) Between Pad P6-1(1325.858mil,4850mil) on Multi-Layer And Track (1277.858mil,4814mil)(1290.858mil,4801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.864mil < 10mil) Between Pad P6-1(1325.858mil,4850mil) on Multi-Layer And Track (1277.858mil,4881mil)(1288.858mil,4892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.864mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.013mil < 10mil) Between Pad P6-1(1325.858mil,4850mil) on Multi-Layer And Track (1288.858mil,4892mil)(1288.858mil,4916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Pad P6-1(1325.858mil,4850mil) on Multi-Layer And Track (1359.858mil,4801mil)(1374.858mil,4816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad P6-1(1325.858mil,4850mil) on Multi-Layer And Track (1365.858mil,4892mil)(1365.858mil,4916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad P6-1(1325.858mil,4850mil) on Multi-Layer And Track (1365.858mil,4892mil)(1374.858mil,4883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad P6-1(1325.858mil,4850mil) on Multi-Layer And Track (1374.858mil,4816mil)(1374.858mil,4883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad P6-1(1325.858mil,4850mil) on Multi-Layer And Track (1374.858mil,4880mil)(1374.858mil,4883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.044mil < 10mil) Between Pad P6-2(1325.858mil,4951mil) on Multi-Layer And Track (1277.858mil,4927mil)(1277.858mil,4981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.985mil < 10mil) Between Pad P6-2(1325.858mil,4951mil) on Multi-Layer And Track (1375.858mil,4926mil)(1375.858mil,4980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R10-2(2520mil,2817mil) on Bottom Layer And Track (2489mil,2783mil)(2489mil,2851mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(2520mil,2817mil) on Bottom Layer And Track (2489mil,2783mil)(2641mil,2783mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(2520mil,2817mil) on Bottom Layer And Track (2489mil,2851mil)(2641mil,2851mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R10-2(2520mil,2817mil) on Bottom Layer And Track (2555mil,2790mil)(2575mil,2790mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R10-2(2520mil,2817mil) on Bottom Layer And Track (2555mil,2845mil)(2575mil,2845mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(2329mil,4804.85mil) on Top Layer And Track (2295mil,4773.85mil)(2295mil,4925.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R1-1(2329mil,4804.85mil) on Top Layer And Track (2295mil,4773.85mil)(2363mil,4773.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R1-1(2329mil,4804.85mil) on Top Layer And Track (2301mil,4839.85mil)(2301mil,4859.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R1-1(2329mil,4804.85mil) on Top Layer And Track (2356mil,4839.85mil)(2356mil,4859.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(2329mil,4804.85mil) on Top Layer And Track (2363mil,4773.85mil)(2363mil,4925.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2610mil,2896mil) on Bottom Layer And Track (2489mil,2862mil)(2641mil,2862mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2610mil,2896mil) on Bottom Layer And Track (2489mil,2930mil)(2641mil,2930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R11-1(2610mil,2896mil) on Bottom Layer And Track (2555mil,2869mil)(2575mil,2869mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R11-1(2610mil,2896mil) on Bottom Layer And Track (2555mil,2924mil)(2575mil,2924mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R11-1(2610mil,2896mil) on Bottom Layer And Track (2641mil,2862mil)(2641mil,2930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R11-2(2520mil,2896mil) on Bottom Layer And Track (2489mil,2862mil)(2489mil,2930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(2520mil,2896mil) on Bottom Layer And Track (2489mil,2862mil)(2641mil,2862mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(2520mil,2896mil) on Bottom Layer And Track (2489mil,2930mil)(2641mil,2930mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R11-2(2520mil,2896mil) on Bottom Layer And Track (2555mil,2869mil)(2575mil,2869mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R11-2(2520mil,2896mil) on Bottom Layer And Track (2555mil,2924mil)(2575mil,2924mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.513mil < 10mil) Between Pad R1-2(2329mil,4894.85mil) on Top Layer And Text "R1" (2249mil,4896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(2329mil,4894.85mil) on Top Layer And Track (2295mil,4773.85mil)(2295mil,4925.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R1-2(2329mil,4894.85mil) on Top Layer And Track (2295mil,4925.85mil)(2363mil,4925.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R1-2(2329mil,4894.85mil) on Top Layer And Track (2301mil,4839.85mil)(2301mil,4859.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R1-2(2329mil,4894.85mil) on Top Layer And Track (2356mil,4839.85mil)(2356mil,4859.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(2329mil,4894.85mil) on Top Layer And Track (2363mil,4773.85mil)(2363mil,4925.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(3072mil,4678mil) on Top Layer And Track (3038mil,4647mil)(3038mil,4799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R15-1(3072mil,4678mil) on Top Layer And Track (3038mil,4647mil)(3106mil,4647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R15-1(3072mil,4678mil) on Top Layer And Track (3044mil,4713mil)(3044mil,4733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R15-1(3072mil,4678mil) on Top Layer And Track (3099mil,4713mil)(3099mil,4733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(3072mil,4678mil) on Top Layer And Track (3106mil,4647mil)(3106mil,4799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(3072mil,4768mil) on Top Layer And Track (3038mil,4647mil)(3038mil,4799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R15-2(3072mil,4768mil) on Top Layer And Track (3038mil,4799mil)(3106mil,4799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R15-2(3072mil,4768mil) on Top Layer And Track (3044mil,4713mil)(3044mil,4733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R15-2(3072mil,4768mil) on Top Layer And Track (3099mil,4713mil)(3099mil,4733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(3072mil,4768mil) on Top Layer And Track (3106mil,4647mil)(3106mil,4799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R16-1(2176mil,3928mil) on Top Layer And Track (2145mil,3894mil)(2145mil,3962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(2176mil,3928mil) on Top Layer And Track (2145mil,3894mil)(2297mil,3894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(2176mil,3928mil) on Top Layer And Track (2145mil,3962mil)(2297mil,3962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R16-1(2176mil,3928mil) on Top Layer And Track (2211mil,3901mil)(2231mil,3901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R16-1(2176mil,3928mil) on Top Layer And Track (2211mil,3956mil)(2231mil,3956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(2266mil,3928mil) on Top Layer And Track (2145mil,3894mil)(2297mil,3894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(2266mil,3928mil) on Top Layer And Track (2145mil,3962mil)(2297mil,3962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R16-2(2266mil,3928mil) on Top Layer And Track (2211mil,3901mil)(2231mil,3901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R16-2(2266mil,3928mil) on Top Layer And Track (2211mil,3956mil)(2231mil,3956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R16-2(2266mil,3928mil) on Top Layer And Track (2297mil,3894mil)(2297mil,3962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(2984mil,4678mil) on Top Layer And Track (2950mil,4647mil)(2950mil,4799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R17-1(2984mil,4678mil) on Top Layer And Track (2950mil,4647mil)(3018mil,4647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R17-1(2984mil,4678mil) on Top Layer And Track (2956mil,4713mil)(2956mil,4733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R17-1(2984mil,4678mil) on Top Layer And Track (3011mil,4713mil)(3011mil,4733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(2984mil,4678mil) on Top Layer And Track (3018mil,4647mil)(3018mil,4799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(2984mil,4768mil) on Top Layer And Track (2950mil,4647mil)(2950mil,4799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R17-2(2984mil,4768mil) on Top Layer And Track (2950mil,4799mil)(3018mil,4799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R17-2(2984mil,4768mil) on Top Layer And Track (2956mil,4713mil)(2956mil,4733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R17-2(2984mil,4768mil) on Top Layer And Track (3011mil,4713mil)(3011mil,4733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(2984mil,4768mil) on Top Layer And Track (3018mil,4647mil)(3018mil,4799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(3445.165mil,4771.698mil) on Top Layer And Track (3411.165mil,4650.698mil)(3411.165mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R18-1(3445.165mil,4771.698mil) on Top Layer And Track (3411.165mil,4802.698mil)(3479.165mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R18-1(3445.165mil,4771.698mil) on Top Layer And Track (3418.165mil,4716.698mil)(3418.165mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R18-1(3445.165mil,4771.698mil) on Top Layer And Track (3473.165mil,4716.698mil)(3473.165mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(3445.165mil,4771.698mil) on Top Layer And Track (3479.165mil,4650.698mil)(3479.165mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-2(3445.165mil,4681.698mil) on Top Layer And Track (3411.165mil,4650.698mil)(3411.165mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(3350mil,4771.698mil) on Top Layer And Track (3316mil,4650.698mil)(3316mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R19-1(3350mil,4771.698mil) on Top Layer And Track (3316mil,4802.698mil)(3384mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R19-1(3350mil,4771.698mil) on Top Layer And Track (3323mil,4716.698mil)(3323mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R19-1(3350mil,4771.698mil) on Top Layer And Track (3378mil,4716.698mil)(3378mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(3350mil,4771.698mil) on Top Layer And Track (3384mil,4650.698mil)(3384mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(3350mil,4681.698mil) on Top Layer And Track (3316mil,4650.698mil)(3316mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R19-2(3350mil,4681.698mil) on Top Layer And Track (3316mil,4650.698mil)(3384mil,4650.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R19-2(3350mil,4681.698mil) on Top Layer And Track (3323mil,4716.698mil)(3323mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R19-2(3350mil,4681.698mil) on Top Layer And Track (3378mil,4716.698mil)(3378mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(3350mil,4681.698mil) on Top Layer And Track (3384mil,4650.698mil)(3384mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(3252mil,4771.698mil) on Top Layer And Track (3218mil,4650.698mil)(3218mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R20-1(3252mil,4771.698mil) on Top Layer And Track (3218mil,4802.698mil)(3286mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R20-1(3252mil,4771.698mil) on Top Layer And Track (3225mil,4716.698mil)(3225mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R20-1(3252mil,4771.698mil) on Top Layer And Track (3280mil,4716.698mil)(3280mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(3252mil,4771.698mil) on Top Layer And Track (3286mil,4650.698mil)(3286mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(3252mil,4681.698mil) on Top Layer And Track (3218mil,4650.698mil)(3218mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R20-2(3252mil,4681.698mil) on Top Layer And Track (3218mil,4650.698mil)(3286mil,4650.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R20-2(3252mil,4681.698mil) on Top Layer And Track (3225mil,4716.698mil)(3225mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R20-2(3252mil,4681.698mil) on Top Layer And Track (3280mil,4716.698mil)(3280mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(3252mil,4681.698mil) on Top Layer And Track (3286mil,4650.698mil)(3286mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2564mil,4798.768mil) on Top Layer And Track (2530mil,4767.768mil)(2530mil,4919.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R2-1(2564mil,4798.768mil) on Top Layer And Track (2530mil,4767.768mil)(2598mil,4767.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R2-1(2564mil,4798.768mil) on Top Layer And Track (2536mil,4833.768mil)(2536mil,4853.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R2-1(2564mil,4798.768mil) on Top Layer And Track (2591mil,4833.768mil)(2591mil,4853.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2564mil,4798.768mil) on Top Layer And Track (2598mil,4767.768mil)(2598mil,4919.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(3168mil,4771.698mil) on Top Layer And Track (3134mil,4650.698mil)(3134mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R21-1(3168mil,4771.698mil) on Top Layer And Track (3134mil,4802.698mil)(3202mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R21-1(3168mil,4771.698mil) on Top Layer And Track (3141mil,4716.698mil)(3141mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R21-1(3168mil,4771.698mil) on Top Layer And Track (3196mil,4716.698mil)(3196mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(3168mil,4771.698mil) on Top Layer And Track (3202mil,4650.698mil)(3202mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(3168mil,4681.698mil) on Top Layer And Track (3134mil,4650.698mil)(3134mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R21-2(3168mil,4681.698mil) on Top Layer And Track (3134mil,4650.698mil)(3202mil,4650.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R21-2(3168mil,4681.698mil) on Top Layer And Track (3141mil,4716.698mil)(3141mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R21-2(3168mil,4681.698mil) on Top Layer And Track (3196mil,4716.698mil)(3196mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(3168mil,4681.698mil) on Top Layer And Track (3202mil,4650.698mil)(3202mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.516mil < 10mil) Between Pad R2-2(2564mil,4888.768mil) on Top Layer And Text "S2" (2480mil,4880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2564mil,4888.768mil) on Top Layer And Track (2530mil,4767.768mil)(2530mil,4919.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R2-2(2564mil,4888.768mil) on Top Layer And Track (2530mil,4919.768mil)(2598mil,4919.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R2-2(2564mil,4888.768mil) on Top Layer And Track (2536mil,4833.768mil)(2536mil,4853.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R2-2(2564mil,4888.768mil) on Top Layer And Track (2591mil,4833.768mil)(2591mil,4853.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2564mil,4888.768mil) on Top Layer And Track (2598mil,4767.768mil)(2598mil,4919.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-1(2564mil,4378mil) on Top Layer And Track (2530mil,4257mil)(2530mil,4409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R23-1(2564mil,4378mil) on Top Layer And Track (2530mil,4409mil)(2598mil,4409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R23-1(2564mil,4378mil) on Top Layer And Track (2537mil,4323mil)(2537mil,4343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R23-1(2564mil,4378mil) on Top Layer And Track (2592mil,4323mil)(2592mil,4343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-1(2564mil,4378mil) on Top Layer And Track (2598mil,4257mil)(2598mil,4409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-2(2564mil,4288mil) on Top Layer And Track (2530mil,4257mil)(2530mil,4409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R23-2(2564mil,4288mil) on Top Layer And Track (2530mil,4257mil)(2598mil,4257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R23-2(2564mil,4288mil) on Top Layer And Track (2537mil,4323mil)(2537mil,4343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R23-2(2564mil,4288mil) on Top Layer And Track (2592mil,4323mil)(2592mil,4343mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-2(2564mil,4288mil) on Top Layer And Track (2598mil,4257mil)(2598mil,4409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-1(2714mil,4771.966mil) on Top Layer And Track (2680mil,4650.966mil)(2680mil,4802.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R24-1(2714mil,4771.966mil) on Top Layer And Track (2680mil,4802.966mil)(2748mil,4802.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R24-1(2714mil,4771.966mil) on Top Layer And Track (2687mil,4716.966mil)(2687mil,4736.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R24-1(2714mil,4771.966mil) on Top Layer And Track (2742mil,4716.966mil)(2742mil,4736.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-1(2714mil,4771.966mil) on Top Layer And Track (2748mil,4650.966mil)(2748mil,4802.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-2(2714mil,4681.966mil) on Top Layer And Track (2680mil,4650.966mil)(2680mil,4802.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R24-2(2714mil,4681.966mil) on Top Layer And Track (2680mil,4650.966mil)(2748mil,4650.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R24-2(2714mil,4681.966mil) on Top Layer And Track (2687mil,4716.966mil)(2687mil,4736.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R24-2(2714mil,4681.966mil) on Top Layer And Track (2742mil,4716.966mil)(2742mil,4736.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-2(2714mil,4681.966mil) on Top Layer And Track (2748mil,4650.966mil)(2748mil,4802.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-1(2798mil,4771.698mil) on Top Layer And Track (2764mil,4650.698mil)(2764mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R25-1(2798mil,4771.698mil) on Top Layer And Track (2764mil,4802.698mil)(2832mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R25-1(2798mil,4771.698mil) on Top Layer And Track (2771mil,4716.698mil)(2771mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R25-1(2798mil,4771.698mil) on Top Layer And Track (2826mil,4716.698mil)(2826mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-1(2798mil,4771.698mil) on Top Layer And Track (2832mil,4650.698mil)(2832mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-2(2798mil,4681.698mil) on Top Layer And Track (2764mil,4650.698mil)(2764mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R25-2(2798mil,4681.698mil) on Top Layer And Track (2764mil,4650.698mil)(2832mil,4650.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R25-2(2798mil,4681.698mil) on Top Layer And Track (2771mil,4716.698mil)(2771mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R25-2(2798mil,4681.698mil) on Top Layer And Track (2826mil,4716.698mil)(2826mil,4736.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-2(2798mil,4681.698mil) on Top Layer And Track (2832mil,4650.698mil)(2832mil,4802.698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-1(4200mil,2882mil) on Top Layer And Track (4166mil,2761mil)(4166mil,2913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R26-1(4200mil,2882mil) on Top Layer And Track (4166mil,2913mil)(4234mil,2913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R26-1(4200mil,2882mil) on Top Layer And Track (4173mil,2827mil)(4173mil,2847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R26-1(4200mil,2882mil) on Top Layer And Track (4228mil,2827mil)(4228mil,2847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-1(4200mil,2882mil) on Top Layer And Track (4234mil,2761mil)(4234mil,2913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-2(4200mil,2792mil) on Top Layer And Track (4166mil,2761mil)(4166mil,2913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R26-2(4200mil,2792mil) on Top Layer And Track (4166mil,2761mil)(4234mil,2761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R26-2(4200mil,2792mil) on Top Layer And Track (4173mil,2827mil)(4173mil,2847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R26-2(4200mil,2792mil) on Top Layer And Track (4228mil,2827mil)(4228mil,2847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-2(4200mil,2792mil) on Top Layer And Track (4234mil,2761mil)(4234mil,2913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R27-1(4200mil,2958mil) on Top Layer And Track (4166mil,2927mil)(4166mil,3079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R27-1(4200mil,2958mil) on Top Layer And Track (4166mil,2927mil)(4234mil,2927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R27-1(4200mil,2958mil) on Top Layer And Track (4172mil,2993mil)(4172mil,3013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R27-1(4200mil,2958mil) on Top Layer And Track (4227mil,2993mil)(4227mil,3013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R27-1(4200mil,2958mil) on Top Layer And Track (4234mil,2927mil)(4234mil,3079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R27-2(4200mil,3048mil) on Top Layer And Track (4166mil,2927mil)(4166mil,3079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R27-2(4200mil,3048mil) on Top Layer And Track (4166mil,3079mil)(4234mil,3079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R27-2(4200mil,3048mil) on Top Layer And Track (4172mil,2993mil)(4172mil,3013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R27-2(4200mil,3048mil) on Top Layer And Track (4227mil,2993mil)(4227mil,3013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R27-2(4200mil,3048mil) on Top Layer And Track (4234mil,2927mil)(4234mil,3079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R28-1(3683mil,3432mil) on Bottom Layer And Track (3652mil,3398mil)(3652mil,3466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R28-1(3683mil,3432mil) on Bottom Layer And Track (3652mil,3398mil)(3804mil,3398mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R28-1(3683mil,3432mil) on Bottom Layer And Track (3652mil,3466mil)(3804mil,3466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R28-1(3683mil,3432mil) on Bottom Layer And Track (3718mil,3404mil)(3738mil,3404mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R28-1(3683mil,3432mil) on Bottom Layer And Track (3718mil,3459mil)(3738mil,3459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R28-2(3773mil,3432mil) on Bottom Layer And Track (3652mil,3398mil)(3804mil,3398mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R28-2(3773mil,3432mil) on Bottom Layer And Track (3652mil,3466mil)(3804mil,3466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R28-2(3773mil,3432mil) on Bottom Layer And Track (3718mil,3404mil)(3738mil,3404mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R28-2(3773mil,3432mil) on Bottom Layer And Track (3718mil,3459mil)(3738mil,3459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R28-2(3773mil,3432mil) on Bottom Layer And Track (3804mil,3398mil)(3804mil,3466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R29-2(4330mil,3808mil) on Bottom Layer And Track (4209mil,3774mil)(4361mil,3774mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R29-2(4330mil,3808mil) on Bottom Layer And Track (4209mil,3842mil)(4361mil,3842mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R29-2(4330mil,3808mil) on Bottom Layer And Track (4275mil,3780mil)(4295mil,3780mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R29-2(4330mil,3808mil) on Bottom Layer And Track (4275mil,3835mil)(4295mil,3835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R29-2(4330mil,3808mil) on Bottom Layer And Track (4361mil,3774mil)(4361mil,3842mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R31-1(4576mil,3660mil) on Bottom Layer And Track (4542mil,3629mil)(4542mil,3781mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R31-1(4576mil,3660mil) on Bottom Layer And Track (4542mil,3629mil)(4610mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R31-1(4576mil,3660mil) on Bottom Layer And Track (4549mil,3695mil)(4549mil,3715mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R31-1(4576mil,3660mil) on Bottom Layer And Track (4604mil,3695mil)(4604mil,3715mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R31-1(4576mil,3660mil) on Bottom Layer And Track (4610mil,3629mil)(4610mil,3781mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R31-2(4576mil,3750mil) on Bottom Layer And Track (4542mil,3629mil)(4542mil,3781mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R31-2(4576mil,3750mil) on Bottom Layer And Track (4542mil,3781mil)(4610mil,3781mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R31-2(4576mil,3750mil) on Bottom Layer And Track (4549mil,3695mil)(4549mil,3715mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R31-2(4576mil,3750mil) on Bottom Layer And Track (4604mil,3695mil)(4604mil,3715mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R31-2(4576mil,3750mil) on Bottom Layer And Track (4610mil,3629mil)(4610mil,3781mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R32-1(4240mil,3654mil) on Bottom Layer And Track (4209mil,3620mil)(4209mil,3688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R32-1(4240mil,3654mil) on Bottom Layer And Track (4209mil,3620mil)(4361mil,3620mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R32-1(4240mil,3654mil) on Bottom Layer And Track (4209mil,3688mil)(4361mil,3688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R32-1(4240mil,3654mil) on Bottom Layer And Track (4275mil,3626mil)(4295mil,3626mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R32-1(4240mil,3654mil) on Bottom Layer And Track (4275mil,3681mil)(4295mil,3681mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R33-1(4816mil,3662mil) on Bottom Layer And Track (4782mil,3631mil)(4782mil,3783mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R33-1(4816mil,3662mil) on Bottom Layer And Track (4782mil,3631mil)(4850mil,3631mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R33-1(4816mil,3662mil) on Bottom Layer And Track (4789mil,3697mil)(4789mil,3717mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R33-1(4816mil,3662mil) on Bottom Layer And Track (4844mil,3697mil)(4844mil,3717mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R33-1(4816mil,3662mil) on Bottom Layer And Track (4850mil,3631mil)(4850mil,3783mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R35-1(4088mil,3720mil) on Top Layer And Track (4057mil,3686mil)(4057mil,3754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R35-1(4088mil,3720mil) on Top Layer And Track (4057mil,3686mil)(4209mil,3686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R35-1(4088mil,3720mil) on Top Layer And Track (4057mil,3754mil)(4209mil,3754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R35-1(4088mil,3720mil) on Top Layer And Track (4122mil,3628.157mil)(4122mil,4378.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R35-1(4088mil,3720mil) on Top Layer And Track (4123mil,3693mil)(4143mil,3693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R35-1(4088mil,3720mil) on Top Layer And Track (4123mil,3748mil)(4143mil,3748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R35-2(4178mil,3720mil) on Top Layer And Track (4057mil,3686mil)(4209mil,3686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R35-2(4178mil,3720mil) on Top Layer And Track (4057mil,3754mil)(4209mil,3754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R35-2(4178mil,3720mil) on Top Layer And Track (4123mil,3693mil)(4143mil,3693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R35-2(4178mil,3720mil) on Top Layer And Track (4123mil,3748mil)(4143mil,3748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R35-2(4178mil,3720mil) on Top Layer And Track (4209mil,3686mil)(4209mil,3754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R4-1(3624mil,4296mil) on Bottom Layer And Track (3593mil,4262mil)(3593mil,4330mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(3624mil,4296mil) on Bottom Layer And Track (3593mil,4262mil)(3745mil,4262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(3624mil,4296mil) on Bottom Layer And Track (3593mil,4330mil)(3745mil,4330mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R4-1(3624mil,4296mil) on Bottom Layer And Track (3659mil,4268mil)(3679mil,4268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R4-1(3624mil,4296mil) on Bottom Layer And Track (3659mil,4323mil)(3679mil,4323mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(3714mil,4296mil) on Bottom Layer And Track (3593mil,4262mil)(3745mil,4262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(3714mil,4296mil) on Bottom Layer And Track (3593mil,4330mil)(3745mil,4330mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R4-2(3714mil,4296mil) on Bottom Layer And Track (3659mil,4268mil)(3679mil,4268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R4-2(3714mil,4296mil) on Bottom Layer And Track (3659mil,4323mil)(3679mil,4323mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R4-2(3714mil,4296mil) on Bottom Layer And Track (3745mil,4262mil)(3745mil,4330mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(2610mil,2736mil) on Bottom Layer And Track (2489mil,2702mil)(2641mil,2702mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(2610mil,2736mil) on Bottom Layer And Track (2489mil,2770mil)(2641mil,2770mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R9-1(2610mil,2736mil) on Bottom Layer And Track (2555mil,2709mil)(2575mil,2709mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad R9-1(2610mil,2736mil) on Bottom Layer And Track (2555mil,2764mil)(2575mil,2764mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R9-1(2610mil,2736mil) on Bottom Layer And Track (2641mil,2702mil)(2641mil,2770mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.625mil < 10mil) Between Pad S4-2(2904mil,2663mil) on Multi-Layer And Text "R14" (2907.5mil,2756.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-4(3004mil,2963mil) on Multi-Layer And Text "VMOT" (2978mil,3050.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-5(2904mil,2963mil) on Multi-Layer And Text "R12" (2912mil,2952mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad S5-1(2221.701mil,4056mil) on Top Layer And Track (2209.89mil,3987.102mil)(2209.89mil,4014.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad S5-1(2221.701mil,4056mil) on Top Layer And Track (2209.89mil,4097.339mil)(2209.89mil,4124.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad S5-2(2434.299mil,4056mil) on Top Layer And Track (2446.11mil,3987.102mil)(2446.11mil,4014.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad S5-2(2434.299mil,4056mil) on Top Layer And Track (2446.11mil,4097.339mil)(2446.11mil,4124.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Pad S6-2(2208mil,4530.299mil) on Top Layer And Text "S6" (2139.102mil,4576.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad S6-2(2208mil,4530.299mil) on Top Layer And Track (2139.102mil,4542.11mil)(2166.661mil,4542.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad S6-2(2208mil,4530.299mil) on Top Layer And Track (2249.339mil,4542.11mil)(2276.898mil,4542.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad S7-1(2447mil,4317.402mil) on Top Layer And Track (2378.102mil,4305.591mil)(2405.661mil,4305.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad S7-1(2447mil,4317.402mil) on Top Layer And Track (2488.339mil,4305.591mil)(2515.898mil,4305.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.63mil < 10mil) Between Pad S7-2(2447mil,4530mil) on Top Layer And Text "S7" (2467.811mil,4584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad S7-2(2447mil,4530mil) on Top Layer And Track (2378.102mil,4541.811mil)(2405.661mil,4541.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad S7-2(2447mil,4530mil) on Top Layer And Track (2488.339mil,4541.811mil)(2515.898mil,4541.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad U1-1(3251.732mil,3458mil) on Top Layer And Text "*" (3251.89mil,3391.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.544mil < 10mil) Between Pad U6-1(4543mil,4612.945mil) on Top Layer And Text "*" (4599.5mil,4628.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.544mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.294mil < 10mil) Between Pad U6-2(4543mil,4632.63mil) on Top Layer And Text "*" (4599.5mil,4628.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.294mil]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=5000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01