# Tiny Tapeout project information
project:
  title:        "Compact Phased Locked Loop for NextGen SOC"
  author:       "CUTM"
  discord:      ""
  description:  "This design contains blocks used in PLL circuit"
  language:     "Verilog"
  clock_hz:     0

  tiles: "1x2"

  top_module:  "tt_um_pll_delayenhance"
  
  source_files:
    - "project.v"

  uses_3v3: false   # No 3.3V analog supply needed

# Pinout of your project (digital only)
pinout:
  ui[0]: "CP-1:QA"
  ui[1]: "CP-1:QB"
  ui[2]: "FD-2:Clk"
  ui[3]: "FD-3:fo"
  ui[4]: ""
  ui[5]: ""
  ui[6]: "ref"
  ui[7]: ""

  uo[0]: "PFD-2:QA"
  uo[1]: "PFD-2:QB"
  uo[2]: "FD-2:fo_4"
  uo[3]: "FD-2:fo_8"
  uo[4]: "FD-3:fo_4"
  uo[5]: "FD-3:fo_8"
  uo[6]: "FD-4:Out_4"
  uo[7]: "FD-4:Out_8"

  uio[0]: "FD-1:fo"
  uio[1]: "FD-1:fo_by_8"
  uio[2]: "PFD-1:A"
  uio[3]: "PFD-1:B"
  uio[4]: "PFD-1:QA"
  uio[5]: "PFD-1:QB"
  uio[6]: "PFD-2:A"
  uio[7]: "PFD-2:B"

# Do not change!
yaml_version: 6
