// Seed: 2004418998
module module_0;
  reg id_1;
  reg id_2 = id_1;
  task automatic id_3(input id_4, input id_5);
    output id_6;
    begin
      #1 begin
        if (1) begin
          if (1) id_4 <= id_5;
          else id_1 <= 1;
        end
      end
    end
  endtask
endmodule
module module_1 (
    output wire id_0,
    output wand id_1
);
  module_0();
  wire id_3;
  wire id_4;
endmodule
module module_2 (
    input wand id_0
    , id_2
);
  wire id_3;
  initial begin
    disable id_4;
  end
  assign id_2[1] = id_0;
  module_0();
endmodule
