// Seed: 1498623708
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  wire  id_3,
    output tri1  id_4,
    input  uwire module_0
);
  always @(id_2 or id_0) id_1 = 1;
endmodule
module module_1 (
    input supply0 id_0
    , id_10,
    output supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri id_4,
    output wor id_5,
    input wand id_6,
    input supply0 id_7,
    output tri1 id_8
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_6,
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = 1 <= 1 && 1 == id_7;
  wire id_11;
  wire id_12;
endmodule
