

================================================================
== Vivado HLS Report for 'worker_create_COO'
================================================================
* Date:           Mon Nov 21 17:02:19 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  2628|  10128|  2628|  10128|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    50|    50|         2|          -|          -|    25|    no    |
        |- Loop 2     |  2500|  2500|         1|          -|          -|  2500|    no    |
        |- Loop 3     |    75|  7575|  3 ~ 303 |          -|          -|    25|    no    |
        | + Loop 3.1  |   300|   300|         3|          -|          -|   100|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    292|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    260|
|Register         |        -|      -|     277|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     343|    791|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +------------------------------+---------------------------+---------+-------+----+-----+
    |worker_fcmp_32ns_32ns_1_1_U1  |worker_fcmp_32ns_32ns_1_1  |        0|      0|  66|  239|
    +------------------------------+---------------------------+---------+-------+----+-----+
    |Total                         |                           |        0|      0|  66|  239|
    +------------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ap_return                      |     +    |      0|  0|  32|          32|           1|
    |cur_ind_2_fu_460_p2            |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_266_p2                  |     +    |      0|  0|   5|           5|           1|
    |i_2_fu_297_p2                  |     +    |      0|  0|  12|          12|           1|
    |i_3_fu_335_p2                  |     +    |      0|  0|   5|           5|           1|
    |j_4_fu_362_p2                  |     +    |      0|  0|   7|           7|           1|
    |next_mul_fu_323_p2             |     +    |      0|  0|  12|          12|           7|
    |sep_1_fu_277_p2                |     +    |      0|  0|  32|          32|           1|
    |start_fu_383_p2                |     +    |      0|  0|  32|          32|           1|
    |tmp_5_fu_372_p2                |     +    |      0|  0|  12|          12|          12|
    |tmp_15_fu_428_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_329_p2            |   icmp   |      0|  0|   2|           5|           4|
    |exitcond2_fu_291_p2            |   icmp   |      0|  0|   5|          12|          12|
    |exitcond3_fu_260_p2            |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_fu_356_p2             |   icmp   |      0|  0|   3|           7|           6|
    |grp_fu_251_p2                  |   icmp   |      0|  0|  11|          32|           1|
    |notlhs_fu_410_p2               |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_416_p2               |   icmp   |      0|  0|   8|          23|           1|
    |tmp_4_fu_446_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_13_fu_422_p2               |    or    |      0|  0|   1|           1|           1|
    |cur_ind_0_max_ind_1_fu_452_p3  |  select  |      0|  0|  32|           1|          32|
    |p_sep_fu_283_p3                |  select  |      0|  0|  32|           1|          32|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 292|         309|         186|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   4|         10|    1|         10|
    |col_address0       |  12|          3|   12|         36|
    |col_d0             |   8|          3|    8|         24|
    |cur_ind_fu_58      |  32|          2|   32|         64|
    |i1_reg_184         |  12|          2|   12|         24|
    |i2_reg_195         |   5|          2|    5|         10|
    |i_reg_161          |   5|          2|    5|         10|
    |j_reg_232          |   7|          2|    7|         14|
    |max_ind_1_reg_219  |  32|          3|   32|         96|
    |max_ind_fu_62      |  32|          2|   32|         64|
    |nnz_address0       |   5|          3|    5|         15|
    |phi_mul_reg_207    |  12|          2|   12|         24|
    |row_address0       |  12|          3|   12|         36|
    |row_d0             |   6|          3|    6|         18|
    |sep_reg_172        |  32|          2|   32|         64|
    |val_r_address0     |  12|          3|   12|         36|
    |val_r_d0           |  32|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 260|         50|  257|        641|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   9|   0|    9|          0|
    |cur_ind_1_reg_511      |  32|   0|   32|          0|
    |cur_ind_fu_58          |  32|   0|   32|          0|
    |i1_reg_184             |  12|   0|   12|          0|
    |i2_cast2_cast_reg_539  |   5|   0|    6|          1|
    |i2_reg_195             |   5|   0|    5|          0|
    |i_1_reg_474            |   5|   0|    5|          0|
    |i_3_reg_525            |   5|   0|    5|          0|
    |i_reg_161              |   5|   0|    5|          0|
    |input_load_reg_558     |  32|   0|   32|          0|
    |j_4_reg_547            |   7|   0|    7|          0|
    |j_reg_232              |   7|   0|    7|          0|
    |max_ind_1_reg_219      |  32|   0|   32|          0|
    |max_ind_fu_62          |  32|   0|   32|          0|
    |next_mul_reg_517       |  12|   0|   12|          0|
    |phi_mul_reg_207        |  12|   0|   12|          0|
    |sep_reg_172            |  32|   0|   32|          0|
    |tmp_9_reg_535          |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 277|   0|  278|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_start          |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_done           | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_idle           | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_ready          | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_return         | out |   32| ap_ctrl_hs | worker_create_COO | return value |
|input_r_address0  | out |   12|  ap_memory |      input_r      |     array    |
|input_r_ce0       | out |    1|  ap_memory |      input_r      |     array    |
|input_r_q0        |  in |   32|  ap_memory |      input_r      |     array    |
|row_address0      | out |   12|  ap_memory |        row        |     array    |
|row_ce0           | out |    1|  ap_memory |        row        |     array    |
|row_we0           | out |    1|  ap_memory |        row        |     array    |
|row_d0            | out |    6|  ap_memory |        row        |     array    |
|col_address0      | out |   12|  ap_memory |        col        |     array    |
|col_ce0           | out |    1|  ap_memory |        col        |     array    |
|col_we0           | out |    1|  ap_memory |        col        |     array    |
|col_d0            | out |    8|  ap_memory |        col        |     array    |
|val_r_address0    | out |   12|  ap_memory |       val_r       |     array    |
|val_r_ce0         | out |    1|  ap_memory |       val_r       |     array    |
|val_r_we0         | out |    1|  ap_memory |       val_r       |     array    |
|val_r_d0          | out |   32|  ap_memory |       val_r       |     array    |
|nnz_address0      | out |    5|  ap_memory |        nnz        |     array    |
|nnz_ce0           | out |    1|  ap_memory |        nnz        |     array    |
|nnz_q0            |  in |   32|  ap_memory |        nnz        |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

