// Seed: 4243870050
module module_0 (
    output tri1 id_0,
    output wire id_1
);
  assign id_0 = id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input logic id_2,
    input wor id_3
);
  initial assume (1);
  module_0(
      id_0, id_0
  );
  initial begin
    if (id_2) begin
      if (id_3) $display(id_2);
    end
    assign id_1 = 1;
    id_1 <= id_2;
    $display(id_3);
    id_1 = 1'b0;
  end
endmodule
module module_2 (
    input  wire id_0,
    output tri  id_1,
    input  tri  id_2,
    input  tri1 id_3
    , id_5
);
  id_6(
      .id_0(1), .id_1(id_2 != 1), .id_2(1'd0), .id_3(id_3), .id_4(""), .id_5(id_2), .id_6(id_5)
  );
  wire id_7;
  module_0(
      id_1, id_1
  );
endmodule
