$date
	Thu Aug 27 18:57:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module converted_tb $end
$var wire 4 ! out [3:0] $end
$var reg 4 " in [3:0] $end
$scope module c1 $end
$var wire 4 # in [3:0] $end
$var wire 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 $
b1 "
b1 #
#30
b11 !
b11 $
b10 "
b10 #
#60
b10 !
b10 $
b11 "
b11 #
#100
