`timescale 1ns / 1ps



module delay(
    input clk,
    input in,
    output out
    );

endmodule
