#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002289d40 .scope module, "hello_world" "hello_world" 2 2;
 .timescale 0 0;
v00000000022e1200_0 .net "clk_hours", 0 0, v0000000002276270_0;  1 drivers
v00000000022e0f80_0 .net "clk_min", 0 0, v000000000227b760_0;  1 drivers
v00000000022e0b20_0 .net "clk_sec", 0 0, v00000000022e13e0_0;  1 drivers
v00000000022e0bc0_0 .var "dummy", 0 0;
v00000000022e1520_0 .var "dumpfile_path", 512 0;
v00000000022e12a0_0 .net "minutes", 7 0, v000000000227be30_0;  1 drivers
o000000000228a018 .functor BUFZ 1, C4<z>; HiZ drive
v00000000022e1340_0 .net "reset", 0 0, o000000000228a018;  0 drivers
v00000000022e1480_0 .net "seconds", 7 0, v000000000227bf70_0;  1 drivers
o000000000228a078 .functor BUFZ 1, C4<z>; HiZ drive
v00000000022e0c60_0 .net "toggle", 0 0, o000000000228a078;  0 drivers
S_0000000002275f70 .scope module, "hours_clk_gen" "hours_clock_gen" 2 12, 3 3 0, S_0000000002289d40;
 .timescale 2 0;
    .port_info 0 /OUTPUT 1 "hours_clk"
P_000000000227f720 .param/l "PERIOD" 0 3 7, +C4<00000000000000000000000000000001>;
v0000000002276270_0 .var "hours_clk", 0 0;
S_00000000022760f0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 11, 3 11 0, S_0000000002275f70;
 .timescale 2 0;
S_000000000227b460 .scope module, "min_clk_gen" "min_clock_gen" 2 13, 4 3 0, S_0000000002289d40;
 .timescale 2 0;
    .port_info 0 /OUTPUT 1 "min_clk"
P_000000000227ee60 .param/l "PERIOD" 0 4 5, +C4<00000000000000000000000000000001>;
v000000000227b760_0 .var "min_clk", 0 0;
S_000000000227b5e0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 4 9, 4 9 0, S_000000000227b460;
 .timescale 2 0;
S_000000000227bc10 .scope module, "my_counter" "counter" 2 23, 5 2 0, S_0000000002289d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "seconds"
    .port_info 1 /OUTPUT 8 "minutes"
    .port_info 2 /INPUT 1 "toggle"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clk_sec"
    .port_info 5 /INPUT 1 "clk_min"
    .port_info 6 /INPUT 1 "clk_hours"
P_000000000227ef60 .param/l "WIDTH" 0 5 14, +C4<00000000000000000000000000001000>;
v000000000227b800_0 .net "clk_hours", 0 0, v0000000002276270_0;  alias, 1 drivers
v0000000002289a60_0 .net "clk_min", 0 0, v000000000227b760_0;  alias, 1 drivers
v0000000002289b00_0 .net "clk_sec", 0 0, v00000000022e13e0_0;  alias, 1 drivers
v000000000227bd90_0 .var "hours", 7 0;
v000000000227be30_0 .var "minutes", 7 0;
v000000000227bed0_0 .net "reset", 0 0, o000000000228a018;  alias, 0 drivers
v000000000227bf70_0 .var "seconds", 7 0;
v000000000227d3d0_0 .net "toggle", 0 0, o000000000228a078;  alias, 0 drivers
v00000000022e0a80_0 .var "toggleState", 1 0;
E_000000000227f160 .event negedge, v0000000002276270_0;
E_000000000227f2a0 .event negedge, v000000000227b760_0;
E_000000000227f3e0 .event negedge, v0000000002289b00_0;
S_000000000227d470 .scope module, "sec_clk_gen" "sec_clock_gen" 2 14, 6 3 0, S_0000000002289d40;
 .timescale 0 -4;
    .port_info 0 /OUTPUT 1 "sec_clk"
P_0000000002274820 .param/l "PERIOD" 0 6 5, +C4<00000000000000000000000000000001>;
v00000000022e13e0_0 .var "sec_clk", 0 0;
S_000000000227d5f0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 6 9, 6 9 0, S_000000000227d470;
 .timescale 0 -4;
    .scope S_0000000002275f70;
T_0 ;
    %fork t_1, S_00000000022760f0;
    %jmp t_0;
    .scope S_00000000022760f0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002276270_0, 0;
    %delay 18000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002276270_0, 0;
    %delay 18000000, 0;
    %end;
    .scope S_0000000002275f70;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000227b460;
T_1 ;
    %fork t_3, S_000000000227b5e0;
    %jmp t_2;
    .scope S_000000000227b5e0;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000227b760_0, 0;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000227b760_0, 0;
    %delay 300000, 0;
    %end;
    .scope S_000000000227b460;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000227d470;
T_2 ;
    %fork t_5, S_000000000227d5f0;
    %jmp t_4;
    .scope S_000000000227d5f0;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000022e13e0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000022e13e0_0, 0;
    %delay 5000, 0;
    %end;
    .scope S_000000000227d470;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000227bc10;
T_3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000022e0a80_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_000000000227bc10;
T_4 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000000000227bf70_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_000000000227bc10;
T_5 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000000000227be30_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_000000000227bc10;
T_6 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000000000227bd90_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_000000000227bc10;
T_7 ;
    %wait E_000000000227f3e0;
    %load/vec4 v000000000227bf70_0;
    %addi 1, 0, 8;
    %assign/vec4 v000000000227bf70_0, 0;
    %load/vec4 v000000000227bf70_0;
    %pad/u 32;
    %cmpi/e 59, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000227bf70_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000227bc10;
T_8 ;
    %wait E_000000000227f2a0;
    %load/vec4 v000000000227be30_0;
    %addi 1, 0, 8;
    %assign/vec4 v000000000227be30_0, 0;
    %load/vec4 v000000000227be30_0;
    %pad/u 32;
    %cmpi/e 59, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000227be30_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000227bc10;
T_9 ;
    %wait E_000000000227f160;
    %load/vec4 v000000000227bd90_0;
    %addi 1, 0, 8;
    %assign/vec4 v000000000227bd90_0, 0;
    %load/vec4 v000000000227bd90_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000227bd90_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000002289d40;
T_10 ;
    %delay 100000000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000002289d40;
T_11 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v00000000022e1520_0, 0, 513;
    %end;
    .thread T_11;
    .scope S_0000000002289d40;
T_12 ;
    %vpi_func 2 42 "$value$plusargs" 32, "VCD_PATH=%s", v00000000022e1520_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v00000000022e0bc0_0, 0, 1;
    %vpi_call 2 43 "$dumpfile", v00000000022e1520_0 {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002289d40 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "main.v";
    "hours_clock.v";
    "min_clock.v";
    "time_counter.v";
    "sec_clock.v";
