$date
	Tue Feb 15 23:21:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module userlogic_test $end
$var wire 32 ! data_out [31:0] $end
$var wire 15 " input_buffer_addr [14:0] $end
$var wire 15 # output_buffer_addr [14:0] $end
$var wire 32 $ ul_instr [31:0] $end
$var wire 32 % ul_instr_addr [31:0] $end
$var wire 32 & ul_read_addr [31:0] $end
$var wire 32 ' ul_read_data [31:0] $end
$var wire 32 ( ul_status [31:0] $end
$var wire 32 ) ul_test [31:0] $end
$var wire 32 * ul_write_addr [31:0] $end
$var wire 32 + ul_write_data [31:0] $end
$var wire 16 , ul_write_data_hi [15:0] $end
$var wire 16 - ul_write_data_lo [15:0] $end
$var wire 2 . ul_write_en_hi [1:0] $end
$var wire 2 / ul_write_en_lo [1:0] $end
$var reg 1 0 clk $end
$var reg 32 1 cycle_count [32:1] $end
$var integer 32 2 dump_vars [31:0] $end
$var reg 8192 3 dump_vars_filename [8192:1] $end
$var integer 32 4 i [31:0] $end
$var reg 10 5 image_n_columns [9:0] $end
$var reg 10 6 image_n_rows [9:0] $end
$var reg 8192 7 input_buffer_filename [8192:1] $end
$var reg 8192 8 instr_mem_filename [8192:1] $end
$var reg 32 9 num_cycles [32:1] $end
$var reg 33 : out_end_addr [32:0] $end
$var reg 33 ; out_start_addr [32:0] $end
$var integer 32 < outfile [31:0] $end
$var reg 8192 = output_buffer_filename [8192:1] $end
$var reg 15 > read_addr [14:0] $end
$var integer 32 ? read_input_buffer [31:0] $end
$var integer 32 @ read_instr_mem [31:0] $end
$var integer 32 A result [31:0] $end
$var reg 1 B rst_n $end
$var reg 8192 C test_result_filename [8192:1] $end
$var reg 32 D ul_command [31:0] $end
$var integer 32 E write_output_buffer [31:0] $end
$var integer 32 F write_test_result [31:0] $end
$scope module instr_mem $end
$var wire 14 G addr [13:0] $end
$var wire 1 H clk $end
$var wire 32 I din [31:0] $end
$var wire 1 J we $end
$var reg 32 K dout [31:0] $end
$upscope $end
$scope module input_buffer $end
$var wire 15 L addr [14:0] $end
$var wire 1 H clk $end
$var wire 32 M din [31:0] $end
$var wire 1 N we $end
$var reg 32 O dout [31:0] $end
$upscope $end
$scope module output_buffer $end
$var wire 15 P addr [14:0] $end
$var wire 1 H clk $end
$var wire 32 Q din [31:0] $end
$var wire 4 R we [3:0] $end
$var reg 32 S dout [31:0] $end
$scope begin column[0] $end
$upscope $end
$scope begin column[1] $end
$upscope $end
$scope begin column[2] $end
$upscope $end
$scope begin column[3] $end
$upscope $end
$upscope $end
$scope module ul $end
$var wire 1 T addr_cmd $end
$var wire 1 U addr_iobuf $end
$var wire 1 V addr_local $end
$var wire 1 W addr_status $end
$var wire 1 X addr_test $end
$var wire 1 H clk $end
$var wire 32 Y command [31:0] $end
$var wire 32 Z instr [31:0] $end
$var wire 32 [ instr_addr [31:0] $end
$var wire 32 \ mips_addr [31:0] $end
$var wire 32 ] mips_local_read_data [31:0] $end
$var wire 32 ^ mips_pc [31:0] $end
$var wire 32 _ mips_read_data [31:0] $end
$var wire 1 ` mips_read_en $end
$var wire 4 a mips_write_en [3:0] $end
$var wire 32 b read_addr_hi [31:0] $end
$var wire 32 c read_addr_lo [31:0] $end
$var wire 32 d read_data [31:0] $end
$var wire 16 e read_data_hi [15:0] $end
$var wire 16 f read_data_lo [15:0] $end
$var wire 1 g rst_n $end
$var wire 32 h status [31:0] $end
$var wire 32 i test [31:0] $end
$var wire 32 j write_addr_hi [31:0] $end
$var wire 32 k write_addr_lo [31:0] $end
$var wire 32 l write_data [31:0] $end
$var wire 16 m write_data_hi [15:0] $end
$var wire 16 n write_data_lo [15:0] $end
$var wire 2 o write_en_hi [1:0] $end
$var wire 2 p write_en_lo [1:0] $end
$var reg 32 q cmd_d [31:0] $end
$var reg 1 r read_cmd_d $end
$var reg 1 s read_iobuf_d $end
$var reg 32 t status_reg [31:0] $end
$var reg 32 u test_reg [31:0] $end
$scope module cpu $end
$var wire 32 v alu_op_x_ex [31:0] $end
$var wire 32 w alu_op_x_id [31:0] $end
$var wire 32 x alu_op_y_ex [31:0] $end
$var wire 32 y alu_op_y_id [31:0] $end
$var wire 1 z alu_op_y_zero_ex $end
$var wire 4 { alu_opcode_ex [3:0] $end
$var wire 4 | alu_opcode_id [3:0] $end
$var wire 1 } alu_overflow $end
$var wire 32 ~ alu_result_ex [31:0] $end
$var wire 32 !" alu_result_mem [31:0] $end
$var wire 32 "" alu_sc_result_ex [31:0] $end
$var wire 1 #" atomic_en $end
$var wire 32 $" branch_addr_id [31:0] $end
$var wire 1 H clk $end
$var wire 1 %" en $end
$var wire 1 &" en_if $end
$var wire 32 '" instr [31:0] $end
$var wire 32 (" instr_id [31:0] $end
$var wire 30 )" instr_number_id [29:0] $end
$var wire 32 *" instr_sav [31:0] $end
$var wire 32 +" jr_pc_id [31:0] $end
$var wire 1 ," jump_branch_id $end
$var wire 1 -" jump_reg_id $end
$var wire 1 ." jump_target_id $end
$var wire 32 /" mem_addr [31:0] $end
$var wire 1 0" mem_atomic_ex $end
$var wire 1 1" mem_atomic_id $end
$var wire 1 2" mem_byte_ex $end
$var wire 1 3" mem_byte_id $end
$var wire 1 4" mem_byte_mem $end
$var wire 32 5" mem_out [31:0] $end
$var wire 32 6" mem_read_data [31:0] $end
$var wire 32 7" mem_read_data_byte_extend [31:0] $end
$var wire 8 8" mem_read_data_byte_select [7:0] $end
$var wire 1 ` mem_read_en $end
$var wire 1 9" mem_read_ex $end
$var wire 1 :" mem_read_id $end
$var wire 1 ;" mem_read_mem $end
$var wire 1 <" mem_sc_ex $end
$var wire 1 =" mem_sc_id $end
$var wire 1 >" mem_sc_mask_id $end
$var wire 1 ?" mem_signextend_ex $end
$var wire 1 @" mem_signextend_id $end
$var wire 1 A" mem_signextend_mem $end
$var wire 1 B" mem_we_ex $end
$var wire 1 C" mem_we_id $end
$var wire 32 D" mem_write_data [31:0] $end
$var wire 32 E" mem_write_data_ex [31:0] $end
$var wire 32 F" mem_write_data_id [31:0] $end
$var wire 4 G" mem_write_en [3:0] $end
$var wire 1 H" movn_ex $end
$var wire 1 I" movn_id $end
$var wire 1 J" movz_ex $end
$var wire 1 K" movz_id $end
$var wire 32 L" pc [31:0] $end
$var wire 32 M" pc_id [31:0] $end
$var wire 32 N" pc_if [31:0] $end
$var wire 1 O" reg_we_cond_ex $end
$var wire 1 P" reg_we_ex $end
$var wire 1 Q" reg_we_id $end
$var wire 1 R" reg_we_mem $end
$var wire 1 S" reg_we_wb $end
$var wire 5 T" reg_write_addr_ex [4:0] $end
$var wire 5 U" reg_write_addr_id [4:0] $end
$var wire 5 V" reg_write_addr_mem [4:0] $end
$var wire 5 W" reg_write_addr_wb [4:0] $end
$var wire 32 X" reg_write_data_mem [31:0] $end
$var wire 32 Y" reg_write_data_wb [31:0] $end
$var wire 5 Z" rs_addr_id [4:0] $end
$var wire 32 [" rs_data_id [31:0] $end
$var wire 1 \" rst $end
$var wire 1 ]" rst_id $end
$var wire 5 ^" rt_addr_id [4:0] $end
$var wire 32 _" rt_data_id [31:0] $end
$var wire 32 `" sc_result [31:0] $end
$var wire 1 a" stall $end
$var wire 1 b" stall_r $end
$scope module if_stage $end
$var wire 32 c" branch_addr_id [31:0] $end
$var wire 1 H clk $end
$var wire 1 &" en $end
$var wire 26 d" instr_id [25:0] $end
$var wire 32 e" j_addr [31:0] $end
$var wire 32 f" jr_pc_id [31:0] $end
$var wire 1 ," jump_branch $end
$var wire 1 -" jump_reg $end
$var wire 1 ." jump_target $end
$var wire 32 g" pc [31:0] $end
$var wire 32 h" pc_id [31:0] $end
$var wire 32 i" pc_id_p4 [31:0] $end
$var wire 32 j" pc_next [31:0] $end
$var wire 1 \" rst $end
$scope module pc_reg $end
$var wire 1 H clk $end
$var wire 32 k" d [31:0] $end
$var wire 1 &" en $end
$var wire 1 \" r $end
$var reg 32 l" q [31:0] $end
$upscope $end
$upscope $end
$scope module pc_if2id $end
$var wire 1 H clk $end
$var wire 32 m" d [31:0] $end
$var wire 1 &" en $end
$var wire 1 \" r $end
$var reg 32 n" q [31:0] $end
$upscope $end
$scope module instr_sav_dff $end
$var wire 1 H clk $end
$var wire 32 o" d [31:0] $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 32 p" q [31:0] $end
$upscope $end
$scope module stall_f_dff $end
$var wire 1 H clk $end
$var wire 1 a" d $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 1 q" q $end
$upscope $end
$scope module d_stage $end
$var wire 32 r" alu_op_x [31:0] $end
$var wire 32 s" alu_op_y [31:0] $end
$var wire 32 t" alu_result_ex [31:0] $end
$var wire 1 0" atomic_ex $end
$var wire 1 1" atomic_id $end
$var wire 32 u" branch_addr_id [31:0] $end
$var wire 1 v" forward_rs_mem $end
$var wire 6 w" funct [5:0] $end
$var wire 32 x" imm [31:0] $end
$var wire 32 y" imm_sign_extend [31:0] $end
$var wire 1 z" imm_ter $end
$var wire 32 {" imm_upper [31:0] $end
$var wire 32 |" imm_zero_extend [31:0] $end
$var wire 16 }" immediate [15:0] $end
$var wire 32 ~" instr [31:0] $end
$var wire 1 !# isALUImm $end
$var wire 1 "# isBEQ $end
$var wire 1 ## isBGEZAL $end
$var wire 1 $# isBGEZNL $end
$var wire 1 %# isBGTZ $end
$var wire 1 &# isBLEZ $end
$var wire 1 '# isBLTZAL $end
$var wire 1 (# isBLTZNL $end
$var wire 1 )# isBNE $end
$var wire 1 *# isBranchLink $end
$var wire 1 +# isEqual $end
$var wire 1 ,# isGTEZ $end
$var wire 1 -# isGTZ $end
$var wire 1 .# isJ $end
$var wire 1 /# isJAL $end
$var wire 1 0# isJALR $end
$var wire 1 1# isJR $end
$var wire 1 2# isLTEZ $end
$var wire 1 3# isLUI $end
$var wire 1 4# isSLL $end
$var wire 1 5# isSLLV $end
$var wire 1 6# isSRA $end
$var wire 1 7# isSRAV $end
$var wire 1 8# isSRL $end
$var wire 1 9# isSRLV $end
$var wire 1 :# isShift $end
$var wire 1 ;# isShiftImm $end
$var wire 32 <# jr_pc [31:0] $end
$var wire 1 ," jump_branch $end
$var wire 1 -" jump_reg $end
$var wire 1 ." jump_target $end
$var wire 1 3" mem_byte $end
$var wire 1 :" mem_read $end
$var wire 1 9" mem_read_ex $end
$var wire 1 =" mem_sc_id $end
$var wire 1 >" mem_sc_mask_id $end
$var wire 1 @" mem_signextend $end
$var wire 1 C" mem_we $end
$var wire 32 =# mem_write_data [31:0] $end
$var wire 1 I" movn $end
$var wire 1 K" movz $end
$var wire 6 ># op [5:0] $end
$var wire 32 ?# pc [31:0] $end
$var wire 5 @# rd_addr [4:0] $end
$var wire 1 A# read_from_rs $end
$var wire 1 B# read_from_rt $end
$var wire 1 Q" reg_we $end
$var wire 1 P" reg_we_ex $end
$var wire 1 R" reg_we_mem $end
$var wire 5 C# reg_write_addr [4:0] $end
$var wire 5 D# reg_write_addr_ex [4:0] $end
$var wire 5 E# reg_write_addr_mem [4:0] $end
$var wire 32 F# reg_write_data_mem [31:0] $end
$var wire 5 G# rs_addr [4:0] $end
$var wire 32 H# rs_data [31:0] $end
$var wire 32 I# rs_data_in [31:0] $end
$var wire 1 J# rs_mem_dependency $end
$var wire 5 K# rt_addr [4:0] $end
$var wire 32 L# rt_data [31:0] $end
$var wire 32 M# rt_data_in [31:0] $end
$var wire 1 N# rt_mem_dependency $end
$var wire 5 O# shamt [4:0] $end
$var wire 32 P# shift_amount [31:0] $end
$var wire 32 Q# signed_rs_data [31:0] $end
$var wire 1 a" stall $end
$var wire 1 R# use_imm $end
$var reg 4 S# alu_opcode [3:0] $end
$upscope $end
$scope module atomic $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 1 1" d $end
$var wire 1 #" en $end
$var wire 1 ]" r $end
$var reg 1 T# q $end
$upscope $end
$scope module sc $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 1 =" d $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 1 U# q $end
$upscope $end
$scope module alu_op_x_id2ex $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 32 V# d [31:0] $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 32 W# q [31:0] $end
$upscope $end
$scope module alu_op_y_id2ex $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 32 X# d [31:0] $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 32 Y# q [31:0] $end
$upscope $end
$scope module alu_opcode_id2ex $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 4 Z# d [3:0] $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 4 [# q [3:0] $end
$upscope $end
$scope module movn $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 1 I" d $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 1 \# q $end
$upscope $end
$scope module movz $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 1 K" d $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 1 ]# q $end
$upscope $end
$scope module mem_write_data_id2ex $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 32 ^# d [31:0] $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 32 _# q [31:0] $end
$upscope $end
$scope module mem_we_id2ex $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 1 `# d $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 1 a# q $end
$upscope $end
$scope module mem_read_id2ex $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 1 b# d $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 1 c# q $end
$upscope $end
$scope module mem_byte_id2ex $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 1 3" d $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 1 d# q $end
$upscope $end
$scope module mem_signextend_id2ex $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 1 @" d $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 1 e# q $end
$upscope $end
$scope module reg_write_addr_id2ex $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 5 f# d [4:0] $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 5 g# q [4:0] $end
$upscope $end
$scope module reg_we_id2ex $end
$var wire 1 \" ar $end
$var wire 1 H clk $end
$var wire 1 Q" d $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 1 h# q $end
$upscope $end
$scope module x_stage $end
$var wire 1 i# add_check $end
$var wire 1 j# add_neg_over $end
$var wire 1 k# add_pos_over $end
$var wire 1 l# alu_neg $end
$var wire 32 m# alu_op_x [31:0] $end
$var wire 32 n# alu_op_x_signed [31:0] $end
$var wire 32 o# alu_op_y [31:0] $end
$var wire 32 p# alu_op_y_signed [31:0] $end
$var wire 1 z alu_op_y_zero $end
$var wire 4 q# alu_opcode [3:0] $end
$var wire 1 } alu_overflow $end
$var wire 1 r# sub_check $end
$var wire 1 s# sub_neg_over $end
$var wire 1 t# sub_pos_over $end
$var wire 1 u# x_neg $end
$var wire 1 v# y_neg $end
$var reg 32 w# alu_result [31:0] $end
$upscope $end
$scope module alu_result_ex2mem $end
$var wire 1 H clk $end
$var wire 32 x# d [31:0] $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 32 y# q [31:0] $end
$upscope $end
$scope module mem_read_ex2mem $end
$var wire 1 H clk $end
$var wire 1 z# d $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 1 {# q $end
$upscope $end
$scope module mem_byte_ex2mem $end
$var wire 1 H clk $end
$var wire 1 2" d $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 1 |# q $end
$upscope $end
$scope module mem_signextend_ex2mem $end
$var wire 1 H clk $end
$var wire 1 ?" d $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 1 }# q $end
$upscope $end
$scope module reg_write_addr_ex2mem $end
$var wire 1 H clk $end
$var wire 5 ~# d [4:0] $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 5 !$ q [4:0] $end
$upscope $end
$scope module reg_we_ex2mem $end
$var wire 1 H clk $end
$var wire 1 P" d $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 1 "$ q $end
$upscope $end
$scope module reg_write_data_mem2wb $end
$var wire 1 H clk $end
$var wire 32 #$ d [31:0] $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 32 $$ q [31:0] $end
$upscope $end
$scope module reg_write_addr_mem2wb $end
$var wire 1 H clk $end
$var wire 5 %$ d [4:0] $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 5 &$ q [4:0] $end
$upscope $end
$scope module reg_we_mem2wb $end
$var wire 1 H clk $end
$var wire 1 R" d $end
$var wire 1 %" en $end
$var wire 1 \" r $end
$var reg 1 '$ q $end
$upscope $end
$scope module w_stage $end
$var wire 1 H clk $end
$var wire 1 %" en $end
$var wire 1 S" reg_we $end
$var wire 5 ($ reg_write_addr [4:0] $end
$var wire 32 )$ reg_write_data [31:0] $end
$var wire 5 *$ rs_addr [4:0] $end
$var wire 32 +$ rs_data [31:0] $end
$var wire 5 ,$ rt_addr [4:0] $end
$var wire 32 -$ rt_data [31:0] $end
$upscope $end
$upscope $end
$scope module mips_local_store $end
$var wire 12 .$ addr [11:0] $end
$var wire 1 H clk $end
$var wire 32 /$ din [31:0] $end
$var wire 4 0$ we [3:0] $end
$var reg 32 1$ dout [31:0] $end
$scope begin column[0] $end
$upscope $end
$scope begin column[1] $end
$upscope $end
$scope begin column[2] $end
$upscope $end
$scope begin column[3] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1$
b0 0$
b0 /$
b0 .$
bx -$
bx ,$
bx +$
bx *$
b0 )$
b0 ($
0'$
b0 &$
b0 %$
b0 $$
b0 #$
0"$
b0 !$
b0 ~#
0}#
0|#
0{#
0z#
b0 y#
b0 x#
b0 w#
0v#
0u#
0t#
0s#
0r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 m#
0l#
0k#
0j#
0i#
0h#
b0 g#
bx f#
0e#
0d#
0c#
0b#
0a#
x`#
b0 _#
bx ^#
0]#
0\#
b0 [#
b1101 Z#
b0 Y#
bx X#
b0 W#
bx V#
0U#
0T#
b1101 S#
xR#
bx Q#
b0xxxxx P#
bx O#
0N#
bx M#
bx L#
bx K#
0J#
bx I#
bx H#
bx G#
b0 F#
b0 E#
b0 D#
bx C#
xB#
xA#
bx @#
b0 ?#
bx >#
bx =#
bx <#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
bx ~"
bx }"
b0xxxxxxxxxxxxxxxx |"
bx0000000000000000 {"
xz"
bx y"
bx x"
bx w"
0v"
bx u"
b0 t"
bx s"
bx r"
0q"
b0 p"
bx o"
b0 n"
b0 m"
b0 l"
bx k"
bx j"
b100 i"
b0 h"
b0 g"
bx f"
bx e"
bx d"
bx c"
0b"
0a"
b0 `"
bx _"
bx ^"
0]"
0\"
bx ["
bx Z"
b0 Y"
b0 X"
b0 W"
b0 V"
bx U"
b0 T"
0S"
0R"
xQ"
0P"
0O"
b0 N"
b0 M"
b0 L"
xK"
0J"
xI"
0H"
b0 G"
bx F"
b0 E"
b0 D"
xC"
0B"
0A"
x@"
0?"
0>"
x="
0<"
0;"
0:"
09"
bx 8"
b0xxxxxxxx 7"
bx 6"
bx 5"
04"
x3"
02"
01"
00"
b0 /"
x."
x-"
x,"
bx +"
b0 *"
b0 )"
bx ("
bx '"
1&"
1%"
bx $"
0#"
b0 ""
b0 !"
b0 ~
0}
b1101 |
b0 {
1z
bx y
b0 x
bx w
b0 v
bx u
bx t
xs
xr
bx q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
bx i
bx h
0g
bx f
bx e
bx d
b0 c
b0 b
b0 a
0`
bx _
b0 ^
bx ]
b0 \
b0 [
bx Z
b0xxxxxxxxxxxxxxxxxxxx10 Y
0X
0W
1V
0U
0T
bx S
b0 R
b0 Q
b0 P
bx O
0N
b0 M
b0 L
bx K
0J
b0 I
0H
b0 G
b1 F
b0 E
b0xxxxxxxxxxxxxxxxxxxx10 D
b111010001100101011100110111010001110011001011110110011001110111011001000101111101101001011001000111001001110011010111110110010101111000001011110111010001100101011100110111010000101110011100100110010101110011011101010110110001110100 C
0B
b1 A
b1 @
b0 ?
b0 >
bx =
bx <
b0 ;
b100000000000000000 :
b1111101000 9
b1110100011001010111001101110100011100110010111101100110011101110110010001011111011010010110010001110010011100110101111101100101011110000010111101100010011101010110100101101100011001000010111101100001011100000111000000101110011010000110010101111000 8
bx 7
bx 6
bx 5
bx 4
b111010001100101011100110111010001110011001011110110011001110111011001000101111101101001011001000111001001110011010111110110010101111000001011110111001101110100011100100110010101100001011011010111011101100001011101100110010100101110011101100110001101100100 3
b1 2
b0 1
00
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
bx )
bx (
bx '
b0 &
b0 %
bx $
b0 #
b0 "
bx !
$end
#5000
0:#
b0 P#
b100 j"
b100 k"
b0 w
b0 r"
b0 V#
b10000100000000000001000 e"
0;#
b10000000000000100000000000000000 y
b10000000000000100000000000000000 s"
b10000000000000100000000000000000 X#
b0 H#
b0 Q#
0-#
12#
1,#
b0 +"
b0 f"
b0 <#
0,"
0*#
b10000 U"
b10000 C#
b10000 f#
0-"
b10000000000000000100 $"
b10000000000000000100 c"
b10000000000000000100 u"
0."
1Q"
0`#
b0 ["
b0 I#
b0 +$
0$#
0##
0%#
0&#
0(#
0'#
01#
00#
04#
08#
05#
09#
06#
07#
b1100 S#
b1100 |
b1100 Z#
b10000000000000100000000000000000 x"
0"#
0)#
0.#
0/#
1R#
0z"
0A#
0B#
13#
0!#
0C"
03"
1@"
0="
b1111 >#
b0 Z"
b0 G#
b0 *$
b10000 ^"
b10000 K#
b10000 ,$
b10000 @#
b0 O#
0I"
0K"
b10 w"
b1000000000000010 |"
b11111111111111111000000000000010 y"
b10000000000000100000000000000000 {"
b1000000000000010 }"
b100001000000000000010 d"
b111100000100001000000000000010 ("
b111100000100001000000000000010 ~"
b111100000100001000000000000010 K
b111100000100001000000000000010 $
b111100000100001000000000000010 Z
b111100000100001000000000000010 '"
b111100000100001000000000000010 o"
bx S
bx 1$
b0 u
b0 )
b0 i
b0 t
b0 (
b0 h
0s
0r
b0 q
10
1H
#10000
00
0H
#15000
bx 1$
bx S
10
1H
#20000
1\"
00
0H
b0xxxxxxxxxxxxxxxxxxxx00 D
b0xxxxxxxxxxxxxxxxxxxx00 Y
1B
1g
#25000
0V
bx ,
bx m
bx +
bx Q
bx -
bx n
0k#
1t#
1l#
b1000 j"
b1000 k"
b1 G
1P"
bx l
bx D"
bx /$
1v#
b10000000000000100000000000000000 w#
b10000000000000100000000000000000 ~
b10000000000000100000000000000000 t"
1W
b10000000000000100000000000000000 \
b10000000000000100000000000000000 /"
b10000000000000100000000000000000 ""
b10000000000000100000000000000000 x#
b1 %
b1 [
bx S
bx 1$
1h#
1O"
b10000 g#
b10000 T"
b10000 D#
b10000 ~#
1e#
1?"
bx _#
bx E"
b1100 [#
b1100 {
b1100 q#
b10000000000000100000000000000000 Y#
b10000000000000100000000000000000 p#
0z
b10000000000000100000000000000000 x
b10000000000000100000000000000000 o#
b111100000100001000000000000010 p"
b111100000100001000000000000010 *"
b100 l"
b100 N"
b100 g"
b100 m"
b100 ^
b100 L"
10
1H
#30000
00
0H
b1111100111 1
b0xxxxxxxxxxxxxxxxxxxx01 D
b0xxxxxxxxxxxxxxxxxxxx01 Y
#35000
b1 y
b1 s"
b1 X#
b10001 U"
b10001 C#
b10001 f#
b11 S#
b11 |
b11 Z#
b1 x"
b10001000000000000000100 e"
1z"
1A#
03#
1!#
b1101 >#
b10001 ^"
b10001 K#
b10001 ,$
b0 @#
b1 w"
b1 |"
b1 y"
b10000000000000000 {"
b1 }"
b100010000000000000001 d"
b1100 j"
b1100 k"
b10 G
b110100000100010000000000000001 ("
b110100000100010000000000000001 ~"
b10 %
b10 [
b1 )"
bx 7"
bx 1$
bx S
b110100000100010000000000000001 K
b110100000100010000000000000001 $
b110100000100010000000000000001 Z
b110100000100010000000000000001 '"
b110100000100010000000000000001 o"
b1000 l"
b1000 N"
b1000 g"
b1000 m"
b1000 ^
b1000 L"
b100 n"
b1100 $"
b1100 c"
b1100 u"
b1000 i"
b100 M"
b100 h"
b100 ?#
b10000000000000100000000000000000 y#
b10000000000000100000000000000000 !"
b10000000000000100000000000000000 X"
b10000000000000100000000000000000 F#
b10000000000000100000000000000000 #$
1}#
1A"
b10000 !$
b10000 V"
b10000 E#
b10000 %$
1"$
1R"
10
1H
#40000
00
0H
b1111100110 1
#45000
b1111111111110000 y
b1111111111110000 s"
b1111111111110000 X#
b1000 U"
b1000 C#
b1000 f#
b1111111111110000 x"
b1000111111111111000000 e"
1V
b1000 ^"
b1000 K#
b1000 ,$
b11111 @#
b11111 O#
b110000 w"
b1111111111110000 |"
b11111111111111111111111111110000 y"
b11111111111100000000000000000000 {"
b1111111111110000 }"
b10001111111111110000 d"
0l#
b10000 j"
b10000 k"
b11 G
b110100000010001111111111110000 ("
b110100000010001111111111110000 ~"
0t#
0v#
b1 w#
b1 ~
b1 t"
0U
0W
b1 \
b1 /"
b1 ""
b1 x#
b10 )"
b11 %
b11 [
b110100000010001111111111110000 K
b110100000010001111111111110000 $
b110100000010001111111111110000 Z
b110100000010001111111111110000 '"
b110100000010001111111111110000 o"
bx S
bx 1$
1'$
1S"
b10000 &$
b10000 W"
b10000 ($
b10000000000000100000000000000000 $$
b10000000000000100000000000000000 Y"
b10000000000000100000000000000000 )$
b10001 g#
b10001 T"
b10001 D#
b10001 ~#
b11 [#
b11 {
b11 q#
b1 Y#
b1 p#
b1 x
b1 o#
b110100000100010000000000000001 p"
b110100000100010000000000000001 *"
b1000 n"
b111111111111001100 $"
b111111111111001100 c"
b111111111111001100 u"
b1100 i"
b1000 M"
b1000 h"
b1000 ?#
b1100 l"
b1100 N"
b1100 g"
b1100 m"
b1100 ^
b1100 L"
10
1H
#50000
00
0H
b1111100101 1
#55000
b0xxxxx P#
b1111 y
b1111 s"
b1111 X#
bx w
bx r"
bx V#
bx H#
bx Q#
x-#
x2#
x,#
bx +"
bx f"
bx <#
b1001 U"
b1001 C#
b1001 f#
b1111 x"
bx ["
bx I#
bx +$
b100001001000000000000111100 e"
b11111111111100 "
b11111111111100 L
b1000 Z"
b1000 G#
b1000 *$
b1001 ^"
b1001 K#
b1001 ,$
b0 @#
b0 O#
b1111 w"
b1111 |"
b1111 y"
b11110000000000000000 {"
b1111 }"
b1000010010000000000001111 d"
b10100 j"
b10100 k"
b100 G
b111111111100 .$
b11111111111100 j
b11111111111100 *
b11111111111100 k
b11111111111100 b
b11111111111100 &
b11111111111100 c
b110101000010010000000000001111 ("
b110101000010010000000000001111 ~"
b100 %
b100 [
b11 )"
b1111111111110000 w#
b1111111111110000 ~
b1111111111110000 t"
b1111111111110000 \
b1111111111110000 /"
b1111111111110000 ""
b1111111111110000 x#
bx 1$
bx S
b110101000010010000000000001111 K
b110101000010010000000000001111 $
b110101000010010000000000001111 Z
b110101000010010000000000001111 '"
b110101000010010000000000001111 o"
b10000 l"
b10000 N"
b10000 g"
b10000 m"
b10000 ^
b10000 L"
b1100 n"
b1001100 $"
b1001100 c"
b1001100 u"
b10000 i"
b1100 M"
b1100 h"
b1100 ?#
b110100000010001111111111110000 p"
b110100000010001111111111110000 *"
b1111111111110000 Y#
b1111111111110000 p#
b1111111111110000 x
b1111111111110000 o#
b1000 g#
b1000 T"
b1000 D#
b1000 ~#
b1 y#
b1 !"
b1 X"
b1 F#
b1 #$
b10001 !$
b10001 V"
b10001 E#
b10001 %$
10
1H
#60000
00
0H
b1111100100 1
#65000
1:#
1;#
0A#
b0 y
b0 s"
b0 X#
b0 U"
b0 C#
b0 f#
b0 x"
b0 ["
b0 I#
b0 +$
b0 F"
b0 =#
b0 ^#
b0 L#
1+#
b0 _"
b0 M#
b0 -$
14#
b1010 S#
b1010 |
b1010 Z#
b0 e"
b0 P#
xV
xU
bx11 "
bx11 L
0R#
0z"
1B#
0!#
b0 >#
b0 Z"
b0 G#
b0 *$
b0 ^"
b0 K#
b0 ,$
b0 w"
b0 |"
b0 y"
b0 {"
b0 }"
b0 d"
b0 w
b0 r"
b0 V#
xk#
xl#
bx11 .$
b0xxxxxxxxxxxxx11 j
b0xxxxxxxxxxxxx11 *
b0xxxxxxxxxxxxx11 k
b0xxxxxxxxxxxxx11 b
b0xxxxxxxxxxxxx11 &
b0xxxxxxxxxxxxx11 c
b11000 j"
b11000 k"
b101 G
b0 ("
b0 ~"
b0 H#
b0 Q#
0-#
12#
1,#
b0 +"
b0 f"
b0 <#
xs#
xu#
bx1111 w#
bx1111 ~
bx1111 t"
bx1111 \
bx1111 /"
bx1111 ""
bx1111 x#
b100 )"
b101 %
b101 [
b0 K
b0 $
b0 Z
b0 '"
b0 o"
bx S
bx 1$
b10001 &$
b10001 W"
b10001 ($
b1 $$
b1 Y"
b1 )$
b1000 !$
0v"
b1000 V"
b1000 E#
b1000 %$
b1111111111110000 y#
b1111111111110000 !"
b1111111111110000 X"
b1111111111110000 F#
b1111111111110000 #$
b1001 g#
b1001 T"
b1001 D#
b1001 ~#
b1111 Y#
b1111 p#
b1111 x
b1111 o#
bx W#
bx n#
bx v
bx m#
b110101000010010000000000001111 p"
b110101000010010000000000001111 *"
b10000 n"
b10100 $"
b10100 c"
b10100 u"
b10100 i"
b10000 M"
b10000 h"
b10000 ?#
b10100 l"
b10100 N"
b10100 g"
b10100 m"
b10100 ^
b10100 L"
10
1H
#70000
00
0H
b1111100011 1
#75000
1V
0U
b0 "
b0 L
b11100 j"
b11100 k"
b110 G
0k#
0l#
b0 .$
b0 j
b0 *
b0 k
b0 b
b0 &
b0 c
b0 ,
b0 m
b0 +
b0 Q
b0 -
b0 n
b110 %
b110 [
b101 )"
0s#
0u#
b0 w#
b0 ~
b0 t"
b0 \
b0 /"
b0 ""
b0 x#
b0 l
b0 D"
b0 /$
bx 1$
bx S
b11000 l"
b11000 N"
b11000 g"
b11000 m"
b11000 ^
b11000 L"
b10100 n"
b11000 $"
b11000 c"
b11000 u"
b11000 i"
b10100 M"
b10100 h"
b10100 ?#
b0 p"
b0 *"
b0 W#
b0 n#
b0 v
b0 m#
b0 Y#
b0 p#
1z
b0 x
b0 o#
b1010 [#
b1010 {
b1010 q#
b0 _#
b0 E"
b0 g#
b0 T"
b0 D#
b0 ~#
bx1111 y#
bx1111 !"
bx1111 X"
bx1111 F#
bx1111 #$
b1001 !$
b1001 V"
b1001 E#
b1001 %$
b1111111111110000 $$
b1111111111110000 Y"
b1111111111110000 )$
b1000 &$
b1000 W"
b1000 ($
10
1H
#80000
00
0H
b1111100010 1
#85000
b100000 j"
b100000 k"
b111 G
b110 )"
b111 %
b111 [
bx S
bx 1$
b1001 &$
b1001 W"
b1001 ($
bx1111 $$
bx1111 Y"
bx1111 )$
b0 !$
b0 V"
b0 E#
b0 %$
b0 y#
b0 !"
b0 X"
b0 F#
b0 #$
b11000 n"
b11100 $"
b11100 c"
b11100 u"
b11100 i"
b11000 M"
b11000 h"
b11000 ?#
b11100 l"
b11100 N"
b11100 g"
b11100 m"
b11100 ^
b11100 L"
10
1H
#90000
00
0H
b1111100001 1
#95000
b100100 j"
b100100 k"
b1000 G
b1000 %
b1000 [
b111 )"
bx 1$
bx S
b100000 l"
b100000 N"
b100000 g"
b100000 m"
b100000 ^
b100000 L"
b11100 n"
b100000 $"
b100000 c"
b100000 u"
b100000 i"
b11100 M"
b11100 h"
b11100 ?#
b0 $$
b0 Y"
b0 )$
b0 &$
b0 W"
b0 ($
10
1H
#100000
00
0H
b1111100000 1
#105000
b101000 j"
b101000 k"
b1001 G
b1000 )"
b1001 %
b1001 [
bx S
bx 1$
b100000 n"
b100100 $"
b100100 c"
b100100 u"
b100100 i"
b100000 M"
b100000 h"
b100000 ?#
b100100 l"
b100100 N"
b100100 g"
b100100 m"
b100100 ^
b100100 L"
10
1H
#110000
00
0H
b1111011111 1
#115000
0:#
bx1111 H#
bx1111 Q#
x-#
x2#
x,#
bx1111 +"
bx1111 f"
bx1111 <#
b1111111111111110 y
b1111111111111110 s"
b1111111111111110 X#
bx1111 ["
bx1111 I#
bx1111 +$
bx F"
bx =#
bx ^#
bx L#
x+#
bx _"
bx M#
bx -$
0;#
1A#
b1010 U"
b1010 C#
b1010 f#
bx1111 w
bx1111 r"
bx1111 V#
b1111111111111110 x"
b0x1111 P#
04#
b10 S#
b10 |
b10 Z#
b100101010111111111111111000 e"
1R#
1z"
b1110 >#
0v"
b1001 Z"
b1001 G#
b1001 *$
b1010 ^"
b1010 K#
b1010 ,$
b11111 @#
b11111 O#
b111110 w"
b1111111111111110 |"
b11111111111111111111111111111110 y"
b11111111111111100000000000000000 {"
b1111111111111110 }"
b1001010101111111111111110 d"
b101100 j"
b101100 k"
b1010 G
b111001001010101111111111111110 ("
b111001001010101111111111111110 ~"
b1010 %
b1010 [
b1001 )"
bx 1$
bx S
b111001001010101111111111111110 K
b111001001010101111111111111110 $
b111001001010101111111111111110 Z
b111001001010101111111111111110 '"
b111001001010101111111111111110 o"
b101000 l"
b101000 N"
b101000 g"
b101000 m"
b101000 ^
b101000 L"
b100100 n"
b1000000000000100000 $"
b1000000000000100000 c"
b1000000000000100000 u"
b101000 i"
b100100 M"
b100100 h"
b100100 ?#
10
1H
#120000
00
0H
b1111011110 1
#125000
1:#
b0 P#
b0 w
b0 r"
b0 V#
1;#
0A#
b0 y
b0 s"
b0 X#
b0 H#
b0 Q#
0-#
12#
1,#
b0 +"
b0 f"
b0 <#
b0 U"
b0 C#
b0 f#
b0 x"
b0 ["
b0 I#
b0 +$
b0 F"
b0 =#
b0 ^#
b0 L#
1+#
b0 _"
b0 M#
b0 -$
14#
b1010 S#
b1010 |
b1010 Z#
b0 e"
xV
xU
bx00 "
bx00 L
0R#
0z"
b0 >#
b0 Z"
b0 G#
b0 *$
b0 ^"
b0 K#
b0 ,$
b0 @#
b0 O#
b0 w"
b0 |"
b0 y"
b0 {"
b0 }"
b0 d"
bx ,
bx m
bx +
bx Q
bx -
bx n
xk#
xl#
bx00 .$
b0xxxxxxxxxxxxx00 j
b0xxxxxxxxxxxxx00 *
b0xxxxxxxxxxxxx00 k
b0xxxxxxxxxxxxx00 b
b0xxxxxxxxxxxxx00 &
b0xxxxxxxxxxxxx00 c
b110000 j"
b110000 k"
b1011 G
b0 ("
b0 ~"
bx l
bx D"
bx /$
xs#
xu#
bx0001 w#
bx0001 ~
bx0001 t"
bx0001 \
bx0001 /"
bx0001 ""
bx0001 x#
b1010 )"
b1011 %
b1011 [
b0 K
b0 $
b0 Z
b0 '"
b0 o"
bx S
bx 1$
b1010 g#
b1010 T"
b1010 D#
b1010 ~#
bx _#
bx E"
b10 [#
b10 {
b10 q#
b1111111111111110 Y#
b1111111111111110 p#
0z
b1111111111111110 x
b1111111111111110 o#
bx1111 W#
bx1111 n#
bx1111 v
bx1111 m#
b111001001010101111111111111110 p"
b111001001010101111111111111110 *"
b101000 n"
b101100 $"
b101100 c"
b101100 u"
b101100 i"
b101000 M"
b101000 h"
b101000 ?#
b101100 l"
b101100 N"
b101100 g"
b101100 m"
b101100 ^
b101100 L"
10
1H
#130000
00
0H
b1111011101 1
#135000
1V
0U
b0 "
b0 L
b110100 j"
b110100 k"
b1100 G
0k#
0l#
b0 .$
b0 j
b0 *
b0 k
b0 b
b0 &
b0 c
b0 ,
b0 m
b0 +
b0 Q
b0 -
b0 n
b1100 %
b1100 [
b1011 )"
0s#
0u#
b0 w#
b0 ~
b0 t"
b0 \
b0 /"
b0 ""
b0 x#
b0 l
b0 D"
b0 /$
bx 1$
bx S
b110000 l"
b110000 N"
b110000 g"
b110000 m"
b110000 ^
b110000 L"
b101100 n"
b110000 $"
b110000 c"
b110000 u"
b110000 i"
b101100 M"
b101100 h"
b101100 ?#
b0 p"
b0 *"
b0 W#
b0 n#
b0 v
b0 m#
b0 Y#
b0 p#
1z
b0 x
b0 o#
b1010 [#
b1010 {
b1010 q#
b0 _#
b0 E"
b0 g#
b0 T"
b0 D#
b0 ~#
bx0001 y#
bx0001 !"
bx0001 X"
bx0001 F#
bx0001 #$
b1010 !$
b1010 V"
b1010 E#
b1010 %$
10
1H
#140000
00
0H
b1111011100 1
#145000
b111000 j"
b111000 k"
b1101 G
b1100 )"
b1101 %
b1101 [
bx S
bx 1$
b1010 &$
b1010 W"
b1010 ($
bx0001 $$
bx0001 Y"
bx0001 )$
b0 !$
b0 V"
b0 E#
b0 %$
b0 y#
b0 !"
b0 X"
b0 F#
b0 #$
b110000 n"
b110100 $"
b110100 c"
b110100 u"
b110100 i"
b110000 M"
b110000 h"
b110000 ?#
b110100 l"
b110100 N"
b110100 g"
b110100 m"
b110100 ^
b110100 L"
10
1H
#150000
00
0H
b1111011011 1
#155000
b111100 j"
b111100 k"
b1110 G
b1110 %
b1110 [
b1101 )"
bx 1$
bx S
b111000 l"
b111000 N"
b111000 g"
b111000 m"
b111000 ^
b111000 L"
b110100 n"
b111000 $"
b111000 c"
b111000 u"
b111000 i"
b110100 M"
b110100 h"
b110100 ?#
b0 $$
b0 Y"
b0 )$
b0 &$
b0 W"
b0 ($
10
1H
#160000
00
0H
b1111011010 1
#165000
b1000000 j"
b1000000 k"
b1111 G
b1110 )"
b1111 %
b1111 [
bx S
bx 1$
b111000 n"
b111100 $"
b111100 c"
b111100 u"
b111100 i"
b111000 M"
b111000 h"
b111000 ?#
b111100 l"
b111100 N"
b111100 g"
b111100 m"
b111100 ^
b111100 L"
10
1H
#170000
00
0H
b1111011001 1
#175000
b10000000000000100000000000000000 w
b10000000000000100000000000000000 r"
b10000000000000100000000000000000 V#
0:#
b10000000000000100000000000000000 H#
b10000000000000100000000000000000 Q#
0,#
b10000000000000100000000000000000 +"
b10000000000000100000000000000000 f"
b10000000000000100000000000000000 <#
b100 y
b100 s"
b100 X#
b10000000000000100000000000000000 ["
b10000000000000100000000000000000 I#
b10000000000000100000000000000000 +$
bx0001 F"
bx0001 =#
bx0001 ^#
bx0001 L#
0+#
bx0001 _"
bx0001 M#
bx0001 -$
0;#
1A#
b1010 U"
b1010 C#
b1010 f#
b100 x"
0Q"
1`#
04#
b1101 S#
b1101 |
b1101 Z#
b1000001010000000000000010000 e"
1R#
1C"
b101011 >#
0v"
b10000 Z"
b10000 G#
b10000 *$
b1010 ^"
b1010 K#
b1010 ,$
b100 w"
b100 |"
b100 y"
b1000000000000000000 {"
b100 }"
b10000010100000000000000100 d"
b1000100 j"
b1000100 k"
b10000 G
b10101110000010100000000000000100 ("
b10101110000010100000000000000100 ~"
b10000 %
b10000 [
b1111 )"
bx 1$
bx S
b10101110000010100000000000000100 K
b10101110000010100000000000000100 $
b10101110000010100000000000000100 Z
b10101110000010100000000000000100 '"
b10101110000010100000000000000100 o"
b1000000 l"
b1000000 N"
b1000000 g"
b1000000 m"
b1000000 ^
b1000000 L"
b111100 n"
b1010000 $"
b1010000 c"
b1010000 u"
b1000000 i"
b111100 M"
b111100 h"
b111100 ?#
10
1H
#180000
00
0H
b1111011000 1
#185000
b0 y
b0 s"
b0 X#
b10001 U"
b10001 C#
b10001 f#
b1 F"
b1 =#
b1 ^#
b1 L#
b1 _"
b1 M#
b1 -$
b0 x"
b1000010001000000000000000000 e"
0V
b1 "
b1 L
b10001 ^"
b10001 K#
b10001 ,$
b0 w"
b0 |"
b0 y"
b0 {"
b0 }"
b10000100010000000000000000 d"
b0 0$
bx ,
bx m
bx0001 +
bx0001 Q
bx0001 -
bx0001 n
0k#
1l#
b1 .$
b1 j
b1 *
b1 k
b1 b
b1 &
b1 c
b1001000 j"
b1001000 k"
b10001 G
b10101110000100010000000000000000 ("
b10101110000100010000000000000000 ~"
0P"
b1111 a
b1111 G"
bx0001 l
bx0001 D"
bx0001 /$
0s#
1u#
b10000000000000100000000000000100 w#
b10000000000000100000000000000100 ~
b10000000000000100000000000000100 t"
1X
b10000000000000100000000000000100 \
b10000000000000100000000000000100 /"
b10000000000000100000000000000100 ""
b10000000000000100000000000000100 x#
b10000 )"
b10001 %
b10001 [
b10101110000100010000000000000000 K
b10101110000100010000000000000000 $
b10101110000100010000000000000000 Z
b10101110000100010000000000000000 '"
b10101110000100010000000000000000 o"
bx S
bx 1$
0h#
0O"
b1010 g#
b1010 T"
b1010 D#
b1010 ~#
1a#
1B"
bx0001 _#
bx0001 E"
b1101 [#
1i#
b1101 {
b1101 q#
b100 Y#
b100 p#
0z
b100 x
b100 o#
b10000000000000100000000000000000 W#
b10000000000000100000000000000000 n#
b10000000000000100000000000000000 v
b10000000000000100000000000000000 m#
b10101110000010100000000000000100 p"
b10101110000010100000000000000100 *"
b1000000 n"
b1000100 $"
b1000100 c"
b1000100 u"
b1000100 i"
b1000000 M"
b1000000 h"
b1000000 ?#
b1000100 l"
b1000100 N"
b1000100 g"
b1000100 m"
b1000100 ^
b1000100 L"
10
1H
#190000
00
0H
b1111010111 1
#195000
b10001 y
b10001 s"
b10001 X#
b0 w
b0 r"
b0 V#
1+#
b0 H#
b0 Q#
1,#
b0 +"
b0 f"
b0 <#
b0 U"
b0 C#
b0 f#
b10001 x"
0A#
0B#
1."
0`#
b0 ["
b0 I#
b0 +$
b0 F"
b0 =#
b0 ^#
b0 L#
b0 _"
b0 M#
b0 -$
b1011 S#
b1011 |
b1011 Z#
b1000100 e"
b0 "
b0 L
1.#
0C"
b10 >#
b0 Z"
b0 G#
b0 *$
b0 ^"
b0 K#
b0 ,$
b10001 w"
b10001 |"
b10001 y"
b100010000000000000000 {"
b10001 }"
b10001 d"
b1000100 j"
b1000100 k"
b10010 G
b0 .$
b0 j
b0 *
b0 k
b0 b
b0 &
b0 c
b0 ,
b0 m
b1 +
b1 Q
b1 -
b1 n
b1000000000000000000000010001 ("
b1000000000000000000000010001 ~"
b10010 %
b10010 [
b10001 )"
b10000000000000100000000000000000 w#
b10000000000000100000000000000000 ~
b10000000000000100000000000000000 t"
0X
1W
b10000000000000100000000000000000 \
b10000000000000100000000000000000 /"
b10000000000000100000000000000000 ""
b10000000000000100000000000000000 x#
b1 l
b1 D"
b1 /$
bx0001 u
bx0001 )
bx0001 i
bx 1$
bx S
b1000000000000000000000010001 K
b1000000000000000000000010001 $
b1000000000000000000000010001 Z
b1000000000000000000000010001 '"
b1000000000000000000000010001 o"
b1001000 l"
b1001000 N"
b1001000 g"
b1001000 m"
b1001000 ^
b1001000 L"
b1000100 n"
b10001100 $"
b10001100 c"
b10001100 u"
b1001000 i"
b1000100 M"
b1000100 h"
b1000100 ?#
b10101110000100010000000000000000 p"
b10101110000100010000000000000000 *"
b0 Y#
b0 p#
1z
b0 x
b0 o#
b1 _#
b1 E"
b10001 g#
b10001 T"
b10001 D#
b10001 ~#
b10000000000000100000000000000100 y#
b10000000000000100000000000000100 !"
b10000000000000100000000000000100 X"
b10000000000000100000000000000100 F#
b10000000000000100000000000000100 #$
b1010 !$
b1010 V"
b1010 E#
b1010 %$
0"$
0R"
10
1H
#200000
00
0H
b1111010110 1
#205000
1:#
1;#
b0 y
b0 s"
b0 X#
b0 x"
b1001000 j"
b1001000 k"
0A#
1B#
0."
14#
b1010 S#
b1010 |
b1010 Z#
b0 e"
1V
1Q"
0.#
0R#
b0 >#
b0 w"
b0 |"
b0 y"
b0 {"
b0 }"
b0 d"
b0 +
b0 Q
b0 -
b0 n
0l#
b0 .
b0 o
b0 R
b0 /
b0 p
b10001 G
b0 ("
b0 ~"
b0 a
b0 G"
b0 l
b0 D"
b0 /$
0u#
b0 w#
b0 ~
b0 t"
0U
0W
b0 \
b0 /"
b0 ""
b0 x#
b10010 )"
b10001 %
b10001 [
b0 K
b0 $
b0 Z
b0 '"
b0 o"
bx S
bx 1$
b1 t
b1 (
b1 h
0'$
0S"
b1010 &$
b1010 W"
b1010 ($
b10000000000000100000000000000100 $$
b10000000000000100000000000000100 Y"
b10000000000000100000000000000100 )$
b10001 !$
b10001 V"
b10001 E#
b10001 %$
b10000000000000100000000000000000 y#
b10000000000000100000000000000000 !"
b10000000000000100000000000000000 X"
b10000000000000100000000000000000 F#
b10000000000000100000000000000000 #$
b0 g#
b0 T"
b0 D#
b0 ~#
0a#
0B"
b0 _#
b0 E"
b1011 [#
0i#
b1011 {
b1011 q#
b10001 Y#
b10001 p#
0z
b10001 x
b10001 o#
b0 W#
b0 n#
b0 v
b0 m#
b1000000000000000000000010001 p"
b1000000000000000000000010001 *"
b1001000 n"
b1001100 $"
b1001100 c"
b1001100 u"
b1001100 i"
b1001000 M"
b1001000 h"
b1001000 ?#
b1000100 l"
b1000100 N"
b1000100 g"
b1000100 m"
b1000100 ^
b1000100 L"
10
1H
#210000
00
0H
b10000000000000000000000000000011 4
b0xxxxxxxxxxxxxxxxxxxx00 D
b0xxxxxxxxxxxxxxxxxxxx00 Y
