{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1882, "design__instance__area": 36532.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.021561359986662865, "power__switching__total": 0.012803110294044018, "power__leakage__total": 4.650647156267951e-07, "power__total": 0.034364935010671616, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.03187145082505671, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.03187145082505671, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6534627468539331, "timing__setup__ws__corner:nom_tt_025C_5v00": -0.31402170641505756, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": -3.850096350707917, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": -0.31402170641505756, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 30, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": -0.314022, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 30, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.05253586603338063, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.05253586603338063, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3284276277231135, "timing__setup__ws__corner:nom_ss_125C_4v50": -8.848625194136378, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -479.18264490437036, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -8.848625194136378, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 119, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -8.848625, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 82, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.022308822087754473, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.022308822087754473, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.29455716477453203, "timing__setup__ws__corner:nom_ff_n40C_5v50": 3.451378391884092, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 7, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.01938638193738142, "clock__skew__worst_setup": -0.06024036995296762, "timing__hold__ws": 0.29259523410107846, "timing__setup__ws": -9.227018521518177, "timing__hold__tns": 0, "timing__setup__tns": -513.240380278042, "timing__hold__wns": 0, "timing__setup__wns": -9.227018521518177, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 419, "timing__setup_r2r__ws": -9.227018, "timing__setup_r2r_vio__count": 317, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 1882, "design__instance__area__stdcell": 36532.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.467853, "design__instance__utilization__stdcell": 0.467853, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 17705744, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 44505.1, "design__violations": 0, "design__instance__count__setup_buffer": 8, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1284, "route__net__special": 2, "route__drc_errors__iter:1": 374, "route__wirelength__iter:1": 49483, "route__drc_errors__iter:2": 25, "route__wirelength__iter:2": 49102, "route__drc_errors__iter:3": 11, "route__wirelength__iter:3": 49025, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 49018, "route__drc_errors": 0, "route__wirelength": 49018, "route__vias": 8059, "route__vias__singlecut": 8059, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 522.17, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 13, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 13, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 13, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.02823713565116081, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.02823713565116081, "timing__hold__ws__corner:min_tt_025C_5v00": 0.650434502446321, "timing__setup__ws__corner:min_tt_025C_5v00": -0.1354481010134227, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": -0.2524451830141646, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": -0.1354481010134227, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 8, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": -0.135448, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 8, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 13, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.04777767205987122, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.04777767205987122, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3549464156393125, "timing__setup__ws__corner:min_ss_125C_4v50": -8.534517334412174, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -451.8993662735774, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -8.534517334412174, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 110, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -8.534517, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 82, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 13, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.01938638193738142, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.01938638193738142, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.29259523410107846, "timing__setup__ws__corner:min_ff_n40C_5v50": 3.5638941695414967, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 13, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.036683435105630505, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.036683435105630505, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6570472130126136, "timing__setup__ws__corner:max_tt_025C_5v00": -0.528931580172704, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": -10.404454481354303, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": -0.528931580172704, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 33, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": -0.528932, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 33, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 13, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.06024036995296762, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.06024036995296762, "timing__hold__ws__corner:max_ss_125C_4v50": 1.2953647410254843, "timing__setup__ws__corner:max_ss_125C_4v50": -9.227018521518177, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -513.240380278042, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -9.227018521518177, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 119, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -9.227018, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 82, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 13, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.025756952855155082, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.025756952855155082, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.29687902976274866, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.3114876222896816, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 13, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 13, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99823, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99961, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00176797, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00123736, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000378077, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00123736, "ir__voltage__worst": 5, "ir__drop__avg": 0.000395, "ir__drop__worst": 0.00177, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}