\hypertarget{group___a_d_c__channels}{}\doxysection{ADC channels}
\label{group___a_d_c__channels}\index{ADC channels@{ADC channels}}
Collaboration diagram for ADC channels\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga3c5075aee5af4eae02f1a72d6216199c}\label{group___a_d_c__channels_ga3c5075aee5af4eae02f1a72d6216199c}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+0}~0x00000000U
\item 
\mbox{\Hypertarget{group___a_d_c__channels_gaeb119201733a871c94971c51843ffaac}\label{group___a_d_c__channels_gaeb119201733a871c94971c51843ffaac}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+1}~((uint32\+\_\+t)(                                                                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_gad576132ebd78a3429be34f44e474c914}\label{group___a_d_c__channels_gad576132ebd78a3429be34f44e474c914}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+2}~((uint32\+\_\+t)(                                                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}                 ))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga56dba5d35f1f7bcad41e4f9a7da3b125}\label{group___a_d_c__channels_ga56dba5d35f1f7bcad41e4f9a7da3b125}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+3}~((uint32\+\_\+t)(                                                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga66f19737ad81a0a62eb97854d0e41a54}\label{group___a_d_c__channels_ga66f19737ad81a0a62eb97854d0e41a54}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+4}~((uint32\+\_\+t)(                                  \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}                                  ))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga716f2836f655c753c629de439ce50ecf}\label{group___a_d_c__channels_ga716f2836f655c753c629de439ce50ecf}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+5}~((uint32\+\_\+t)(                                  \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}                  $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga418f0223ea88773157638097391716a5}\label{group___a_d_c__channels_ga418f0223ea88773157638097391716a5}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+6}~((uint32\+\_\+t)(                                  \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}                 ))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga03b8138c2d87274f94ba675a7e18e666}\label{group___a_d_c__channels_ga03b8138c2d87274f94ba675a7e18e666}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+7}~((uint32\+\_\+t)(                                  \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_gab0917f6b66213f33f2e2ea8781df5aa9}\label{group___a_d_c__channels_gab0917f6b66213f33f2e2ea8781df5aa9}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+8}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}                                                   ))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga95f485ecc05187c3d475238a88beef1c}\label{group___a_d_c__channels_ga95f485ecc05187c3d475238a88beef1c}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+9}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}                                   $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_gaa55df8c97225d32b495959896897567c}\label{group___a_d_c__channels_gaa55df8c97225d32b495959896897567c}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+10}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}                  $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}                 ))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_gaf36361a33c07b04f8ab1d58d232bc434}\label{group___a_d_c__channels_gaf36361a33c07b04f8ab1d58d232bc434}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+11}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}                  $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0}\label{group___a_d_c__channels_gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+12}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}                                  ))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_gad7550270d90a1a12b00cd9f8ad9f1fc2}\label{group___a_d_c__channels_gad7550270d90a1a12b00cd9f8ad9f1fc2}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+13}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}                  $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga9caff32bcda5dd83f662bf398ab14d36}\label{group___a_d_c__channels_ga9caff32bcda5dd83f662bf398ab14d36}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+14}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}                 ))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga66f41aad197a6de160dd8958c90653a2}\label{group___a_d_c__channels_ga66f41aad197a6de160dd8958c90653a2}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+15}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga7892590f524e7356deb1e513bbc0cdaf}\label{group___a_d_c__channels_ga7892590f524e7356deb1e513bbc0cdaf}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+16}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}                                                                    ))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_gaf7760a480f79c62d19260291f8afb6e1}\label{group___a_d_c__channels_gaf7760a480f79c62d19260291f8afb6e1}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+17}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}                                                    $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga8f0da1e8fa8504c92a368f6eb8e229b3}\label{group___a_d_c__channels_ga8f0da1e8fa8504c92a368f6eb8e229b3}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+\+TEMPSENSOR}~ADC\+\_\+\+CHANNEL\+\_\+16  /$\ast$ ADC internal channel (no connection on device pin) $\ast$/
\item 
\mbox{\Hypertarget{group___a_d_c__channels_ga2647a044275a295693e8fb01db3172f9}\label{group___a_d_c__channels_ga2647a044275a295693e8fb01db3172f9}} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+\+VREFINT}~ADC\+\_\+\+CHANNEL\+\_\+17  /$\ast$ ADC internal channel (no connection on device pin) $\ast$/
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
