<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000')">rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.60</td>
<td class="s10 cl rt"><a href="mod1046.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1046.html#Toggle" > 74.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_77024"  onclick="showContent('inst_tag_77024')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb.Aap_0</a></td>
<td class="s8 cl rt"> 88.10</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77024_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77024_Toggle" > 64.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77024_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_77018"  onclick="showContent('inst_tag_77018')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb.Aap_0</a></td>
<td class="s8 cl rt"> 88.38</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77018_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77018_Toggle" > 65.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77018_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_77020"  onclick="showContent('inst_tag_77020')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb.Aap_0</a></td>
<td class="s8 cl rt"> 88.38</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77020_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77020_Toggle" > 65.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77020_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_77023"  onclick="showContent('inst_tag_77023')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb.Aap</a></td>
<td class="s8 cl rt"> 88.38</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77023_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77023_Toggle" > 65.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77023_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_77017"  onclick="showContent('inst_tag_77017')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb.Aap</a></td>
<td class="s8 cl rt"> 88.52</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77017_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77017_Toggle" > 65.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77017_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_77019"  onclick="showContent('inst_tag_77019')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb.Aap</a></td>
<td class="s8 cl rt"> 88.52</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77019_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77019_Toggle" > 65.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77019_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_77022"  onclick="showContent('inst_tag_77022')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb.Aap_0</a></td>
<td class="s9 cl rt"> 91.32</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77022_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1046.html#inst_tag_77022_Toggle" > 73.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77022_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_77021"  onclick="showContent('inst_tag_77021')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb.Aap</a></td>
<td class="s9 cl rt"> 91.60</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77021_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1046.html#inst_tag_77021_Toggle" > 74.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77021_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_77024'>
<hr>
<a name="inst_tag_77024"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_77024" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb.Aap_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.10</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77024_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77024_Toggle" > 64.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77024_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.10</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 73.05</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2443.html#inst_tag_245027" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_77018'>
<hr>
<a name="inst_tag_77018"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_77018" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb.Aap_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.38</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77018_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77018_Toggle" > 65.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77018_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.38</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.13</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 73.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2443.html#inst_tag_245024" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_77020'>
<hr>
<a name="inst_tag_77020"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_77020" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb.Aap_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.38</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77020_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77020_Toggle" > 65.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77020_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.38</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.13</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 73.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2443.html#inst_tag_245025" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_77023'>
<hr>
<a name="inst_tag_77023"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_77023" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb.Aap</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.38</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77023_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77023_Toggle" > 65.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77023_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.38</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.13</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 73.05</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2443.html#inst_tag_245027" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_77017'>
<hr>
<a name="inst_tag_77017"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_77017" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb.Aap</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.52</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77017_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77017_Toggle" > 65.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77017_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.52</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 73.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2443.html#inst_tag_245024" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_77019'>
<hr>
<a name="inst_tag_77019"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_77019" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb.Aap</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.52</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77019_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1046.html#inst_tag_77019_Toggle" > 65.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77019_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.52</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 73.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2443.html#inst_tag_245025" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_77022'>
<hr>
<a name="inst_tag_77022"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_77022" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb.Aap_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.32</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77022_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1046.html#inst_tag_77022_Toggle" > 73.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77022_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.95</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.43</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 77.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2443.html#inst_tag_245026" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_77021'>
<hr>
<a name="inst_tag_77021"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_77021" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb.Aap</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.60</td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77021_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1046.html#inst_tag_77021_Toggle" > 74.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1046.html#inst_tag_77021_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.60</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.43</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 77.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2443.html#inst_tag_245026" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1046.html" >rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269977</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269986</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269993</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270000</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270007</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270021</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270028</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270042</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
269976                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269977     1/1          		if ( ! Sys_Clk_RstN )
269978     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
269979     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
269980                  	assign Sys_Pwr_Idle = ~ TxVld;
269981                  	assign Sys_Pwr_WakeUp = 1'b0;
269982                  	assign RxInt_0 = Rx_0;
269983                  	assign CeVld = RxVld;
269984                  	assign Tx_0 = u_7c15;
269985                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269986     1/1          		if ( ! Sys_Clk_RstN )
269987     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
269988     1/1          		else if ( CeVld &amp; RxRdy )
269989     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
269990                  	assign RxInt_1 = Rx_1;
269991                  	assign Tx_1 = u_8549;
269992                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269993     1/1          		if ( ! Sys_Clk_RstN )
269994     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
269995     1/1          		else if ( CeVld &amp; RxRdy )
269996     1/1          			u_8549 &lt;= #1.0 ( RxInt_1 );
                        MISSING_ELSE
269997                  	assign RxInt_10 = Rx_10;
269998                  	assign Tx_10 = u_f0bb;
269999                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270000     1/1          		if ( ! Sys_Clk_RstN )
270001     1/1          			u_f0bb &lt;= #1.0 ( 3'b0 );
270002     1/1          		else if ( CeVld &amp; RxRdy )
270003     1/1          			u_f0bb &lt;= #1.0 ( RxInt_10 );
                        MISSING_ELSE
270004                  	assign RxInt_2 = Rx_2;
270005                  	assign Tx_2 = u_79a6;
270006                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270007     1/1          		if ( ! Sys_Clk_RstN )
270008     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
270009     1/1          		else if ( CeVld &amp; RxRdy )
270010     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
270011                  	assign RxInt_3 = Rx_3;
270012                  	assign Tx_3 = u_9e8e;
270013                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270014     1/1          		if ( ! Sys_Clk_RstN )
270015     1/1          			u_9e8e &lt;= #1.0 ( 4'b0 );
270016     1/1          		else if ( CeVld &amp; RxRdy )
270017     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
270018                  	assign RxInt_4 = Rx_4;
270019                  	assign Tx_4 = u_d68f;
270020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270021     1/1          		if ( ! Sys_Clk_RstN )
270022     1/1          			u_d68f &lt;= #1.0 ( 4'b0 );
270023     1/1          		else if ( CeVld &amp; RxRdy )
270024     1/1          			u_d68f &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
270025                  	assign RxInt_5 = Rx_5;
270026                  	assign Tx_5 = u_c560;
270027                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270028     1/1          		if ( ! Sys_Clk_RstN )
270029     1/1          			u_c560 &lt;= #1.0 ( 1'b0 );
270030     1/1          		else if ( CeVld &amp; RxRdy )
270031     1/1          			u_c560 &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
270032                  	assign RxInt_6 = Rx_6;
270033                  	assign Tx_6 = u_1cbd;
270034                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270035     1/1          		if ( ! Sys_Clk_RstN )
270036     1/1          			u_1cbd &lt;= #1.0 ( 3'b0 );
270037     1/1          		else if ( CeVld &amp; RxRdy )
270038     1/1          			u_1cbd &lt;= #1.0 ( RxInt_6 );
                        MISSING_ELSE
270039                  	// synopsys translate_off
270040                  	// synthesis translate_off
270041                  	always @( posedge Sys_Clk )
270042     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270043     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
270044     <font color = "grey">unreachable  </font>				dontStop = 0;
270045     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270046     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270047     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
270048     <font color = "grey">unreachable  </font>					$stop;
270049                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270050                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1046.html" >rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">178</td>
<td class="rt">74.79 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">90</td>
<td class="rt">75.63 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">88</td>
<td class="rt">73.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">238</td>
<td class="rt">178</td>
<td class="rt">74.79 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">90</td>
<td class="rt">75.63 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">88</td>
<td class="rt">73.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[31:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1046.html" >rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269986</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269993</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270000</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270007</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270028</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269977     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269978     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
269979     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269986     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269987     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
269988     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269989     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269993     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269994     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
269995     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269996     			u_8549 <= #1.0 ( RxInt_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270000     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270001     			u_f0bb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270002     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270003     			u_f0bb <= #1.0 ( RxInt_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270007     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270008     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270009     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270010     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270014     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270015     			u_9e8e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270016     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270017     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270022     			u_d68f <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270023     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270024     			u_d68f <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270028     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270029     			u_c560 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
270030     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270031     			u_c560 <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270035     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270036     			u_1cbd <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270037     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270038     			u_1cbd <= #1.0 ( RxInt_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_77024'>
<a name="inst_tag_77024_Line"></a>
<b>Line Coverage for Instance : <a href="mod1046.html#inst_tag_77024" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269977</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269986</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269993</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270000</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270007</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270021</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270028</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270042</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
269976                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269977     1/1          		if ( ! Sys_Clk_RstN )
269978     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
269979     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
269980                  	assign Sys_Pwr_Idle = ~ TxVld;
269981                  	assign Sys_Pwr_WakeUp = 1'b0;
269982                  	assign RxInt_0 = Rx_0;
269983                  	assign CeVld = RxVld;
269984                  	assign Tx_0 = u_7c15;
269985                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269986     1/1          		if ( ! Sys_Clk_RstN )
269987     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
269988     1/1          		else if ( CeVld &amp; RxRdy )
269989     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
269990                  	assign RxInt_1 = Rx_1;
269991                  	assign Tx_1 = u_8549;
269992                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269993     1/1          		if ( ! Sys_Clk_RstN )
269994     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
269995     1/1          		else if ( CeVld &amp; RxRdy )
269996     1/1          			u_8549 &lt;= #1.0 ( RxInt_1 );
                        MISSING_ELSE
269997                  	assign RxInt_10 = Rx_10;
269998                  	assign Tx_10 = u_f0bb;
269999                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270000     1/1          		if ( ! Sys_Clk_RstN )
270001     1/1          			u_f0bb &lt;= #1.0 ( 3'b0 );
270002     1/1          		else if ( CeVld &amp; RxRdy )
270003     1/1          			u_f0bb &lt;= #1.0 ( RxInt_10 );
                        MISSING_ELSE
270004                  	assign RxInt_2 = Rx_2;
270005                  	assign Tx_2 = u_79a6;
270006                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270007     1/1          		if ( ! Sys_Clk_RstN )
270008     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
270009     1/1          		else if ( CeVld &amp; RxRdy )
270010     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
270011                  	assign RxInt_3 = Rx_3;
270012                  	assign Tx_3 = u_9e8e;
270013                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270014     1/1          		if ( ! Sys_Clk_RstN )
270015     1/1          			u_9e8e &lt;= #1.0 ( 4'b0 );
270016     1/1          		else if ( CeVld &amp; RxRdy )
270017     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
270018                  	assign RxInt_4 = Rx_4;
270019                  	assign Tx_4 = u_d68f;
270020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270021     1/1          		if ( ! Sys_Clk_RstN )
270022     1/1          			u_d68f &lt;= #1.0 ( 4'b0 );
270023     1/1          		else if ( CeVld &amp; RxRdy )
270024     1/1          			u_d68f &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
270025                  	assign RxInt_5 = Rx_5;
270026                  	assign Tx_5 = u_c560;
270027                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270028     1/1          		if ( ! Sys_Clk_RstN )
270029     1/1          			u_c560 &lt;= #1.0 ( 1'b0 );
270030     1/1          		else if ( CeVld &amp; RxRdy )
270031     1/1          			u_c560 &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
270032                  	assign RxInt_6 = Rx_6;
270033                  	assign Tx_6 = u_1cbd;
270034                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270035     1/1          		if ( ! Sys_Clk_RstN )
270036     1/1          			u_1cbd &lt;= #1.0 ( 3'b0 );
270037     1/1          		else if ( CeVld &amp; RxRdy )
270038     1/1          			u_1cbd &lt;= #1.0 ( RxInt_6 );
                        MISSING_ELSE
270039                  	// synopsys translate_off
270040                  	// synthesis translate_off
270041                  	always @( posedge Sys_Clk )
270042     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270043     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
270044     <font color = "grey">unreachable  </font>				dontStop = 0;
270045     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270046     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270047     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
270048     <font color = "grey">unreachable  </font>					$stop;
270049                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270050                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_77024_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1046.html#inst_tag_77024" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">17</td>
<td class="rt">58.62 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">153</td>
<td class="rt">64.29 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">78</td>
<td class="rt">65.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">75</td>
<td class="rt">63.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">17</td>
<td class="rt">58.62 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">238</td>
<td class="rt">153</td>
<td class="rt">64.29 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">78</td>
<td class="rt">65.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">75</td>
<td class="rt">63.03 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_77024_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1046.html#inst_tag_77024" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269986</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269993</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270000</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270007</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270028</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269977     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269978     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
269979     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269986     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269987     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
269988     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269989     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269993     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269994     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
269995     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269996     			u_8549 <= #1.0 ( RxInt_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270000     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270001     			u_f0bb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270002     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270003     			u_f0bb <= #1.0 ( RxInt_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270007     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270008     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270009     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270010     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270014     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270015     			u_9e8e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270016     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270017     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270022     			u_d68f <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270023     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270024     			u_d68f <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270028     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270029     			u_c560 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
270030     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270031     			u_c560 <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270035     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270036     			u_1cbd <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270037     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270038     			u_1cbd <= #1.0 ( RxInt_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_77018'>
<a name="inst_tag_77018_Line"></a>
<b>Line Coverage for Instance : <a href="mod1046.html#inst_tag_77018" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269977</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269986</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269993</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270000</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270007</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270021</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270028</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270042</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
269976                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269977     1/1          		if ( ! Sys_Clk_RstN )
269978     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
269979     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
269980                  	assign Sys_Pwr_Idle = ~ TxVld;
269981                  	assign Sys_Pwr_WakeUp = 1'b0;
269982                  	assign RxInt_0 = Rx_0;
269983                  	assign CeVld = RxVld;
269984                  	assign Tx_0 = u_7c15;
269985                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269986     1/1          		if ( ! Sys_Clk_RstN )
269987     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
269988     1/1          		else if ( CeVld &amp; RxRdy )
269989     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
269990                  	assign RxInt_1 = Rx_1;
269991                  	assign Tx_1 = u_8549;
269992                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269993     1/1          		if ( ! Sys_Clk_RstN )
269994     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
269995     1/1          		else if ( CeVld &amp; RxRdy )
269996     1/1          			u_8549 &lt;= #1.0 ( RxInt_1 );
                        MISSING_ELSE
269997                  	assign RxInt_10 = Rx_10;
269998                  	assign Tx_10 = u_f0bb;
269999                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270000     1/1          		if ( ! Sys_Clk_RstN )
270001     1/1          			u_f0bb &lt;= #1.0 ( 3'b0 );
270002     1/1          		else if ( CeVld &amp; RxRdy )
270003     1/1          			u_f0bb &lt;= #1.0 ( RxInt_10 );
                        MISSING_ELSE
270004                  	assign RxInt_2 = Rx_2;
270005                  	assign Tx_2 = u_79a6;
270006                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270007     1/1          		if ( ! Sys_Clk_RstN )
270008     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
270009     1/1          		else if ( CeVld &amp; RxRdy )
270010     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
270011                  	assign RxInt_3 = Rx_3;
270012                  	assign Tx_3 = u_9e8e;
270013                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270014     1/1          		if ( ! Sys_Clk_RstN )
270015     1/1          			u_9e8e &lt;= #1.0 ( 4'b0 );
270016     1/1          		else if ( CeVld &amp; RxRdy )
270017     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
270018                  	assign RxInt_4 = Rx_4;
270019                  	assign Tx_4 = u_d68f;
270020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270021     1/1          		if ( ! Sys_Clk_RstN )
270022     1/1          			u_d68f &lt;= #1.0 ( 4'b0 );
270023     1/1          		else if ( CeVld &amp; RxRdy )
270024     1/1          			u_d68f &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
270025                  	assign RxInt_5 = Rx_5;
270026                  	assign Tx_5 = u_c560;
270027                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270028     1/1          		if ( ! Sys_Clk_RstN )
270029     1/1          			u_c560 &lt;= #1.0 ( 1'b0 );
270030     1/1          		else if ( CeVld &amp; RxRdy )
270031     1/1          			u_c560 &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
270032                  	assign RxInt_6 = Rx_6;
270033                  	assign Tx_6 = u_1cbd;
270034                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270035     1/1          		if ( ! Sys_Clk_RstN )
270036     1/1          			u_1cbd &lt;= #1.0 ( 3'b0 );
270037     1/1          		else if ( CeVld &amp; RxRdy )
270038     1/1          			u_1cbd &lt;= #1.0 ( RxInt_6 );
                        MISSING_ELSE
270039                  	// synopsys translate_off
270040                  	// synthesis translate_off
270041                  	always @( posedge Sys_Clk )
270042     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270043     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
270044     <font color = "grey">unreachable  </font>				dontStop = 0;
270045     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270046     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270047     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
270048     <font color = "grey">unreachable  </font>					$stop;
270049                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270050                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_77018_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1046.html#inst_tag_77018" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">155</td>
<td class="rt">65.13 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">78</td>
<td class="rt">65.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">77</td>
<td class="rt">64.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">238</td>
<td class="rt">155</td>
<td class="rt">65.13 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">78</td>
<td class="rt">65.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">77</td>
<td class="rt">64.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_77018_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1046.html#inst_tag_77018" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269986</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269993</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270000</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270007</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270028</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269977     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269978     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
269979     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269986     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269987     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
269988     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269989     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269993     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269994     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
269995     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269996     			u_8549 <= #1.0 ( RxInt_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270000     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270001     			u_f0bb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270002     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270003     			u_f0bb <= #1.0 ( RxInt_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270007     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270008     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270009     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270010     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270014     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270015     			u_9e8e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270016     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270017     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270022     			u_d68f <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270023     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270024     			u_d68f <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270028     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270029     			u_c560 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
270030     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270031     			u_c560 <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270035     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270036     			u_1cbd <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270037     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270038     			u_1cbd <= #1.0 ( RxInt_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_77020'>
<a name="inst_tag_77020_Line"></a>
<b>Line Coverage for Instance : <a href="mod1046.html#inst_tag_77020" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269977</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269986</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269993</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270000</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270007</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270021</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270028</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270042</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
269976                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269977     1/1          		if ( ! Sys_Clk_RstN )
269978     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
269979     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
269980                  	assign Sys_Pwr_Idle = ~ TxVld;
269981                  	assign Sys_Pwr_WakeUp = 1'b0;
269982                  	assign RxInt_0 = Rx_0;
269983                  	assign CeVld = RxVld;
269984                  	assign Tx_0 = u_7c15;
269985                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269986     1/1          		if ( ! Sys_Clk_RstN )
269987     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
269988     1/1          		else if ( CeVld &amp; RxRdy )
269989     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
269990                  	assign RxInt_1 = Rx_1;
269991                  	assign Tx_1 = u_8549;
269992                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269993     1/1          		if ( ! Sys_Clk_RstN )
269994     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
269995     1/1          		else if ( CeVld &amp; RxRdy )
269996     1/1          			u_8549 &lt;= #1.0 ( RxInt_1 );
                        MISSING_ELSE
269997                  	assign RxInt_10 = Rx_10;
269998                  	assign Tx_10 = u_f0bb;
269999                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270000     1/1          		if ( ! Sys_Clk_RstN )
270001     1/1          			u_f0bb &lt;= #1.0 ( 3'b0 );
270002     1/1          		else if ( CeVld &amp; RxRdy )
270003     1/1          			u_f0bb &lt;= #1.0 ( RxInt_10 );
                        MISSING_ELSE
270004                  	assign RxInt_2 = Rx_2;
270005                  	assign Tx_2 = u_79a6;
270006                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270007     1/1          		if ( ! Sys_Clk_RstN )
270008     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
270009     1/1          		else if ( CeVld &amp; RxRdy )
270010     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
270011                  	assign RxInt_3 = Rx_3;
270012                  	assign Tx_3 = u_9e8e;
270013                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270014     1/1          		if ( ! Sys_Clk_RstN )
270015     1/1          			u_9e8e &lt;= #1.0 ( 4'b0 );
270016     1/1          		else if ( CeVld &amp; RxRdy )
270017     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
270018                  	assign RxInt_4 = Rx_4;
270019                  	assign Tx_4 = u_d68f;
270020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270021     1/1          		if ( ! Sys_Clk_RstN )
270022     1/1          			u_d68f &lt;= #1.0 ( 4'b0 );
270023     1/1          		else if ( CeVld &amp; RxRdy )
270024     1/1          			u_d68f &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
270025                  	assign RxInt_5 = Rx_5;
270026                  	assign Tx_5 = u_c560;
270027                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270028     1/1          		if ( ! Sys_Clk_RstN )
270029     1/1          			u_c560 &lt;= #1.0 ( 1'b0 );
270030     1/1          		else if ( CeVld &amp; RxRdy )
270031     1/1          			u_c560 &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
270032                  	assign RxInt_6 = Rx_6;
270033                  	assign Tx_6 = u_1cbd;
270034                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270035     1/1          		if ( ! Sys_Clk_RstN )
270036     1/1          			u_1cbd &lt;= #1.0 ( 3'b0 );
270037     1/1          		else if ( CeVld &amp; RxRdy )
270038     1/1          			u_1cbd &lt;= #1.0 ( RxInt_6 );
                        MISSING_ELSE
270039                  	// synopsys translate_off
270040                  	// synthesis translate_off
270041                  	always @( posedge Sys_Clk )
270042     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270043     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
270044     <font color = "grey">unreachable  </font>				dontStop = 0;
270045     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270046     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270047     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
270048     <font color = "grey">unreachable  </font>					$stop;
270049                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270050                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_77020_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1046.html#inst_tag_77020" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">155</td>
<td class="rt">65.13 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">78</td>
<td class="rt">65.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">77</td>
<td class="rt">64.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">238</td>
<td class="rt">155</td>
<td class="rt">65.13 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">78</td>
<td class="rt">65.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">77</td>
<td class="rt">64.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_77020_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1046.html#inst_tag_77020" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269986</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269993</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270000</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270007</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270028</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269977     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269978     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
269979     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269986     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269987     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
269988     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269989     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269993     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269994     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
269995     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269996     			u_8549 <= #1.0 ( RxInt_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270000     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270001     			u_f0bb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270002     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270003     			u_f0bb <= #1.0 ( RxInt_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270007     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270008     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270009     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270010     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270014     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270015     			u_9e8e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270016     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270017     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270022     			u_d68f <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270023     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270024     			u_d68f <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270028     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270029     			u_c560 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
270030     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270031     			u_c560 <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270035     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270036     			u_1cbd <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270037     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270038     			u_1cbd <= #1.0 ( RxInt_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_77023'>
<a name="inst_tag_77023_Line"></a>
<b>Line Coverage for Instance : <a href="mod1046.html#inst_tag_77023" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269977</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269986</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269993</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270000</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270007</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270021</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270028</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270042</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
269976                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269977     1/1          		if ( ! Sys_Clk_RstN )
269978     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
269979     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
269980                  	assign Sys_Pwr_Idle = ~ TxVld;
269981                  	assign Sys_Pwr_WakeUp = 1'b0;
269982                  	assign RxInt_0 = Rx_0;
269983                  	assign CeVld = RxVld;
269984                  	assign Tx_0 = u_7c15;
269985                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269986     1/1          		if ( ! Sys_Clk_RstN )
269987     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
269988     1/1          		else if ( CeVld &amp; RxRdy )
269989     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
269990                  	assign RxInt_1 = Rx_1;
269991                  	assign Tx_1 = u_8549;
269992                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269993     1/1          		if ( ! Sys_Clk_RstN )
269994     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
269995     1/1          		else if ( CeVld &amp; RxRdy )
269996     1/1          			u_8549 &lt;= #1.0 ( RxInt_1 );
                        MISSING_ELSE
269997                  	assign RxInt_10 = Rx_10;
269998                  	assign Tx_10 = u_f0bb;
269999                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270000     1/1          		if ( ! Sys_Clk_RstN )
270001     1/1          			u_f0bb &lt;= #1.0 ( 3'b0 );
270002     1/1          		else if ( CeVld &amp; RxRdy )
270003     1/1          			u_f0bb &lt;= #1.0 ( RxInt_10 );
                        MISSING_ELSE
270004                  	assign RxInt_2 = Rx_2;
270005                  	assign Tx_2 = u_79a6;
270006                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270007     1/1          		if ( ! Sys_Clk_RstN )
270008     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
270009     1/1          		else if ( CeVld &amp; RxRdy )
270010     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
270011                  	assign RxInt_3 = Rx_3;
270012                  	assign Tx_3 = u_9e8e;
270013                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270014     1/1          		if ( ! Sys_Clk_RstN )
270015     1/1          			u_9e8e &lt;= #1.0 ( 4'b0 );
270016     1/1          		else if ( CeVld &amp; RxRdy )
270017     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
270018                  	assign RxInt_4 = Rx_4;
270019                  	assign Tx_4 = u_d68f;
270020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270021     1/1          		if ( ! Sys_Clk_RstN )
270022     1/1          			u_d68f &lt;= #1.0 ( 4'b0 );
270023     1/1          		else if ( CeVld &amp; RxRdy )
270024     1/1          			u_d68f &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
270025                  	assign RxInt_5 = Rx_5;
270026                  	assign Tx_5 = u_c560;
270027                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270028     1/1          		if ( ! Sys_Clk_RstN )
270029     1/1          			u_c560 &lt;= #1.0 ( 1'b0 );
270030     1/1          		else if ( CeVld &amp; RxRdy )
270031     1/1          			u_c560 &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
270032                  	assign RxInt_6 = Rx_6;
270033                  	assign Tx_6 = u_1cbd;
270034                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270035     1/1          		if ( ! Sys_Clk_RstN )
270036     1/1          			u_1cbd &lt;= #1.0 ( 3'b0 );
270037     1/1          		else if ( CeVld &amp; RxRdy )
270038     1/1          			u_1cbd &lt;= #1.0 ( RxInt_6 );
                        MISSING_ELSE
270039                  	// synopsys translate_off
270040                  	// synthesis translate_off
270041                  	always @( posedge Sys_Clk )
270042     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270043     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
270044     <font color = "grey">unreachable  </font>				dontStop = 0;
270045     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270046     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270047     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
270048     <font color = "grey">unreachable  </font>					$stop;
270049                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270050                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_77023_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1046.html#inst_tag_77023" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">17</td>
<td class="rt">58.62 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">155</td>
<td class="rt">65.13 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">79</td>
<td class="rt">66.39 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">76</td>
<td class="rt">63.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">17</td>
<td class="rt">58.62 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">238</td>
<td class="rt">155</td>
<td class="rt">65.13 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">79</td>
<td class="rt">66.39 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">76</td>
<td class="rt">63.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_77023_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1046.html#inst_tag_77023" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269986</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269993</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270000</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270007</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270028</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269977     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269978     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
269979     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269986     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269987     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
269988     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269989     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269993     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269994     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
269995     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269996     			u_8549 <= #1.0 ( RxInt_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270000     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270001     			u_f0bb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270002     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270003     			u_f0bb <= #1.0 ( RxInt_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270007     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270008     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270009     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270010     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270014     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270015     			u_9e8e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270016     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270017     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270022     			u_d68f <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270023     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270024     			u_d68f <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270028     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270029     			u_c560 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
270030     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270031     			u_c560 <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270035     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270036     			u_1cbd <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270037     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270038     			u_1cbd <= #1.0 ( RxInt_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_77017'>
<a name="inst_tag_77017_Line"></a>
<b>Line Coverage for Instance : <a href="mod1046.html#inst_tag_77017" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269977</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269986</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269993</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270000</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270007</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270021</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270028</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270042</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
269976                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269977     1/1          		if ( ! Sys_Clk_RstN )
269978     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
269979     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
269980                  	assign Sys_Pwr_Idle = ~ TxVld;
269981                  	assign Sys_Pwr_WakeUp = 1'b0;
269982                  	assign RxInt_0 = Rx_0;
269983                  	assign CeVld = RxVld;
269984                  	assign Tx_0 = u_7c15;
269985                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269986     1/1          		if ( ! Sys_Clk_RstN )
269987     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
269988     1/1          		else if ( CeVld &amp; RxRdy )
269989     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
269990                  	assign RxInt_1 = Rx_1;
269991                  	assign Tx_1 = u_8549;
269992                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269993     1/1          		if ( ! Sys_Clk_RstN )
269994     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
269995     1/1          		else if ( CeVld &amp; RxRdy )
269996     1/1          			u_8549 &lt;= #1.0 ( RxInt_1 );
                        MISSING_ELSE
269997                  	assign RxInt_10 = Rx_10;
269998                  	assign Tx_10 = u_f0bb;
269999                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270000     1/1          		if ( ! Sys_Clk_RstN )
270001     1/1          			u_f0bb &lt;= #1.0 ( 3'b0 );
270002     1/1          		else if ( CeVld &amp; RxRdy )
270003     1/1          			u_f0bb &lt;= #1.0 ( RxInt_10 );
                        MISSING_ELSE
270004                  	assign RxInt_2 = Rx_2;
270005                  	assign Tx_2 = u_79a6;
270006                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270007     1/1          		if ( ! Sys_Clk_RstN )
270008     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
270009     1/1          		else if ( CeVld &amp; RxRdy )
270010     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
270011                  	assign RxInt_3 = Rx_3;
270012                  	assign Tx_3 = u_9e8e;
270013                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270014     1/1          		if ( ! Sys_Clk_RstN )
270015     1/1          			u_9e8e &lt;= #1.0 ( 4'b0 );
270016     1/1          		else if ( CeVld &amp; RxRdy )
270017     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
270018                  	assign RxInt_4 = Rx_4;
270019                  	assign Tx_4 = u_d68f;
270020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270021     1/1          		if ( ! Sys_Clk_RstN )
270022     1/1          			u_d68f &lt;= #1.0 ( 4'b0 );
270023     1/1          		else if ( CeVld &amp; RxRdy )
270024     1/1          			u_d68f &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
270025                  	assign RxInt_5 = Rx_5;
270026                  	assign Tx_5 = u_c560;
270027                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270028     1/1          		if ( ! Sys_Clk_RstN )
270029     1/1          			u_c560 &lt;= #1.0 ( 1'b0 );
270030     1/1          		else if ( CeVld &amp; RxRdy )
270031     1/1          			u_c560 &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
270032                  	assign RxInt_6 = Rx_6;
270033                  	assign Tx_6 = u_1cbd;
270034                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270035     1/1          		if ( ! Sys_Clk_RstN )
270036     1/1          			u_1cbd &lt;= #1.0 ( 3'b0 );
270037     1/1          		else if ( CeVld &amp; RxRdy )
270038     1/1          			u_1cbd &lt;= #1.0 ( RxInt_6 );
                        MISSING_ELSE
270039                  	// synopsys translate_off
270040                  	// synthesis translate_off
270041                  	always @( posedge Sys_Clk )
270042     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270043     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
270044     <font color = "grey">unreachable  </font>				dontStop = 0;
270045     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270046     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270047     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
270048     <font color = "grey">unreachable  </font>					$stop;
270049                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270050                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_77017_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1046.html#inst_tag_77017" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">156</td>
<td class="rt">65.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">79</td>
<td class="rt">66.39 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">77</td>
<td class="rt">64.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">238</td>
<td class="rt">156</td>
<td class="rt">65.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">79</td>
<td class="rt">66.39 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">77</td>
<td class="rt">64.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_77017_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1046.html#inst_tag_77017" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269986</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269993</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270000</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270007</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270028</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269977     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269978     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
269979     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269986     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269987     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
269988     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269989     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269993     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269994     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
269995     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269996     			u_8549 <= #1.0 ( RxInt_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270000     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270001     			u_f0bb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270002     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270003     			u_f0bb <= #1.0 ( RxInt_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270007     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270008     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270009     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270010     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270014     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270015     			u_9e8e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270016     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270017     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270022     			u_d68f <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270023     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270024     			u_d68f <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270028     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270029     			u_c560 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
270030     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270031     			u_c560 <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270035     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270036     			u_1cbd <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270037     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270038     			u_1cbd <= #1.0 ( RxInt_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_77019'>
<a name="inst_tag_77019_Line"></a>
<b>Line Coverage for Instance : <a href="mod1046.html#inst_tag_77019" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269977</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269986</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269993</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270000</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270007</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270021</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270028</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270042</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
269976                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269977     1/1          		if ( ! Sys_Clk_RstN )
269978     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
269979     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
269980                  	assign Sys_Pwr_Idle = ~ TxVld;
269981                  	assign Sys_Pwr_WakeUp = 1'b0;
269982                  	assign RxInt_0 = Rx_0;
269983                  	assign CeVld = RxVld;
269984                  	assign Tx_0 = u_7c15;
269985                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269986     1/1          		if ( ! Sys_Clk_RstN )
269987     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
269988     1/1          		else if ( CeVld &amp; RxRdy )
269989     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
269990                  	assign RxInt_1 = Rx_1;
269991                  	assign Tx_1 = u_8549;
269992                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269993     1/1          		if ( ! Sys_Clk_RstN )
269994     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
269995     1/1          		else if ( CeVld &amp; RxRdy )
269996     1/1          			u_8549 &lt;= #1.0 ( RxInt_1 );
                        MISSING_ELSE
269997                  	assign RxInt_10 = Rx_10;
269998                  	assign Tx_10 = u_f0bb;
269999                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270000     1/1          		if ( ! Sys_Clk_RstN )
270001     1/1          			u_f0bb &lt;= #1.0 ( 3'b0 );
270002     1/1          		else if ( CeVld &amp; RxRdy )
270003     1/1          			u_f0bb &lt;= #1.0 ( RxInt_10 );
                        MISSING_ELSE
270004                  	assign RxInt_2 = Rx_2;
270005                  	assign Tx_2 = u_79a6;
270006                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270007     1/1          		if ( ! Sys_Clk_RstN )
270008     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
270009     1/1          		else if ( CeVld &amp; RxRdy )
270010     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
270011                  	assign RxInt_3 = Rx_3;
270012                  	assign Tx_3 = u_9e8e;
270013                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270014     1/1          		if ( ! Sys_Clk_RstN )
270015     1/1          			u_9e8e &lt;= #1.0 ( 4'b0 );
270016     1/1          		else if ( CeVld &amp; RxRdy )
270017     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
270018                  	assign RxInt_4 = Rx_4;
270019                  	assign Tx_4 = u_d68f;
270020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270021     1/1          		if ( ! Sys_Clk_RstN )
270022     1/1          			u_d68f &lt;= #1.0 ( 4'b0 );
270023     1/1          		else if ( CeVld &amp; RxRdy )
270024     1/1          			u_d68f &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
270025                  	assign RxInt_5 = Rx_5;
270026                  	assign Tx_5 = u_c560;
270027                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270028     1/1          		if ( ! Sys_Clk_RstN )
270029     1/1          			u_c560 &lt;= #1.0 ( 1'b0 );
270030     1/1          		else if ( CeVld &amp; RxRdy )
270031     1/1          			u_c560 &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
270032                  	assign RxInt_6 = Rx_6;
270033                  	assign Tx_6 = u_1cbd;
270034                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270035     1/1          		if ( ! Sys_Clk_RstN )
270036     1/1          			u_1cbd &lt;= #1.0 ( 3'b0 );
270037     1/1          		else if ( CeVld &amp; RxRdy )
270038     1/1          			u_1cbd &lt;= #1.0 ( RxInt_6 );
                        MISSING_ELSE
270039                  	// synopsys translate_off
270040                  	// synthesis translate_off
270041                  	always @( posedge Sys_Clk )
270042     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270043     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
270044     <font color = "grey">unreachable  </font>				dontStop = 0;
270045     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270046     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270047     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
270048     <font color = "grey">unreachable  </font>					$stop;
270049                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270050                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_77019_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1046.html#inst_tag_77019" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">156</td>
<td class="rt">65.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">79</td>
<td class="rt">66.39 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">77</td>
<td class="rt">64.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">238</td>
<td class="rt">156</td>
<td class="rt">65.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">79</td>
<td class="rt">66.39 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">77</td>
<td class="rt">64.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_77019_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1046.html#inst_tag_77019" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269986</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269993</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270000</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270007</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270028</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269977     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269978     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
269979     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269986     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269987     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
269988     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269989     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269993     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269994     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
269995     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269996     			u_8549 <= #1.0 ( RxInt_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270000     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270001     			u_f0bb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270002     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270003     			u_f0bb <= #1.0 ( RxInt_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270007     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270008     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270009     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270010     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270014     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270015     			u_9e8e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270016     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270017     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270022     			u_d68f <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270023     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270024     			u_d68f <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270028     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270029     			u_c560 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
270030     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270031     			u_c560 <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270035     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270036     			u_1cbd <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270037     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270038     			u_1cbd <= #1.0 ( RxInt_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_77022'>
<a name="inst_tag_77022_Line"></a>
<b>Line Coverage for Instance : <a href="mod1046.html#inst_tag_77022" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269977</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269986</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269993</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270000</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270007</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270021</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270028</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270042</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
269976                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269977     1/1          		if ( ! Sys_Clk_RstN )
269978     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
269979     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
269980                  	assign Sys_Pwr_Idle = ~ TxVld;
269981                  	assign Sys_Pwr_WakeUp = 1'b0;
269982                  	assign RxInt_0 = Rx_0;
269983                  	assign CeVld = RxVld;
269984                  	assign Tx_0 = u_7c15;
269985                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269986     1/1          		if ( ! Sys_Clk_RstN )
269987     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
269988     1/1          		else if ( CeVld &amp; RxRdy )
269989     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
269990                  	assign RxInt_1 = Rx_1;
269991                  	assign Tx_1 = u_8549;
269992                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269993     1/1          		if ( ! Sys_Clk_RstN )
269994     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
269995     1/1          		else if ( CeVld &amp; RxRdy )
269996     1/1          			u_8549 &lt;= #1.0 ( RxInt_1 );
                        MISSING_ELSE
269997                  	assign RxInt_10 = Rx_10;
269998                  	assign Tx_10 = u_f0bb;
269999                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270000     1/1          		if ( ! Sys_Clk_RstN )
270001     1/1          			u_f0bb &lt;= #1.0 ( 3'b0 );
270002     1/1          		else if ( CeVld &amp; RxRdy )
270003     1/1          			u_f0bb &lt;= #1.0 ( RxInt_10 );
                        MISSING_ELSE
270004                  	assign RxInt_2 = Rx_2;
270005                  	assign Tx_2 = u_79a6;
270006                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270007     1/1          		if ( ! Sys_Clk_RstN )
270008     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
270009     1/1          		else if ( CeVld &amp; RxRdy )
270010     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
270011                  	assign RxInt_3 = Rx_3;
270012                  	assign Tx_3 = u_9e8e;
270013                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270014     1/1          		if ( ! Sys_Clk_RstN )
270015     1/1          			u_9e8e &lt;= #1.0 ( 4'b0 );
270016     1/1          		else if ( CeVld &amp; RxRdy )
270017     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
270018                  	assign RxInt_4 = Rx_4;
270019                  	assign Tx_4 = u_d68f;
270020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270021     1/1          		if ( ! Sys_Clk_RstN )
270022     1/1          			u_d68f &lt;= #1.0 ( 4'b0 );
270023     1/1          		else if ( CeVld &amp; RxRdy )
270024     1/1          			u_d68f &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
270025                  	assign RxInt_5 = Rx_5;
270026                  	assign Tx_5 = u_c560;
270027                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270028     1/1          		if ( ! Sys_Clk_RstN )
270029     1/1          			u_c560 &lt;= #1.0 ( 1'b0 );
270030     1/1          		else if ( CeVld &amp; RxRdy )
270031     1/1          			u_c560 &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
270032                  	assign RxInt_6 = Rx_6;
270033                  	assign Tx_6 = u_1cbd;
270034                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270035     1/1          		if ( ! Sys_Clk_RstN )
270036     1/1          			u_1cbd &lt;= #1.0 ( 3'b0 );
270037     1/1          		else if ( CeVld &amp; RxRdy )
270038     1/1          			u_1cbd &lt;= #1.0 ( RxInt_6 );
                        MISSING_ELSE
270039                  	// synopsys translate_off
270040                  	// synthesis translate_off
270041                  	always @( posedge Sys_Clk )
270042     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270043     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
270044     <font color = "grey">unreachable  </font>				dontStop = 0;
270045     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270046     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270047     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
270048     <font color = "grey">unreachable  </font>					$stop;
270049                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270050                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_77022_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1046.html#inst_tag_77022" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">17</td>
<td class="rt">58.62 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">176</td>
<td class="rt">73.95 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">89</td>
<td class="rt">74.79 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">87</td>
<td class="rt">73.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">17</td>
<td class="rt">58.62 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">238</td>
<td class="rt">176</td>
<td class="rt">73.95 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">89</td>
<td class="rt">74.79 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">87</td>
<td class="rt">73.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[31:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_77022_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1046.html#inst_tag_77022" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb.Aap_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269986</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269993</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270000</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270007</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270028</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269977     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269978     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
269979     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269986     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269987     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
269988     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269989     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269993     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269994     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
269995     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269996     			u_8549 <= #1.0 ( RxInt_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270000     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270001     			u_f0bb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270002     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270003     			u_f0bb <= #1.0 ( RxInt_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270007     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270008     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270009     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270010     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270014     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270015     			u_9e8e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270016     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270017     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270022     			u_d68f <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270023     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270024     			u_d68f <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270028     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270029     			u_c560 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
270030     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270031     			u_c560 <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270035     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270036     			u_1cbd <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270037     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270038     			u_1cbd <= #1.0 ( RxInt_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_77021'>
<a name="inst_tag_77021_Line"></a>
<b>Line Coverage for Instance : <a href="mod1046.html#inst_tag_77021" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>35</td><td>35</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269977</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269986</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>269993</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270000</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270007</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270021</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270028</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>270035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>270042</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
269976                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269977     1/1          		if ( ! Sys_Clk_RstN )
269978     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
269979     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
269980                  	assign Sys_Pwr_Idle = ~ TxVld;
269981                  	assign Sys_Pwr_WakeUp = 1'b0;
269982                  	assign RxInt_0 = Rx_0;
269983                  	assign CeVld = RxVld;
269984                  	assign Tx_0 = u_7c15;
269985                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269986     1/1          		if ( ! Sys_Clk_RstN )
269987     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
269988     1/1          		else if ( CeVld &amp; RxRdy )
269989     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
269990                  	assign RxInt_1 = Rx_1;
269991                  	assign Tx_1 = u_8549;
269992                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
269993     1/1          		if ( ! Sys_Clk_RstN )
269994     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
269995     1/1          		else if ( CeVld &amp; RxRdy )
269996     1/1          			u_8549 &lt;= #1.0 ( RxInt_1 );
                        MISSING_ELSE
269997                  	assign RxInt_10 = Rx_10;
269998                  	assign Tx_10 = u_f0bb;
269999                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270000     1/1          		if ( ! Sys_Clk_RstN )
270001     1/1          			u_f0bb &lt;= #1.0 ( 3'b0 );
270002     1/1          		else if ( CeVld &amp; RxRdy )
270003     1/1          			u_f0bb &lt;= #1.0 ( RxInt_10 );
                        MISSING_ELSE
270004                  	assign RxInt_2 = Rx_2;
270005                  	assign Tx_2 = u_79a6;
270006                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270007     1/1          		if ( ! Sys_Clk_RstN )
270008     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
270009     1/1          		else if ( CeVld &amp; RxRdy )
270010     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
270011                  	assign RxInt_3 = Rx_3;
270012                  	assign Tx_3 = u_9e8e;
270013                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270014     1/1          		if ( ! Sys_Clk_RstN )
270015     1/1          			u_9e8e &lt;= #1.0 ( 4'b0 );
270016     1/1          		else if ( CeVld &amp; RxRdy )
270017     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
270018                  	assign RxInt_4 = Rx_4;
270019                  	assign Tx_4 = u_d68f;
270020                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270021     1/1          		if ( ! Sys_Clk_RstN )
270022     1/1          			u_d68f &lt;= #1.0 ( 4'b0 );
270023     1/1          		else if ( CeVld &amp; RxRdy )
270024     1/1          			u_d68f &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
270025                  	assign RxInt_5 = Rx_5;
270026                  	assign Tx_5 = u_c560;
270027                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270028     1/1          		if ( ! Sys_Clk_RstN )
270029     1/1          			u_c560 &lt;= #1.0 ( 1'b0 );
270030     1/1          		else if ( CeVld &amp; RxRdy )
270031     1/1          			u_c560 &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
270032                  	assign RxInt_6 = Rx_6;
270033                  	assign Tx_6 = u_1cbd;
270034                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
270035     1/1          		if ( ! Sys_Clk_RstN )
270036     1/1          			u_1cbd &lt;= #1.0 ( 3'b0 );
270037     1/1          		else if ( CeVld &amp; RxRdy )
270038     1/1          			u_1cbd &lt;= #1.0 ( RxInt_6 );
                        MISSING_ELSE
270039                  	// synopsys translate_off
270040                  	// synthesis translate_off
270041                  	always @( posedge Sys_Clk )
270042     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
270043     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
270044     <font color = "grey">unreachable  </font>				dontStop = 0;
270045     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
270046     <font color = "grey">unreachable  </font>				if (!dontStop) begin
270047     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
270048     <font color = "grey">unreachable  </font>					$stop;
270049                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
270050                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_77021_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1046.html#inst_tag_77021" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">178</td>
<td class="rt">74.79 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">90</td>
<td class="rt">75.63 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">88</td>
<td class="rt">73.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">18</td>
<td class="rt">62.07 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">238</td>
<td class="rt">178</td>
<td class="rt">74.79 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">90</td>
<td class="rt">75.63 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">88</td>
<td class="rt">73.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[31:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_10[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_77021_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1046.html#inst_tag_77021" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb.Aap</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269986</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">269993</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270000</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270007</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270028</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">270035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269977     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269978     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
269979     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269986     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269987     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
269988     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269989     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269993     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
269994     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
269995     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
269996     			u_8549 <= #1.0 ( RxInt_1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270000     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270001     			u_f0bb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270002     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270003     			u_f0bb <= #1.0 ( RxInt_10 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270007     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270008     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270009     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270010     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270014     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270015     			u_9e8e <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270016     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270017     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270021     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270022     			u_d68f <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
270023     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270024     			u_d68f <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270028     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270029     			u_c560 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
270030     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270031     			u_c560 <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270035     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
270036     			u_1cbd <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
270037     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
270038     			u_1cbd <= #1.0 ( RxInt_6 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_77017">
    <li>
      <a href="#inst_tag_77017_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_77017_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_77017_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_77018">
    <li>
      <a href="#inst_tag_77018_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_77018_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_77018_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_77019">
    <li>
      <a href="#inst_tag_77019_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_77019_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_77019_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_77020">
    <li>
      <a href="#inst_tag_77020_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_77020_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_77020_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_77021">
    <li>
      <a href="#inst_tag_77021_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_77021_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_77021_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_77022">
    <li>
      <a href="#inst_tag_77022_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_77022_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_77022_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_77023">
    <li>
      <a href="#inst_tag_77023_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_77023_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_77023_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_77024">
    <li>
      <a href="#inst_tag_77024_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_77024_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_77024_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
