{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"da",
				"data_out_ack"
			],
			[
				"data",
				"data_out_valid"
			],
			[
				"D",
				"DATA_WIDTH"
			],
			[
				"cl",
				"clock_out"
			],
			[
				"rst",
				"rst_out_n"
			],
			[
				"clo",
				"clock_in"
			],
			[
				"r",
				"rst_in_n"
			],
			[
				"Da",
				"DataOut"
			],
			[
				"dat",
				"DataIn"
			],
			[
				"sd",
				"std_logic_vector"
			],
			[
				"Var",
				"Variable"
			],
			[
				"cod",
				"codILow"
			],
			[
				"sig",
				"sig_coeff_flag"
			]
		]
	},
	"buffers":
	[
		{
			"file": "fifo_tb.v",
			"settings":
			{
				"buffer_size": 1384,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "fifo_parameters.v",
			"settings":
			{
				"buffer_size": 0,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"contents": "module fifo #(parameter \n                BUFFER_SIZE = 128, // From 1 to 127 values  \n                DATA_WIDTH = 32,\n                ADRESS_WIDTH = 7;\n             )\n    (\n    // Data in interface\n    input wire rst_in_n,\n    input wire clock_in,\n    input wire [DATA_WIDTH-1:0] data_in,\n    input wire data_in_valid,\n    output reg data_in_full,\n\n    // Data out interface\n    input wire rst_out_n,\n    input wire clock_out,\n    output reg [DATA_WIDTH-1:0] data_out,\n    output reg data_out_valid,\n    input wire data_out_ack\n    );\n\n    reg [DATA_WIDTH-1:0] Buffer[BUFFER_SIZE-1:0];\n    wire [ReadAdress\n\n    // Data in logic\n    always @(posedge clock_in or negedge rst_in_n) begin\n        if (rst_in_n) begin\n            // reset\n            \n        end\n        else if (data_in_valid) begin\n            \n        end\n    end\n\n    // Data out logic\n    always @(posedge clock_out or negedge rst_out_n) begin\n        if (rst_out_n) begin\n            // reset\n            \n        end\n        else if (data_out_valid) begin\n            \n        end\n    end\n\nendmodule",
			"file": "fifo.v",
			"file_size": 1115,
			"file_write_time": 131384470030696063,
			"settings":
			{
				"buffer_size": 1071,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 127.0,
		"last_filter": "instal",
		"selected_items":
		[
			[
				"instal",
				"Package Control: Install Package"
			],
			[
				"Package Control: ",
				"Package Control: Disable Package"
			],
			[
				"insta",
				"Package Control: Install Package"
			],
			[
				":w",
				":w - Save"
			],
			[
				":W",
				":w - Save"
			],
			[
				"insta\t",
				"Package Control: Install Package"
			],
			[
				"enable",
				"Package Control: Enable Package"
			],
			[
				"Instal",
				"Package Control: Install Package"
			],
			[
				"ePacka",
				"Preferences: Browse Packages"
			]
		],
		"width": 432.0
	},
	"console":
	{
		"height": 0.0,
		"history":
		[
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"file_history":
	[
		"/C/Users/lepaulse/Documents/GitHub/CABAC/Binarizer.vhd",
		"/C/Users/lepaulse/Documents/GitHub/7943592mvhbwskzwsgr/Graphs/ABS_level_length.tex",
		"/C/Users/lepaulse/Documents/GitHub/7943592mvhbwskzwsgr/Tables/UTrUFL.tex",
		"/C/Users/lepaulse/Documents/GitHub/7943592mvhbwskzwsgr/Diagrams/Binarization.tex",
		"/C/Users/lepaulse/Documents/GitHub/7943592mvhbwskzwsgr/Tables/BinLengths.tex",
		"/C/Users/lepaulse/Documents/GitHub/7943592mvhbwskzwsgr/Binarization.tex",
		"/C/Users/lepaulse/Documents/GitHub/7943592mvhbwskzwsgr/Report.tex",
		"/C/Users/lepaulse/AppData/Roaming/Sublime Text 3/Packages/User/ActualVim.sublime-settings",
		"/C/Users/lepaulse/Documents/GitHub/CABAC/old files/CABAC.vhd",
		"/C/Program Files/Sublime Text 3/Packages/ASP.sublime-package",
		"/C/Users/lepaulse/AppData/Roaming/Sublime Text 3/Packages/Package Control/Package Control.sublime-settings",
		"/C/Users/lepaulse/AppData/Roaming/Sublime Text 3/Installed Packages/Package Control.sublime-package"
	],
	"find":
	{
		"height": 26.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"DataWidth",
			"DataLength ",
			"CoeffWidth",
			"Coef",
			"CoeffWidth",
			"coeff",
			"Binarize",
			"ScanDir",
			"Binarizer",
			"$",
			"coeff"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"DATA_WIDTH",
			"DataOutLength",
			"InputWidth",
			"Bypass",
			"ContextModel",
			"Bypass"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 0,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "fifo_tb.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1384,
						"regions":
						{
						},
						"selection":
						[
							[
								445,
								445
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "fifo_parameters.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 0,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				}
			]
		},
		{
			"selected": 0,
			"sheets":
			[
				{
					"buffer": 2,
					"file": "fifo.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1071,
						"regions":
						{
						},
						"selection":
						[
							[
								85,
								85
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 26.0
	},
	"input":
	{
		"height": 0.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			],
			[
				1,
				0,
				2,
				1
			]
		],
		"cols":
		[
			0.0,
			0.5,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": false,
	"output.exec":
	{
		"height": 118.0
	},
	"output.find_results":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "",
	"replace":
	{
		"height": 62.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 150.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
