// Seed: 987100219
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    output supply1 id_7
);
  wire id_9;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    output logic id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input uwire id_6,
    output tri id_7,
    output supply1 id_8,
    input tri1 id_9,
    output uwire id_10,
    output supply1 id_11
);
  always begin
    id_2 <= 1;
  end
  module_0(
      id_9, id_3, id_9, id_6, id_1, id_5, id_5, id_7
  );
  wire id_13;
endmodule
