

================================================================
== Vitis HLS Report for 'logscl'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.957 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     110|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        0|     -|       16|      17|    -|
|Multiplexer          |        -|     -|        -|      23|    -|
|Register             |        -|     -|       17|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       33|     150|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |wl_code_table_U  |logscl_wl_code_table_ROM_AUTO_1R  |        0|  16|  17|    0|    16|   13|     1|          208|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                  |        0|  16|  17|    0|    16|   13|     1|          208|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln512_fu_126_p2     |         +|   0|  0|  24|          17|          17|
    |sub_ln511_fu_102_p2     |         -|   0|  0|  30|          23|          23|
    |icmp_ln515_fu_156_p2    |      icmp|   0|  0|  24|          17|          15|
    |select_ln513_fu_144_p3  |    select|   0|  0|  17|           1|           1|
    |select_ln515_fu_162_p3  |    select|   0|  0|  15|           1|          15|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 110|          59|          71|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_return  |   9|          2|   15|         30|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|   16|         33|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   2|   0|    2|          0|
    |ap_return_preg  |  15|   0|   15|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  17|   0|   17|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        logscl|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        logscl|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        logscl|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        logscl|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        logscl|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        logscl|  return value|
|ap_return  |  out|   15|  ap_ctrl_hs|        logscl|  return value|
|il         |   in|    6|     ap_none|            il|        scalar|
|nbl        |   in|   15|     ap_none|           nbl|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.68>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%il_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %il" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 3 'read' 'il_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %il_read, i32 2, i32 5" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 4 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln512 = zext i4 %lshr_ln" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 5 'zext' 'zext_ln512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln512" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 6 'getelementptr' 'wl_code_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 7 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 2.95>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:17]   --->   Operation 8 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%nbl_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %nbl" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 9 'read' 'nbl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i15 %nbl_read" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 10 'zext' 'zext_ln511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbl_read, i7 0" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln511_1 = zext i22 %shl_ln" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 12 'zext' 'zext_ln511_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.82ns)   --->   "%sub_ln511 = sub i23 %zext_ln511_1, i23 %zext_ln511" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 13 'sub' 'sub_ln511' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln511, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:511]   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln512 = sext i16 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 15 'sext' 'sext_ln512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 16 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln512_1 = sext i13 %wl_code_table_load" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 17 'sext' 'sext_ln512_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln512 = add i17 %sext_ln512_1, i17 %sext_ln512" [data/benchmarks/adpcm/adpcm.c:512]   --->   Operation 18 'add' 'add_ln512' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln513 = sext i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:513]   --->   Operation 19 'sext' 'sext_ln513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln513, i32 31" [data/benchmarks/adpcm/adpcm.c:513]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.26ns)   --->   "%select_ln513 = select i1 %tmp, i17 0, i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:513]   --->   Operation 21 'select' 'select_ln513' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln515 = trunc i17 %select_ln513" [data/benchmarks/adpcm/adpcm.c:515]   --->   Operation 22 'trunc' 'trunc_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln515 = icmp_ugt  i17 %select_ln513, i17 18432" [data/benchmarks/adpcm/adpcm.c:515]   --->   Operation 23 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.29ns)   --->   "%select_ln515 = select i1 %icmp_ln515, i15 18432, i15 %trunc_ln515" [data/benchmarks/adpcm/adpcm.c:515]   --->   Operation 24 'select' 'select_ln515' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln517 = ret i15 %select_ln515" [data/benchmarks/adpcm/adpcm.c:517]   --->   Operation 25 'ret' 'ret_ln517' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ il]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nbl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wl_code_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
il_read            (read          ) [ 000]
lshr_ln            (partselect    ) [ 000]
zext_ln512         (zext          ) [ 000]
wl_code_table_addr (getelementptr ) [ 001]
specpipeline_ln17  (specpipeline  ) [ 000]
nbl_read           (read          ) [ 000]
zext_ln511         (zext          ) [ 000]
shl_ln             (bitconcatenate) [ 000]
zext_ln511_1       (zext          ) [ 000]
sub_ln511          (sub           ) [ 000]
trunc_ln           (partselect    ) [ 000]
sext_ln512         (sext          ) [ 000]
wl_code_table_load (load          ) [ 000]
sext_ln512_1       (sext          ) [ 000]
add_ln512          (add           ) [ 000]
sext_ln513         (sext          ) [ 000]
tmp                (bitselect     ) [ 000]
select_ln513       (select        ) [ 000]
trunc_ln515        (trunc         ) [ 000]
icmp_ln515         (icmp          ) [ 000]
select_ln515       (select        ) [ 000]
ret_ln517          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="il">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="il"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nbl">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbl"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wl_code_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wl_code_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i15.i7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="il_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="6" slack="0"/>
<pin id="48" dir="0" index="1" bw="6" slack="0"/>
<pin id="49" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="il_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="nbl_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="15" slack="0"/>
<pin id="54" dir="0" index="1" bw="15" slack="0"/>
<pin id="55" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nbl_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="wl_code_table_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="13" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wl_code_table_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wl_code_table_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="lshr_ln_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="6" slack="0"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="0" index="3" bw="4" slack="0"/>
<pin id="76" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln512_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln512/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln511_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln511/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="shl_ln_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="22" slack="0"/>
<pin id="92" dir="0" index="1" bw="15" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln511_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="22" slack="0"/>
<pin id="100" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln511_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub_ln511_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="22" slack="0"/>
<pin id="104" dir="0" index="1" bw="15" slack="0"/>
<pin id="105" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln511/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="23" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="6" slack="0"/>
<pin id="113" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln512_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln512/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln512_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln512_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln512_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln512/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln513_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="17" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln513/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="17" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln513_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="17" slack="0"/>
<pin id="147" dir="0" index="2" bw="17" slack="0"/>
<pin id="148" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln515_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="17" slack="0"/>
<pin id="154" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln515/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln515_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="17" slack="0"/>
<pin id="158" dir="0" index="1" bw="17" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln515/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln515_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="15" slack="0"/>
<pin id="165" dir="0" index="2" bw="15" slack="0"/>
<pin id="166" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln515/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="wl_code_table_addr_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="1"/>
<pin id="172" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="wl_code_table_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="46" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="71" pin=3"/></net>

<net id="84"><net_src comp="71" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="89"><net_src comp="52" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="52" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="86" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="102" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="121"><net_src comp="108" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="65" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="118" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="126" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="144" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="152" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="58" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="65" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wl_code_table | {}
 - Input state : 
	Port: logscl : il | {1 }
	Port: logscl : nbl | {2 }
	Port: logscl : wl_code_table | {1 2 }
  - Chain level:
	State 1
		zext_ln512 : 1
		wl_code_table_addr : 2
		wl_code_table_load : 3
	State 2
		zext_ln511_1 : 1
		sub_ln511 : 2
		trunc_ln : 3
		sext_ln512 : 4
		sext_ln512_1 : 1
		add_ln512 : 5
		sext_ln513 : 6
		tmp : 7
		select_ln513 : 8
		trunc_ln515 : 9
		icmp_ln515 : 9
		select_ln515 : 10
		ret_ln517 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|  select  | select_ln513_fu_144 |    0    |    17   |
|          | select_ln515_fu_162 |    0    |    15   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln511_fu_102  |    0    |    29   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln515_fu_156  |    0    |    24   |
|----------|---------------------|---------|---------|
|    add   |   add_ln512_fu_126  |    0    |    23   |
|----------|---------------------|---------|---------|
|   read   |  il_read_read_fu_46 |    0    |    0    |
|          | nbl_read_read_fu_52 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_71    |    0    |    0    |
|          |   trunc_ln_fu_108   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln512_fu_81  |    0    |    0    |
|   zext   |   zext_ln511_fu_86  |    0    |    0    |
|          |  zext_ln511_1_fu_98 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_90    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln512_fu_118  |    0    |    0    |
|   sext   | sext_ln512_1_fu_122 |    0    |    0    |
|          |  sext_ln513_fu_132  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_136     |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln515_fu_152 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   108   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|wl_code_table_addr_reg_170|    4   |
+--------------------------+--------+
|           Total          |    4   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |    4   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    4   |   117  |
+-----------+--------+--------+--------+
