// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Wed Apr  7 18:48:00 2021
// Host        : DESKTOP-LB2DFM9 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/dpss_zcu102_rx_vid_phy_controller_0_0_sim_netlist.v
// Design      : dpss_zcu102_rx_vid_phy_controller_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu9eg-ffvb1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "dpss_zcu102_rx_vid_phy_controller_0_0,dpss_zcu102_rx_vid_phy_controller_0_0_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dpss_zcu102_rx_vid_phy_controller_0_0_top,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module dpss_zcu102_rx_vid_phy_controller_0_0
   (mgtrefclk0_in,
    mgtrefclk1_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    phy_rxn_in,
    phy_rxp_in,
    rxoutclk,
    vid_phy_rx_axi4s_ch0_tdata,
    vid_phy_rx_axi4s_ch0_tuser,
    vid_phy_rx_axi4s_ch0_tvalid,
    vid_phy_rx_axi4s_ch0_tready,
    vid_phy_rx_axi4s_aclk,
    vid_phy_rx_axi4s_aresetn,
    vid_phy_rx_axi4s_ch1_tdata,
    vid_phy_rx_axi4s_ch1_tuser,
    vid_phy_rx_axi4s_ch1_tvalid,
    vid_phy_rx_axi4s_ch1_tready,
    vid_phy_rx_axi4s_ch2_tdata,
    vid_phy_rx_axi4s_ch2_tuser,
    vid_phy_rx_axi4s_ch2_tvalid,
    vid_phy_rx_axi4s_ch2_tready,
    vid_phy_rx_axi4s_ch3_tdata,
    vid_phy_rx_axi4s_ch3_tuser,
    vid_phy_rx_axi4s_ch3_tvalid,
    vid_phy_rx_axi4s_ch3_tready,
    irq,
    vid_phy_sb_aclk,
    vid_phy_sb_aresetn,
    vid_phy_control_sb_rx_tdata,
    vid_phy_control_sb_rx_tvalid,
    vid_phy_control_sb_rx_tready,
    vid_phy_status_sb_rx_tdata,
    vid_phy_status_sb_rx_tvalid,
    vid_phy_status_sb_rx_tready,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_awprot,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_awready,
    vid_phy_axi4lite_wdata,
    vid_phy_axi4lite_wstrb,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_wready,
    vid_phy_axi4lite_bresp,
    vid_phy_axi4lite_bvalid,
    vid_phy_axi4lite_bready,
    vid_phy_axi4lite_araddr,
    vid_phy_axi4lite_arprot,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_arready,
    vid_phy_axi4lite_rdata,
    vid_phy_axi4lite_rresp,
    vid_phy_axi4lite_rvalid,
    vid_phy_axi4lite_rready,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_aresetn,
    drpclk);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 mgtrefclk0_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mgtrefclk0_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_IBUF_DS_N, INSERT_VIP 0" *) input mgtrefclk0_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 mgtrefclk1_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mgtrefclk1_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input mgtrefclk1_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtnorthrefclk0_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtnorthrefclk0_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_IBUF_DS_N1, INSERT_VIP 0" *) input gtnorthrefclk0_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtnorthrefclk1_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtnorthrefclk1_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtnorthrefclk1_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtsouthrefclk0_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtsouthrefclk0_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtsouthrefclk0_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtsouthrefclk1_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtsouthrefclk1_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtsouthrefclk1_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtnorthrefclk00_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtnorthrefclk00_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtnorthrefclk00_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtnorthrefclk01_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtnorthrefclk01_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtnorthrefclk01_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtnorthrefclk10_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtnorthrefclk10_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtnorthrefclk10_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtnorthrefclk11_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtnorthrefclk11_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtnorthrefclk11_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtsouthrefclk00_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtsouthrefclk00_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtsouthrefclk00_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtsouthrefclk01_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtsouthrefclk01_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtsouthrefclk01_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtsouthrefclk10_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtsouthrefclk10_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtsouthrefclk10_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 gtsouthrefclk11_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gtsouthrefclk11_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input gtsouthrefclk11_in;
  input [3:0]phy_rxn_in;
  input [3:0]phy_rxp_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 rxoutclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rxoutclk, FREQ_HZ 405000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk, INSERT_VIP 0" *) output rxoutclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch0 TDATA" *) output [31:0]vid_phy_rx_axi4s_ch0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch0 TUSER" *) output [11:0]vid_phy_rx_axi4s_ch0_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch0 TVALID" *) output vid_phy_rx_axi4s_ch0_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch0 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_ch0, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 12, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 405000000, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk, LAYERED_METADATA undef, INSERT_VIP 0" *) input vid_phy_rx_axi4s_ch0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_rx_axi4s_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_CLK, ASSOCIATED_BUSIF vid_phy_rx_axi4s_ch0:vid_phy_rx_axi4s_ch1:vid_phy_rx_axi4s_ch2:vid_phy_rx_axi4s_ch3, ASSOCIATED_RESET vid_phy_rx_axi4s_aresetn, FREQ_HZ 405000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk, INSERT_VIP 0" *) input vid_phy_rx_axi4s_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_rx_axi4s_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input vid_phy_rx_axi4s_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch1 TDATA" *) output [31:0]vid_phy_rx_axi4s_ch1_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch1 TUSER" *) output [11:0]vid_phy_rx_axi4s_ch1_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch1 TVALID" *) output vid_phy_rx_axi4s_ch1_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch1 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_ch1, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 12, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 405000000, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk, LAYERED_METADATA undef, INSERT_VIP 0" *) input vid_phy_rx_axi4s_ch1_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch2 TDATA" *) output [31:0]vid_phy_rx_axi4s_ch2_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch2 TUSER" *) output [11:0]vid_phy_rx_axi4s_ch2_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch2 TVALID" *) output vid_phy_rx_axi4s_ch2_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch2 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_ch2, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 12, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 405000000, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk, LAYERED_METADATA undef, INSERT_VIP 0" *) input vid_phy_rx_axi4s_ch2_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch3 TDATA" *) output [31:0]vid_phy_rx_axi4s_ch3_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch3 TUSER" *) output [11:0]vid_phy_rx_axi4s_ch3_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch3 TVALID" *) output vid_phy_rx_axi4s_ch3_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch3 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_ch3, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 12, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 405000000, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_vid_phy_controller_0_0_rxoutclk, LAYERED_METADATA undef, INSERT_VIP 0" *) input vid_phy_rx_axi4s_ch3_tready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IRQ, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output irq;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_sb_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_sb_CLK, ASSOCIATED_BUSIF vid_phy_control_sb_tx:vid_phy_status_sb_tx:vid_phy_control_sb_rx:vid_phy_status_sb_rx, ASSOCIATED_RESET vid_phy_sb_aresetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input vid_phy_sb_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_sb_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_sb_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input vid_phy_sb_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_control_sb_rx TDATA" *) input [7:0]vid_phy_control_sb_rx_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_control_sb_rx TVALID" *) input vid_phy_control_sb_rx_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_control_sb_rx TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_control_sb_rx, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 99999001, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) output vid_phy_control_sb_rx_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_rx TDATA" *) output [15:0]vid_phy_status_sb_rx_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_rx TVALID" *) output vid_phy_status_sb_rx_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_rx TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_status_sb_rx, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 99999001, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) input vid_phy_status_sb_rx_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWADDR" *) input [9:0]vid_phy_axi4lite_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWPROT" *) input [2:0]vid_phy_axi4lite_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWVALID" *) input vid_phy_axi4lite_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWREADY" *) output vid_phy_axi4lite_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WDATA" *) input [31:0]vid_phy_axi4lite_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WSTRB" *) input [3:0]vid_phy_axi4lite_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WVALID" *) input vid_phy_axi4lite_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WREADY" *) output vid_phy_axi4lite_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BRESP" *) output [1:0]vid_phy_axi4lite_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BVALID" *) output vid_phy_axi4lite_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BREADY" *) input vid_phy_axi4lite_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARADDR" *) input [9:0]vid_phy_axi4lite_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARPROT" *) input [2:0]vid_phy_axi4lite_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARVALID" *) input vid_phy_axi4lite_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARREADY" *) output vid_phy_axi4lite_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RDATA" *) output [31:0]vid_phy_axi4lite_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RRESP" *) output [1:0]vid_phy_axi4lite_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RVALID" *) output vid_phy_axi4lite_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_axi4lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999001, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input vid_phy_axi4lite_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_axi4lite_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_axi4lite_CLK, ASSOCIATED_BUSIF vid_phy_axi4lite, ASSOCIATED_RESET vid_phy_axi4lite_aresetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN dpss_zcu102_rx_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input vid_phy_axi4lite_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_axi4lite_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_axi4lite_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input vid_phy_axi4lite_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 drpclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME drpclk, FREQ_HZ 40000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN dpss_zcu102_rx_clk_wiz_0_0_clk_out1, INSERT_VIP 0" *) input drpclk;

  wire drpclk;
  wire gtnorthrefclk00_in;
  wire gtnorthrefclk01_in;
  wire gtnorthrefclk0_in;
  wire gtnorthrefclk10_in;
  wire gtnorthrefclk11_in;
  wire gtnorthrefclk1_in;
  wire gtsouthrefclk00_in;
  wire gtsouthrefclk01_in;
  wire gtsouthrefclk0_in;
  wire gtsouthrefclk10_in;
  wire gtsouthrefclk11_in;
  wire gtsouthrefclk1_in;
  wire irq;
  wire mgtrefclk0_in;
  wire mgtrefclk1_in;
  wire [3:0]phy_rxn_in;
  wire [3:0]phy_rxp_in;
  wire rxoutclk;
  wire vid_phy_axi4lite_aclk;
  wire [9:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire [2:0]vid_phy_axi4lite_arprot;
  wire vid_phy_axi4lite_arready;
  wire vid_phy_axi4lite_arvalid;
  wire [9:0]vid_phy_axi4lite_awaddr;
  wire [2:0]vid_phy_axi4lite_awprot;
  wire vid_phy_axi4lite_awready;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire [1:0]vid_phy_axi4lite_bresp;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire [1:0]vid_phy_axi4lite_rresp;
  wire vid_phy_axi4lite_rvalid;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wready;
  wire [3:0]vid_phy_axi4lite_wstrb;
  wire vid_phy_axi4lite_wvalid;
  wire [7:0]vid_phy_control_sb_rx_tdata;
  wire vid_phy_control_sb_rx_tready;
  wire vid_phy_control_sb_rx_tvalid;
  wire vid_phy_rx_axi4s_aclk;
  wire vid_phy_rx_axi4s_aresetn;
  wire [31:0]vid_phy_rx_axi4s_ch0_tdata;
  wire vid_phy_rx_axi4s_ch0_tready;
  wire [11:0]vid_phy_rx_axi4s_ch0_tuser;
  wire vid_phy_rx_axi4s_ch0_tvalid;
  wire [31:0]vid_phy_rx_axi4s_ch1_tdata;
  wire vid_phy_rx_axi4s_ch1_tready;
  wire [11:0]vid_phy_rx_axi4s_ch1_tuser;
  wire vid_phy_rx_axi4s_ch1_tvalid;
  wire [31:0]vid_phy_rx_axi4s_ch2_tdata;
  wire vid_phy_rx_axi4s_ch2_tready;
  wire [11:0]vid_phy_rx_axi4s_ch2_tuser;
  wire vid_phy_rx_axi4s_ch2_tvalid;
  wire [31:0]vid_phy_rx_axi4s_ch3_tdata;
  wire vid_phy_rx_axi4s_ch3_tready;
  wire [11:0]vid_phy_rx_axi4s_ch3_tuser;
  wire vid_phy_rx_axi4s_ch3_tvalid;
  wire vid_phy_sb_aclk;
  wire vid_phy_sb_aresetn;
  wire [15:0]vid_phy_status_sb_rx_tdata;
  wire vid_phy_status_sb_rx_tready;
  wire vid_phy_status_sb_rx_tvalid;
  wire NLW_inst_err_irq_UNCONNECTED;
  wire NLW_inst_rx_tmds_clk_UNCONNECTED;
  wire NLW_inst_rx_tmds_clk_n_UNCONNECTED;
  wire NLW_inst_rx_tmds_clk_p_UNCONNECTED;
  wire NLW_inst_rx_video_clk_UNCONNECTED;
  wire NLW_inst_rxrefclk_ceb_UNCONNECTED;
  wire NLW_inst_tx_tmds_clk_UNCONNECTED;
  wire NLW_inst_tx_tmds_clk_n_UNCONNECTED;
  wire NLW_inst_tx_tmds_clk_p_UNCONNECTED;
  wire NLW_inst_tx_video_clk_UNCONNECTED;
  wire NLW_inst_txoutclk_UNCONNECTED;
  wire NLW_inst_txrefclk_ceb_UNCONNECTED;
  wire NLW_inst_vid_phy_control_sb_tx_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_status_sb_tx_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_tx_axi4s_ch0_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_tx_axi4s_ch1_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_tx_axi4s_ch2_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_tx_axi4s_ch3_tready_UNCONNECTED;
  wire [3:0]NLW_inst_phy_txn_out_UNCONNECTED;
  wire [3:0]NLW_inst_phy_txp_out_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_status_sb_tx_tdata_UNCONNECTED;

  (* C_COMPONENT_NAME = "dpss_zcu102_rx_vid_phy_controller_0_0" *) 
  (* C_DEVICE = "xczu9eg" *) 
  (* C_Err_Irq_En = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_Hdmi_Fast_Switch = "1" *) 
  (* C_INPUT_PIXELS_PER_CLOCK = "4" *) 
  (* C_NIDRU = "0" *) 
  (* C_NIDRU_REFCLK_SEL = "0" *) 
  (* C_RX_PLL_SELECTION = "0" *) 
  (* C_RX_REFCLK_SEL = "1" *) 
  (* C_Rx_No_Of_Channels = "4" *) 
  (* C_Rx_Protocol = "0" *) 
  (* C_SILICON_REVISION = "0" *) 
  (* C_SPEEDGRADE = "-2" *) 
  (* C_SupportLevel = "1" *) 
  (* C_TX_PLL_SELECTION = "2" *) 
  (* C_TX_REFCLK_SEL = "0" *) 
  (* C_TransceiverControl = "0" *) 
  (* C_Tx_No_Of_Channels = "4" *) 
  (* C_Tx_Protocol = "3" *) 
  (* C_Txrefclk_Rdy_Invert = "0" *) 
  (* C_Use_GT_CH4_HDMI = "0" *) 
  (* C_vid_phy_axi4lite_ADDR_WIDTH = "10" *) 
  (* C_vid_phy_axi4lite_DATA_WIDTH = "32" *) 
  (* C_vid_phy_control_sb_rx_TDATA_WIDTH = "8" *) 
  (* C_vid_phy_control_sb_tx_TDATA_WIDTH = "1" *) 
  (* C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH = "40" *) 
  (* C_vid_phy_rx_axi4s_ch_TDATA_WIDTH = "32" *) 
  (* C_vid_phy_rx_axi4s_ch_TUSER_WIDTH = "12" *) 
  (* C_vid_phy_status_sb_rx_TDATA_WIDTH = "16" *) 
  (* C_vid_phy_status_sb_tx_TDATA_WIDTH = "1" *) 
  (* C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH = "40" *) 
  (* C_vid_phy_tx_axi4s_ch_TDATA_WIDTH = "32" *) 
  (* C_vid_phy_tx_axi4s_ch_TUSER_WIDTH = "12" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* GTEASTREFCLK0 = "6" *) 
  (* GTEASTREFCLK1 = "7" *) 
  (* GTNORTHREFCLK0 = "2" *) 
  (* GTNORTHREFCLK1 = "3" *) 
  (* GTREFCLK0 = "0" *) 
  (* GTREFCLK1 = "1" *) 
  (* GTSOUTHREFCLK0 = "4" *) 
  (* GTSOUTHREFCLK1 = "5" *) 
  (* GTWESTREFCLK0 = "8" *) 
  (* GTWESTREFCLK1 = "9" *) 
  (* TX_BUFFER_BYPASS = "0" *) 
  (* c_sub_core_name = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper" *) 
  (* pBANK0 = "5'b00000" *) 
  (* pBANK1 = "5'b00001" *) 
  (* pBANK2 = "5'b00010" *) 
  (* pBANK3 = "5'b00011" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_top inst
       (.drpclk(drpclk),
        .err_irq(NLW_inst_err_irq_UNCONNECTED),
        .gteastrefclk0_in(1'b0),
        .gteastrefclk1_in(1'b0),
        .gtnorthrefclk00_in(gtnorthrefclk00_in),
        .gtnorthrefclk01_in(gtnorthrefclk01_in),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk0_odiv2_in(1'b0),
        .gtnorthrefclk10_in(gtnorthrefclk10_in),
        .gtnorthrefclk11_in(gtnorthrefclk11_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtnorthrefclk1_odiv2_in(1'b0),
        .gtsouthrefclk00_in(gtsouthrefclk00_in),
        .gtsouthrefclk01_in(gtsouthrefclk01_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk0_odiv2_in(1'b0),
        .gtsouthrefclk10_in(gtsouthrefclk10_in),
        .gtsouthrefclk11_in(gtsouthrefclk11_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gtsouthrefclk1_odiv2_in(1'b0),
        .gttxpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxpippmsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwestrefclk0_in(1'b0),
        .gtwestrefclk1_in(1'b0),
        .irq(irq),
        .mgtrefclk0_in(mgtrefclk0_in),
        .mgtrefclk0_odiv2_in(1'b0),
        .mgtrefclk0_pad_n_in(1'b0),
        .mgtrefclk0_pad_p_in(1'b0),
        .mgtrefclk1_in(mgtrefclk1_in),
        .mgtrefclk1_odiv2_in(1'b0),
        .mgtrefclk1_pad_n_in(1'b0),
        .mgtrefclk1_pad_p_in(1'b0),
        .phy_rxn_in(phy_rxn_in),
        .phy_rxp_in(phy_rxp_in),
        .phy_txn_out(NLW_inst_phy_txn_out_UNCONNECTED[3:0]),
        .phy_txp_out(NLW_inst_phy_txp_out_UNCONNECTED[3:0]),
        .rx_tmds_clk(NLW_inst_rx_tmds_clk_UNCONNECTED),
        .rx_tmds_clk_n(NLW_inst_rx_tmds_clk_n_UNCONNECTED),
        .rx_tmds_clk_p(NLW_inst_rx_tmds_clk_p_UNCONNECTED),
        .rx_video_clk(NLW_inst_rx_video_clk_UNCONNECTED),
        .rxoutclk(rxoutclk),
        .rxrefclk_ceb(NLW_inst_rxrefclk_ceb_UNCONNECTED),
        .tx_refclk_rdy(1'b0),
        .tx_tmds_clk(NLW_inst_tx_tmds_clk_UNCONNECTED),
        .tx_tmds_clk_n(NLW_inst_tx_tmds_clk_n_UNCONNECTED),
        .tx_tmds_clk_p(NLW_inst_tx_tmds_clk_p_UNCONNECTED),
        .tx_video_clk(NLW_inst_tx_video_clk_UNCONNECTED),
        .txoutclk(NLW_inst_txoutclk_UNCONNECTED),
        .txrefclk_ceb(NLW_inst_txrefclk_ceb_UNCONNECTED),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_araddr(vid_phy_axi4lite_araddr),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_arprot(vid_phy_axi4lite_arprot),
        .vid_phy_axi4lite_arready(vid_phy_axi4lite_arready),
        .vid_phy_axi4lite_arvalid(vid_phy_axi4lite_arvalid),
        .vid_phy_axi4lite_awaddr(vid_phy_axi4lite_awaddr),
        .vid_phy_axi4lite_awprot(vid_phy_axi4lite_awprot),
        .vid_phy_axi4lite_awready(vid_phy_axi4lite_awready),
        .vid_phy_axi4lite_awvalid(vid_phy_axi4lite_awvalid),
        .vid_phy_axi4lite_bready(vid_phy_axi4lite_bready),
        .vid_phy_axi4lite_bresp(vid_phy_axi4lite_bresp),
        .vid_phy_axi4lite_bvalid(vid_phy_axi4lite_bvalid),
        .vid_phy_axi4lite_rdata(vid_phy_axi4lite_rdata),
        .vid_phy_axi4lite_rready(vid_phy_axi4lite_rready),
        .vid_phy_axi4lite_rresp(vid_phy_axi4lite_rresp),
        .vid_phy_axi4lite_rvalid(vid_phy_axi4lite_rvalid),
        .vid_phy_axi4lite_wdata(vid_phy_axi4lite_wdata),
        .vid_phy_axi4lite_wready(vid_phy_axi4lite_wready),
        .vid_phy_axi4lite_wstrb(vid_phy_axi4lite_wstrb),
        .vid_phy_axi4lite_wvalid(vid_phy_axi4lite_wvalid),
        .vid_phy_control_sb_rx_tdata(vid_phy_control_sb_rx_tdata),
        .vid_phy_control_sb_rx_tready(vid_phy_control_sb_rx_tready),
        .vid_phy_control_sb_rx_tvalid(vid_phy_control_sb_rx_tvalid),
        .vid_phy_control_sb_tx_tdata(1'b0),
        .vid_phy_control_sb_tx_tready(NLW_inst_vid_phy_control_sb_tx_tready_UNCONNECTED),
        .vid_phy_control_sb_tx_tvalid(1'b0),
        .vid_phy_rx_axi4s_aclk(vid_phy_rx_axi4s_aclk),
        .vid_phy_rx_axi4s_aresetn(vid_phy_rx_axi4s_aresetn),
        .vid_phy_rx_axi4s_ch0_tdata(vid_phy_rx_axi4s_ch0_tdata),
        .vid_phy_rx_axi4s_ch0_tready(vid_phy_rx_axi4s_ch0_tready),
        .vid_phy_rx_axi4s_ch0_tuser(vid_phy_rx_axi4s_ch0_tuser),
        .vid_phy_rx_axi4s_ch0_tvalid(vid_phy_rx_axi4s_ch0_tvalid),
        .vid_phy_rx_axi4s_ch1_tdata(vid_phy_rx_axi4s_ch1_tdata),
        .vid_phy_rx_axi4s_ch1_tready(vid_phy_rx_axi4s_ch1_tready),
        .vid_phy_rx_axi4s_ch1_tuser(vid_phy_rx_axi4s_ch1_tuser),
        .vid_phy_rx_axi4s_ch1_tvalid(vid_phy_rx_axi4s_ch1_tvalid),
        .vid_phy_rx_axi4s_ch2_tdata(vid_phy_rx_axi4s_ch2_tdata),
        .vid_phy_rx_axi4s_ch2_tready(vid_phy_rx_axi4s_ch2_tready),
        .vid_phy_rx_axi4s_ch2_tuser(vid_phy_rx_axi4s_ch2_tuser),
        .vid_phy_rx_axi4s_ch2_tvalid(vid_phy_rx_axi4s_ch2_tvalid),
        .vid_phy_rx_axi4s_ch3_tdata(vid_phy_rx_axi4s_ch3_tdata),
        .vid_phy_rx_axi4s_ch3_tready(vid_phy_rx_axi4s_ch3_tready),
        .vid_phy_rx_axi4s_ch3_tuser(vid_phy_rx_axi4s_ch3_tuser),
        .vid_phy_rx_axi4s_ch3_tvalid(vid_phy_rx_axi4s_ch3_tvalid),
        .vid_phy_sb_aclk(vid_phy_sb_aclk),
        .vid_phy_sb_aresetn(vid_phy_sb_aresetn),
        .vid_phy_status_sb_rx_tdata(vid_phy_status_sb_rx_tdata),
        .vid_phy_status_sb_rx_tready(vid_phy_status_sb_rx_tready),
        .vid_phy_status_sb_rx_tvalid(vid_phy_status_sb_rx_tvalid),
        .vid_phy_status_sb_tx_tdata(NLW_inst_vid_phy_status_sb_tx_tdata_UNCONNECTED[0]),
        .vid_phy_status_sb_tx_tready(1'b0),
        .vid_phy_status_sb_tx_tvalid(NLW_inst_vid_phy_status_sb_tx_tvalid_UNCONNECTED),
        .vid_phy_tx_axi4s_aclk(1'b0),
        .vid_phy_tx_axi4s_aresetn(1'b1),
        .vid_phy_tx_axi4s_ch0_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch0_tready(NLW_inst_vid_phy_tx_axi4s_ch0_tready_UNCONNECTED),
        .vid_phy_tx_axi4s_ch0_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch0_tvalid(1'b0),
        .vid_phy_tx_axi4s_ch1_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch1_tready(NLW_inst_vid_phy_tx_axi4s_ch1_tready_UNCONNECTED),
        .vid_phy_tx_axi4s_ch1_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch1_tvalid(1'b0),
        .vid_phy_tx_axi4s_ch2_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch2_tready(NLW_inst_vid_phy_tx_axi4s_ch2_tready_UNCONNECTED),
        .vid_phy_tx_axi4s_ch2_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch2_tvalid(1'b0),
        .vid_phy_tx_axi4s_ch3_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch3_tready(NLW_inst_vid_phy_tx_axi4s_ch3_tready_UNCONNECTED),
        .vid_phy_tx_axi4s_ch3_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch3_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "dpss_zcu102_rx_vid_phy_controller_0_0_gt_usrclk_source_8series" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gt_usrclk_source_8series
   (src_clk,
    CLK,
    out,
    gtwiz_userclk_rx_active_sync_reg_0,
    Q,
    txoutclk_out,
    rxoutclk_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4);
  output src_clk;
  output CLK;
  output out;
  output gtwiz_userclk_rx_active_sync_reg_0;
  input [7:0]Q;
  input [0:0]txoutclk_out;
  input [0:0]rxoutclk_out;
  output lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;
  input lopt_4;

  wire \<const1> ;
  wire CLK;
  wire [7:0]Q;
  (* async_reg = "true" *) wire gtwiz_userclk_rx_active_meta;
  (* async_reg = "true" *) wire gtwiz_userclk_rx_active_sync;
  (* async_reg = "true" *) wire gtwiz_userclk_tx_active_meta;
  (* async_reg = "true" *) wire gtwiz_userclk_tx_active_sync;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]rxoutclk_out;
  wire src_clk;
  wire [0:0]txoutclk_out;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign \^lopt_2  = lopt_3;
  assign \^lopt_3  = lopt_4;
  assign gtwiz_userclk_rx_active_sync_reg_0 = gtwiz_userclk_rx_active_sync;
  assign lopt = \<const1> ;
  assign out = gtwiz_userclk_tx_active_sync;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_rx_usrclk_inst
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV(Q[7:5]),
        .I(rxoutclk_out),
        .O(CLK));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_active_meta_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(Q[4]),
        .D(1'b1),
        .Q(gtwiz_userclk_rx_active_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_active_sync_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(Q[4]),
        .D(gtwiz_userclk_rx_active_meta),
        .Q(gtwiz_userclk_rx_active_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_tx_active_meta_reg
       (.C(src_clk),
        .CE(1'b1),
        .CLR(Q[0]),
        .D(1'b1),
        .Q(gtwiz_userclk_tx_active_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_tx_active_sync_reg
       (.C(src_clk),
        .CE(1'b1),
        .CLR(Q[0]),
        .D(gtwiz_userclk_tx_active_meta),
        .Q(gtwiz_userclk_tx_active_sync));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \tx_bufg_gt_used.bufg_gt_tx_usrclk_inst 
       (.CE(\^lopt_2 ),
        .CEMASK(1'b0),
        .CLR(\^lopt_3 ),
        .CLRMASK(1'b0),
        .DIV(Q[3:1]),
        .I(txoutclk_out),
        .O(src_clk));
endmodule

(* CHECK_LICENSE_TYPE = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper,dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper" *) 
(* X_CORE_INFO = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_top,Vivado 2020.1" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll1pd_in,
    qpll1refclksel_in,
    drpdo_common_out,
    drprdy_common_out,
    qpll0lock_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    cplllockdetclk_in,
    cplllocken_in,
    cpllrefclksel_in,
    cpllreset_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    loopback_in,
    rx8b10ben_in,
    rxbufreset_in,
    rxcommadeten_in,
    rxlpmen_in,
    rxmcommaalignen_in,
    rxpcommaalignen_in,
    rxpd_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxsysclksel_in,
    rxusrclk_in,
    rxusrclk2_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdiffctrl_in,
    txinhibit_in,
    txpcsreset_in,
    txpd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txsysclksel_in,
    txusrclk_in,
    txusrclk2_in,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    drpdo_out,
    drprdy_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcommadet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxresetdone_out,
    txbufstatus_out,
    txoutclk_out,
    txphaligndone_out,
    txpmaresetdone_out,
    txresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [127:0]gtwiz_userdata_tx_in;
  output [127:0]gtwiz_userdata_rx_out;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [3:0]gtgrefclk_in;
  input [3:0]gthrxn_in;
  input [3:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [11:0]loopback_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcommadeten_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxmcommaalignen_in;
  input [3:0]rxpcommaalignen_in;
  input [7:0]rxpd_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [19:0]txdiffctrl_in;
  input [3:0]txinhibit_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [7:0]txsysclksel_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]gthtxn_out;
  output [3:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcommadet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxresetdone_out;
  output [7:0]txbufstatus_out;
  output [3:0]txoutclk_out;
  output [3:0]txphaligndone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txresetdone_out;
  input lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;

  wire [3:0]cpllfbclklost_out;
  wire [3:0]cplllock_out;
  wire [3:0]cplllockdetclk_in;
  wire [3:0]cplllocken_in;
  wire [3:0]cpllrefclklost_out;
  wire [11:0]cpllrefclksel_in;
  wire [3:0]cpllreset_in;
  wire [15:0]drpaddr_common_in;
  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_common_in;
  wire [3:0]drpclk_in;
  wire [15:0]drpdi_common_in;
  wire [63:0]drpdi_in;
  wire [15:0]drpdo_common_out;
  wire [63:0]drpdo_out;
  wire [0:0]drpen_common_in;
  wire [3:0]drpen_in;
  wire [0:0]drprdy_common_out;
  wire [3:0]drprdy_out;
  wire [0:0]drpwe_common_in;
  wire [3:0]drpwe_in;
  wire [0:0]gtgrefclk0_in;
  wire [0:0]gtgrefclk1_in;
  wire [3:0]gtgrefclk_in;
  wire [3:0]gthrxn_in;
  wire [3:0]gthrxp_in;
  wire [3:0]gthtxn_out;
  wire [3:0]gthtxp_out;
  wire [0:0]gtnorthrefclk00_in;
  wire [0:0]gtnorthrefclk01_in;
  wire [3:0]gtnorthrefclk0_in;
  wire [0:0]gtnorthrefclk10_in;
  wire [0:0]gtnorthrefclk11_in;
  wire [3:0]gtnorthrefclk1_in;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtrefclk01_in;
  wire [3:0]gtrefclk0_in;
  wire [0:0]gtrefclk10_in;
  wire [0:0]gtrefclk11_in;
  wire [3:0]gtrefclk1_in;
  wire [3:0]gtrefclkmonitor_out;
  wire [0:0]gtsouthrefclk00_in;
  wire [0:0]gtsouthrefclk01_in;
  wire [3:0]gtsouthrefclk0_in;
  wire [0:0]gtsouthrefclk10_in;
  wire [0:0]gtsouthrefclk11_in;
  wire [3:0]gtsouthrefclk1_in;
  wire [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [127:0]gtwiz_userdata_rx_out;
  wire [127:0]gtwiz_userdata_tx_in;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0pd_in;
  wire [2:0]qpll0refclksel_in;
  wire [0:0]qpll1lock_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [0:0]qpll1pd_in;
  wire [2:0]qpll1refclksel_in;
  wire [0:0]refclkoutmonitor0_out;
  wire [0:0]refclkoutmonitor1_out;
  wire [3:0]rx8b10ben_in;
  wire [3:0]rxbufreset_in;
  wire [11:0]rxbufstatus_out;
  wire [3:0]rxbyteisaligned_out;
  wire [3:0]rxbyterealign_out;
  wire [3:0]rxcommadet_out;
  wire [3:0]rxcommadeten_in;
  wire [63:0]rxctrl0_out;
  wire [63:0]rxctrl1_out;
  wire [31:0]rxctrl2_out;
  wire [31:0]rxctrl3_out;
  wire [3:0]rxlpmen_in;
  wire [3:0]rxmcommaalignen_in;
  wire [3:0]rxoutclk_out;
  wire [3:0]rxpcommaalignen_in;
  wire [7:0]rxpd_in;
  wire [7:0]rxpllclksel_in;
  wire [3:0]rxpmareset_in;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxprbscntreset_in;
  wire [3:0]rxprbserr_out;
  wire [3:0]rxprbslocked_out;
  wire [15:0]rxprbssel_in;
  wire [3:0]rxresetdone_out;
  wire [7:0]rxsysclksel_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [31:0]tx8b10bbypass_in;
  wire [3:0]tx8b10ben_in;
  wire [7:0]txbufstatus_out;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [31:0]txctrl2_in;
  wire [19:0]txdiffctrl_in;
  wire [3:0]txinhibit_in;
  wire [3:0]txoutclk_out;
  wire [3:0]txpcsreset_in;
  wire [7:0]txpd_in;
  wire [3:0]txphaligndone_out;
  wire [7:0]txpllclksel_in;
  wire [3:0]txpmareset_in;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txpolarity_in;
  wire [19:0]txpostcursor_in;
  wire [3:0]txprbsforceerr_in;
  wire [15:0]txprbssel_in;
  wire [19:0]txprecursor_in;
  wire [3:0]txresetdone_out;
  wire [7:0]txsysclksel_in;
  wire [3:0]txusrclk2_in;
  wire [3:0]txusrclk_in;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [511:0]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [9:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txprgdivresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [3:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "3240.000000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "40.000000" *) 
  (* C_GT_REV = "57" *) 
  (* C_GT_TYPE = "2" *) 
  (* C_INCLUDE_CPLL_CAL = "1" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "1" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "1" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "1" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "40" *) 
  (* C_RX_LINE_RATE = "1.620000" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "104" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "40.500000" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "2" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "162.000000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "32" *) 
  (* C_RX_USRCLK2_FREQUENCY = "40.500000" *) 
  (* C_RX_USRCLK_FREQUENCY = "40.500000" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "1" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "1" *) 
  (* C_TXPROGDIV_FREQ_VAL = "81.000000" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "1" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "40" *) 
  (* C_TX_LINE_RATE = "1.620000" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "104" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "40.500000" *) 
  (* C_TX_OUTCLK_SOURCE = "1" *) 
  (* C_TX_PLL_TYPE = "1" *) 
  (* C_TX_REFCLK_FREQUENCY = "162.000000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "32" *) 
  (* C_TX_USRCLK2_FREQUENCY = "40.500000" *) 
  (* C_TX_USRCLK_FREQUENCY = "40.500000" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllpd_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in(cpllreset_in),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in(drpaddr_common_in),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(drpclk_common_in),
        .drpclk_in(drpclk_in),
        .drpdi_common_in(drpdi_common_in),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(drpdo_common_out),
        .drpdo_out(drpdo_out),
        .drpen_common_in(drpen_common_in),
        .drpen_in(drpen_in),
        .drprdy_common_out(drprdy_common_out),
        .drprdy_out(drprdy_out),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(drpwe_common_in),
        .drpwe_in(drpwe_in),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(gtgrefclk0_in),
        .gtgrefclk1_in(gtgrefclk1_in),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk00_in(gtnorthrefclk00_in),
        .gtnorthrefclk01_in(gtnorthrefclk01_in),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk10_in(gtnorthrefclk10_in),
        .gtnorthrefclk11_in(gtnorthrefclk11_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(gtrefclk01_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk10_in(gtrefclk10_in),
        .gtrefclk11_in(gtrefclk11_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(gtsouthrefclk00_in),
        .gtsouthrefclk01_in(gtsouthrefclk01_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk10_in(gtsouthrefclk10_in),
        .gtsouthrefclk11_in(gtsouthrefclk11_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .gtyrxn_in(1'b0),
        .gtyrxp_in(1'b0),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[0]),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(qpll0lock_out),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b0),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(qpll0pd_in),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in(qpll0refclksel_in),
        .qpll0reset_in(1'b1),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(qpll1lock_out),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b1),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .qpll1pd_in(qpll1pd_in),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in(qpll1refclksel_in),
        .qpll1reset_in(1'b0),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(refclkoutmonitor0_out),
        .refclkoutmonitor1_out(refclkoutmonitor1_out),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(NLW_inst_rxdata_out_UNCONNECTED[511:0]),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[7:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in({1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[23:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[7:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in(rxpd_in),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[3:0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[3:0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[3:0]),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[9:0]),
        .tconpowerup_in(1'b0),
        .tconreset_in({1'b0,1'b0}),
        .tconrsvdin1_in({1'b0,1'b0}),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in(txdiffctrl_in),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(txphaligndone_out),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(NLW_inst_txprgdivresetdone_out_UNCONNECTED[3:0]),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[3:0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[3:0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in({1'b0,1'b0,1'b0,1'b0}),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(txresetdone_out),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in(txsysclksel_in),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[0]),
        .ubdo_in(1'b0),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in(1'b0),
        .ubintr_in(1'b0),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in(1'b0),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

(* ORIG_REF_NAME = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper
   (rxprgdivresetdone_out,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    rxpmaresetdone_out,
    GTHE4_CHANNEL_RXPMARESETDONE,
    vid_phy_axi4lite_aclk,
    GTHE4_CHANNEL_GTPOWERGOOD,
    drpclk,
    drpclk_0,
    drpclk_1,
    bufgtce_out,
    bufgtreset_out,
    cpllfbclklost_out,
    GTHE4_CHANNEL_CPLLLOCK,
    cpllrefclklost_out,
    dmonitoroutclk_out,
    GTHE4_CHANNEL_DRPRDY,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    powerpresent_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxckcaldone_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    rxphaligndone_out,
    rxphalignerr_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    rxdata_out,
    dmonitorout_out,
    GTHE4_CHANNEL_DRPDO,
    pcsrsvdout_out,
    pinrsrvdas_out,
    rxctrl0_out,
    rxctrl1_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtcemask_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    rxmonitorout_out,
    bufgtdiv_out,
    cal_on_rx_debug_out,
    cal_on_rx_debug_out_0,
    cal_on_rx_debug_out_1,
    cal_on_rx_debug_out_2,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    GTHE4_CHANNEL_CPLLPD,
    GTHE4_CHANNEL_CPLLRESET,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    GTHE4_CHANNEL_DRPEN,
    drprst_in,
    GTHE4_CHANNEL_DRPWE,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    GTHE4_CHANNEL_GTRXRESET,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    GTHE4_CHANNEL_GTTXRESET,
    gttxresetsel_in,
    incpctrl_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0outclk_out,
    qpll0freqlock_in,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1freqlock_in,
    qpll1outrefclk_out,
    resetovrd_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    GTHE4_CHANNEL_RXCDRHOLD,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    GTHE4_CHANNEL_RXPMARESET,
    rxpolarity_in,
    rxprbscntreset_in,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    rxqpien_in,
    GTHE4_CHANNEL_RXRATEMODE,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxtermination_in,
    GTHE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdccforcestart_in,
    txdccreset_in,
    txdetectrx_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txprbsforceerr_in,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    txqpibiasen_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    GTHE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txusrclk2_in,
    gtwiz_userdata_tx_in,
    GTHE4_CHANNEL_DRPDI,
    gtrsvd_in,
    pcsrsvdin_in,
    txctrl0_in,
    txctrl1_in,
    tstin_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    GTHE4_CHANNEL_RXPD,
    rxpllclksel_in,
    rxsysclksel_in,
    txdeemph_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    GTHE4_CHANNEL_RXRATE,
    txmargin_in,
    GTHE4_CHANNEL_TXOUTCLKSEL,
    txrate_in,
    rxdfecfokfcnum_in,
    rxprbssel_in,
    txprbssel_in,
    rxchbondi_in,
    txdiffctrl_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    rxckcalstart_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    GTHE4_CHANNEL_DRPADDR,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13,
    lopt_14,
    lopt_15,
    lopt_16,
    lopt_17,
    lopt_18);
  output [3:0]rxprgdivresetdone_out;
  output [3:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  output [3:0]rxpmaresetdone_out;
  output [3:0]GTHE4_CHANNEL_RXPMARESETDONE;
  output vid_phy_axi4lite_aclk;
  output [3:0]GTHE4_CHANNEL_GTPOWERGOOD;
  output drpclk;
  output drpclk_0;
  output drpclk_1;
  output [3:0]bufgtce_out;
  output [3:0]bufgtreset_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]GTHE4_CHANNEL_CPLLLOCK;
  output [3:0]cpllrefclklost_out;
  output [3:0]dmonitoroutclk_out;
  output [3:0]GTHE4_CHANNEL_DRPRDY;
  output [3:0]eyescandataerror_out;
  output [3:0]gthtxn_out;
  output [3:0]gthtxp_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [3:0]phystatus_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [3:0]rxckcaldone_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxqpisenn_out;
  output [3:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  output [3:0]txqpisenn_out;
  output [3:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  output [511:0]rxdata_out;
  output [63:0]dmonitorout_out;
  output [63:0]GTHE4_CHANNEL_DRPDO;
  output [63:0]pcsrsvdout_out;
  output [63:0]pinrsrvdas_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [7:0]rxclkcorcnt_out;
  output [7:0]rxdatavalid_out;
  output [7:0]rxheadervalid_out;
  output [7:0]rxstartofseq_out;
  output [7:0]txbufstatus_out;
  output [11:0]bufgtcemask_out;
  output [11:0]bufgtrstmask_out;
  output [11:0]rxbufstatus_out;
  output [11:0]rxstatus_out;
  output [19:0]rxchbondo_out;
  output [23:0]rxheader_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [31:0]rxdataextendrsvd_out;
  output [31:0]rxmonitorout_out;
  output [35:0]bufgtdiv_out;
  input [0:0]cal_on_rx_debug_out;
  input [0:0]cal_on_rx_debug_out_0;
  input [0:0]cal_on_rx_debug_out_1;
  input [0:0]cal_on_rx_debug_out_2;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]GTHE4_CHANNEL_CPLLPD;
  input [3:0]GTHE4_CHANNEL_CPLLRESET;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [3:0]drpclk_in;
  input [3:0]GTHE4_CHANNEL_DRPEN;
  input [3:0]drprst_in;
  input [3:0]GTHE4_CHANNEL_DRPWE;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [3:0]gthrxn_in;
  input [3:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [3:0]GTHE4_CHANNEL_GTRXRESET;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [0:0]qpll0outclk_out;
  input [3:0]qpll0freqlock_in;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [3:0]qpll1freqlock_in;
  input [0:0]qpll1outrefclk_out;
  input [3:0]resetovrd_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]GTHE4_CHANNEL_RXCDRHOLD;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [3:0]rxchbonden_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [3:0]rxcommadeten_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [3:0]rxosovrden_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [3:0]rxphovrden_in;
  input [3:0]GTHE4_CHANNEL_RXPMARESET;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [3:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  input [3:0]rxqpien_in;
  input [3:0]GTHE4_CHANNEL_RXRATEMODE;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [3:0]rxtermination_in;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [3:0]tx8b10ben_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [3:0]txdetectrx_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [3:0]txpcsreset_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [3:0]txpisopd_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [3:0]txprbsforceerr_in;
  input [3:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  input [3:0]txqpibiasen_in;
  input [3:0]txqpiweakpup_in;
  input [3:0]txratemode_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  input [127:0]gtwiz_userdata_tx_in;
  input [63:0]GTHE4_CHANNEL_DRPDI;
  input [63:0]gtrsvd_in;
  input [63:0]pcsrsvdin_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [79:0]tstin_in;
  input [7:0]rxdfeagcctrl_in;
  input [7:0]rxelecidlemode_in;
  input [7:0]rxmonitorsel_in;
  input [7:0]GTHE4_CHANNEL_RXPD;
  input [7:0]rxpllclksel_in;
  input [7:0]rxsysclksel_in;
  input [7:0]txdeemph_in;
  input [7:0]txpd_in;
  input [7:0]txpllclksel_in;
  input [7:0]txsysclksel_in;
  input [11:0]cpllrefclksel_in;
  input [11:0]loopback_in;
  input [11:0]rxchbondlevel_in;
  input [11:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  input [11:0]GTHE4_CHANNEL_RXRATE;
  input [11:0]txmargin_in;
  input [11:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  input [11:0]txrate_in;
  input [15:0]rxdfecfokfcnum_in;
  input [15:0]rxprbssel_in;
  input [15:0]txprbssel_in;
  input [19:0]rxchbondi_in;
  input [19:0]txdiffctrl_in;
  input [19:0]txpippmstepsize_in;
  input [19:0]txpostcursor_in;
  input [19:0]txprecursor_in;
  input [23:0]txheader_in;
  input [27:0]rxckcalstart_in;
  input [27:0]txmaincursor_in;
  input [27:0]txsequence_in;
  input [31:0]tx8b10bbypass_in;
  input [31:0]txctrl2_in;
  input [31:0]txdataextendrsvd_in;
  input [39:0]GTHE4_CHANNEL_DRPADDR;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  output lopt_5;
  output lopt_6;
  output lopt_7;
  output lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;
  output lopt_12;
  output lopt_13;
  output lopt_14;
  output lopt_15;
  output lopt_16;
  output lopt_17;
  output lopt_18;

  wire [3:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [3:0]GTHE4_CHANNEL_CPLLPD;
  wire [3:0]GTHE4_CHANNEL_CPLLRESET;
  wire [39:0]GTHE4_CHANNEL_DRPADDR;
  wire [63:0]GTHE4_CHANNEL_DRPDI;
  wire [63:0]GTHE4_CHANNEL_DRPDO;
  wire [3:0]GTHE4_CHANNEL_DRPEN;
  wire [3:0]GTHE4_CHANNEL_DRPRDY;
  wire [3:0]GTHE4_CHANNEL_DRPWE;
  wire [3:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [3:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [3:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [3:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [11:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [7:0]GTHE4_CHANNEL_RXPD;
  wire [3:0]GTHE4_CHANNEL_RXPMARESET;
  wire [3:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [3:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [3:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [11:0]GTHE4_CHANNEL_RXRATE;
  wire [3:0]GTHE4_CHANNEL_RXRATEMODE;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [11:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  wire [3:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [3:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [3:0]bufgtce_out;
  wire [11:0]bufgtcemask_out;
  wire [35:0]bufgtdiv_out;
  wire [3:0]bufgtreset_out;
  wire [11:0]bufgtrstmask_out;
  wire [0:0]cal_on_rx_debug_out;
  wire [0:0]cal_on_rx_debug_out_0;
  wire [0:0]cal_on_rx_debug_out_1;
  wire [0:0]cal_on_rx_debug_out_2;
  wire [3:0]cdrstepdir_in;
  wire [3:0]cdrstepsq_in;
  wire [3:0]cdrstepsx_in;
  wire [3:0]cfgreset_in;
  wire [3:0]clkrsvd0_in;
  wire [3:0]clkrsvd1_in;
  wire [3:0]cpllfbclklost_out;
  wire [3:0]cpllfreqlock_in;
  wire [3:0]cplllockdetclk_in;
  wire [3:0]cplllocken_in;
  wire [3:0]cpllrefclklost_out;
  wire [11:0]cpllrefclksel_in;
  wire [3:0]dmonfiforeset_in;
  wire [3:0]dmonitorclk_in;
  wire [63:0]dmonitorout_out;
  wire [3:0]dmonitoroutclk_out;
  wire drpclk;
  wire drpclk_0;
  wire drpclk_1;
  wire [3:0]drpclk_in;
  wire [3:0]drprst_in;
  wire [3:0]eyescandataerror_out;
  wire [3:0]eyescanreset_in;
  wire [3:0]eyescantrigger_in;
  wire [3:0]freqos_in;
  wire [3:0]gtgrefclk_in;
  wire [3:0]gthrxn_in;
  wire [3:0]gthrxp_in;
  wire [3:0]gthtxn_out;
  wire [3:0]gthtxp_out;
  wire [3:0]gtnorthrefclk0_in;
  wire [3:0]gtnorthrefclk1_in;
  wire [3:0]gtrefclk0_in;
  wire [3:0]gtrefclk1_in;
  wire [3:0]gtrefclkmonitor_out;
  wire [63:0]gtrsvd_in;
  wire [3:0]gtrxresetsel_in;
  wire [3:0]gtsouthrefclk0_in;
  wire [3:0]gtsouthrefclk1_in;
  wire [3:0]gttxresetsel_in;
  wire [127:0]gtwiz_userdata_tx_in;
  wire [3:0]incpctrl_in;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_18;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire [3:0]pcieeqrxeqadaptdone_in;
  wire [3:0]pcierategen3_out;
  wire [3:0]pcierateidle_out;
  wire [7:0]pcierateqpllpd_out;
  wire [7:0]pcierateqpllreset_out;
  wire [3:0]pcierstidle_in;
  wire [3:0]pciersttxsyncstart_in;
  wire [3:0]pciesynctxsyncdone_out;
  wire [3:0]pcieusergen3rdy_out;
  wire [3:0]pcieuserphystatusrst_out;
  wire [3:0]pcieuserratedone_in;
  wire [3:0]pcieuserratestart_out;
  wire [63:0]pcsrsvdin_in;
  wire [63:0]pcsrsvdout_out;
  wire [3:0]phystatus_out;
  wire [63:0]pinrsrvdas_out;
  wire [3:0]powerpresent_out;
  wire [3:0]qpll0freqlock_in;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [3:0]qpll1freqlock_in;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [3:0]resetexception_out;
  wire [3:0]resetovrd_in;
  wire [3:0]rx8b10ben_in;
  wire [3:0]rxafecfoken_in;
  wire [3:0]rxbufreset_in;
  wire [11:0]rxbufstatus_out;
  wire [3:0]rxbyteisaligned_out;
  wire [3:0]rxbyterealign_out;
  wire [3:0]rxcdrfreqreset_in;
  wire [3:0]rxcdrlock_out;
  wire [3:0]rxcdrovrden_in;
  wire [3:0]rxcdrphdone_out;
  wire [3:0]rxcdrreset_in;
  wire [3:0]rxchanbondseq_out;
  wire [3:0]rxchanisaligned_out;
  wire [3:0]rxchanrealign_out;
  wire [3:0]rxchbonden_in;
  wire [19:0]rxchbondi_in;
  wire [11:0]rxchbondlevel_in;
  wire [3:0]rxchbondmaster_in;
  wire [19:0]rxchbondo_out;
  wire [3:0]rxchbondslave_in;
  wire [3:0]rxckcaldone_out;
  wire [3:0]rxckcalreset_in;
  wire [27:0]rxckcalstart_in;
  wire [7:0]rxclkcorcnt_out;
  wire [3:0]rxcominitdet_out;
  wire [3:0]rxcommadet_out;
  wire [3:0]rxcommadeten_in;
  wire [3:0]rxcomsasdet_out;
  wire [3:0]rxcomwakedet_out;
  wire [63:0]rxctrl0_out;
  wire [63:0]rxctrl1_out;
  wire [31:0]rxctrl2_out;
  wire [31:0]rxctrl3_out;
  wire [511:0]rxdata_out;
  wire [31:0]rxdataextendrsvd_out;
  wire [7:0]rxdatavalid_out;
  wire [7:0]rxdfeagcctrl_in;
  wire [3:0]rxdfeagchold_in;
  wire [3:0]rxdfeagcovrden_in;
  wire [15:0]rxdfecfokfcnum_in;
  wire [3:0]rxdfecfokfen_in;
  wire [3:0]rxdfecfokfpulse_in;
  wire [3:0]rxdfecfokhold_in;
  wire [3:0]rxdfecfokovren_in;
  wire [3:0]rxdfekhhold_in;
  wire [3:0]rxdfekhovrden_in;
  wire [3:0]rxdfelfhold_in;
  wire [3:0]rxdfelfovrden_in;
  wire [3:0]rxdfelpmreset_in;
  wire [3:0]rxdfetap10hold_in;
  wire [3:0]rxdfetap10ovrden_in;
  wire [3:0]rxdfetap11hold_in;
  wire [3:0]rxdfetap11ovrden_in;
  wire [3:0]rxdfetap12hold_in;
  wire [3:0]rxdfetap12ovrden_in;
  wire [3:0]rxdfetap13hold_in;
  wire [3:0]rxdfetap13ovrden_in;
  wire [3:0]rxdfetap14hold_in;
  wire [3:0]rxdfetap14ovrden_in;
  wire [3:0]rxdfetap15hold_in;
  wire [3:0]rxdfetap15ovrden_in;
  wire [3:0]rxdfetap2hold_in;
  wire [3:0]rxdfetap2ovrden_in;
  wire [3:0]rxdfetap3hold_in;
  wire [3:0]rxdfetap3ovrden_in;
  wire [3:0]rxdfetap4hold_in;
  wire [3:0]rxdfetap4ovrden_in;
  wire [3:0]rxdfetap5hold_in;
  wire [3:0]rxdfetap5ovrden_in;
  wire [3:0]rxdfetap6hold_in;
  wire [3:0]rxdfetap6ovrden_in;
  wire [3:0]rxdfetap7hold_in;
  wire [3:0]rxdfetap7ovrden_in;
  wire [3:0]rxdfetap8hold_in;
  wire [3:0]rxdfetap8ovrden_in;
  wire [3:0]rxdfetap9hold_in;
  wire [3:0]rxdfetap9ovrden_in;
  wire [3:0]rxdfeuthold_in;
  wire [3:0]rxdfeutovrden_in;
  wire [3:0]rxdfevphold_in;
  wire [3:0]rxdfevpovrden_in;
  wire [3:0]rxdfexyden_in;
  wire [3:0]rxdlybypass_in;
  wire [3:0]rxdlyen_in;
  wire [3:0]rxdlyovrden_in;
  wire [3:0]rxdlysreset_in;
  wire [3:0]rxdlysresetdone_out;
  wire [3:0]rxelecidle_out;
  wire [7:0]rxelecidlemode_in;
  wire [3:0]rxeqtraining_in;
  wire [3:0]rxgearboxslip_in;
  wire [23:0]rxheader_out;
  wire [7:0]rxheadervalid_out;
  wire [3:0]rxlatclk_in;
  wire [3:0]rxlfpstresetdet_out;
  wire [3:0]rxlfpsu2lpexitdet_out;
  wire [3:0]rxlfpsu3wakedet_out;
  wire [3:0]rxlpmen_in;
  wire [3:0]rxlpmgchold_in;
  wire [3:0]rxlpmgcovrden_in;
  wire [3:0]rxlpmhfhold_in;
  wire [3:0]rxlpmhfovrden_in;
  wire [3:0]rxlpmlfhold_in;
  wire [3:0]rxlpmlfklovrden_in;
  wire [3:0]rxlpmoshold_in;
  wire [3:0]rxlpmosovrden_in;
  wire [3:0]rxmcommaalignen_in;
  wire [31:0]rxmonitorout_out;
  wire [7:0]rxmonitorsel_in;
  wire [3:0]rxoobreset_in;
  wire [3:0]rxoscalreset_in;
  wire [3:0]rxoshold_in;
  wire [3:0]rxosintdone_out;
  wire [3:0]rxosintstarted_out;
  wire [3:0]rxosintstrobedone_out;
  wire [3:0]rxosintstrobestarted_out;
  wire [3:0]rxosovrden_in;
  wire [3:0]rxoutclk_out;
  wire [3:0]rxoutclkfabric_out;
  wire [3:0]rxpcommaalignen_in;
  wire [3:0]rxpcsreset_in;
  wire [3:0]rxphalign_in;
  wire [3:0]rxphaligndone_out;
  wire [3:0]rxphalignen_in;
  wire [3:0]rxphalignerr_out;
  wire [3:0]rxphdlypd_in;
  wire [3:0]rxphdlyreset_in;
  wire [3:0]rxphovrden_in;
  wire [7:0]rxpllclksel_in;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxprbscntreset_in;
  wire [3:0]rxprbserr_out;
  wire [3:0]rxprbslocked_out;
  wire [15:0]rxprbssel_in;
  wire [3:0]rxprgdivresetdone_out;
  wire [3:0]rxqpien_in;
  wire [3:0]rxqpisenn_out;
  wire [3:0]rxqpisenp_out;
  wire [3:0]rxratedone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxresetdone_out;
  wire [3:0]rxslide_in;
  wire [3:0]rxsliderdy_out;
  wire [3:0]rxslipdone_out;
  wire [3:0]rxslipoutclk_in;
  wire [3:0]rxslipoutclkrdy_out;
  wire [3:0]rxslippma_in;
  wire [3:0]rxslippmardy_out;
  wire [7:0]rxstartofseq_out;
  wire [11:0]rxstatus_out;
  wire [3:0]rxsyncallin_in;
  wire [3:0]rxsyncdone_out;
  wire [3:0]rxsyncin_in;
  wire [3:0]rxsyncmode_in;
  wire [3:0]rxsyncout_out;
  wire [7:0]rxsysclksel_in;
  wire [3:0]rxtermination_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [3:0]rxvalid_out;
  wire [3:0]sigvalidclk_in;
  wire [79:0]tstin_in;
  wire [31:0]tx8b10bbypass_in;
  wire [3:0]tx8b10ben_in;
  wire [7:0]txbufstatus_out;
  wire [3:0]txcomfinish_out;
  wire [3:0]txcominit_in;
  wire [3:0]txcomsas_in;
  wire [3:0]txcomwake_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [31:0]txctrl2_in;
  wire [31:0]txdataextendrsvd_in;
  wire [3:0]txdccdone_out;
  wire [3:0]txdccforcestart_in;
  wire [3:0]txdccreset_in;
  wire [7:0]txdeemph_in;
  wire [3:0]txdetectrx_in;
  wire [19:0]txdiffctrl_in;
  wire [3:0]txdlybypass_in;
  wire [3:0]txdlyen_in;
  wire [3:0]txdlyhold_in;
  wire [3:0]txdlyovrden_in;
  wire [3:0]txdlysreset_in;
  wire [3:0]txdlysresetdone_out;
  wire [3:0]txdlyupdown_in;
  wire [3:0]txelecidle_in;
  wire [23:0]txheader_in;
  wire [3:0]txinhibit_in;
  wire [3:0]txlatclk_in;
  wire [3:0]txlfpstreset_in;
  wire [3:0]txlfpsu2lpexit_in;
  wire [3:0]txlfpsu3wake_in;
  wire [27:0]txmaincursor_in;
  wire [11:0]txmargin_in;
  wire [3:0]txmuxdcdexhold_in;
  wire [3:0]txmuxdcdorwren_in;
  wire [3:0]txoneszeros_in;
  wire [3:0]txoutclk_out;
  wire [3:0]txoutclkfabric_out;
  wire [3:0]txoutclkpcs_out;
  wire [3:0]txpcsreset_in;
  wire [7:0]txpd_in;
  wire [3:0]txpdelecidlemode_in;
  wire [3:0]txphalign_in;
  wire [3:0]txphaligndone_out;
  wire [3:0]txphalignen_in;
  wire [3:0]txphdlypd_in;
  wire [3:0]txphdlyreset_in;
  wire [3:0]txphdlytstclk_in;
  wire [3:0]txphinit_in;
  wire [3:0]txphinitdone_out;
  wire [3:0]txphovrden_in;
  wire [3:0]txpippmen_in;
  wire [3:0]txpippmovrden_in;
  wire [3:0]txpippmpd_in;
  wire [3:0]txpippmsel_in;
  wire [19:0]txpippmstepsize_in;
  wire [3:0]txpisopd_in;
  wire [7:0]txpllclksel_in;
  wire [3:0]txpmareset_in;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txpolarity_in;
  wire [19:0]txpostcursor_in;
  wire [3:0]txprbsforceerr_in;
  wire [15:0]txprbssel_in;
  wire [19:0]txprecursor_in;
  wire [3:0]txqpibiasen_in;
  wire [3:0]txqpisenn_out;
  wire [3:0]txqpisenp_out;
  wire [3:0]txqpiweakpup_in;
  wire [11:0]txrate_in;
  wire [3:0]txratedone_out;
  wire [3:0]txratemode_in;
  wire [3:0]txresetdone_out;
  wire [27:0]txsequence_in;
  wire [3:0]txswing_in;
  wire [3:0]txsyncallin_in;
  wire [3:0]txsyncdone_out;
  wire [3:0]txsyncin_in;
  wire [3:0]txsyncmode_in;
  wire [3:0]txsyncout_out;
  wire [7:0]txsysclksel_in;
  wire [3:0]txusrclk2_in;
  wire [3:0]txusrclk_in;
  wire vid_phy_axi4lite_aclk;

  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_channel channel_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_CPLLPD(GTHE4_CHANNEL_CPLLPD),
        .GTHE4_CHANNEL_CPLLRESET(GTHE4_CHANNEL_CPLLRESET),
        .GTHE4_CHANNEL_DRPADDR(GTHE4_CHANNEL_DRPADDR),
        .GTHE4_CHANNEL_DRPDI(GTHE4_CHANNEL_DRPDI),
        .GTHE4_CHANNEL_DRPDO(GTHE4_CHANNEL_DRPDO),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPD(GTHE4_CHANNEL_RXPD),
        .GTHE4_CHANNEL_RXPMARESET(GTHE4_CHANNEL_RXPMARESET),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .GTHE4_CHANNEL_RXRATE(GTHE4_CHANNEL_RXRATE),
        .GTHE4_CHANNEL_RXRATEMODE(GTHE4_CHANNEL_RXRATEMODE),
        .GTHE4_CHANNEL_RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .GTHE4_CHANNEL_TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .GTHE4_CHANNEL_TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cal_on_rx_debug_out(cal_on_rx_debug_out),
        .cal_on_rx_debug_out_0(cal_on_rx_debug_out_0),
        .cal_on_rx_debug_out_1(cal_on_rx_debug_out_1),
        .cal_on_rx_debug_out_2(cal_on_rx_debug_out_2),
        .cdrstepdir_in(cdrstepdir_in),
        .cdrstepsq_in(cdrstepsq_in),
        .cdrstepsx_in(cdrstepsx_in),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in(cpllfreqlock_in),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .dmonitoroutclk_out(dmonitoroutclk_out),
        .drpclk(drpclk),
        .drpclk_0(drpclk_0),
        .drpclk_1(drpclk_1),
        .drpclk_in(drpclk_in),
        .drprst_in(drprst_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .freqos_in(freqos_in),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtrsvd_in(gtrsvd_in),
        .gtrxresetsel_in(gtrxresetsel_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxresetsel_in(gttxresetsel_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .incpctrl_in(incpctrl_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_12(lopt_12),
        .lopt_13(lopt_13),
        .lopt_14(lopt_14),
        .lopt_15(lopt_15),
        .lopt_16(lopt_16),
        .lopt_17(lopt_17),
        .lopt_18(lopt_18),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .powerpresent_out(powerpresent_out),
        .qpll0freqlock_in(qpll0freqlock_in),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1freqlock_in(qpll1freqlock_in),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in(rxafecfoken_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxckcaldone_out(rxckcaldone_out),
        .rxckcalreset_in(rxckcalreset_in),
        .rxckcalstart_in(rxckcalstart_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfecfokfcnum_in(rxdfecfokfcnum_in),
        .rxdfecfokfen_in(rxdfecfokfen_in),
        .rxdfecfokfpulse_in(rxdfecfokfpulse_in),
        .rxdfecfokhold_in(rxdfecfokhold_in),
        .rxdfecfokovren_in(rxdfecfokovren_in),
        .rxdfekhhold_in(rxdfekhhold_in),
        .rxdfekhovrden_in(rxdfekhovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxeqtraining_in(rxeqtraining_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlfpstresetdet_out(rxlfpstresetdet_out),
        .rxlfpsu2lpexitdet_out(rxlfpsu2lpexitdet_out),
        .rxlfpsu3wakedet_out(rxlfpsu3wakedet_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxratedone_out(rxratedone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in(rxtermination_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tstin_in(tstin_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdccdone_out(txdccdone_out),
        .txdccforcestart_in(txdccforcestart_in),
        .txdccreset_in(txdccreset_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdlybypass_in(txdlybypass_in),
        .txdlyen_in(txdlyen_in),
        .txdlyhold_in(txdlyhold_in),
        .txdlyovrden_in(txdlyovrden_in),
        .txdlysreset_in(txdlysreset_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txdlyupdown_in(txdlyupdown_in),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txlfpstreset_in(txlfpstreset_in),
        .txlfpsu2lpexit_in(txlfpsu2lpexit_in),
        .txlfpsu3wake_in(txlfpsu3wake_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txmuxdcdexhold_in(txmuxdcdexhold_in),
        .txmuxdcdorwren_in(txmuxdcdorwren_in),
        .txoneszeros_in(txoneszeros_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphalign_in(txphalign_in),
        .txphaligndone_out(txphaligndone_out),
        .txphalignen_in(txphalignen_in),
        .txphdlypd_in(txphdlypd_in),
        .txphdlyreset_in(txphdlyreset_in),
        .txphdlytstclk_in(txphdlytstclk_in),
        .txphinit_in(txphinit_in),
        .txphinitdone_out(txphinitdone_out),
        .txphovrden_in(txphovrden_in),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncallin_in(txsyncallin_in),
        .txsyncdone_out(txsyncdone_out),
        .txsyncin_in(txsyncin_in),
        .txsyncmode_in(txsyncmode_in),
        .txsyncout_out(txsyncout_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
endmodule

(* ORIG_REF_NAME = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper
   (drprdy_common_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    tconrsvdout0_out,
    sdm0testdata_out,
    sdm1testdata_out,
    drpdo_common_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm1finalout_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    tcongpo_out,
    rst_in0,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrdenb_in,
    drpclk_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    gtwiz_reset_qpll1reset_out,
    rcalenb_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm1reset_in,
    sdm1toggle_in,
    tconpowerup_in,
    drpaddr_common_in,
    drpdi_common_in,
    sdm0width_in,
    sdm1width_in,
    tconreset_in,
    tconrsvdin1_in,
    sdm0data_in,
    sdm1data_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    qpll0refclksel_in,
    qpll1refclksel_in,
    bgrcalovrd_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0fbdiv_in,
    qpll1fbdiv_in,
    qpllrsvd1_in,
    qpllrsvd4_in,
    tcongpi_in);
  output [0:0]drprdy_common_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]tconrsvdout0_out;
  output [14:0]sdm0testdata_out;
  output [14:0]sdm1testdata_out;
  output [15:0]drpdo_common_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [3:0]sdm1finalout_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [9:0]tcongpo_out;
  output rst_in0;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [0:0]bgrcalovrdenb_in;
  input [0:0]drpclk_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [0:0]gtwiz_reset_qpll1reset_out;
  input [0:0]rcalenb_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [0:0]tconpowerup_in;
  input [15:0]drpaddr_common_in;
  input [15:0]drpdi_common_in;
  input [1:0]sdm0width_in;
  input [1:0]sdm1width_in;
  input [1:0]tconreset_in;
  input [1:0]tconrsvdin1_in;
  input [24:0]sdm0data_in;
  input [24:0]sdm1data_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [2:0]qpll0refclksel_in;
  input [2:0]qpll1refclksel_in;
  input [4:0]bgrcalovrd_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [7:0]qpll1fbdiv_in;
  input [7:0]qpllrsvd1_in;
  input [7:0]qpllrsvd4_in;
  input [9:0]tcongpi_in;

  wire [0:0]bgbypassb_in;
  wire [0:0]bgmonitorenb_in;
  wire [0:0]bgpdb_in;
  wire [4:0]bgrcalovrd_in;
  wire [0:0]bgrcalovrdenb_in;
  wire [15:0]drpaddr_common_in;
  wire [0:0]drpclk_common_in;
  wire [15:0]drpdi_common_in;
  wire [15:0]drpdo_common_out;
  wire [0:0]drpen_common_in;
  wire [0:0]drprdy_common_out;
  wire [0:0]drpwe_common_in;
  wire [0:0]gtgrefclk0_in;
  wire [0:0]gtgrefclk1_in;
  wire [0:0]gtnorthrefclk00_in;
  wire [0:0]gtnorthrefclk01_in;
  wire [0:0]gtnorthrefclk10_in;
  wire [0:0]gtnorthrefclk11_in;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtrefclk01_in;
  wire [0:0]gtrefclk10_in;
  wire [0:0]gtrefclk11_in;
  wire [0:0]gtsouthrefclk00_in;
  wire [0:0]gtsouthrefclk01_in;
  wire [0:0]gtsouthrefclk10_in;
  wire [0:0]gtsouthrefclk11_in;
  wire [0:0]gtwiz_reset_qpll1reset_out;
  wire [2:0]pcierateqpll0_in;
  wire [2:0]pcierateqpll1_in;
  wire [7:0]pmarsvd0_in;
  wire [7:0]pmarsvd1_in;
  wire [7:0]pmarsvdout0_out;
  wire [7:0]pmarsvdout1_out;
  wire [0:0]qpll0clkrsvd0_in;
  wire [0:0]qpll0clkrsvd1_in;
  wire [0:0]qpll0fbclklost_out;
  wire [7:0]qpll0fbdiv_in;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0lockdetclk_in;
  wire [0:0]qpll0locken_in;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll0pd_in;
  wire [0:0]qpll0refclklost_out;
  wire [2:0]qpll0refclksel_in;
  wire [0:0]qpll0reset_in;
  wire [0:0]qpll1clkrsvd0_in;
  wire [0:0]qpll1clkrsvd1_in;
  wire [0:0]qpll1fbclklost_out;
  wire [7:0]qpll1fbdiv_in;
  wire [0:0]qpll1lock_out;
  wire [0:0]qpll1lockdetclk_in;
  wire [0:0]qpll1locken_in;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [0:0]qpll1pd_in;
  wire [0:0]qpll1refclklost_out;
  wire [2:0]qpll1refclksel_in;
  wire [7:0]qplldmonitor0_out;
  wire [7:0]qplldmonitor1_out;
  wire [7:0]qpllrsvd1_in;
  wire [4:0]qpllrsvd2_in;
  wire [4:0]qpllrsvd3_in;
  wire [7:0]qpllrsvd4_in;
  wire [0:0]rcalenb_in;
  wire [0:0]refclkoutmonitor0_out;
  wire [0:0]refclkoutmonitor1_out;
  wire rst_in0;
  wire [1:0]rxrecclk0sel_out;
  wire [1:0]rxrecclk1sel_out;
  wire [24:0]sdm0data_in;
  wire [3:0]sdm0finalout_out;
  wire [0:0]sdm0reset_in;
  wire [14:0]sdm0testdata_out;
  wire [0:0]sdm0toggle_in;
  wire [1:0]sdm0width_in;
  wire [24:0]sdm1data_in;
  wire [3:0]sdm1finalout_out;
  wire [0:0]sdm1reset_in;
  wire [14:0]sdm1testdata_out;
  wire [0:0]sdm1toggle_in;
  wire [1:0]sdm1width_in;
  wire [9:0]tcongpi_in;
  wire [9:0]tcongpo_out;
  wire [0:0]tconpowerup_in;
  wire [1:0]tconreset_in;
  wire [1:0]tconrsvdin1_in;
  wire [0:0]tconrsvdout0_out;

  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_common common_inst
       (.bgbypassb_in(bgbypassb_in),
        .bgmonitorenb_in(bgmonitorenb_in),
        .bgpdb_in(bgpdb_in),
        .bgrcalovrd_in(bgrcalovrd_in),
        .bgrcalovrdenb_in(bgrcalovrdenb_in),
        .drpaddr_common_in(drpaddr_common_in),
        .drpclk_common_in(drpclk_common_in),
        .drpdi_common_in(drpdi_common_in),
        .drpdo_common_out(drpdo_common_out),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .gtgrefclk0_in(gtgrefclk0_in),
        .gtgrefclk1_in(gtgrefclk1_in),
        .gtnorthrefclk00_in(gtnorthrefclk00_in),
        .gtnorthrefclk01_in(gtnorthrefclk01_in),
        .gtnorthrefclk10_in(gtnorthrefclk10_in),
        .gtnorthrefclk11_in(gtnorthrefclk11_in),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(gtrefclk01_in),
        .gtrefclk10_in(gtrefclk10_in),
        .gtrefclk11_in(gtrefclk11_in),
        .gtsouthrefclk00_in(gtsouthrefclk00_in),
        .gtsouthrefclk01_in(gtsouthrefclk01_in),
        .gtsouthrefclk10_in(gtsouthrefclk10_in),
        .gtsouthrefclk11_in(gtsouthrefclk11_in),
        .gtwiz_reset_qpll1reset_out(gtwiz_reset_qpll1reset_out),
        .pcierateqpll0_in(pcierateqpll0_in),
        .pcierateqpll1_in(pcierateqpll1_in),
        .pmarsvd0_in(pmarsvd0_in),
        .pmarsvd1_in(pmarsvd1_in),
        .pmarsvdout0_out(pmarsvdout0_out),
        .pmarsvdout1_out(pmarsvdout1_out),
        .qpll0clkrsvd0_in(qpll0clkrsvd0_in),
        .qpll0clkrsvd1_in(qpll0clkrsvd1_in),
        .qpll0fbclklost_out(qpll0fbclklost_out),
        .qpll0fbdiv_in(qpll0fbdiv_in),
        .qpll0lock_out(qpll0lock_out),
        .qpll0lockdetclk_in(qpll0lockdetclk_in),
        .qpll0locken_in(qpll0locken_in),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll0pd_in(qpll0pd_in),
        .qpll0refclklost_out(qpll0refclklost_out),
        .qpll0refclksel_in(qpll0refclksel_in),
        .qpll0reset_in(qpll0reset_in),
        .qpll1clkrsvd0_in(qpll1clkrsvd0_in),
        .qpll1clkrsvd1_in(qpll1clkrsvd1_in),
        .qpll1fbclklost_out(qpll1fbclklost_out),
        .qpll1fbdiv_in(qpll1fbdiv_in),
        .qpll1lock_out(qpll1lock_out),
        .qpll1lockdetclk_in(qpll1lockdetclk_in),
        .qpll1locken_in(qpll1locken_in),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .qpll1pd_in(qpll1pd_in),
        .qpll1refclklost_out(qpll1refclklost_out),
        .qpll1refclksel_in(qpll1refclksel_in),
        .qplldmonitor0_out(qplldmonitor0_out),
        .qplldmonitor1_out(qplldmonitor1_out),
        .qpllrsvd1_in(qpllrsvd1_in),
        .qpllrsvd2_in(qpllrsvd2_in),
        .qpllrsvd3_in(qpllrsvd3_in),
        .qpllrsvd4_in(qpllrsvd4_in),
        .rcalenb_in(rcalenb_in),
        .refclkoutmonitor0_out(refclkoutmonitor0_out),
        .refclkoutmonitor1_out(refclkoutmonitor1_out),
        .rst_in0(rst_in0),
        .rxrecclk0sel_out(rxrecclk0sel_out),
        .rxrecclk1sel_out(rxrecclk1sel_out),
        .sdm0data_in(sdm0data_in),
        .sdm0finalout_out(sdm0finalout_out),
        .sdm0reset_in(sdm0reset_in),
        .sdm0testdata_out(sdm0testdata_out),
        .sdm0toggle_in(sdm0toggle_in),
        .sdm0width_in(sdm0width_in),
        .sdm1data_in(sdm1data_in),
        .sdm1finalout_out(sdm1finalout_out),
        .sdm1reset_in(sdm1reset_in),
        .sdm1testdata_out(sdm1testdata_out),
        .sdm1toggle_in(sdm1toggle_in),
        .sdm1width_in(sdm1width_in),
        .tcongpi_in(tcongpi_in),
        .tcongpo_out(tcongpo_out),
        .tconpowerup_in(tconpowerup_in),
        .tconreset_in(tconreset_in),
        .tconrsvdin1_in(tconrsvdin1_in),
        .tconrsvdout0_out(tconrsvdout0_out));
endmodule

(* ORIG_REF_NAME = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4
   (gtpowergood_out,
    qpll1lock_out,
    drprdy_common_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    tconrsvdout0_out,
    sdm0testdata_out,
    sdm1testdata_out,
    drpdo_common_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm1finalout_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    tcongpo_out,
    gtwiz_reset_qpll1reset_out,
    bufgtce_out,
    bufgtreset_out,
    cpllfbclklost_out,
    cpllrefclklost_out,
    dmonitoroutclk_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    powerpresent_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxckcaldone_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    rxdata_out,
    dmonitorout_out,
    pcsrsvdout_out,
    pinrsrvdas_out,
    rxctrl0_out,
    rxctrl1_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtcemask_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    rxmonitorout_out,
    bufgtdiv_out,
    drpdo_out,
    drprdy_out,
    rxprgdivresetdone_out,
    rxpmaresetdone_out,
    cplllock_out,
    txprgdivresetdone_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_rx_done_out,
    drpdi_in,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    rxrate_in,
    rxpd_in,
    rxratemode_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrdenb_in,
    drpclk_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    rcalenb_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm1reset_in,
    sdm1toggle_in,
    tconpowerup_in,
    drpaddr_common_in,
    drpdi_common_in,
    sdm0width_in,
    sdm1width_in,
    tconreset_in,
    tconrsvdin1_in,
    sdm0data_in,
    sdm1data_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    qpll0refclksel_in,
    qpll1refclksel_in,
    bgrcalovrd_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0fbdiv_in,
    qpll1fbdiv_in,
    qpllrsvd1_in,
    qpllrsvd4_in,
    tcongpi_in,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    drprst_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxresetsel_in,
    incpctrl_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0freqlock_in,
    qpll1freqlock_in,
    resetovrd_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxqpien_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxtermination_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdccforcestart_in,
    txdccreset_in,
    txdetectrx_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txprbsforceerr_in,
    txqpibiasen_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txusrclk_in,
    txusrclk2_in,
    gtwiz_userdata_tx_in,
    gtrsvd_in,
    pcsrsvdin_in,
    txctrl0_in,
    txctrl1_in,
    tstin_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    rxpllclksel_in,
    rxsysclksel_in,
    txdeemph_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    txmargin_in,
    txrate_in,
    rxdfecfokfcnum_in,
    rxprbssel_in,
    txprbssel_in,
    rxchbondi_in,
    txdiffctrl_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    rxckcalstart_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_rx_reset_in,
    drpen_in,
    rxpmareset_in,
    rxcdrhold_in,
    drpwe_in,
    rxoutclksel_in,
    cpllreset_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4);
  output [3:0]gtpowergood_out;
  output [0:0]qpll1lock_out;
  output [0:0]drprdy_common_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]tconrsvdout0_out;
  output [14:0]sdm0testdata_out;
  output [14:0]sdm1testdata_out;
  output [15:0]drpdo_common_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [3:0]sdm1finalout_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [9:0]tcongpo_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  output [3:0]bufgtce_out;
  output [3:0]bufgtreset_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cpllrefclklost_out;
  output [3:0]dmonitoroutclk_out;
  output [3:0]eyescandataerror_out;
  output [3:0]gthtxn_out;
  output [3:0]gthtxp_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [3:0]phystatus_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [3:0]rxckcaldone_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxqpisenn_out;
  output [3:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txqpisenn_out;
  output [3:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  output [511:0]rxdata_out;
  output [63:0]dmonitorout_out;
  output [63:0]pcsrsvdout_out;
  output [63:0]pinrsrvdas_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [7:0]rxclkcorcnt_out;
  output [7:0]rxdatavalid_out;
  output [7:0]rxheadervalid_out;
  output [7:0]rxstartofseq_out;
  output [7:0]txbufstatus_out;
  output [11:0]bufgtcemask_out;
  output [11:0]bufgtrstmask_out;
  output [11:0]rxbufstatus_out;
  output [11:0]rxstatus_out;
  output [19:0]rxchbondo_out;
  output [23:0]rxheader_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [31:0]rxdataextendrsvd_out;
  output [31:0]rxmonitorout_out;
  output [35:0]bufgtdiv_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]rxprgdivresetdone_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]cplllock_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [63:0]drpdi_in;
  input [39:0]drpaddr_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [11:0]rxrate_in;
  input [7:0]rxpd_in;
  input [3:0]rxratemode_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [0:0]bgrcalovrdenb_in;
  input [0:0]drpclk_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [0:0]rcalenb_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [0:0]tconpowerup_in;
  input [15:0]drpaddr_common_in;
  input [15:0]drpdi_common_in;
  input [1:0]sdm0width_in;
  input [1:0]sdm1width_in;
  input [1:0]tconreset_in;
  input [1:0]tconrsvdin1_in;
  input [24:0]sdm0data_in;
  input [24:0]sdm1data_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [2:0]qpll0refclksel_in;
  input [2:0]qpll1refclksel_in;
  input [4:0]bgrcalovrd_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [7:0]qpll1fbdiv_in;
  input [7:0]qpllrsvd1_in;
  input [7:0]qpllrsvd4_in;
  input [9:0]tcongpi_in;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [3:0]drpclk_in;
  input [3:0]drprst_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [3:0]gthrxn_in;
  input [3:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]resetovrd_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [3:0]rxchbonden_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [3:0]rxcommadeten_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [3:0]rxosovrden_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [3:0]rxphovrden_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [3:0]rxqpien_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [3:0]rxtermination_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [3:0]tx8b10ben_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [3:0]txdetectrx_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [3:0]txpcsreset_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [3:0]txpisopd_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [3:0]txprbsforceerr_in;
  input [3:0]txqpibiasen_in;
  input [3:0]txqpiweakpup_in;
  input [3:0]txratemode_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  input [127:0]gtwiz_userdata_tx_in;
  input [63:0]gtrsvd_in;
  input [63:0]pcsrsvdin_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [79:0]tstin_in;
  input [7:0]rxdfeagcctrl_in;
  input [7:0]rxelecidlemode_in;
  input [7:0]rxmonitorsel_in;
  input [7:0]rxpllclksel_in;
  input [7:0]rxsysclksel_in;
  input [7:0]txdeemph_in;
  input [7:0]txpd_in;
  input [7:0]txpllclksel_in;
  input [7:0]txsysclksel_in;
  input [11:0]cpllrefclksel_in;
  input [11:0]loopback_in;
  input [11:0]rxchbondlevel_in;
  input [11:0]txmargin_in;
  input [11:0]txrate_in;
  input [15:0]rxdfecfokfcnum_in;
  input [15:0]rxprbssel_in;
  input [15:0]txprbssel_in;
  input [19:0]rxchbondi_in;
  input [19:0]txdiffctrl_in;
  input [19:0]txpippmstepsize_in;
  input [19:0]txpostcursor_in;
  input [19:0]txprecursor_in;
  input [23:0]txheader_in;
  input [27:0]rxckcalstart_in;
  input [27:0]txmaincursor_in;
  input [27:0]txsequence_in;
  input [31:0]tx8b10bbypass_in;
  input [31:0]txctrl2_in;
  input [31:0]txdataextendrsvd_in;
  input [11:0]txoutclksel_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [3:0]drpen_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]drpwe_in;
  input [11:0]rxoutclksel_in;
  input [3:0]cpllreset_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;

  wire USER_TXPRGDIVRESETDONE_OUT_i_1__0_n_0;
  wire USER_TXPRGDIVRESETDONE_OUT_i_1__1_n_0;
  wire USER_TXPRGDIVRESETDONE_OUT_i_1__2_n_0;
  wire USER_TXPRGDIVRESETDONE_OUT_i_1_n_0;
  wire [0:0]bgbypassb_in;
  wire [0:0]bgmonitorenb_in;
  wire [0:0]bgpdb_in;
  wire [4:0]bgrcalovrd_in;
  wire [0:0]bgrcalovrdenb_in;
  wire [3:0]bufgtce_out;
  wire [11:0]bufgtcemask_out;
  wire [35:0]bufgtdiv_out;
  wire [3:0]bufgtreset_out;
  wire [11:0]bufgtrstmask_out;
  wire cal_fail_store_i_1__0_n_0;
  wire cal_fail_store_i_1__1_n_0;
  wire cal_fail_store_i_1__2_n_0;
  wire cal_fail_store_i_1_n_0;
  wire cal_on_rx_cal_done;
  wire cal_on_rx_cal_done_131;
  wire cal_on_rx_cal_done_17;
  wire cal_on_rx_cal_done_74;
  wire cal_on_rx_cal_fail;
  wire cal_on_rx_cal_fail_130;
  wire cal_on_rx_cal_fail_16;
  wire cal_on_rx_cal_fail_73;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cplllock_out_149;
  wire cal_on_rx_cplllock_out_35;
  wire cal_on_rx_cplllock_out_92;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllpd_out_153;
  wire cal_on_rx_cpllpd_out_39;
  wire cal_on_rx_cpllpd_out_96;
  wire cal_on_rx_cpllreset_out;
  wire cal_on_rx_cpllreset_out_152;
  wire cal_on_rx_cpllreset_out_38;
  wire cal_on_rx_cpllreset_out_95;
  wire [13:9]cal_on_rx_debug_out;
  wire [13:9]cal_on_rx_debug_out_111;
  wire [13:9]cal_on_rx_debug_out_168;
  wire [13:9]cal_on_rx_debug_out_54;
  wire [15:15]cal_on_rx_dout;
  wire [15:15]cal_on_rx_dout_0;
  wire [15:15]cal_on_rx_dout_114;
  wire [15:15]cal_on_rx_dout_57;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpen_out_146;
  wire cal_on_rx_drpen_out_32;
  wire cal_on_rx_drpen_out_89;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_drpwe_out_145;
  wire cal_on_rx_drpwe_out_31;
  wire cal_on_rx_drpwe_out_88;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_172;
  wire cal_on_rx_reset_in_174;
  wire cal_on_rx_reset_in_176;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_rx_reset_in_sync_154;
  wire cal_on_rx_reset_in_sync_40;
  wire cal_on_rx_reset_in_sync_97;
  wire cal_on_tx_cal_done;
  wire cal_on_tx_cal_done_142;
  wire cal_on_tx_cal_done_28;
  wire cal_on_tx_cal_done_85;
  wire cal_on_tx_cal_fail;
  wire cal_on_tx_cal_fail_141;
  wire cal_on_tx_cal_fail_27;
  wire cal_on_tx_cal_fail_84;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cplllock_out_103;
  wire cal_on_tx_cplllock_out_160;
  wire cal_on_tx_cplllock_out_46;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllpd_out_107;
  wire cal_on_tx_cpllpd_out_164;
  wire cal_on_tx_cpllpd_out_50;
  wire cal_on_tx_cpllreset_out;
  wire cal_on_tx_cpllreset_out_106;
  wire cal_on_tx_cpllreset_out_163;
  wire cal_on_tx_cpllreset_out_49;
  wire [13:9]cal_on_tx_debug_out;
  wire [13:9]cal_on_tx_debug_out_112;
  wire [13:9]cal_on_tx_debug_out_169;
  wire [13:9]cal_on_tx_debug_out_55;
  wire [15:15]cal_on_tx_dout;
  wire [15:15]cal_on_tx_dout_1;
  wire [15:15]cal_on_tx_dout_115;
  wire [15:15]cal_on_tx_dout_58;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpen_out_100;
  wire cal_on_tx_drpen_out_157;
  wire cal_on_tx_drpen_out_43;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_drpwe_out_156;
  wire cal_on_tx_drpwe_out_42;
  wire cal_on_tx_drpwe_out_99;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_171;
  wire cal_on_tx_reset_in_173;
  wire cal_on_tx_reset_in_175;
  wire cal_on_tx_reset_in_sync;
  wire cal_on_tx_reset_in_sync_108;
  wire cal_on_tx_reset_in_sync_165;
  wire cal_on_tx_reset_in_sync_51;
  wire [3:0]cdrstepdir_in;
  wire [3:0]cdrstepsq_in;
  wire [3:0]cdrstepsx_in;
  wire [3:0]cfgreset_in;
  wire [3:0]clkrsvd0_in;
  wire [3:0]clkrsvd1_in;
  wire [3:0]cpllfbclklost_out;
  wire [3:0]cpllfreqlock_in;
  wire [3:0]cplllock_out;
  wire [3:0]cplllockdetclk_in;
  wire [3:0]cplllocken_in;
  wire [3:0]cpllrefclklost_out;
  wire [11:0]cpllrefclksel_in;
  wire [3:0]cpllreset_in;
  wire den_i_1__0_n_0;
  wire den_i_1__1_n_0;
  wire den_i_1__2_n_0;
  wire den_i_1_n_0;
  wire [3:0]dmonfiforeset_in;
  wire [3:0]dmonitorclk_in;
  wire [63:0]dmonitorout_out;
  wire [3:0]dmonitoroutclk_out;
  wire done_i_1__0_n_0;
  wire done_i_1__1_n_0;
  wire done_i_1__2_n_0;
  wire done_i_1_n_0;
  wire [15:0]drpaddr_common_in;
  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_common_in;
  wire [3:0]drpclk_in;
  wire [15:0]drpdi_common_in;
  wire [63:0]drpdi_in;
  wire [15:0]drpdo_common_out;
  wire [63:0]drpdo_out;
  wire [0:0]drpen_common_in;
  wire [3:0]drpen_in;
  wire [0:0]drprdy_common_out;
  wire [3:0]drprdy_out;
  wire [3:0]drprst_in;
  wire [0:0]drpwe_common_in;
  wire [3:0]drpwe_in;
  wire dwe_i_1__0_n_0;
  wire dwe_i_1__1_n_0;
  wire dwe_i_1__2_n_0;
  wire dwe_i_1_n_0;
  wire [3:0]eyescandataerror_out;
  wire [3:0]eyescanreset_in;
  wire [3:0]eyescantrigger_in;
  wire freq_counter_rst_i_1__0_n_0;
  wire freq_counter_rst_i_1__1_n_0;
  wire freq_counter_rst_i_1__2_n_0;
  wire freq_counter_rst_i_1_n_0;
  wire [3:0]freqos_in;
  wire \gen_cal_rx_en.cal_fail_store_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_1_n_0 ;
  wire \gen_cal_rx_en.den_i_1__0_n_0 ;
  wire \gen_cal_rx_en.den_i_1__1_n_0 ;
  wire \gen_cal_rx_en.den_i_1__2_n_0 ;
  wire \gen_cal_rx_en.den_i_1_n_0 ;
  wire \gen_cal_rx_en.dwe_i_1__0_n_0 ;
  wire \gen_cal_rx_en.dwe_i_1__1_n_0 ;
  wire \gen_cal_rx_en.dwe_i_1__2_n_0 ;
  wire \gen_cal_rx_en.dwe_i_1_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_1__0_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_1__1_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_1__2_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_1_n_0 ;
  wire \gen_cal_rx_en.gtrxreset_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.gtrxreset_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.gtrxreset_int_i_1__2_n_0 ;
  wire \gen_cal_rx_en.gtrxreset_int_i_1_n_0 ;
  wire \gen_cal_rx_en.mask_user_in_i_1__0_n_0 ;
  wire \gen_cal_rx_en.mask_user_in_i_1__1_n_0 ;
  wire \gen_cal_rx_en.mask_user_in_i_1__2_n_0 ;
  wire \gen_cal_rx_en.mask_user_in_i_1_n_0 ;
  wire \gen_cal_rx_en.rd_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rd_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rd_i_1__2_n_0 ;
  wire \gen_cal_rx_en.rd_i_1_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int_i_1__2_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int_i_1_n_0 ;
  wire \gen_cal_rx_en.rxoutclksel_int[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rxoutclksel_int[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rxoutclksel_int[2]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.rxoutclksel_int[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_i_1__2_n_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_i_1_n_0 ;
  wire \gen_cal_rx_en.status_store_i_1__0_n_0 ;
  wire \gen_cal_rx_en.status_store_i_1__1_n_0 ;
  wire \gen_cal_rx_en.status_store_i_1__2_n_0 ;
  wire \gen_cal_rx_en.status_store_i_1_n_0 ;
  wire \gen_cal_rx_en.wr_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wr_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wr_i_1__2_n_0 ;
  wire \gen_cal_rx_en.wr_i_1_n_0 ;
  wire [3:0]\gen_gtwizard_gthe4.cplllock_ch_int ;
  wire [63:0]\gen_gtwizard_gthe4.drpdo_int ;
  wire [3:0]\gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_16 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_21 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_22 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_23 ;
  wire [3:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int ;
  wire [3:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int ;
  wire [39:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ;
  wire [63:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ;
  wire [3:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int ;
  wire [3:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ;
  wire [3:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int ;
  wire [3:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int ;
  wire [11:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int ;
  wire [3:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int ;
  wire [3:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int ;
  wire [11:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ;
  wire [3:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_3 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_4 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_3 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_4 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_5 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_6 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_3 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_4 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_5 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_6 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_3 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_4 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_5 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_6 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gthe4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gthe4.rxpmaresetdone_int ;
  wire [3:0]\gen_gtwizard_gthe4.rxprgdivresetdone_int ;
  wire [11:1]\gen_gtwizard_gthe4.rxrate_ch_int ;
  wire [3:0]\gen_gtwizard_gthe4.txprgdivresetdone_int ;
  wire [0:0]gtgrefclk0_in;
  wire [0:0]gtgrefclk1_in;
  wire [3:0]gtgrefclk_in;
  wire [3:0]gthrxn_in;
  wire [3:0]gthrxp_in;
  wire [3:0]gthtxn_out;
  wire [3:0]gthtxp_out;
  wire [0:0]gtnorthrefclk00_in;
  wire [0:0]gtnorthrefclk01_in;
  wire [3:0]gtnorthrefclk0_in;
  wire [0:0]gtnorthrefclk10_in;
  wire [0:0]gtnorthrefclk11_in;
  wire [3:0]gtnorthrefclk1_in;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtrefclk01_in;
  wire [3:0]gtrefclk0_in;
  wire [0:0]gtrefclk10_in;
  wire [0:0]gtrefclk11_in;
  wire [3:0]gtrefclk1_in;
  wire [3:0]gtrefclkmonitor_out;
  wire [63:0]gtrsvd_in;
  wire [3:0]gtrxresetsel_in;
  wire [0:0]gtsouthrefclk00_in;
  wire [0:0]gtsouthrefclk01_in;
  wire [3:0]gtsouthrefclk0_in;
  wire [0:0]gtsouthrefclk10_in;
  wire [0:0]gtsouthrefclk11_in;
  wire [3:0]gtsouthrefclk1_in;
  wire [3:0]gttxresetsel_in;
  wire [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll1reset_out;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [127:0]gtwiz_userdata_tx_in;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_155 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_41 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_98 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_116 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_2 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_59 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_144 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_30 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_87 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_150 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_36 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_93 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_143 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_29 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_86 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int ;
  wire [2:2]\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_147 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_33 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_90 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_148 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_34 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_91 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_151 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_37 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_94 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in_119 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in_5 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in_62 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in_120 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in_6 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in_63 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in_11 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in_125 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in_68 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in_10 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in_124 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in_67 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in_123 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in_66 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in_9 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in_122 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in_65 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in_8 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_117 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_3 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_60 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in_118 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in_4 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in_61 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in_121 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in_64 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in_7 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in_12 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in_126 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in_69 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in_127 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in_13 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in_70 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in_128 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in_14 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in_71 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in_129 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in_15 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in_72 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0_110 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0_167 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0_53 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_132 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_18 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_75 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync_113 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync_170 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync_56 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in_140 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in_26 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in_83 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in_139 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in_25 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in_82 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in_138 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in_24 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in_81 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_134 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_20 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_77 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in_135 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in_21 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in_78 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in_136 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in_22 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in_79 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in_133 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in_19 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in_76 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in_137 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in_23 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in_80 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd_104 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd_161 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd_47 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0_109 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0_166 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0_52 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int ;
  wire [2:2]\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int_101 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int_158 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int_44 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int_102 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int_159 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int_45 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr_105 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr_162 ;
  wire \gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr_48 ;
  wire i_in_inferred_i_2_n_0;
  wire [3:0]incpctrl_in;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire mask_user_in_i_1__0_n_0;
  wire mask_user_in_i_1__1_n_0;
  wire mask_user_in_i_1__2_n_0;
  wire mask_user_in_i_1_n_0;
  wire [3:0]pcieeqrxeqadaptdone_in;
  wire [3:0]pcierategen3_out;
  wire [3:0]pcierateidle_out;
  wire [2:0]pcierateqpll0_in;
  wire [2:0]pcierateqpll1_in;
  wire [7:0]pcierateqpllpd_out;
  wire [7:0]pcierateqpllreset_out;
  wire [3:0]pcierstidle_in;
  wire [3:0]pciersttxsyncstart_in;
  wire [3:0]pciesynctxsyncdone_out;
  wire [3:0]pcieusergen3rdy_out;
  wire [3:0]pcieuserphystatusrst_out;
  wire [3:0]pcieuserratedone_in;
  wire [3:0]pcieuserratestart_out;
  wire [63:0]pcsrsvdin_in;
  wire [63:0]pcsrsvdout_out;
  wire [3:0]phystatus_out;
  wire [63:0]pinrsrvdas_out;
  wire [7:0]pmarsvd0_in;
  wire [7:0]pmarsvd1_in;
  wire [7:0]pmarsvdout0_out;
  wire [7:0]pmarsvdout1_out;
  wire [3:0]powerpresent_out;
  wire [0:0]qpll0clkrsvd0_in;
  wire [0:0]qpll0clkrsvd1_in;
  wire [0:0]qpll0fbclklost_out;
  wire [7:0]qpll0fbdiv_in;
  wire [3:0]qpll0freqlock_in;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0lockdetclk_in;
  wire [0:0]qpll0locken_in;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll0pd_in;
  wire [0:0]qpll0refclklost_out;
  wire [2:0]qpll0refclksel_in;
  wire [0:0]qpll0reset_in;
  wire [0:0]qpll1clkrsvd0_in;
  wire [0:0]qpll1clkrsvd1_in;
  wire [0:0]qpll1fbclklost_out;
  wire [7:0]qpll1fbdiv_in;
  wire [3:0]qpll1freqlock_in;
  wire [0:0]qpll1lock_out;
  wire [0:0]qpll1lockdetclk_in;
  wire [0:0]qpll1locken_in;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [0:0]qpll1pd_in;
  wire [0:0]qpll1refclklost_out;
  wire [2:0]qpll1refclksel_in;
  wire [7:0]qplldmonitor0_out;
  wire [7:0]qplldmonitor1_out;
  wire [7:0]qpllrsvd1_in;
  wire [4:0]qpllrsvd2_in;
  wire [4:0]qpllrsvd3_in;
  wire [7:0]qpllrsvd4_in;
  wire [0:0]rcalenb_in;
  wire rd_i_1__0__1_n_0;
  wire rd_i_1__0_n_0;
  wire rd_i_1__1__0_n_0;
  wire rd_i_1__2__0_n_0;
  wire [0:0]refclkoutmonitor0_out;
  wire [0:0]refclkoutmonitor1_out;
  wire [3:0]resetexception_out;
  wire [3:0]resetovrd_in;
  wire rst_in0;
  wire [3:0]rx8b10ben_in;
  wire [3:0]rxafecfoken_in;
  wire [3:0]rxbufreset_in;
  wire [11:0]rxbufstatus_out;
  wire [3:0]rxbyteisaligned_out;
  wire [3:0]rxbyterealign_out;
  wire [3:0]rxcdrfreqreset_in;
  wire [3:0]rxcdrhold_in;
  wire [3:0]rxcdrlock_out;
  wire [3:0]rxcdrovrden_in;
  wire [3:0]rxcdrphdone_out;
  wire [3:0]rxcdrreset_in;
  wire [3:0]rxchanbondseq_out;
  wire [3:0]rxchanisaligned_out;
  wire [3:0]rxchanrealign_out;
  wire [3:0]rxchbonden_in;
  wire [19:0]rxchbondi_in;
  wire [11:0]rxchbondlevel_in;
  wire [3:0]rxchbondmaster_in;
  wire [19:0]rxchbondo_out;
  wire [3:0]rxchbondslave_in;
  wire [3:0]rxckcaldone_out;
  wire [3:0]rxckcalreset_in;
  wire [27:0]rxckcalstart_in;
  wire [7:0]rxclkcorcnt_out;
  wire [3:0]rxcominitdet_out;
  wire [3:0]rxcommadet_out;
  wire [3:0]rxcommadeten_in;
  wire [3:0]rxcomsasdet_out;
  wire [3:0]rxcomwakedet_out;
  wire [63:0]rxctrl0_out;
  wire [63:0]rxctrl1_out;
  wire [31:0]rxctrl2_out;
  wire [31:0]rxctrl3_out;
  wire [511:0]rxdata_out;
  wire [31:0]rxdataextendrsvd_out;
  wire [7:0]rxdatavalid_out;
  wire [7:0]rxdfeagcctrl_in;
  wire [3:0]rxdfeagchold_in;
  wire [3:0]rxdfeagcovrden_in;
  wire [15:0]rxdfecfokfcnum_in;
  wire [3:0]rxdfecfokfen_in;
  wire [3:0]rxdfecfokfpulse_in;
  wire [3:0]rxdfecfokhold_in;
  wire [3:0]rxdfecfokovren_in;
  wire [3:0]rxdfekhhold_in;
  wire [3:0]rxdfekhovrden_in;
  wire [3:0]rxdfelfhold_in;
  wire [3:0]rxdfelfovrden_in;
  wire [3:0]rxdfelpmreset_in;
  wire [3:0]rxdfetap10hold_in;
  wire [3:0]rxdfetap10ovrden_in;
  wire [3:0]rxdfetap11hold_in;
  wire [3:0]rxdfetap11ovrden_in;
  wire [3:0]rxdfetap12hold_in;
  wire [3:0]rxdfetap12ovrden_in;
  wire [3:0]rxdfetap13hold_in;
  wire [3:0]rxdfetap13ovrden_in;
  wire [3:0]rxdfetap14hold_in;
  wire [3:0]rxdfetap14ovrden_in;
  wire [3:0]rxdfetap15hold_in;
  wire [3:0]rxdfetap15ovrden_in;
  wire [3:0]rxdfetap2hold_in;
  wire [3:0]rxdfetap2ovrden_in;
  wire [3:0]rxdfetap3hold_in;
  wire [3:0]rxdfetap3ovrden_in;
  wire [3:0]rxdfetap4hold_in;
  wire [3:0]rxdfetap4ovrden_in;
  wire [3:0]rxdfetap5hold_in;
  wire [3:0]rxdfetap5ovrden_in;
  wire [3:0]rxdfetap6hold_in;
  wire [3:0]rxdfetap6ovrden_in;
  wire [3:0]rxdfetap7hold_in;
  wire [3:0]rxdfetap7ovrden_in;
  wire [3:0]rxdfetap8hold_in;
  wire [3:0]rxdfetap8ovrden_in;
  wire [3:0]rxdfetap9hold_in;
  wire [3:0]rxdfetap9ovrden_in;
  wire [3:0]rxdfeuthold_in;
  wire [3:0]rxdfeutovrden_in;
  wire [3:0]rxdfevphold_in;
  wire [3:0]rxdfevpovrden_in;
  wire [3:0]rxdfexyden_in;
  wire [3:0]rxdlybypass_in;
  wire [3:0]rxdlyen_in;
  wire [3:0]rxdlyovrden_in;
  wire [3:0]rxdlysreset_in;
  wire [3:0]rxdlysresetdone_out;
  wire [3:0]rxelecidle_out;
  wire [7:0]rxelecidlemode_in;
  wire [3:0]rxeqtraining_in;
  wire [3:0]rxgearboxslip_in;
  wire [23:0]rxheader_out;
  wire [7:0]rxheadervalid_out;
  wire [3:0]rxlatclk_in;
  wire [3:0]rxlfpstresetdet_out;
  wire [3:0]rxlfpsu2lpexitdet_out;
  wire [3:0]rxlfpsu3wakedet_out;
  wire [3:0]rxlpmen_in;
  wire [3:0]rxlpmgchold_in;
  wire [3:0]rxlpmgcovrden_in;
  wire [3:0]rxlpmhfhold_in;
  wire [3:0]rxlpmhfovrden_in;
  wire [3:0]rxlpmlfhold_in;
  wire [3:0]rxlpmlfklovrden_in;
  wire [3:0]rxlpmoshold_in;
  wire [3:0]rxlpmosovrden_in;
  wire [3:0]rxmcommaalignen_in;
  wire [31:0]rxmonitorout_out;
  wire [7:0]rxmonitorsel_in;
  wire [3:0]rxoobreset_in;
  wire [3:0]rxoscalreset_in;
  wire [3:0]rxoshold_in;
  wire [3:0]rxosintdone_out;
  wire [3:0]rxosintstarted_out;
  wire [3:0]rxosintstrobedone_out;
  wire [3:0]rxosintstrobestarted_out;
  wire [3:0]rxosovrden_in;
  wire [3:0]rxoutclk_out;
  wire [3:0]rxoutclkfabric_out;
  wire [3:0]rxoutclkpcs_out;
  wire [11:0]rxoutclksel_in;
  wire [3:0]rxpcommaalignen_in;
  wire [3:0]rxpcsreset_in;
  wire [7:0]rxpd_in;
  wire [3:0]rxphalign_in;
  wire [3:0]rxphaligndone_out;
  wire [3:0]rxphalignen_in;
  wire [3:0]rxphalignerr_out;
  wire [3:0]rxphdlypd_in;
  wire [3:0]rxphdlyreset_in;
  wire [3:0]rxphovrden_in;
  wire [7:0]rxpllclksel_in;
  wire [3:0]rxpmareset_in;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxprbscntreset_in;
  wire [3:0]rxprbserr_out;
  wire [3:0]rxprbslocked_out;
  wire [15:0]rxprbssel_in;
  wire [3:0]rxprgdivresetdone_out;
  wire [3:0]rxqpien_in;
  wire [3:0]rxqpisenn_out;
  wire [3:0]rxqpisenp_out;
  wire [11:0]rxrate_in;
  wire [3:0]rxratedone_out;
  wire [3:0]rxratemode_in;
  wire [1:0]rxrecclk0sel_out;
  wire [1:0]rxrecclk1sel_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxresetdone_out;
  wire [3:0]rxslide_in;
  wire [3:0]rxsliderdy_out;
  wire [3:0]rxslipdone_out;
  wire [3:0]rxslipoutclk_in;
  wire [3:0]rxslipoutclkrdy_out;
  wire [3:0]rxslippma_in;
  wire [3:0]rxslippmardy_out;
  wire [7:0]rxstartofseq_out;
  wire [11:0]rxstatus_out;
  wire [3:0]rxsyncallin_in;
  wire [3:0]rxsyncdone_out;
  wire [3:0]rxsyncin_in;
  wire [3:0]rxsyncmode_in;
  wire [3:0]rxsyncout_out;
  wire [7:0]rxsysclksel_in;
  wire [3:0]rxtermination_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [3:0]rxvalid_out;
  wire [24:0]sdm0data_in;
  wire [3:0]sdm0finalout_out;
  wire [0:0]sdm0reset_in;
  wire [14:0]sdm0testdata_out;
  wire [0:0]sdm0toggle_in;
  wire [1:0]sdm0width_in;
  wire [24:0]sdm1data_in;
  wire [3:0]sdm1finalout_out;
  wire [0:0]sdm1reset_in;
  wire [14:0]sdm1testdata_out;
  wire [0:0]sdm1toggle_in;
  wire [1:0]sdm1width_in;
  wire [3:0]sigvalidclk_in;
  wire status_store_i_1__0_n_0;
  wire status_store_i_1__1_n_0;
  wire status_store_i_1__2_n_0;
  wire status_store_i_1_n_0;
  wire [9:0]tcongpi_in;
  wire [9:0]tcongpo_out;
  wire [0:0]tconpowerup_in;
  wire [1:0]tconreset_in;
  wire [1:0]tconrsvdin1_in;
  wire [0:0]tconrsvdout0_out;
  wire [79:0]tstin_in;
  wire [31:0]tx8b10bbypass_in;
  wire [3:0]tx8b10ben_in;
  wire [7:0]txbufstatus_out;
  wire [3:0]txcomfinish_out;
  wire [3:0]txcominit_in;
  wire [3:0]txcomsas_in;
  wire [3:0]txcomwake_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [31:0]txctrl2_in;
  wire [31:0]txdataextendrsvd_in;
  wire [3:0]txdccdone_out;
  wire [3:0]txdccforcestart_in;
  wire [3:0]txdccreset_in;
  wire [7:0]txdeemph_in;
  wire [3:0]txdetectrx_in;
  wire [19:0]txdiffctrl_in;
  wire [3:0]txdlybypass_in;
  wire [3:0]txdlyen_in;
  wire [3:0]txdlyhold_in;
  wire [3:0]txdlyovrden_in;
  wire [3:0]txdlysreset_in;
  wire [3:0]txdlysresetdone_out;
  wire [3:0]txdlyupdown_in;
  wire [3:0]txelecidle_in;
  wire [23:0]txheader_in;
  wire [3:0]txinhibit_in;
  wire [3:0]txlatclk_in;
  wire [3:0]txlfpstreset_in;
  wire [3:0]txlfpsu2lpexit_in;
  wire [3:0]txlfpsu3wake_in;
  wire [27:0]txmaincursor_in;
  wire [11:0]txmargin_in;
  wire [3:0]txmuxdcdexhold_in;
  wire [3:0]txmuxdcdorwren_in;
  wire [3:0]txoneszeros_in;
  wire [3:0]txoutclk_out;
  wire [3:0]txoutclkfabric_out;
  wire [3:0]txoutclkpcs_out;
  wire [11:0]txoutclksel_in;
  wire \txoutclksel_int[2]_i_1__0_n_0 ;
  wire \txoutclksel_int[2]_i_1__1_n_0 ;
  wire \txoutclksel_int[2]_i_1__2_n_0 ;
  wire \txoutclksel_int[2]_i_1_n_0 ;
  wire [3:0]txpcsreset_in;
  wire [7:0]txpd_in;
  wire [3:0]txpdelecidlemode_in;
  wire [3:0]txphalign_in;
  wire [3:0]txphaligndone_out;
  wire [3:0]txphalignen_in;
  wire [3:0]txphdlypd_in;
  wire [3:0]txphdlyreset_in;
  wire [3:0]txphdlytstclk_in;
  wire [3:0]txphinit_in;
  wire [3:0]txphinitdone_out;
  wire [3:0]txphovrden_in;
  wire [3:0]txpippmen_in;
  wire [3:0]txpippmovrden_in;
  wire [3:0]txpippmpd_in;
  wire [3:0]txpippmsel_in;
  wire [19:0]txpippmstepsize_in;
  wire [3:0]txpisopd_in;
  wire [7:0]txpllclksel_in;
  wire [3:0]txpmareset_in;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txpolarity_in;
  wire [19:0]txpostcursor_in;
  wire [3:0]txprbsforceerr_in;
  wire [15:0]txprbssel_in;
  wire [19:0]txprecursor_in;
  wire [3:0]txprgdivresetdone_out;
  wire txprogdivreset_int_i_1__0_n_0;
  wire txprogdivreset_int_i_1__1_n_0;
  wire txprogdivreset_int_i_1__2_n_0;
  wire txprogdivreset_int_i_1_n_0;
  wire [3:0]txqpibiasen_in;
  wire [3:0]txqpisenn_out;
  wire [3:0]txqpisenp_out;
  wire [3:0]txqpiweakpup_in;
  wire [11:0]txrate_in;
  wire [3:0]txratedone_out;
  wire [3:0]txratemode_in;
  wire [3:0]txresetdone_out;
  wire [27:0]txsequence_in;
  wire [3:0]txswing_in;
  wire [3:0]txsyncallin_in;
  wire [3:0]txsyncdone_out;
  wire [3:0]txsyncin_in;
  wire [3:0]txsyncmode_in;
  wire [3:0]txsyncout_out;
  wire [7:0]txsysclksel_in;
  wire [3:0]txusrclk2_in;
  wire [3:0]txusrclk_in;
  wire wr_i_1__0__1_n_0;
  wire wr_i_1__0_n_0;
  wire wr_i_1__1__0_n_0;
  wire wr_i_1__2__0_n_0;

  LUT2 #(
    .INIT(4'h2)) 
    USER_TXPRGDIVRESETDONE_OUT_i_1
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync ),
        .I1(cal_on_tx_debug_out[9]),
        .O(USER_TXPRGDIVRESETDONE_OUT_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    USER_TXPRGDIVRESETDONE_OUT_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync_56 ),
        .I1(cal_on_tx_debug_out_55[9]),
        .O(USER_TXPRGDIVRESETDONE_OUT_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    USER_TXPRGDIVRESETDONE_OUT_i_1__1
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync_113 ),
        .I1(cal_on_tx_debug_out_112[9]),
        .O(USER_TXPRGDIVRESETDONE_OUT_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    USER_TXPRGDIVRESETDONE_OUT_i_1__2
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync_170 ),
        .I1(cal_on_tx_debug_out_169[9]),
        .O(USER_TXPRGDIVRESETDONE_OUT_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    cal_fail_store_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ),
        .I1(cal_on_tx_reset_in_sync),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ),
        .I3(cal_on_tx_debug_out[13]),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0 ),
        .O(cal_fail_store_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    cal_fail_store_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ),
        .I1(cal_on_tx_reset_in_sync_51),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ),
        .I3(cal_on_tx_debug_out_55[13]),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0_53 ),
        .O(cal_fail_store_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    cal_fail_store_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ),
        .I1(cal_on_tx_reset_in_sync_108),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ),
        .I3(cal_on_tx_debug_out_112[13]),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0_110 ),
        .O(cal_fail_store_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    cal_fail_store_i_1__2
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ),
        .I1(cal_on_tx_reset_in_sync_165),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ),
        .I3(cal_on_tx_debug_out_169[13]),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0_167 ),
        .O(cal_fail_store_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \cplllock_out[0]_INST_0 
       (.I0(cal_on_rx_cplllock_out),
        .I1(cal_on_tx_cplllock_out),
        .O(cplllock_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cplllock_out[1]_INST_0 
       (.I0(cal_on_rx_cplllock_out_35),
        .I1(cal_on_tx_cplllock_out_46),
        .O(cplllock_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cplllock_out[2]_INST_0 
       (.I0(cal_on_rx_cplllock_out_92),
        .I1(cal_on_tx_cplllock_out_103),
        .O(cplllock_out[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \cplllock_out[3]_INST_0 
       (.I0(cal_on_rx_cplllock_out_149),
        .I1(cal_on_tx_cplllock_out_160),
        .O(cplllock_out[3]));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 ),
        .I4(cal_on_tx_drpen_out),
        .O(den_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 ),
        .I4(cal_on_tx_drpen_out_43),
        .O(den_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 ),
        .I4(cal_on_tx_drpen_out_100),
        .O(den_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1__2
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 ),
        .I4(cal_on_tx_drpen_out_157),
        .O(den_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    done_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ),
        .O(done_i_1_n_0));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    done_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ),
        .O(done_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    done_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ),
        .O(done_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    done_i_1__2
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ),
        .O(done_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ),
        .I2(cal_on_tx_drpwe_out),
        .O(dwe_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ),
        .I2(cal_on_tx_drpwe_out_42),
        .O(dwe_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ),
        .I2(cal_on_tx_drpwe_out_99),
        .O(dwe_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1__2
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ),
        .I2(cal_on_tx_drpwe_out_156),
        .O(dwe_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFE00303232)) 
    freq_counter_rst_i_1
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in ),
        .I1(cal_on_tx_reset_in_sync),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ),
        .I5(cal_on_tx_debug_out[10]),
        .O(freq_counter_rst_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFE00303232)) 
    freq_counter_rst_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in_24 ),
        .I1(cal_on_tx_reset_in_sync_51),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in_25 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ),
        .I5(cal_on_tx_debug_out_55[10]),
        .O(freq_counter_rst_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFE00303232)) 
    freq_counter_rst_i_1__1
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in_81 ),
        .I1(cal_on_tx_reset_in_sync_108),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in_82 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ),
        .I5(cal_on_tx_debug_out_112[10]),
        .O(freq_counter_rst_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFE00303232)) 
    freq_counter_rst_i_1__2
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in_138 ),
        .I1(cal_on_tx_reset_in_sync_165),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in_139 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ),
        .I5(cal_on_tx_debug_out_169[10]),
        .O(freq_counter_rst_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    \gen_cal_rx_en.cal_fail_store_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ),
        .I1(cal_on_rx_reset_in_sync),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ),
        .I3(cal_on_rx_debug_out[13]),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0 ),
        .O(\gen_cal_rx_en.cal_fail_store_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    \gen_cal_rx_en.cal_fail_store_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ),
        .I1(cal_on_rx_reset_in_sync_40),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ),
        .I3(cal_on_rx_debug_out_54[13]),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in_15 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_41 ),
        .O(\gen_cal_rx_en.cal_fail_store_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    \gen_cal_rx_en.cal_fail_store_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ),
        .I1(cal_on_rx_reset_in_sync_97),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ),
        .I3(cal_on_rx_debug_out_111[13]),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in_72 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_98 ),
        .O(\gen_cal_rx_en.cal_fail_store_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    \gen_cal_rx_en.cal_fail_store_i_1__2 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ),
        .I1(cal_on_rx_reset_in_sync_154),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ),
        .I3(cal_on_rx_debug_out_168[13]),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in_129 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_155 ),
        .O(\gen_cal_rx_en.cal_fail_store_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    \gen_cal_rx_en.den_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 ),
        .I4(cal_on_rx_drpen_out),
        .O(\gen_cal_rx_en.den_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    \gen_cal_rx_en.den_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 ),
        .I4(cal_on_rx_drpen_out_32),
        .O(\gen_cal_rx_en.den_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    \gen_cal_rx_en.den_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 ),
        .I4(cal_on_rx_drpen_out_89),
        .O(\gen_cal_rx_en.den_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    \gen_cal_rx_en.den_i_1__2 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 ),
        .I4(cal_on_rx_drpen_out_146),
        .O(\gen_cal_rx_en.den_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.dwe_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ),
        .I2(cal_on_rx_drpwe_out),
        .O(\gen_cal_rx_en.dwe_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.dwe_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ),
        .I2(cal_on_rx_drpwe_out_31),
        .O(\gen_cal_rx_en.dwe_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.dwe_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ),
        .I2(cal_on_rx_drpwe_out_88),
        .O(\gen_cal_rx_en.dwe_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.dwe_i_1__2 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ),
        .I2(cal_on_rx_drpwe_out_145),
        .O(\gen_cal_rx_en.dwe_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFE30003232)) 
    \gen_cal_rx_en.freq_counter_rst_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in ),
        .I1(cal_on_rx_reset_in_sync),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ),
        .I5(cal_on_rx_debug_out[10]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFE30003232)) 
    \gen_cal_rx_en.freq_counter_rst_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in_8 ),
        .I1(cal_on_rx_reset_in_sync_40),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in_9 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ),
        .I5(cal_on_rx_debug_out_54[10]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFE30003232)) 
    \gen_cal_rx_en.freq_counter_rst_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in_65 ),
        .I1(cal_on_rx_reset_in_sync_97),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in_66 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ),
        .I5(cal_on_rx_debug_out_111[10]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFE30003232)) 
    \gen_cal_rx_en.freq_counter_rst_i_1__2 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in_122 ),
        .I1(cal_on_rx_reset_in_sync_154),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in_123 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ),
        .I5(cal_on_rx_debug_out_168[10]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.gtrxreset_int_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int ),
        .O(\gen_cal_rx_en.gtrxreset_int_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.gtrxreset_int_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in_10 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_30 ),
        .O(\gen_cal_rx_en.gtrxreset_int_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.gtrxreset_int_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in_67 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_87 ),
        .O(\gen_cal_rx_en.gtrxreset_int_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.gtrxreset_int_i_1__2 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in_124 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_144 ),
        .O(\gen_cal_rx_en.gtrxreset_int_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \gen_cal_rx_en.mask_user_in_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in ),
        .I2(cal_on_rx_cal_fail),
        .I3(cal_on_rx_cal_done),
        .I4(cal_on_rx_debug_out[9]),
        .O(\gen_cal_rx_en.mask_user_in_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \gen_cal_rx_en.mask_user_in_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_3 ),
        .I2(cal_on_rx_cal_fail_16),
        .I3(cal_on_rx_cal_done_17),
        .I4(cal_on_rx_debug_out_54[9]),
        .O(\gen_cal_rx_en.mask_user_in_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \gen_cal_rx_en.mask_user_in_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_60 ),
        .I2(cal_on_rx_cal_fail_73),
        .I3(cal_on_rx_cal_done_74),
        .I4(cal_on_rx_debug_out_111[9]),
        .O(\gen_cal_rx_en.mask_user_in_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \gen_cal_rx_en.mask_user_in_i_1__2 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_117 ),
        .I2(cal_on_rx_cal_fail_130),
        .I3(cal_on_rx_cal_done_131),
        .I4(cal_on_rx_debug_out_168[9]),
        .O(\gen_cal_rx_en.mask_user_in_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h55575554)) 
    \gen_cal_rx_en.rd_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd ),
        .O(\gen_cal_rx_en.rd_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55575554)) 
    \gen_cal_rx_en.rd_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_2 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in_4 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in_12 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_3 ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_36 ),
        .O(\gen_cal_rx_en.rd_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h55575554)) 
    \gen_cal_rx_en.rd_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_59 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in_61 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in_69 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_60 ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_93 ),
        .O(\gen_cal_rx_en.rd_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h55575554)) 
    \gen_cal_rx_en.rd_i_1__2 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_116 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in_118 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in_126 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_117 ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_150 ),
        .O(\gen_cal_rx_en.rd_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gen_cal_rx_en.rxcdrhold_int_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in ),
        .I1(cal_on_rx_cal_fail),
        .I2(cal_on_rx_cal_done),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int ),
        .O(\gen_cal_rx_en.rxcdrhold_int_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gen_cal_rx_en.rxcdrhold_int_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in_7 ),
        .I1(cal_on_rx_cal_fail_16),
        .I2(cal_on_rx_cal_done_17),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_29 ),
        .O(\gen_cal_rx_en.rxcdrhold_int_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gen_cal_rx_en.rxcdrhold_int_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in_64 ),
        .I1(cal_on_rx_cal_fail_73),
        .I2(cal_on_rx_cal_done_74),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_86 ),
        .O(\gen_cal_rx_en.rxcdrhold_int_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gen_cal_rx_en.rxcdrhold_int_i_1__2 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in_121 ),
        .I1(cal_on_rx_cal_fail_130),
        .I2(cal_on_rx_cal_done_131),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_143 ),
        .O(\gen_cal_rx_en.rxcdrhold_int_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.rxoutclksel_int[2]_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ),
        .O(\gen_cal_rx_en.rxoutclksel_int[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.rxoutclksel_int[2]_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_33 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ),
        .O(\gen_cal_rx_en.rxoutclksel_int[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.rxoutclksel_int[2]_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_90 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ),
        .O(\gen_cal_rx_en.rxoutclksel_int[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.rxoutclksel_int[2]_i_1__2 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_147 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 ),
        .O(\gen_cal_rx_en.rxoutclksel_int[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hECEFECE0)) 
    \gen_cal_rx_en.rxprogdivreset_int_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int ),
        .O(\gen_cal_rx_en.rxprogdivreset_int_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hECEFECE0)) 
    \gen_cal_rx_en.rxprogdivreset_int_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in_11 ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_34 ),
        .O(\gen_cal_rx_en.rxprogdivreset_int_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hECEFECE0)) 
    \gen_cal_rx_en.rxprogdivreset_int_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in_68 ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_91 ),
        .O(\gen_cal_rx_en.rxprogdivreset_int_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hECEFECE0)) 
    \gen_cal_rx_en.rxprogdivreset_int_i_1__2 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in_125 ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_148 ),
        .O(\gen_cal_rx_en.rxprogdivreset_int_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_cal_rx_en.status_store_i_1 
       (.I0(cal_on_rx_dout),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ),
        .I3(cal_on_rx_reset_in_sync),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ),
        .O(\gen_cal_rx_en.status_store_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_cal_rx_en.status_store_i_1__0 
       (.I0(cal_on_rx_dout_0),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_3 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_2 ),
        .I3(cal_on_rx_reset_in_sync_40),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ),
        .O(\gen_cal_rx_en.status_store_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_cal_rx_en.status_store_i_1__1 
       (.I0(cal_on_rx_dout_57),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_60 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_59 ),
        .I3(cal_on_rx_reset_in_sync_97),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ),
        .O(\gen_cal_rx_en.status_store_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_cal_rx_en.status_store_i_1__2 
       (.I0(cal_on_rx_dout_114),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_117 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_116 ),
        .I3(cal_on_rx_reset_in_sync_154),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ),
        .O(\gen_cal_rx_en.status_store_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    \gen_cal_rx_en.wr_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.wr_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    \gen_cal_rx_en.wr_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_2 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in_13 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in_6 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in_14 ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in_5 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_37 ),
        .O(\gen_cal_rx_en.wr_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    \gen_cal_rx_en.wr_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_59 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in_70 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in_63 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in_71 ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in_62 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_94 ),
        .O(\gen_cal_rx_en.wr_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    \gen_cal_rx_en.wr_i_1__2 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_116 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in_127 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in_120 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in_128 ),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in_119 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_151 ),
        .O(\gen_cal_rx_en.wr_i_1__2_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper \gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int ),
        .GTHE4_CHANNEL_CPLLPD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int ),
        .GTHE4_CHANNEL_CPLLRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPADDR(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPDI(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPDO(\gen_gtwizard_gthe4.drpdo_int ),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int ),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int ),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int ),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int ),
        .GTHE4_CHANNEL_GTTXRESET(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int ),
        .GTHE4_CHANNEL_RXOUTCLKPCS(rxoutclkpcs_out),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int ),
        .GTHE4_CHANNEL_RXPD({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_4 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_5 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_4 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_5 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_4 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_5 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_4 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5 }),
        .GTHE4_CHANNEL_RXPMARESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int ),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int ),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int ),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int ),
        .GTHE4_CHANNEL_RXRATE({\gen_gtwizard_gthe4.rxrate_ch_int [11:10],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_3 ,\gen_gtwizard_gthe4.rxrate_ch_int [8:7],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_3 ,\gen_gtwizard_gthe4.rxrate_ch_int [5:4],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_3 ,\gen_gtwizard_gthe4.rxrate_ch_int [2:1],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_3 }),
        .GTHE4_CHANNEL_RXRATEMODE({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_6 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_6 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_6 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6 }),
        .GTHE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTHE4_CHANNEL_TXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int ),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int ),
        .GTHE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cal_on_rx_debug_out(cal_on_rx_debug_out[9]),
        .cal_on_rx_debug_out_0(cal_on_rx_debug_out_54[9]),
        .cal_on_rx_debug_out_1(cal_on_rx_debug_out_111[9]),
        .cal_on_rx_debug_out_2(cal_on_rx_debug_out_168[9]),
        .cdrstepdir_in(cdrstepdir_in),
        .cdrstepsq_in(cdrstepsq_in),
        .cdrstepsx_in(cdrstepsx_in),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in(cpllfreqlock_in),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .dmonitoroutclk_out(dmonitoroutclk_out),
        .drpclk(\gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_21 ),
        .drpclk_0(\gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_22 ),
        .drpclk_1(\gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_23 ),
        .drpclk_in(drpclk_in),
        .drprst_in(drprst_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .freqos_in(freqos_in),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtrsvd_in(gtrsvd_in),
        .gtrxresetsel_in(gtrxresetsel_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxresetsel_in(gttxresetsel_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .incpctrl_in(incpctrl_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(gtwiz_userclk_rx_reset_in),
        .lopt_10(lopt_8),
        .lopt_11(lopt_9),
        .lopt_12(lopt_10),
        .lopt_13(lopt_11),
        .lopt_14(lopt_12),
        .lopt_15(lopt_13),
        .lopt_16(lopt_14),
        .lopt_17(lopt_15),
        .lopt_18(lopt_16),
        .lopt_2(lopt_1),
        .lopt_3(lopt_2),
        .lopt_4(gtwiz_userclk_tx_reset_in),
        .lopt_5(lopt_3),
        .lopt_6(lopt_4),
        .lopt_7(lopt_5),
        .lopt_8(lopt_6),
        .lopt_9(lopt_7),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .powerpresent_out(powerpresent_out),
        .qpll0freqlock_in(qpll0freqlock_in),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1freqlock_in(qpll1freqlock_in),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in(rxafecfoken_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxckcaldone_out(rxckcaldone_out),
        .rxckcalreset_in(rxckcalreset_in),
        .rxckcalstart_in(rxckcalstart_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfecfokfcnum_in(rxdfecfokfcnum_in),
        .rxdfecfokfen_in(rxdfecfokfen_in),
        .rxdfecfokfpulse_in(rxdfecfokfpulse_in),
        .rxdfecfokhold_in(rxdfecfokhold_in),
        .rxdfecfokovren_in(rxdfecfokovren_in),
        .rxdfekhhold_in(rxdfekhhold_in),
        .rxdfekhovrden_in(rxdfekhovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxeqtraining_in(rxeqtraining_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlfpstresetdet_out(rxlfpstresetdet_out),
        .rxlfpsu2lpexitdet_out(rxlfpsu2lpexitdet_out),
        .rxlfpsu3wakedet_out(rxlfpsu3wakedet_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxratedone_out(rxratedone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in(rxtermination_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tstin_in(tstin_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdccdone_out(txdccdone_out),
        .txdccforcestart_in(txdccforcestart_in),
        .txdccreset_in(txdccreset_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdlybypass_in(txdlybypass_in),
        .txdlyen_in(txdlyen_in),
        .txdlyhold_in(txdlyhold_in),
        .txdlyovrden_in(txdlyovrden_in),
        .txdlysreset_in(txdlysreset_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txdlyupdown_in(txdlyupdown_in),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txlfpstreset_in(txlfpstreset_in),
        .txlfpsu2lpexit_in(txlfpsu2lpexit_in),
        .txlfpsu3wake_in(txlfpsu3wake_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txmuxdcdexhold_in(txmuxdcdexhold_in),
        .txmuxdcdorwren_in(txmuxdcdorwren_in),
        .txoneszeros_in(txoneszeros_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphalign_in(txphalign_in),
        .txphaligndone_out(txphaligndone_out),
        .txphalignen_in(txphalignen_in),
        .txphdlypd_in(txphdlypd_in),
        .txphdlyreset_in(txphdlyreset_in),
        .txphdlytstclk_in(txphdlytstclk_in),
        .txphinit_in(txphinit_in),
        .txphinitdone_out(txphinitdone_out),
        .txphovrden_in(txphovrden_in),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncallin_in(txsyncallin_in),
        .txsyncdone_out(txsyncdone_out),
        .txsyncin_in(txsyncin_in),
        .txsyncmode_in(txsyncmode_in),
        .txsyncout_out(txsyncout_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in),
        .vid_phy_axi4lite_aclk(\gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_16 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper \gen_gtwizard_gthe4.gen_common.gen_common_container[26].gen_enabled_common.gthe4_common_wrapper_inst 
       (.bgbypassb_in(bgbypassb_in),
        .bgmonitorenb_in(bgmonitorenb_in),
        .bgpdb_in(bgpdb_in),
        .bgrcalovrd_in(bgrcalovrd_in),
        .bgrcalovrdenb_in(bgrcalovrdenb_in),
        .drpaddr_common_in(drpaddr_common_in),
        .drpclk_common_in(drpclk_common_in),
        .drpdi_common_in(drpdi_common_in),
        .drpdo_common_out(drpdo_common_out),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .gtgrefclk0_in(gtgrefclk0_in),
        .gtgrefclk1_in(gtgrefclk1_in),
        .gtnorthrefclk00_in(gtnorthrefclk00_in),
        .gtnorthrefclk01_in(gtnorthrefclk01_in),
        .gtnorthrefclk10_in(gtnorthrefclk10_in),
        .gtnorthrefclk11_in(gtnorthrefclk11_in),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(gtrefclk01_in),
        .gtrefclk10_in(gtrefclk10_in),
        .gtrefclk11_in(gtrefclk11_in),
        .gtsouthrefclk00_in(gtsouthrefclk00_in),
        .gtsouthrefclk01_in(gtsouthrefclk01_in),
        .gtsouthrefclk10_in(gtsouthrefclk10_in),
        .gtsouthrefclk11_in(gtsouthrefclk11_in),
        .gtwiz_reset_qpll1reset_out(gtwiz_reset_qpll1reset_out),
        .pcierateqpll0_in(pcierateqpll0_in),
        .pcierateqpll1_in(pcierateqpll1_in),
        .pmarsvd0_in(pmarsvd0_in),
        .pmarsvd1_in(pmarsvd1_in),
        .pmarsvdout0_out(pmarsvdout0_out),
        .pmarsvdout1_out(pmarsvdout1_out),
        .qpll0clkrsvd0_in(qpll0clkrsvd0_in),
        .qpll0clkrsvd1_in(qpll0clkrsvd1_in),
        .qpll0fbclklost_out(qpll0fbclklost_out),
        .qpll0fbdiv_in(qpll0fbdiv_in),
        .qpll0lock_out(qpll0lock_out),
        .qpll0lockdetclk_in(qpll0lockdetclk_in),
        .qpll0locken_in(qpll0locken_in),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll0pd_in(qpll0pd_in),
        .qpll0refclklost_out(qpll0refclklost_out),
        .qpll0refclksel_in(qpll0refclksel_in),
        .qpll0reset_in(qpll0reset_in),
        .qpll1clkrsvd0_in(qpll1clkrsvd0_in),
        .qpll1clkrsvd1_in(qpll1clkrsvd1_in),
        .qpll1fbclklost_out(qpll1fbclklost_out),
        .qpll1fbdiv_in(qpll1fbdiv_in),
        .qpll1lock_out(qpll1lock_out),
        .qpll1lockdetclk_in(qpll1lockdetclk_in),
        .qpll1locken_in(qpll1locken_in),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .qpll1pd_in(qpll1pd_in),
        .qpll1refclklost_out(qpll1refclklost_out),
        .qpll1refclksel_in(qpll1refclksel_in),
        .qplldmonitor0_out(qplldmonitor0_out),
        .qplldmonitor1_out(qplldmonitor1_out),
        .qpllrsvd1_in(qpllrsvd1_in),
        .qpllrsvd2_in(qpllrsvd2_in),
        .qpllrsvd3_in(qpllrsvd3_in),
        .qpllrsvd4_in(qpllrsvd4_in),
        .rcalenb_in(rcalenb_in),
        .refclkoutmonitor0_out(refclkoutmonitor0_out),
        .refclkoutmonitor1_out(refclkoutmonitor1_out),
        .rst_in0(rst_in0),
        .rxrecclk0sel_out(rxrecclk0sel_out),
        .rxrecclk1sel_out(rxrecclk1sel_out),
        .sdm0data_in(sdm0data_in),
        .sdm0finalout_out(sdm0finalout_out),
        .sdm0reset_in(sdm0reset_in),
        .sdm0testdata_out(sdm0testdata_out),
        .sdm0toggle_in(sdm0toggle_in),
        .sdm0width_in(sdm0width_in),
        .sdm1data_in(sdm1data_in),
        .sdm1finalout_out(sdm1finalout_out),
        .sdm1reset_in(sdm1reset_in),
        .sdm1testdata_out(sdm1testdata_out),
        .sdm1toggle_in(sdm1toggle_in),
        .sdm1width_in(sdm1width_in),
        .tcongpi_in(tcongpi_in),
        .tcongpo_out(tcongpo_out),
        .tconpowerup_in(tconpowerup_in),
        .tconreset_in(tconreset_in),
        .tconrsvdin1_in(tconrsvdin1_in),
        .tconrsvdout0_out(tconrsvdout0_out));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int [15:0]),
        .\DADDR_O_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int [9:0]),
        .\DI_O_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int [15:0]),
        .\DO_USR_O_reg[47] ({cal_on_tx_dout,cal_on_rx_dout,drpdo_out[15:0]}),
        .GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int [0]),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int [0]),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int [0]),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int [0]),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int [0]),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int [0]),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int [0]),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [2:0]),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int [0]),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int [0]),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int [0]),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int [0]),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int [0]),
        .Q({cal_on_tx_cal_done,cal_on_tx_cal_fail,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 }),
        .USER_TXPRGDIVRESETDONE_OUT_reg(USER_TXPRGDIVRESETDONE_OUT_i_1_n_0),
        .cal_fail_store__0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0 ),
        .cal_fail_store_reg(cal_fail_store_i_1_n_0),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_rx_reset_in(cal_on_rx_reset_in_176),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .cal_on_tx_reset_in(cal_on_tx_reset_in_175),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ),
        .\cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ),
        .\cpll_cal_state_reg[14] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ),
        .\cpll_cal_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ),
        .den_reg(den_i_1_n_0),
        .done_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ),
        .done_reg_0(done_i_1_n_0),
        .\drp_state_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ),
        .\drp_state_reg[4] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ),
        .\drp_state_reg[4]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ),
        .\drp_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ),
        .\drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 }),
        .drpaddr_in(drpaddr_in[9:0]),
        .drpclk_in(drpclk_in[0]),
        .drpdi_in(drpdi_in[15:0]),
        .drpen_in(drpen_in[0]),
        .drprdy_out(drprdy_out[0]),
        .drprst_in(drprst_in[0]),
        .drpwe_in(drpwe_in[0]),
        .dwe_reg(dwe_i_1_n_0),
        .freq_counter_rst_reg(freq_counter_rst_i_1_n_0),
        .\gen_cal_rx_en.cal_fail_store__0 (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_i_1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] ({cal_on_rx_cal_done,cal_on_rx_cal_fail,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 }),
        .\gen_cal_rx_en.den_reg (\gen_cal_rx_en.den_i_1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 }),
        .\gen_cal_rx_en.dwe_reg (\gen_cal_rx_en.dwe_i_1_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.freq_counter_rst_i_1_n_0 ),
        .\gen_cal_rx_en.gtrxreset_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int ),
        .\gen_cal_rx_en.gtrxreset_int_reg (\gen_cal_rx_en.gtrxreset_int_i_1_n_0 ),
        .\gen_cal_rx_en.mask_user_in_reg (\gen_cal_rx_en.mask_user_in_i_1_n_0 ),
        .\gen_cal_rx_en.rd (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.rd_reg (\gen_cal_rx_en.rd_i_1_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxcdrhold_int_reg (\gen_cal_rx_en.rxcdrhold_int_i_1_n_0 ),
        .\gen_cal_rx_en.rxoutclksel_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2] (\gen_cal_rx_en.rxoutclksel_int[2]_i_1_n_0 ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg (\gen_cal_rx_en.rxprogdivreset_int_i_1_n_0 ),
        .\gen_cal_rx_en.status_store_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_i_1_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ),
        .\gen_cal_rx_en.wait_ctr_reg[19] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .\gen_cal_rx_en.wr (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr ),
        .\gen_cal_rx_en.wr_reg (\gen_cal_rx_en.wr_i_1_n_0 ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gthe4_txprgdivresetdone_sync(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in[0]),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[17:0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17:0]),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg({cal_on_tx_debug_out[13],cal_on_tx_debug_out[10:9]}),
        .i_in_out_reg_0({cal_on_rx_debug_out[13],cal_on_rx_debug_out[10:9]}),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .lopt(lopt_1),
        .lopt_1(lopt_2),
        .lopt_2(lopt_3),
        .lopt_3(lopt_4),
        .mask_user_in_reg(mask_user_in_i_1_n_0),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int [2:0]),
        .out(gtpowergood_out[0]),
        .p_2_in4_in(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in ),
        .rd(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd ),
        .rd_reg(rd_i_1__0_n_0),
        .\repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ),
        .rxcdrhold_in(rxcdrhold_in[0]),
        .rxoutclk_out(rxoutclk_out[0]),
        .rxoutclksel_in(rxoutclksel_in[2:0]),
        .status_store__0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0 ),
        .status_store_reg(status_store_i_1_n_0),
        .txoutclk_out(txoutclk_out[0]),
        .txoutclksel_in(txoutclksel_in[2:0]),
        .txoutclksel_int(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int ),
        .\txoutclksel_int_reg[2] (\txoutclksel_int[2]_i_1_n_0 ),
        .txprgdivresetdone_out(txprgdivresetdone_out[0]),
        .txprogdivreset_int(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int ),
        .txprogdivreset_int_reg(txprogdivreset_int_i_1_n_0),
        .\wait_ctr_reg[11] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ),
        .\wait_ctr_reg[16] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ),
        .wr(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr ),
        .wr_reg(wr_i_1__0_n_0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_0 \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int [31:16]),
        .\DADDR_O_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int [19:10]),
        .\DI_O_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int [31:16]),
        .\DO_USR_O_reg[47] ({cal_on_tx_dout_1,cal_on_rx_dout_0,drpdo_out[31:16]}),
        .GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int [1]),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int [1]),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int [1]),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int [1]),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int [1]),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int [1]),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int [1]),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [5:3]),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int [1]),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int [1]),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int [1]),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int [1]),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int [1]),
        .Q({cal_on_tx_cal_done_28,cal_on_tx_cal_fail_27,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in_26 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in_25 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in_24 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in_23 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in_22 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in_21 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_20 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 }),
        .USER_TXPRGDIVRESETDONE_OUT_reg(USER_TXPRGDIVRESETDONE_OUT_i_1__0_n_0),
        .cal_fail_store__0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0_53 ),
        .cal_fail_store_reg(cal_fail_store_i_1__0_n_0),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out_35),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out_39),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out_38),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out_32),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out_31),
        .cal_on_rx_reset_in(cal_on_rx_reset_in_174),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync_40),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out_46),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out_50),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out_49),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out_43),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out_42),
        .cal_on_tx_reset_in(cal_on_tx_reset_in_173),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync_51),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ),
        .\cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ),
        .\cpll_cal_state_reg[14] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ),
        .\cpll_cal_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ),
        .den_reg(den_i_1__0_n_0),
        .done_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ),
        .done_reg_0(done_i_1__0_n_0),
        .\drp_state_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ),
        .\drp_state_reg[4] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ),
        .\drp_state_reg[4]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ),
        .\drp_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ),
        .\drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_18 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 }),
        .drpaddr_in(drpaddr_in[19:10]),
        .drpclk_in(drpclk_in[1]),
        .drpdi_in(drpdi_in[31:16]),
        .drpen_in(drpen_in[1]),
        .drprdy_out(drprdy_out[1]),
        .drprst_in(drprst_in[1]),
        .drpwe_in(drpwe_in[1]),
        .dwe_reg(dwe_i_1__0_n_0),
        .freq_counter_rst_reg(freq_counter_rst_i_1__0_n_0),
        .\gen_cal_rx_en.cal_fail_store__0 (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_41 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_i_1__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] ({cal_on_rx_cal_done_17,cal_on_rx_cal_fail_16,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in_15 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in_14 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in_13 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in_12 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in_11 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in_10 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in_9 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in_8 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in_7 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in_6 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in_5 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in_4 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_3 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 }),
        .\gen_cal_rx_en.den_reg (\gen_cal_rx_en.den_i_1__0_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_2 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 }),
        .\gen_cal_rx_en.dwe_reg (\gen_cal_rx_en.dwe_i_1__0_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.freq_counter_rst_i_1__0_n_0 ),
        .\gen_cal_rx_en.gtrxreset_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_30 ),
        .\gen_cal_rx_en.gtrxreset_int_reg (\gen_cal_rx_en.gtrxreset_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.mask_user_in_reg (\gen_cal_rx_en.mask_user_in_i_1__0_n_0 ),
        .\gen_cal_rx_en.rd (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_36 ),
        .\gen_cal_rx_en.rd_reg (\gen_cal_rx_en.rd_i_1__0_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_29 ),
        .\gen_cal_rx_en.rxcdrhold_int_reg (\gen_cal_rx_en.rxcdrhold_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.rxoutclksel_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_33 ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2] (\gen_cal_rx_en.rxoutclksel_int[2]_i_1__0_n_0 ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_34 ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg (\gen_cal_rx_en.rxprogdivreset_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.status_store_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_i_1__0_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ),
        .\gen_cal_rx_en.wait_ctr_reg[19] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .\gen_cal_rx_en.wr (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_37 ),
        .\gen_cal_rx_en.wr_reg (\gen_cal_rx_en.wr_i_1__0_n_0 ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gthe4_txprgdivresetdone_sync(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync_56 ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in[1]),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[35:18]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[35:18]),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg({cal_on_tx_debug_out_55[13],cal_on_tx_debug_out_55[10:9]}),
        .i_in_out_reg_0({cal_on_rx_debug_out_54[13],cal_on_rx_debug_out_54[10:9]}),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .lopt(lopt_5),
        .lopt_1(lopt_6),
        .lopt_2(lopt_7),
        .lopt_3(lopt_8),
        .mask_user_in_reg(mask_user_in_i_1__0_n_0),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int [5:3]),
        .out(gtpowergood_out[1]),
        .p_2_in4_in(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in_19 ),
        .rd(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd_47 ),
        .rd_reg(rd_i_1__0__1_n_0),
        .\repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ),
        .rxcdrhold_in(rxcdrhold_in[1]),
        .rxoutclk_out(rxoutclk_out[1]),
        .rxoutclksel_in(rxoutclksel_in[5:3]),
        .status_store__0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0_52 ),
        .status_store_reg(status_store_i_1__0_n_0),
        .txoutclk_out(txoutclk_out[1]),
        .txoutclksel_in(txoutclksel_in[5:3]),
        .txoutclksel_int(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int_44 ),
        .\txoutclksel_int_reg[2] (\txoutclksel_int[2]_i_1__0_n_0 ),
        .txprgdivresetdone_out(txprgdivresetdone_out[1]),
        .txprogdivreset_int(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int_45 ),
        .txprogdivreset_int_reg(txprogdivreset_int_i_1__0_n_0),
        .\wait_ctr_reg[11] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ),
        .\wait_ctr_reg[16] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ),
        .wr(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr_48 ),
        .wr_reg(wr_i_1__0__1_n_0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_1 \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int [47:32]),
        .\DADDR_O_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int [29:20]),
        .\DI_O_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int [47:32]),
        .\DO_USR_O_reg[47] ({cal_on_tx_dout_58,cal_on_rx_dout_57,drpdo_out[47:32]}),
        .GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int [2]),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int [2]),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int [2]),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int [2]),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int [2]),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int [2]),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int [2]),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [8:6]),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int [2]),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int [2]),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int [2]),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int [2]),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int [2]),
        .Q({cal_on_tx_cal_done_85,cal_on_tx_cal_fail_84,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in_83 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in_82 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in_81 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in_80 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in_79 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in_78 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_77 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 }),
        .USER_TXPRGDIVRESETDONE_OUT_reg(USER_TXPRGDIVRESETDONE_OUT_i_1__1_n_0),
        .cal_fail_store__0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0_110 ),
        .cal_fail_store_reg(cal_fail_store_i_1__1_n_0),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out_92),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out_96),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out_95),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out_89),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out_88),
        .cal_on_rx_reset_in(cal_on_rx_reset_in_172),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync_97),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out_103),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out_107),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out_106),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out_100),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out_99),
        .cal_on_tx_reset_in(cal_on_tx_reset_in_171),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync_108),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ),
        .\cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ),
        .\cpll_cal_state_reg[14] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ),
        .\cpll_cal_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ),
        .den_reg(den_i_1__1_n_0),
        .done_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ),
        .done_reg_0(done_i_1__1_n_0),
        .\drp_state_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ),
        .\drp_state_reg[4] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ),
        .\drp_state_reg[4]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ),
        .\drp_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ),
        .\drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_75 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 }),
        .drpaddr_in(drpaddr_in[29:20]),
        .drpclk_in(drpclk_in[2]),
        .drpdi_in(drpdi_in[47:32]),
        .drpen_in(drpen_in[2]),
        .drprdy_out(drprdy_out[2]),
        .drprst_in(drprst_in[2]),
        .drpwe_in(drpwe_in[2]),
        .dwe_reg(dwe_i_1__1_n_0),
        .freq_counter_rst_reg(freq_counter_rst_i_1__1_n_0),
        .\gen_cal_rx_en.cal_fail_store__0 (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_98 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_i_1__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] ({cal_on_rx_cal_done_74,cal_on_rx_cal_fail_73,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in_72 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in_71 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in_70 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in_69 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in_68 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in_67 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in_66 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in_65 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in_64 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in_63 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in_62 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in_61 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_60 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 }),
        .\gen_cal_rx_en.den_reg (\gen_cal_rx_en.den_i_1__1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_59 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 }),
        .\gen_cal_rx_en.dwe_reg (\gen_cal_rx_en.dwe_i_1__1_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.freq_counter_rst_i_1__1_n_0 ),
        .\gen_cal_rx_en.gtrxreset_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_87 ),
        .\gen_cal_rx_en.gtrxreset_int_reg (\gen_cal_rx_en.gtrxreset_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.mask_user_in_reg (\gen_cal_rx_en.mask_user_in_i_1__1_n_0 ),
        .\gen_cal_rx_en.rd (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_93 ),
        .\gen_cal_rx_en.rd_reg (\gen_cal_rx_en.rd_i_1__1_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_86 ),
        .\gen_cal_rx_en.rxcdrhold_int_reg (\gen_cal_rx_en.rxcdrhold_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.rxoutclksel_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_90 ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2] (\gen_cal_rx_en.rxoutclksel_int[2]_i_1__1_n_0 ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_91 ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg (\gen_cal_rx_en.rxprogdivreset_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.status_store_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_i_1__1_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ),
        .\gen_cal_rx_en.wait_ctr_reg[19] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .\gen_cal_rx_en.wr (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_94 ),
        .\gen_cal_rx_en.wr_reg (\gen_cal_rx_en.wr_i_1__1_n_0 ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gthe4_txprgdivresetdone_sync(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync_113 ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in[2]),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[53:36]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[53:36]),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg({cal_on_tx_debug_out_112[13],cal_on_tx_debug_out_112[10:9]}),
        .i_in_out_reg_0({cal_on_rx_debug_out_111[13],cal_on_rx_debug_out_111[10:9]}),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .lopt(lopt_9),
        .lopt_1(lopt_10),
        .lopt_2(lopt_11),
        .lopt_3(lopt_12),
        .mask_user_in_reg(mask_user_in_i_1__1_n_0),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int [8:6]),
        .out(gtpowergood_out[2]),
        .p_2_in4_in(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in_76 ),
        .rd(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd_104 ),
        .rd_reg(rd_i_1__1__0_n_0),
        .\repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ),
        .rxcdrhold_in(rxcdrhold_in[2]),
        .rxoutclk_out(rxoutclk_out[2]),
        .rxoutclksel_in(rxoutclksel_in[8:6]),
        .status_store__0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0_109 ),
        .status_store_reg(status_store_i_1__1_n_0),
        .txoutclk_out(txoutclk_out[2]),
        .txoutclksel_in(txoutclksel_in[8:6]),
        .txoutclksel_int(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int_101 ),
        .\txoutclksel_int_reg[2] (\txoutclksel_int[2]_i_1__1_n_0 ),
        .txprgdivresetdone_out(txprgdivresetdone_out[2]),
        .txprogdivreset_int(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int_102 ),
        .txprogdivreset_int_reg(txprogdivreset_int_i_1__1_n_0),
        .\wait_ctr_reg[11] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ),
        .\wait_ctr_reg[16] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ),
        .wr(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr_105 ),
        .wr_reg(wr_i_1__1__0_n_0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_2 \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int [63:48]),
        .\DADDR_O_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int [39:30]),
        .\DI_O_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int [63:48]),
        .\DO_USR_O_reg[47] ({cal_on_tx_dout_115,cal_on_rx_dout_114,drpdo_out[63:48]}),
        .GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int [3]),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int [3]),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int [3]),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int [3]),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int [3]),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int [3]),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int [3]),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [11:9]),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int [3]),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int [3]),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int [3]),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int [3]),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int [3]),
        .Q({cal_on_tx_cal_done_142,cal_on_tx_cal_fail_141,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_41 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in_140 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_16_in_139 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_17_in_138 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in_137 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in_136 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in_135 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_134 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 }),
        .USER_TXPRGDIVRESETDONE_OUT_reg(USER_TXPRGDIVRESETDONE_OUT_i_1__2_n_0),
        .cal_fail_store__0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_fail_store__0_167 ),
        .cal_fail_store_reg(cal_fail_store_i_1__2_n_0),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out_149),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out_153),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out_152),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out_146),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out_145),
        .cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync_154),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out_160),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out_164),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out_163),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out_157),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out_156),
        .cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync_165),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_82 ),
        .\cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ),
        .\cpll_cal_state_reg[14] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_84 ),
        .\cpll_cal_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ),
        .den_reg(den_i_1__2_n_0),
        .done_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_37 ),
        .done_reg_0(done_i_1__2_n_0),
        .\drp_state_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_101 ),
        .\drp_state_reg[4] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_97 ),
        .\drp_state_reg[4]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_102 ),
        .\drp_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_96 ),
        .\drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_132 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_56 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_57 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_58 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_59 }),
        .drpaddr_in(drpaddr_in[39:30]),
        .drpclk_in(drpclk_in[3]),
        .drpdi_in(drpdi_in[63:48]),
        .drpen_in(drpen_in[3]),
        .drprdy_out(drprdy_out[3]),
        .drprst_in(drprst_in[3]),
        .drpwe_in(drpwe_in[3]),
        .dwe_reg(dwe_i_1__2_n_0),
        .freq_counter_rst_reg(freq_counter_rst_i_1__2_n_0),
        .\gen_cal_rx_en.cal_fail_store__0 (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_155 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_i_1__2_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_91 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_80 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_92 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] ({cal_on_rx_cal_done_131,cal_on_rx_cal_fail_130,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_62 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_4_in_129 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_3_in_128 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in_127 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_2_in1_in_126 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_10_in_125 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_14_in_124 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_17_in_123 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_18_in_122 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_20_in_121 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_72 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in_120 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_0_in0_in_119 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in_118 ,\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/p_1_in2_in_117 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_77 }),
        .\gen_cal_rx_en.den_reg (\gen_cal_rx_en.den_i_1__2_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_116 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_86 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_87 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_88 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_89 }),
        .\gen_cal_rx_en.dwe_reg (\gen_cal_rx_en.dwe_i_1__2_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.freq_counter_rst_i_1__2_n_0 ),
        .\gen_cal_rx_en.gtrxreset_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_144 ),
        .\gen_cal_rx_en.gtrxreset_int_reg (\gen_cal_rx_en.gtrxreset_int_i_1__2_n_0 ),
        .\gen_cal_rx_en.mask_user_in_reg (\gen_cal_rx_en.mask_user_in_i_1__2_n_0 ),
        .\gen_cal_rx_en.rd (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_150 ),
        .\gen_cal_rx_en.rd_reg (\gen_cal_rx_en.rd_i_1__2_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_90 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_143 ),
        .\gen_cal_rx_en.rxcdrhold_int_reg (\gen_cal_rx_en.rxcdrhold_int_i_1__2_n_0 ),
        .\gen_cal_rx_en.rxoutclksel_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_147 ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2] (\gen_cal_rx_en.rxoutclksel_int[2]_i_1__2_n_0 ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_148 ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg (\gen_cal_rx_en.rxprogdivreset_int_i_1__2_n_0 ),
        .\gen_cal_rx_en.status_store_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_29 ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_i_1__2_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_78 ),
        .\gen_cal_rx_en.wait_ctr_reg[19] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_79 ),
        .\gen_cal_rx_en.wr (\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_151 ),
        .\gen_cal_rx_en.wr_reg (\gen_cal_rx_en.wr_i_1__2_n_0 ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gthe4_txprgdivresetdone_sync(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/gthe4_txprgdivresetdone_sync_170 ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in[3]),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[71:54]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[71:54]),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg({cal_on_tx_debug_out_169[13],cal_on_tx_debug_out_169[10:9]}),
        .i_in_out_reg_0({cal_on_rx_debug_out_168[13],cal_on_rx_debug_out_168[10:9]}),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .lopt(lopt_13),
        .lopt_1(lopt_14),
        .lopt_2(lopt_15),
        .lopt_3(lopt_16),
        .mask_user_in_reg(mask_user_in_i_1__2_n_0),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int [11:9]),
        .out(gtpowergood_out[3]),
        .p_2_in4_in(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in_133 ),
        .rd(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd_161 ),
        .rd_reg(rd_i_1__2__0_n_0),
        .\repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_81 ),
        .rxcdrhold_in(rxcdrhold_in[3]),
        .rxoutclk_out(rxoutclk_out[3]),
        .rxoutclksel_in(rxoutclksel_in[11:9]),
        .status_store__0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0_166 ),
        .status_store_reg(status_store_i_1__2_n_0),
        .txoutclk_out(txoutclk_out[3]),
        .txoutclksel_in(txoutclksel_in[11:9]),
        .txoutclksel_int(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int_158 ),
        .\txoutclksel_int_reg[2] (\txoutclksel_int[2]_i_1__2_n_0 ),
        .txprgdivresetdone_out(txprgdivresetdone_out[3]),
        .txprogdivreset_int(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int_159 ),
        .txprogdivreset_int_reg(txprogdivreset_int_i_1__2_n_0),
        .\wait_ctr_reg[11] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ),
        .\wait_ctr_reg[16] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_51 ),
        .wr(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr_162 ),
        .wr_reg(wr_i_1__2__0_n_0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTHE4_CHANNEL_RXOUTCLKPCS(rxoutclkpcs_out[0]),
        .GTHE4_CHANNEL_RXPD({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_4 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5 }),
        .GTHE4_CHANNEL_RXPMARESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int [0]),
        .GTHE4_CHANNEL_RXRATE({\gen_gtwizard_gthe4.rxrate_ch_int [2:1],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_3 }),
        .GTHE4_CHANNEL_RXRATEMODE(\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6 ),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 (\gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_16 ),
        .i_in_meta_reg(cal_on_rx_debug_out[9]),
        .out(gtpowergood_out[0]),
        .rxpd_in(rxpd_in[1:0]),
        .rxpmareset_in(rxpmareset_in[0]),
        .rxrate_in(rxrate_in[2:0]),
        .rxratemode_in(rxratemode_in[0]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood_3 \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTHE4_CHANNEL_RXOUTCLKPCS(rxoutclkpcs_out[1]),
        .GTHE4_CHANNEL_RXPD({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_4 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_5 }),
        .GTHE4_CHANNEL_RXPMARESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int [1]),
        .GTHE4_CHANNEL_RXRATE({\gen_gtwizard_gthe4.rxrate_ch_int [5:4],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_3 }),
        .GTHE4_CHANNEL_RXRATEMODE(\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_6 ),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 (\gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_21 ),
        .i_in_meta_reg(cal_on_rx_debug_out_54[9]),
        .out(gtpowergood_out[1]),
        .rxpd_in(rxpd_in[3:2]),
        .rxpmareset_in(rxpmareset_in[1]),
        .rxrate_in(rxrate_in[5:3]),
        .rxratemode_in(rxratemode_in[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood_4 \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTHE4_CHANNEL_RXOUTCLKPCS(rxoutclkpcs_out[2]),
        .GTHE4_CHANNEL_RXPD({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_4 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_5 }),
        .GTHE4_CHANNEL_RXPMARESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int [2]),
        .GTHE4_CHANNEL_RXRATE({\gen_gtwizard_gthe4.rxrate_ch_int [8:7],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_3 }),
        .GTHE4_CHANNEL_RXRATEMODE(\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_6 ),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 (\gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_22 ),
        .i_in_meta_reg(cal_on_rx_debug_out_111[9]),
        .out(gtpowergood_out[2]),
        .rxpd_in(rxpd_in[5:4]),
        .rxpmareset_in(rxpmareset_in[2]),
        .rxrate_in(rxrate_in[8:6]),
        .rxratemode_in(rxratemode_in[2]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood_5 \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTHE4_CHANNEL_RXOUTCLKPCS(rxoutclkpcs_out[3]),
        .GTHE4_CHANNEL_RXPD({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_4 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_5 }),
        .GTHE4_CHANNEL_RXPMARESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int [3]),
        .GTHE4_CHANNEL_RXRATE({\gen_gtwizard_gthe4.rxrate_ch_int [11:10],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_3 }),
        .GTHE4_CHANNEL_RXRATEMODE(\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst_n_6 ),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 (\gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst_n_23 ),
        .i_in_meta_reg(cal_on_rx_debug_out_168[9]),
        .out(gtpowergood_out[3]),
        .rxpd_in(rxpd_in[7:6]),
        .rxpmareset_in(rxpmareset_in[3]),
        .rxrate_in(rxrate_in[11:9]),
        .rxratemode_in(rxratemode_in[3]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out[0]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_6 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out[0]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_7 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_8 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_9 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out[2]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_10 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out[2]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_11 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out[3]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_12 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out[3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gtwiz_reset \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTHE4_CHANNEL_GTTXRESET(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .GTHE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTHE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .cal_on_rx_reset_in(cal_on_rx_reset_in_176),
        .cal_on_tx_reset_in(cal_on_tx_reset_in_175),
        .cpllreset_in(cpllreset_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll1reset_out(gtwiz_reset_qpll1reset_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int ),
        .i_in_meta_reg_0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .i_in_out_reg(gtwiz_reset_rx_cdr_stable_out),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .pllreset_rx_out_reg_0(cal_on_rx_reset_in_174),
        .pllreset_rx_out_reg_1(cal_on_tx_reset_in_173),
        .pllreset_rx_out_reg_2(cal_on_rx_reset_in_172),
        .pllreset_rx_out_reg_3(cal_on_tx_reset_in_171),
        .pllreset_rx_out_reg_4(cal_on_rx_reset_in),
        .pllreset_rx_out_reg_5(cal_on_tx_reset_in),
        .qpll1lock_out(qpll1lock_out),
        .rst_in0(rst_in0),
        .rst_in_out_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .rxpllclksel_in(rxpllclksel_in),
        .rxusrclk2_in(rxusrclk2_in[0]),
        .txpllclksel_in(txpllclksel_in),
        .txusrclk2_in(txusrclk2_in[0]));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(rxcdrlock_out[1]),
        .I1(rxcdrlock_out[0]),
        .I2(rxcdrlock_out[3]),
        .I3(rxcdrlock_out[2]),
        .O(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(cal_on_rx_cpllpd_out),
        .I1(cal_on_tx_cpllpd_out),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(cal_on_rx_cpllreset_out),
        .I1(cal_on_tx_cpllreset_out),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(cal_on_rx_cpllpd_out_39),
        .I1(cal_on_tx_cpllpd_out_50),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(cal_on_rx_cpllreset_out_38),
        .I1(cal_on_tx_cpllreset_out_49),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(cal_on_rx_cpllpd_out_96),
        .I1(cal_on_tx_cpllpd_out_107),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(cal_on_rx_cpllreset_out_95),
        .I1(cal_on_tx_cpllreset_out_106),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(cal_on_rx_cpllpd_out_153),
        .I1(cal_on_tx_cpllpd_out_164),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(cal_on_rx_cpllreset_out_152),
        .I1(cal_on_tx_cpllreset_out_163),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int [3]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    i_in_inferred_i_1
       (.I0(cal_on_rx_cplllock_out_35),
        .I1(cal_on_tx_cplllock_out_46),
        .I2(cal_on_rx_cplllock_out),
        .I3(cal_on_tx_cplllock_out),
        .I4(i_in_inferred_i_2_n_0),
        .O(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    i_in_inferred_i_2
       (.I0(cal_on_tx_cplllock_out_103),
        .I1(cal_on_rx_cplllock_out_92),
        .I2(cal_on_tx_cplllock_out_160),
        .I3(cal_on_rx_cplllock_out_149),
        .O(i_in_inferred_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    mask_user_in_i_1
       (.I0(cal_on_tx_cal_done),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ),
        .I2(cal_on_tx_cal_fail),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in ),
        .I4(cal_on_tx_debug_out[9]),
        .O(mask_user_in_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    mask_user_in_i_1__0
       (.I0(cal_on_tx_cal_done_28),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ),
        .I2(cal_on_tx_cal_fail_27),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_20 ),
        .I4(cal_on_tx_debug_out_55[9]),
        .O(mask_user_in_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    mask_user_in_i_1__1
       (.I0(cal_on_tx_cal_done_85),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ),
        .I2(cal_on_tx_cal_fail_84),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_77 ),
        .I4(cal_on_tx_debug_out_112[9]),
        .O(mask_user_in_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    mask_user_in_i_1__2
       (.I0(cal_on_tx_cal_done_142),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ),
        .I2(cal_on_tx_cal_fail_141),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_134 ),
        .I4(cal_on_tx_debug_out_169[9]),
        .O(mask_user_in_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd ),
        .O(rd_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__0__1
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_18 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in_22 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in_19 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in_23 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd_47 ),
        .O(rd_i_1__0__1_n_0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__1__0
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_75 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in_79 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in_76 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in_80 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd_104 ),
        .O(rd_i_1__1__0_n_0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__2__0
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_132 ),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in_136 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_2_in4_in_133 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_4_in_137 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_83 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/rd_161 ),
        .O(rd_i_1__2__0_n_0));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    status_store_i_1
       (.I0(cal_on_tx_dout),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in ),
        .I3(cal_on_tx_reset_in_sync),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0 ),
        .O(status_store_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    status_store_i_1__0
       (.I0(cal_on_tx_dout_1),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in_21 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_20 ),
        .I3(cal_on_tx_reset_in_sync_51),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_18 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0_52 ),
        .O(status_store_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    status_store_i_1__1
       (.I0(cal_on_tx_dout_58),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in_78 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_77 ),
        .I3(cal_on_tx_reset_in_sync_108),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_75 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0_109 ),
        .O(status_store_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    status_store_i_1__2
       (.I0(cal_on_tx_dout_115),
        .I1(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in5_in_135 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_1_in10_in_134 ),
        .I3(cal_on_tx_reset_in_sync_165),
        .I4(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_132 ),
        .I5(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/status_store__0_166 ),
        .O(status_store_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ),
        .O(\txoutclksel_int[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int_44 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ),
        .O(\txoutclksel_int[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int_101 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ),
        .O(\txoutclksel_int[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1__2 
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclksel_int_158 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_45 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_50 ),
        .O(\txoutclksel_int[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int ),
        .O(txprogdivreset_int_i_1_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in_26 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int_45 ),
        .O(txprogdivreset_int_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in_83 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int_102 ),
        .O(txprogdivreset_int_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1__2
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_52 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_40 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/p_13_in_140 ),
        .I3(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txprogdivreset_int_159 ),
        .O(txprogdivreset_int_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    wr_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr ),
        .O(wr_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    wr_i_1__0__1
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_18 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr_48 ),
        .O(wr_i_1__0__1_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    wr_i_1__1__0
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_75 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr_105 ),
        .O(wr_i_1__1__0_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    wr_i_1__2__0
       (.I0(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_done_132 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst_n_53 ),
        .I2(\gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wr_162 ),
        .O(wr_i_1__2__0_n_0));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "3240.000000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "40.000000" *) 
(* C_GT_REV = "57" *) (* C_GT_TYPE = "2" *) (* C_INCLUDE_CPLL_CAL = "1" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "1" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "1" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "1" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "40" *) (* C_RX_LINE_RATE = "1.620000" *) 
(* C_RX_MASTER_CHANNEL_IDX = "104" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "40.500000" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "2" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "162.000000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "32" *) (* C_RX_USRCLK2_FREQUENCY = "40.500000" *) 
(* C_RX_USRCLK_FREQUENCY = "40.500000" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "1" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "1" *) 
(* C_TXPROGDIV_FREQ_VAL = "81.000000" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "1" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "40" *) (* C_TX_LINE_RATE = "1.620000" *) (* C_TX_MASTER_CHANNEL_IDX = "104" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "40.500000" *) (* C_TX_OUTCLK_SOURCE = "1" *) 
(* C_TX_PLL_TYPE = "1" *) (* C_TX_REFCLK_FREQUENCY = "162.000000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "32" *) (* C_TX_USRCLK2_FREQUENCY = "40.500000" *) 
(* C_TX_USRCLK_FREQUENCY = "40.500000" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) (* ORIG_REF_NAME = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_top" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [127:0]gtwiz_userdata_tx_in;
  output [127:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [9:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [1:0]tconreset_in;
  input [1:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [0:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [0:0]ubgpi_in;
  input [0:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [0:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [9:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [0:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [0:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [3:0]gthrxn_in;
  input [3:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [0:0]gtyrxn_in;
  input [0:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [7:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [3:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [3:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [3:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [3:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [3:0]gthtxn_out;
  output [3:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [0:0]gtytxn_out;
  output [0:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [3:0]rxqpisenn_out;
  output [3:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]txqpisenn_out;
  output [3:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;

  wire \<const0> ;
  wire [0:0]bgbypassb_in;
  wire [0:0]bgmonitorenb_in;
  wire [0:0]bgpdb_in;
  wire [4:0]bgrcalovrd_in;
  wire [0:0]bgrcalovrdenb_in;
  wire [3:0]bufgtce_out;
  wire [11:0]bufgtcemask_out;
  wire [35:0]bufgtdiv_out;
  wire [3:0]bufgtreset_out;
  wire [11:0]bufgtrstmask_out;
  wire [3:0]cdrstepdir_in;
  wire [3:0]cdrstepsq_in;
  wire [3:0]cdrstepsx_in;
  wire [3:0]cfgreset_in;
  wire [3:0]clkrsvd0_in;
  wire [3:0]clkrsvd1_in;
  wire [3:0]cpllfbclklost_out;
  wire [3:0]cpllfreqlock_in;
  wire [3:0]cplllock_out;
  wire [3:0]cplllockdetclk_in;
  wire [3:0]cplllocken_in;
  wire [3:0]cpllrefclklost_out;
  wire [11:0]cpllrefclksel_in;
  wire [3:0]cpllreset_in;
  wire [3:0]dmonfiforeset_in;
  wire [3:0]dmonitorclk_in;
  wire [63:0]dmonitorout_out;
  wire [3:0]dmonitoroutclk_out;
  wire [15:0]drpaddr_common_in;
  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_common_in;
  wire [3:0]drpclk_in;
  wire [15:0]drpdi_common_in;
  wire [63:0]drpdi_in;
  wire [15:0]drpdo_common_out;
  wire [63:0]drpdo_out;
  wire [0:0]drpen_common_in;
  wire [3:0]drpen_in;
  wire [0:0]drprdy_common_out;
  wire [3:0]drprdy_out;
  wire [3:0]drprst_in;
  wire [0:0]drpwe_common_in;
  wire [3:0]drpwe_in;
  wire [3:0]eyescandataerror_out;
  wire [3:0]eyescanreset_in;
  wire [3:0]eyescantrigger_in;
  wire [3:0]freqos_in;
  wire [0:0]gtgrefclk0_in;
  wire [0:0]gtgrefclk1_in;
  wire [3:0]gtgrefclk_in;
  wire [3:0]gthrxn_in;
  wire [3:0]gthrxp_in;
  wire [3:0]gthtxn_out;
  wire [3:0]gthtxp_out;
  wire [0:0]gtnorthrefclk00_in;
  wire [0:0]gtnorthrefclk01_in;
  wire [3:0]gtnorthrefclk0_in;
  wire [0:0]gtnorthrefclk10_in;
  wire [0:0]gtnorthrefclk11_in;
  wire [3:0]gtnorthrefclk1_in;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtrefclk01_in;
  wire [3:0]gtrefclk0_in;
  wire [0:0]gtrefclk10_in;
  wire [0:0]gtrefclk11_in;
  wire [3:0]gtrefclk1_in;
  wire [3:0]gtrefclkmonitor_out;
  wire [63:0]gtrsvd_in;
  wire [3:0]gtrxresetsel_in;
  wire [0:0]gtsouthrefclk00_in;
  wire [0:0]gtsouthrefclk01_in;
  wire [3:0]gtsouthrefclk0_in;
  wire [0:0]gtsouthrefclk10_in;
  wire [0:0]gtsouthrefclk11_in;
  wire [3:0]gtsouthrefclk1_in;
  wire [3:0]gttxresetsel_in;
  wire [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll1reset_out;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [127:0]gtwiz_userdata_tx_in;
  wire [3:0]incpctrl_in;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire [3:0]pcieeqrxeqadaptdone_in;
  wire [3:0]pcierategen3_out;
  wire [3:0]pcierateidle_out;
  wire [2:0]pcierateqpll0_in;
  wire [2:0]pcierateqpll1_in;
  wire [7:0]pcierateqpllpd_out;
  wire [7:0]pcierateqpllreset_out;
  wire [3:0]pcierstidle_in;
  wire [3:0]pciersttxsyncstart_in;
  wire [3:0]pciesynctxsyncdone_out;
  wire [3:0]pcieusergen3rdy_out;
  wire [3:0]pcieuserphystatusrst_out;
  wire [3:0]pcieuserratedone_in;
  wire [3:0]pcieuserratestart_out;
  wire [63:0]pcsrsvdin_in;
  wire [63:0]pcsrsvdout_out;
  wire [3:0]phystatus_out;
  wire [63:0]pinrsrvdas_out;
  wire [7:0]pmarsvd0_in;
  wire [7:0]pmarsvd1_in;
  wire [7:0]pmarsvdout0_out;
  wire [7:0]pmarsvdout1_out;
  wire [3:0]powerpresent_out;
  wire [0:0]qpll0clkrsvd0_in;
  wire [0:0]qpll0clkrsvd1_in;
  wire [0:0]qpll0fbclklost_out;
  wire [7:0]qpll0fbdiv_in;
  wire [3:0]qpll0freqlock_in;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0lockdetclk_in;
  wire [0:0]qpll0locken_in;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll0pd_in;
  wire [0:0]qpll0refclklost_out;
  wire [2:0]qpll0refclksel_in;
  wire [0:0]qpll0reset_in;
  wire [0:0]qpll1clkrsvd0_in;
  wire [0:0]qpll1clkrsvd1_in;
  wire [0:0]qpll1fbclklost_out;
  wire [7:0]qpll1fbdiv_in;
  wire [3:0]qpll1freqlock_in;
  wire [0:0]qpll1lock_out;
  wire [0:0]qpll1lockdetclk_in;
  wire [0:0]qpll1locken_in;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [0:0]qpll1pd_in;
  wire [0:0]qpll1refclklost_out;
  wire [2:0]qpll1refclksel_in;
  wire [7:0]qplldmonitor0_out;
  wire [7:0]qplldmonitor1_out;
  wire [7:0]qpllrsvd1_in;
  wire [4:0]qpllrsvd2_in;
  wire [4:0]qpllrsvd3_in;
  wire [7:0]qpllrsvd4_in;
  wire [0:0]rcalenb_in;
  wire [0:0]refclkoutmonitor0_out;
  wire [0:0]refclkoutmonitor1_out;
  wire [3:0]resetexception_out;
  wire [3:0]resetovrd_in;
  wire [3:0]rx8b10ben_in;
  wire [3:0]rxafecfoken_in;
  wire [3:0]rxbufreset_in;
  wire [11:0]rxbufstatus_out;
  wire [3:0]rxbyteisaligned_out;
  wire [3:0]rxbyterealign_out;
  wire [3:0]rxcdrfreqreset_in;
  wire [3:0]rxcdrhold_in;
  wire [3:0]rxcdrlock_out;
  wire [3:0]rxcdrovrden_in;
  wire [3:0]rxcdrphdone_out;
  wire [3:0]rxcdrreset_in;
  wire [3:0]rxchanbondseq_out;
  wire [3:0]rxchanisaligned_out;
  wire [3:0]rxchanrealign_out;
  wire [3:0]rxchbonden_in;
  wire [19:0]rxchbondi_in;
  wire [11:0]rxchbondlevel_in;
  wire [3:0]rxchbondmaster_in;
  wire [19:0]rxchbondo_out;
  wire [3:0]rxchbondslave_in;
  wire [3:0]rxckcaldone_out;
  wire [3:0]rxckcalreset_in;
  wire [27:0]rxckcalstart_in;
  wire [7:0]rxclkcorcnt_out;
  wire [3:0]rxcominitdet_out;
  wire [3:0]rxcommadet_out;
  wire [3:0]rxcommadeten_in;
  wire [3:0]rxcomsasdet_out;
  wire [3:0]rxcomwakedet_out;
  wire [63:0]rxctrl0_out;
  wire [63:0]rxctrl1_out;
  wire [31:0]rxctrl2_out;
  wire [31:0]rxctrl3_out;
  wire [511:0]rxdata_out;
  wire [31:0]rxdataextendrsvd_out;
  wire [7:0]rxdatavalid_out;
  wire [7:0]rxdfeagcctrl_in;
  wire [3:0]rxdfeagchold_in;
  wire [3:0]rxdfeagcovrden_in;
  wire [15:0]rxdfecfokfcnum_in;
  wire [3:0]rxdfecfokfen_in;
  wire [3:0]rxdfecfokfpulse_in;
  wire [3:0]rxdfecfokhold_in;
  wire [3:0]rxdfecfokovren_in;
  wire [3:0]rxdfekhhold_in;
  wire [3:0]rxdfekhovrden_in;
  wire [3:0]rxdfelfhold_in;
  wire [3:0]rxdfelfovrden_in;
  wire [3:0]rxdfelpmreset_in;
  wire [3:0]rxdfetap10hold_in;
  wire [3:0]rxdfetap10ovrden_in;
  wire [3:0]rxdfetap11hold_in;
  wire [3:0]rxdfetap11ovrden_in;
  wire [3:0]rxdfetap12hold_in;
  wire [3:0]rxdfetap12ovrden_in;
  wire [3:0]rxdfetap13hold_in;
  wire [3:0]rxdfetap13ovrden_in;
  wire [3:0]rxdfetap14hold_in;
  wire [3:0]rxdfetap14ovrden_in;
  wire [3:0]rxdfetap15hold_in;
  wire [3:0]rxdfetap15ovrden_in;
  wire [3:0]rxdfetap2hold_in;
  wire [3:0]rxdfetap2ovrden_in;
  wire [3:0]rxdfetap3hold_in;
  wire [3:0]rxdfetap3ovrden_in;
  wire [3:0]rxdfetap4hold_in;
  wire [3:0]rxdfetap4ovrden_in;
  wire [3:0]rxdfetap5hold_in;
  wire [3:0]rxdfetap5ovrden_in;
  wire [3:0]rxdfetap6hold_in;
  wire [3:0]rxdfetap6ovrden_in;
  wire [3:0]rxdfetap7hold_in;
  wire [3:0]rxdfetap7ovrden_in;
  wire [3:0]rxdfetap8hold_in;
  wire [3:0]rxdfetap8ovrden_in;
  wire [3:0]rxdfetap9hold_in;
  wire [3:0]rxdfetap9ovrden_in;
  wire [3:0]rxdfeuthold_in;
  wire [3:0]rxdfeutovrden_in;
  wire [3:0]rxdfevphold_in;
  wire [3:0]rxdfevpovrden_in;
  wire [3:0]rxdfexyden_in;
  wire [3:0]rxdlybypass_in;
  wire [3:0]rxdlyen_in;
  wire [3:0]rxdlyovrden_in;
  wire [3:0]rxdlysreset_in;
  wire [3:0]rxdlysresetdone_out;
  wire [3:0]rxelecidle_out;
  wire [7:0]rxelecidlemode_in;
  wire [3:0]rxeqtraining_in;
  wire [3:0]rxgearboxslip_in;
  wire [23:0]rxheader_out;
  wire [7:0]rxheadervalid_out;
  wire [3:0]rxlatclk_in;
  wire [3:0]rxlfpstresetdet_out;
  wire [3:0]rxlfpsu2lpexitdet_out;
  wire [3:0]rxlfpsu3wakedet_out;
  wire [3:0]rxlpmen_in;
  wire [3:0]rxlpmgchold_in;
  wire [3:0]rxlpmgcovrden_in;
  wire [3:0]rxlpmhfhold_in;
  wire [3:0]rxlpmhfovrden_in;
  wire [3:0]rxlpmlfhold_in;
  wire [3:0]rxlpmlfklovrden_in;
  wire [3:0]rxlpmoshold_in;
  wire [3:0]rxlpmosovrden_in;
  wire [3:0]rxmcommaalignen_in;
  wire [31:0]rxmonitorout_out;
  wire [7:0]rxmonitorsel_in;
  wire [3:0]rxoobreset_in;
  wire [3:0]rxoscalreset_in;
  wire [3:0]rxoshold_in;
  wire [3:0]rxosintdone_out;
  wire [3:0]rxosintstarted_out;
  wire [3:0]rxosintstrobedone_out;
  wire [3:0]rxosintstrobestarted_out;
  wire [3:0]rxosovrden_in;
  wire [3:0]rxoutclk_out;
  wire [3:0]rxoutclkfabric_out;
  wire [3:0]rxoutclkpcs_out;
  wire [11:0]rxoutclksel_in;
  wire [3:0]rxpcommaalignen_in;
  wire [3:0]rxpcsreset_in;
  wire [7:0]rxpd_in;
  wire [3:0]rxphalign_in;
  wire [3:0]rxphaligndone_out;
  wire [3:0]rxphalignen_in;
  wire [3:0]rxphalignerr_out;
  wire [3:0]rxphdlypd_in;
  wire [3:0]rxphdlyreset_in;
  wire [3:0]rxphovrden_in;
  wire [7:0]rxpllclksel_in;
  wire [3:0]rxpmareset_in;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxprbscntreset_in;
  wire [3:0]rxprbserr_out;
  wire [3:0]rxprbslocked_out;
  wire [15:0]rxprbssel_in;
  wire [3:0]rxprgdivresetdone_out;
  wire [3:0]rxqpien_in;
  wire [3:0]rxqpisenn_out;
  wire [3:0]rxqpisenp_out;
  wire [11:0]rxrate_in;
  wire [3:0]rxratedone_out;
  wire [3:0]rxratemode_in;
  wire [1:0]rxrecclk0sel_out;
  wire [1:0]rxrecclk1sel_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxresetdone_out;
  wire [3:0]rxslide_in;
  wire [3:0]rxsliderdy_out;
  wire [3:0]rxslipdone_out;
  wire [3:0]rxslipoutclk_in;
  wire [3:0]rxslipoutclkrdy_out;
  wire [3:0]rxslippma_in;
  wire [3:0]rxslippmardy_out;
  wire [7:0]rxstartofseq_out;
  wire [11:0]rxstatus_out;
  wire [3:0]rxsyncallin_in;
  wire [3:0]rxsyncdone_out;
  wire [3:0]rxsyncin_in;
  wire [3:0]rxsyncmode_in;
  wire [3:0]rxsyncout_out;
  wire [7:0]rxsysclksel_in;
  wire [3:0]rxtermination_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [3:0]rxvalid_out;
  wire [24:0]sdm0data_in;
  wire [3:0]sdm0finalout_out;
  wire [0:0]sdm0reset_in;
  wire [14:0]sdm0testdata_out;
  wire [0:0]sdm0toggle_in;
  wire [1:0]sdm0width_in;
  wire [24:0]sdm1data_in;
  wire [3:0]sdm1finalout_out;
  wire [0:0]sdm1reset_in;
  wire [14:0]sdm1testdata_out;
  wire [0:0]sdm1toggle_in;
  wire [1:0]sdm1width_in;
  wire [3:0]sigvalidclk_in;
  wire [9:0]tcongpi_in;
  wire [9:0]tcongpo_out;
  wire [0:0]tconpowerup_in;
  wire [1:0]tconreset_in;
  wire [1:0]tconrsvdin1_in;
  wire [0:0]tconrsvdout0_out;
  wire [79:0]tstin_in;
  wire [31:0]tx8b10bbypass_in;
  wire [3:0]tx8b10ben_in;
  wire [7:0]txbufstatus_out;
  wire [3:0]txcomfinish_out;
  wire [3:0]txcominit_in;
  wire [3:0]txcomsas_in;
  wire [3:0]txcomwake_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [31:0]txctrl2_in;
  wire [31:0]txdataextendrsvd_in;
  wire [3:0]txdccdone_out;
  wire [3:0]txdccforcestart_in;
  wire [3:0]txdccreset_in;
  wire [7:0]txdeemph_in;
  wire [3:0]txdetectrx_in;
  wire [19:0]txdiffctrl_in;
  wire [3:0]txdlybypass_in;
  wire [3:0]txdlyen_in;
  wire [3:0]txdlyhold_in;
  wire [3:0]txdlyovrden_in;
  wire [3:0]txdlysreset_in;
  wire [3:0]txdlysresetdone_out;
  wire [3:0]txdlyupdown_in;
  wire [3:0]txelecidle_in;
  wire [23:0]txheader_in;
  wire [3:0]txinhibit_in;
  wire [3:0]txlatclk_in;
  wire [3:0]txlfpstreset_in;
  wire [3:0]txlfpsu2lpexit_in;
  wire [3:0]txlfpsu3wake_in;
  wire [27:0]txmaincursor_in;
  wire [11:0]txmargin_in;
  wire [3:0]txmuxdcdexhold_in;
  wire [3:0]txmuxdcdorwren_in;
  wire [3:0]txoneszeros_in;
  wire [3:0]txoutclk_out;
  wire [3:0]txoutclkfabric_out;
  wire [3:0]txoutclkpcs_out;
  wire [11:0]txoutclksel_in;
  wire [3:0]txpcsreset_in;
  wire [7:0]txpd_in;
  wire [3:0]txpdelecidlemode_in;
  wire [3:0]txphalign_in;
  wire [3:0]txphaligndone_out;
  wire [3:0]txphalignen_in;
  wire [3:0]txphdlypd_in;
  wire [3:0]txphdlyreset_in;
  wire [3:0]txphdlytstclk_in;
  wire [3:0]txphinit_in;
  wire [3:0]txphinitdone_out;
  wire [3:0]txphovrden_in;
  wire [3:0]txpippmen_in;
  wire [3:0]txpippmovrden_in;
  wire [3:0]txpippmpd_in;
  wire [3:0]txpippmsel_in;
  wire [19:0]txpippmstepsize_in;
  wire [3:0]txpisopd_in;
  wire [7:0]txpllclksel_in;
  wire [3:0]txpmareset_in;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txpolarity_in;
  wire [19:0]txpostcursor_in;
  wire [3:0]txprbsforceerr_in;
  wire [15:0]txprbssel_in;
  wire [19:0]txprecursor_in;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txqpibiasen_in;
  wire [3:0]txqpisenn_out;
  wire [3:0]txqpisenp_out;
  wire [3:0]txqpiweakpup_in;
  wire [11:0]txrate_in;
  wire [3:0]txratedone_out;
  wire [3:0]txratemode_in;
  wire [3:0]txresetdone_out;
  wire [27:0]txsequence_in;
  wire [3:0]txswing_in;
  wire [3:0]txsyncallin_in;
  wire [3:0]txsyncdone_out;
  wire [3:0]txsyncin_in;
  wire [3:0]txsyncmode_in;
  wire [3:0]txsyncout_out;
  wire [7:0]txsysclksel_in;
  wire [3:0]txusrclk2_in;
  wire [3:0]txusrclk_in;

  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = qpll0reset_in;
  assign gtwiz_userclk_rx_active_out[0] = gtwiz_userclk_rx_active_in;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = gtwiz_userclk_tx_active_in;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[127:96] = rxdata_out[415:384];
  assign gtwiz_userdata_rx_out[95:64] = rxdata_out[287:256];
  assign gtwiz_userdata_rx_out[63:32] = rxdata_out[159:128];
  assign gtwiz_userdata_rx_out[31:0] = rxdata_out[31:0];
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4 \gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst 
       (.bgbypassb_in(bgbypassb_in),
        .bgmonitorenb_in(bgmonitorenb_in),
        .bgpdb_in(bgpdb_in),
        .bgrcalovrd_in(bgrcalovrd_in),
        .bgrcalovrdenb_in(bgrcalovrdenb_in),
        .bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cdrstepdir_in(cdrstepdir_in),
        .cdrstepsq_in(cdrstepsq_in),
        .cdrstepsx_in(cdrstepsx_in),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in(cpllfreqlock_in),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in(cpllreset_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .dmonitoroutclk_out(dmonitoroutclk_out),
        .drpaddr_common_in(drpaddr_common_in),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(drpclk_common_in),
        .drpclk_in(drpclk_in),
        .drpdi_common_in(drpdi_common_in),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(drpdo_common_out),
        .drpdo_out(drpdo_out),
        .drpen_common_in(drpen_common_in),
        .drpen_in(drpen_in),
        .drprdy_common_out(drprdy_common_out),
        .drprdy_out(drprdy_out),
        .drprst_in(drprst_in),
        .drpwe_common_in(drpwe_common_in),
        .drpwe_in(drpwe_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .freqos_in(freqos_in),
        .gtgrefclk0_in(gtgrefclk0_in),
        .gtgrefclk1_in(gtgrefclk1_in),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk00_in(gtnorthrefclk00_in),
        .gtnorthrefclk01_in(gtnorthrefclk01_in),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk10_in(gtnorthrefclk10_in),
        .gtnorthrefclk11_in(gtnorthrefclk11_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(gtrefclk01_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk10_in(gtrefclk10_in),
        .gtrefclk11_in(gtrefclk11_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtrsvd_in(gtrsvd_in),
        .gtrxresetsel_in(gtrxresetsel_in),
        .gtsouthrefclk00_in(gtsouthrefclk00_in),
        .gtsouthrefclk01_in(gtsouthrefclk01_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk10_in(gtsouthrefclk10_in),
        .gtsouthrefclk11_in(gtsouthrefclk11_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxresetsel_in(gttxresetsel_in),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll1reset_out(gtwiz_reset_qpll1reset_out),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .incpctrl_in(incpctrl_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpll0_in(pcierateqpll0_in),
        .pcierateqpll1_in(pcierateqpll1_in),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .pmarsvd0_in(pmarsvd0_in),
        .pmarsvd1_in(pmarsvd1_in),
        .pmarsvdout0_out(pmarsvdout0_out),
        .pmarsvdout1_out(pmarsvdout1_out),
        .powerpresent_out(powerpresent_out),
        .qpll0clkrsvd0_in(qpll0clkrsvd0_in),
        .qpll0clkrsvd1_in(qpll0clkrsvd1_in),
        .qpll0fbclklost_out(qpll0fbclklost_out),
        .qpll0fbdiv_in(qpll0fbdiv_in),
        .qpll0freqlock_in(qpll0freqlock_in),
        .qpll0lock_out(qpll0lock_out),
        .qpll0lockdetclk_in(qpll0lockdetclk_in),
        .qpll0locken_in(qpll0locken_in),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll0pd_in(qpll0pd_in),
        .qpll0refclklost_out(qpll0refclklost_out),
        .qpll0refclksel_in(qpll0refclksel_in),
        .qpll0reset_in(qpll0reset_in),
        .qpll1clkrsvd0_in(qpll1clkrsvd0_in),
        .qpll1clkrsvd1_in(qpll1clkrsvd1_in),
        .qpll1fbclklost_out(qpll1fbclklost_out),
        .qpll1fbdiv_in(qpll1fbdiv_in),
        .qpll1freqlock_in(qpll1freqlock_in),
        .qpll1lock_out(qpll1lock_out),
        .qpll1lockdetclk_in(qpll1lockdetclk_in),
        .qpll1locken_in(qpll1locken_in),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .qpll1pd_in(qpll1pd_in),
        .qpll1refclklost_out(qpll1refclklost_out),
        .qpll1refclksel_in(qpll1refclksel_in),
        .qplldmonitor0_out(qplldmonitor0_out),
        .qplldmonitor1_out(qplldmonitor1_out),
        .qpllrsvd1_in(qpllrsvd1_in),
        .qpllrsvd2_in(qpllrsvd2_in),
        .qpllrsvd3_in(qpllrsvd3_in),
        .qpllrsvd4_in(qpllrsvd4_in),
        .rcalenb_in(rcalenb_in),
        .refclkoutmonitor0_out(refclkoutmonitor0_out),
        .refclkoutmonitor1_out(refclkoutmonitor1_out),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in(rxafecfoken_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxckcaldone_out(rxckcaldone_out),
        .rxckcalreset_in(rxckcalreset_in),
        .rxckcalstart_in(rxckcalstart_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfecfokfcnum_in(rxdfecfokfcnum_in),
        .rxdfecfokfen_in(rxdfecfokfen_in),
        .rxdfecfokfpulse_in(rxdfecfokfpulse_in),
        .rxdfecfokhold_in(rxdfecfokhold_in),
        .rxdfecfokovren_in(rxdfecfokovren_in),
        .rxdfekhhold_in(rxdfekhhold_in),
        .rxdfekhovrden_in(rxdfekhovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxeqtraining_in(rxeqtraining_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlfpstresetdet_out(rxlfpstresetdet_out),
        .rxlfpsu2lpexitdet_out(rxlfpsu2lpexitdet_out),
        .rxlfpsu3wakedet_out(rxlfpsu3wakedet_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxoutclkpcs_out(rxoutclkpcs_out),
        .rxoutclksel_in(rxoutclksel_in),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxpd_in(rxpd_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxrate_in(rxrate_in),
        .rxratedone_out(rxratedone_out),
        .rxratemode_in(rxratemode_in),
        .rxrecclk0sel_out(rxrecclk0sel_out),
        .rxrecclk1sel_out(rxrecclk1sel_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in(rxtermination_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sdm0data_in(sdm0data_in),
        .sdm0finalout_out(sdm0finalout_out),
        .sdm0reset_in(sdm0reset_in),
        .sdm0testdata_out(sdm0testdata_out),
        .sdm0toggle_in(sdm0toggle_in),
        .sdm0width_in(sdm0width_in),
        .sdm1data_in(sdm1data_in),
        .sdm1finalout_out(sdm1finalout_out),
        .sdm1reset_in(sdm1reset_in),
        .sdm1testdata_out(sdm1testdata_out),
        .sdm1toggle_in(sdm1toggle_in),
        .sdm1width_in(sdm1width_in),
        .sigvalidclk_in(sigvalidclk_in),
        .tcongpi_in(tcongpi_in),
        .tcongpo_out(tcongpo_out),
        .tconpowerup_in(tconpowerup_in),
        .tconreset_in(tconreset_in),
        .tconrsvdin1_in(tconrsvdin1_in),
        .tconrsvdout0_out(tconrsvdout0_out),
        .tstin_in(tstin_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdccdone_out(txdccdone_out),
        .txdccforcestart_in(txdccforcestart_in),
        .txdccreset_in(txdccreset_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdlybypass_in(txdlybypass_in),
        .txdlyen_in(txdlyen_in),
        .txdlyhold_in(txdlyhold_in),
        .txdlyovrden_in(txdlyovrden_in),
        .txdlysreset_in(txdlysreset_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txdlyupdown_in(txdlyupdown_in),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txlfpstreset_in(txlfpstreset_in),
        .txlfpsu2lpexit_in(txlfpsu2lpexit_in),
        .txlfpsu3wake_in(txlfpsu3wake_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txmuxdcdexhold_in(txmuxdcdexhold_in),
        .txmuxdcdorwren_in(txmuxdcdorwren_in),
        .txoneszeros_in(txoneszeros_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txoutclksel_in(txoutclksel_in),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphalign_in(txphalign_in),
        .txphaligndone_out(txphaligndone_out),
        .txphalignen_in(txphalignen_in),
        .txphdlypd_in(txphdlypd_in),
        .txphdlyreset_in(txphdlyreset_in),
        .txphdlytstclk_in(txphdlytstclk_in),
        .txphinit_in(txphinit_in),
        .txphinitdone_out(txphinitdone_out),
        .txphovrden_in(txphovrden_in),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncallin_in(txsyncallin_in),
        .txsyncdone_out(txsyncdone_out),
        .txsyncin_in(txsyncin_in),
        .txsyncmode_in(txsyncmode_in),
        .txsyncout_out(txsyncout_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
endmodule

(* C_COMPONENT_NAME = "dpss_zcu102_rx_vid_phy_controller_0_0" *) (* C_DEVICE = "xczu9eg" *) (* C_Err_Irq_En = "0" *) 
(* C_FAMILY = "zynquplus" *) (* C_Hdmi_Fast_Switch = "1" *) (* C_INPUT_PIXELS_PER_CLOCK = "4" *) 
(* C_NIDRU = "0" *) (* C_NIDRU_REFCLK_SEL = "0" *) (* C_RX_PLL_SELECTION = "0" *) 
(* C_RX_REFCLK_SEL = "1" *) (* C_Rx_No_Of_Channels = "4" *) (* C_Rx_Protocol = "0" *) 
(* C_SILICON_REVISION = "0" *) (* C_SPEEDGRADE = "-2" *) (* C_SupportLevel = "1" *) 
(* C_TX_PLL_SELECTION = "2" *) (* C_TX_REFCLK_SEL = "0" *) (* C_TransceiverControl = "0" *) 
(* C_Tx_No_Of_Channels = "4" *) (* C_Tx_Protocol = "3" *) (* C_Txrefclk_Rdy_Invert = "0" *) 
(* C_Use_GT_CH4_HDMI = "0" *) (* C_vid_phy_axi4lite_ADDR_WIDTH = "10" *) (* C_vid_phy_axi4lite_DATA_WIDTH = "32" *) 
(* C_vid_phy_control_sb_rx_TDATA_WIDTH = "8" *) (* C_vid_phy_control_sb_tx_TDATA_WIDTH = "1" *) (* C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH = "40" *) 
(* C_vid_phy_rx_axi4s_ch_TDATA_WIDTH = "32" *) (* C_vid_phy_rx_axi4s_ch_TUSER_WIDTH = "12" *) (* C_vid_phy_status_sb_rx_TDATA_WIDTH = "16" *) 
(* C_vid_phy_status_sb_tx_TDATA_WIDTH = "1" *) (* C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH = "40" *) (* C_vid_phy_tx_axi4s_ch_TDATA_WIDTH = "32" *) 
(* C_vid_phy_tx_axi4s_ch_TUSER_WIDTH = "12" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* GTEASTREFCLK0 = "6" *) 
(* GTEASTREFCLK1 = "7" *) (* GTNORTHREFCLK0 = "2" *) (* GTNORTHREFCLK1 = "3" *) 
(* GTREFCLK0 = "0" *) (* GTREFCLK1 = "1" *) (* GTSOUTHREFCLK0 = "4" *) 
(* GTSOUTHREFCLK1 = "5" *) (* GTWESTREFCLK0 = "8" *) (* GTWESTREFCLK1 = "9" *) 
(* ORIG_REF_NAME = "dpss_zcu102_rx_vid_phy_controller_0_0_top" *) (* Tx_Buffer_Bypass = "0" *) (* c_sub_core_name = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper" *) 
(* pBANK0 = "5'b00000" *) (* pBANK1 = "5'b00001" *) (* pBANK2 = "5'b00010" *) 
(* pBANK3 = "5'b00011" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_top
   (mgtrefclk0_pad_n_in,
    mgtrefclk0_pad_p_in,
    mgtrefclk1_pad_n_in,
    mgtrefclk1_pad_p_in,
    mgtrefclk0_in,
    mgtrefclk1_in,
    drpclk,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gteastrefclk0_in,
    gteastrefclk1_in,
    gtwestrefclk0_in,
    gtwestrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    phy_rxn_in,
    phy_rxp_in,
    phy_txn_out,
    phy_txp_out,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_aresetn,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_awprot,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_awready,
    vid_phy_axi4lite_wdata,
    vid_phy_axi4lite_wstrb,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_wready,
    vid_phy_axi4lite_bresp,
    vid_phy_axi4lite_bvalid,
    vid_phy_axi4lite_bready,
    vid_phy_axi4lite_araddr,
    vid_phy_axi4lite_arprot,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_arready,
    vid_phy_axi4lite_rdata,
    vid_phy_axi4lite_rresp,
    vid_phy_axi4lite_rvalid,
    vid_phy_axi4lite_rready,
    vid_phy_tx_axi4s_aclk,
    vid_phy_tx_axi4s_aresetn,
    vid_phy_tx_axi4s_ch0_tready,
    vid_phy_tx_axi4s_ch0_tdata,
    vid_phy_tx_axi4s_ch0_tuser,
    vid_phy_tx_axi4s_ch0_tvalid,
    vid_phy_tx_axi4s_ch1_tready,
    vid_phy_tx_axi4s_ch1_tdata,
    vid_phy_tx_axi4s_ch1_tuser,
    vid_phy_tx_axi4s_ch1_tvalid,
    vid_phy_tx_axi4s_ch2_tready,
    vid_phy_tx_axi4s_ch2_tdata,
    vid_phy_tx_axi4s_ch2_tuser,
    vid_phy_tx_axi4s_ch2_tvalid,
    vid_phy_tx_axi4s_ch3_tready,
    vid_phy_tx_axi4s_ch3_tdata,
    vid_phy_tx_axi4s_ch3_tuser,
    vid_phy_tx_axi4s_ch3_tvalid,
    vid_phy_rx_axi4s_aclk,
    vid_phy_rx_axi4s_aresetn,
    vid_phy_rx_axi4s_ch0_tvalid,
    vid_phy_rx_axi4s_ch0_tdata,
    vid_phy_rx_axi4s_ch0_tuser,
    vid_phy_rx_axi4s_ch0_tready,
    vid_phy_rx_axi4s_ch1_tvalid,
    vid_phy_rx_axi4s_ch1_tdata,
    vid_phy_rx_axi4s_ch1_tuser,
    vid_phy_rx_axi4s_ch1_tready,
    vid_phy_rx_axi4s_ch2_tvalid,
    vid_phy_rx_axi4s_ch2_tdata,
    vid_phy_rx_axi4s_ch2_tuser,
    vid_phy_rx_axi4s_ch2_tready,
    vid_phy_rx_axi4s_ch3_tvalid,
    vid_phy_rx_axi4s_ch3_tdata,
    vid_phy_rx_axi4s_ch3_tuser,
    vid_phy_rx_axi4s_ch3_tready,
    vid_phy_sb_aclk,
    vid_phy_sb_aresetn,
    vid_phy_control_sb_tx_tready,
    vid_phy_control_sb_tx_tdata,
    vid_phy_control_sb_tx_tvalid,
    vid_phy_status_sb_tx_tvalid,
    vid_phy_status_sb_tx_tdata,
    vid_phy_status_sb_tx_tready,
    vid_phy_control_sb_rx_tready,
    vid_phy_control_sb_rx_tdata,
    vid_phy_control_sb_rx_tvalid,
    vid_phy_status_sb_rx_tvalid,
    vid_phy_status_sb_rx_tdata,
    vid_phy_status_sb_rx_tready,
    tx_refclk_rdy,
    tx_tmds_clk,
    tx_video_clk,
    rx_tmds_clk,
    rx_video_clk,
    tx_tmds_clk_p,
    tx_tmds_clk_n,
    rx_tmds_clk_p,
    rx_tmds_clk_n,
    mgtrefclk0_odiv2_in,
    mgtrefclk1_odiv2_in,
    gtnorthrefclk0_odiv2_in,
    gtnorthrefclk1_odiv2_in,
    gtsouthrefclk0_odiv2_in,
    gtsouthrefclk1_odiv2_in,
    txrefclk_ceb,
    rxrefclk_ceb,
    gttxpippmen_in,
    gttxpippmovrden_in,
    gttxpippmpd_in,
    gttxpippmsel_in,
    gttxpippmstepsize_in,
    err_irq,
    txoutclk,
    rxoutclk,
    irq);
  input mgtrefclk0_pad_n_in;
  input mgtrefclk0_pad_p_in;
  input mgtrefclk1_pad_n_in;
  input mgtrefclk1_pad_p_in;
  input mgtrefclk0_in;
  input mgtrefclk1_in;
  input drpclk;
  input gtnorthrefclk0_in;
  input gtnorthrefclk1_in;
  input gtsouthrefclk0_in;
  input gtsouthrefclk1_in;
  input gteastrefclk0_in;
  input gteastrefclk1_in;
  input gtwestrefclk0_in;
  input gtwestrefclk1_in;
  input gtnorthrefclk00_in;
  input gtnorthrefclk01_in;
  input gtnorthrefclk10_in;
  input gtnorthrefclk11_in;
  input gtsouthrefclk00_in;
  input gtsouthrefclk01_in;
  input gtsouthrefclk10_in;
  input gtsouthrefclk11_in;
  input [3:0]phy_rxn_in;
  input [3:0]phy_rxp_in;
  output [3:0]phy_txn_out;
  output [3:0]phy_txp_out;
  input vid_phy_axi4lite_aclk;
  input vid_phy_axi4lite_aresetn;
  input [9:0]vid_phy_axi4lite_awaddr;
  input [2:0]vid_phy_axi4lite_awprot;
  input vid_phy_axi4lite_awvalid;
  output vid_phy_axi4lite_awready;
  input [31:0]vid_phy_axi4lite_wdata;
  input [3:0]vid_phy_axi4lite_wstrb;
  input vid_phy_axi4lite_wvalid;
  output vid_phy_axi4lite_wready;
  output [1:0]vid_phy_axi4lite_bresp;
  output vid_phy_axi4lite_bvalid;
  input vid_phy_axi4lite_bready;
  input [9:0]vid_phy_axi4lite_araddr;
  input [2:0]vid_phy_axi4lite_arprot;
  input vid_phy_axi4lite_arvalid;
  output vid_phy_axi4lite_arready;
  output [31:0]vid_phy_axi4lite_rdata;
  output [1:0]vid_phy_axi4lite_rresp;
  output vid_phy_axi4lite_rvalid;
  input vid_phy_axi4lite_rready;
  input vid_phy_tx_axi4s_aclk;
  input vid_phy_tx_axi4s_aresetn;
  output vid_phy_tx_axi4s_ch0_tready;
  input [31:0]vid_phy_tx_axi4s_ch0_tdata;
  input [11:0]vid_phy_tx_axi4s_ch0_tuser;
  input vid_phy_tx_axi4s_ch0_tvalid;
  output vid_phy_tx_axi4s_ch1_tready;
  input [31:0]vid_phy_tx_axi4s_ch1_tdata;
  input [11:0]vid_phy_tx_axi4s_ch1_tuser;
  input vid_phy_tx_axi4s_ch1_tvalid;
  output vid_phy_tx_axi4s_ch2_tready;
  input [31:0]vid_phy_tx_axi4s_ch2_tdata;
  input [11:0]vid_phy_tx_axi4s_ch2_tuser;
  input vid_phy_tx_axi4s_ch2_tvalid;
  output vid_phy_tx_axi4s_ch3_tready;
  input [31:0]vid_phy_tx_axi4s_ch3_tdata;
  input [11:0]vid_phy_tx_axi4s_ch3_tuser;
  input vid_phy_tx_axi4s_ch3_tvalid;
  input vid_phy_rx_axi4s_aclk;
  input vid_phy_rx_axi4s_aresetn;
  output vid_phy_rx_axi4s_ch0_tvalid;
  output [31:0]vid_phy_rx_axi4s_ch0_tdata;
  output [11:0]vid_phy_rx_axi4s_ch0_tuser;
  input vid_phy_rx_axi4s_ch0_tready;
  output vid_phy_rx_axi4s_ch1_tvalid;
  output [31:0]vid_phy_rx_axi4s_ch1_tdata;
  output [11:0]vid_phy_rx_axi4s_ch1_tuser;
  input vid_phy_rx_axi4s_ch1_tready;
  output vid_phy_rx_axi4s_ch2_tvalid;
  output [31:0]vid_phy_rx_axi4s_ch2_tdata;
  output [11:0]vid_phy_rx_axi4s_ch2_tuser;
  input vid_phy_rx_axi4s_ch2_tready;
  output vid_phy_rx_axi4s_ch3_tvalid;
  output [31:0]vid_phy_rx_axi4s_ch3_tdata;
  output [11:0]vid_phy_rx_axi4s_ch3_tuser;
  input vid_phy_rx_axi4s_ch3_tready;
  input vid_phy_sb_aclk;
  input vid_phy_sb_aresetn;
  output vid_phy_control_sb_tx_tready;
  input [0:0]vid_phy_control_sb_tx_tdata;
  input vid_phy_control_sb_tx_tvalid;
  output vid_phy_status_sb_tx_tvalid;
  output [0:0]vid_phy_status_sb_tx_tdata;
  input vid_phy_status_sb_tx_tready;
  output vid_phy_control_sb_rx_tready;
  input [7:0]vid_phy_control_sb_rx_tdata;
  input vid_phy_control_sb_rx_tvalid;
  output vid_phy_status_sb_rx_tvalid;
  output [15:0]vid_phy_status_sb_rx_tdata;
  input vid_phy_status_sb_rx_tready;
  input tx_refclk_rdy;
  output tx_tmds_clk;
  output tx_video_clk;
  output rx_tmds_clk;
  output rx_video_clk;
  output tx_tmds_clk_p;
  output tx_tmds_clk_n;
  output rx_tmds_clk_p;
  output rx_tmds_clk_n;
  input mgtrefclk0_odiv2_in;
  input mgtrefclk1_odiv2_in;
  input gtnorthrefclk0_odiv2_in;
  input gtnorthrefclk1_odiv2_in;
  input gtsouthrefclk0_odiv2_in;
  input gtsouthrefclk1_odiv2_in;
  output txrefclk_ceb;
  output rxrefclk_ceb;
  input [3:0]gttxpippmen_in;
  input [3:0]gttxpippmovrden_in;
  input [3:0]gttxpippmpd_in;
  input [3:0]gttxpippmsel_in;
  input [19:0]gttxpippmstepsize_in;
  output err_irq;
  output txoutclk;
  output rxoutclk;
  output irq;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]DRP_Config_b0gt0;
  wire [31:0]DRP_Config_b0gt1;
  wire [31:0]DRP_Config_b0gt2;
  wire [31:0]DRP_Config_b0gt3;
  wire DRP_Rsp_Rd_Toggle;
  wire DRP_Rsp_Rd_Toggle_0;
  wire DRP_Rsp_Rd_Toggle_1;
  wire DRP_Rsp_Rd_Toggle_2;
  wire DRP_Rsp_Rd_Toggle_3;
  wire [17:0]DRP_Status_b0gt0;
  wire DRP_Status_b0gt0_16_sync;
  wire [17:0]DRP_Status_b0gt1;
  wire DRP_Status_b0gt1_16_sync;
  wire [17:0]DRP_Status_b0gt2;
  wire DRP_Status_b0gt2_16_sync;
  wire [17:0]DRP_Status_b0gt3;
  wire DRP_Status_b0gt3_16_sync;
  wire [17:0]DRP_Status_common;
  wire DRP_Status_common_16_sync;
  wire b0_MMCM_DRP_LOCKED_sync;
  wire \b0gt0_rxprbserr_out_cntr[2]_i_1_n_0 ;
  wire [3:0]b0gt0_rxprbserr_out_cntr_reg;
  wire b0gt0_rxprbserr_out_latch;
  wire b0gt0_rxprbserr_out_latch_i_1_n_0;
  wire \b0gt1_rxprbserr_out_cntr[2]_i_1_n_0 ;
  wire [3:0]b0gt1_rxprbserr_out_cntr_reg;
  wire b0gt1_rxprbserr_out_latch;
  wire b0gt1_rxprbserr_out_latch_i_1_n_0;
  wire \b0gt2_rxprbserr_out_cntr[2]_i_1_n_0 ;
  wire [3:0]b0gt2_rxprbserr_out_cntr_reg;
  wire b0gt2_rxprbserr_out_latch;
  wire b0gt2_rxprbserr_out_latch_i_1_n_0;
  wire \b0gt3_rxprbserr_out_cntr[2]_i_1_n_0 ;
  wire [3:0]b0gt3_rxprbserr_out_cntr_reg;
  wire b0gt3_rxprbserr_out_latch;
  wire b0gt3_rxprbserr_out_latch_i_1_n_0;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[10] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[11] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[12] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[14] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[15] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[16] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[18] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[19] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[20] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[22] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[23] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[26] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[27] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[28] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[29] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[30] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[353] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[354] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[355] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[356] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[357] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[358] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[360] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[361] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[362] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[363] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[364] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[365] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[367] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[368] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[369] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[370] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[371] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[372] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[374] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[375] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[376] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[377] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[378] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[379] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[463] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[596] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[597] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[598] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[600] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[601] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[602] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[942] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[943] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[944] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[945] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[952] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[953] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[954] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[955] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[956] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[957] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[958] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[959] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[960] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[961] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[962] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[963] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[964] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[965] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[966] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[967] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[968] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[969] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[970] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[971] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[972] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[973] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[974] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[975] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[976] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[977] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[978] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[979] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[980] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[981] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[982] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[983] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[984] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[985] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[986] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[987] ;
  wire cfg_phy_mem_map_status;
  wire cfg_phy_mem_map_status_b0_1;
  wire cfg_phy_mem_map_status_b0_161;
  wire cfg_phy_mem_map_status_b0_162;
  wire cfg_phy_mem_map_status_b0_163;
  wire cfg_phy_mem_map_status_b0_164;
  wire cfg_phy_mem_map_status_b0_2;
  wire \cfg_phy_mem_map_status_reg_n_0_[100] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[101] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[102] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[103] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[104] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[105] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[106] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[107] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[108] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[109] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[10] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[110] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[111] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[112] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[113] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[114] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[115] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[116] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[117] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[122] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[127] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[12] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[132] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[13] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[158] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[15] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[161] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[162] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[163] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[164] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[18] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[21] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[24] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[27] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[28] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[29] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[2] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[30] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[31] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[32] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[33] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[34] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[35] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[36] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[37] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[38] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[39] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[3] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[40] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[41] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[42] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[43] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[44] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[45] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[46] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[47] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[48] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[49] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[4] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[50] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[51] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[52] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[53] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[54] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[55] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[56] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[57] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[58] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[59] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[60] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[61] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[62] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[63] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[64] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[65] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[66] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[67] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[68] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[69] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[6] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[70] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[71] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[72] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[73] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[74] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[75] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[76] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[77] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[78] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[79] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[7] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[80] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[81] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[82] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[83] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[84] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[85] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[86] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[87] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[88] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[89] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[90] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[91] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[92] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[93] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[94] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[95] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[96] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[97] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[98] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[99] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[9] ;
  wire [3:0]cplllock_out;
  wire [28:3]data27;
  wire [28:1]data33;
  wire [26:1]data8;
  wire [4:0]drp_txn_available;
  wire [9:0]drpaddr_common_int;
  wire [39:0]drpaddr_in;
  wire drpclk;
  wire [15:0]drpdi_common_in;
  wire [63:0]drpdi_in;
  wire [15:0]drpdo_common_out;
  wire [63:0]drpdo_out;
  wire drpen_common_in;
  wire [3:0]drpen_in;
  wire drprdy_common_out;
  wire [3:0]drprdy_out;
  wire drpwe_common_in;
  wire [3:0]drpwe_in;
  wire gtnorthrefclk00_in;
  wire gtnorthrefclk01_in;
  wire gtnorthrefclk0_in;
  wire gtnorthrefclk10_in;
  wire gtnorthrefclk11_in;
  wire gtnorthrefclk1_in;
  wire [3:0]gtpowergood_out;
  wire gtsouthrefclk00_in;
  wire gtsouthrefclk01_in;
  wire gtsouthrefclk0_in;
  wire gtsouthrefclk10_in;
  wire gtsouthrefclk11_in;
  wire gtsouthrefclk1_in;
  wire [17:0]gtwiz_gte4_cpll_cal_cnt_tol_in_sync;
  wire [17:0]gtwiz_gte4_cpll_cal_txoutclk_period_sync;
  wire gtwiz_reset_all_in;
  wire gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_in_sync_drpclk;
  wire gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_in_sync_drpclk;
  wire gtwiz_reset_tx_pll_and_datapath_in_sync_drpclk;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_rx_reset_in;
  wire gtwiz_userclk_tx_active_in;
  wire gtwiz_userclk_tx_reset_in;
  wire irq;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire mgtrefclk0_in;
  wire mgtrefclk1_in;
  wire [2:2]p_0_in;
  wire p_0_in0_in__0;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__1;
  wire [3:0]p_0_in__2;
  wire [3:0]p_0_in__3;
  wire p_168_in;
  wire p_169_in;
  wire p_170_in;
  wire [2:0]p_171_in;
  wire p_172_in;
  wire p_173_in;
  wire p_174_in;
  wire p_175_in;
  wire [2:0]p_176_in;
  wire p_177_in;
  wire p_178_in;
  wire p_179_in;
  wire p_180_in;
  wire [2:0]p_181_in;
  wire p_182_in;
  wire p_183_in;
  wire p_184_in;
  wire p_185_in;
  wire [2:0]p_186_in;
  wire p_1_in;
  wire [0:0]p_2_out;
  wire [3:0]phy_rxn_in;
  wire [3:0]phy_rxp_in;
  wire qpll0lock_out;
  wire qpll0pd_in;
  wire qpll1lock_out;
  wire qpll1pd_in;
  wire [3:0]rx8b10ben_in;
  wire [15:0]rx_sym_err_ch_gt0;
  wire \rx_sym_err_ch_gt0[0]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[10]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[11]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[11]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt0[11]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt0[12]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[12]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt0[12]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt0[12]_i_4_n_0 ;
  wire \rx_sym_err_ch_gt0[12]_i_5_n_0 ;
  wire \rx_sym_err_ch_gt0[13]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[14]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[15]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[15]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt0[15]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt0[15]_i_4_n_0 ;
  wire \rx_sym_err_ch_gt0[15]_i_5_n_0 ;
  wire \rx_sym_err_ch_gt0[1]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[2]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[3]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[4]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[5]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[6]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[7]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[8]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[8]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt0[9]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt0[9]_i_2_n_0 ;
  wire [15:0]rx_sym_err_ch_gt0_latch;
  wire [15:0]rx_sym_err_ch_gt1;
  wire \rx_sym_err_ch_gt1[0]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[10]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[11]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[11]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt1[11]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt1[12]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[12]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt1[12]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt1[12]_i_4_n_0 ;
  wire \rx_sym_err_ch_gt1[12]_i_5_n_0 ;
  wire \rx_sym_err_ch_gt1[13]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[14]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[15]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[15]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt1[15]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt1[15]_i_4_n_0 ;
  wire \rx_sym_err_ch_gt1[15]_i_5_n_0 ;
  wire \rx_sym_err_ch_gt1[1]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[2]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[3]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[4]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[5]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[6]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[7]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[8]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[8]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt1[9]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt1[9]_i_2_n_0 ;
  wire [15:0]rx_sym_err_ch_gt1_latch;
  wire [15:0]rx_sym_err_ch_gt2;
  wire \rx_sym_err_ch_gt2[0]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[10]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[11]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[11]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt2[11]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt2[12]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[12]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt2[12]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt2[12]_i_4_n_0 ;
  wire \rx_sym_err_ch_gt2[12]_i_5_n_0 ;
  wire \rx_sym_err_ch_gt2[13]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[14]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[15]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[15]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt2[15]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt2[15]_i_4_n_0 ;
  wire \rx_sym_err_ch_gt2[15]_i_5_n_0 ;
  wire \rx_sym_err_ch_gt2[1]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[2]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[3]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[4]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[5]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[6]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[7]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[8]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[8]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt2[9]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt2[9]_i_2_n_0 ;
  wire [15:0]rx_sym_err_ch_gt2_latch;
  wire [15:0]rx_sym_err_ch_gt3;
  wire \rx_sym_err_ch_gt3[0]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[10]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[10]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt3[11]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[11]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt3[11]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt3[12]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[13]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[14]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[15]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[15]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt3[15]_i_3_n_0 ;
  wire \rx_sym_err_ch_gt3[15]_i_4_n_0 ;
  wire \rx_sym_err_ch_gt3[15]_i_5_n_0 ;
  wire \rx_sym_err_ch_gt3[15]_i_6_n_0 ;
  wire \rx_sym_err_ch_gt3[15]_i_7_n_0 ;
  wire \rx_sym_err_ch_gt3[1]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[2]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[3]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[3]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt3[4]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[4]_i_2_n_0 ;
  wire \rx_sym_err_ch_gt3[5]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[6]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[7]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[8]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[9]_i_1_n_0 ;
  wire \rx_sym_err_ch_gt3[9]_i_2_n_0 ;
  wire [15:0]rx_sym_err_ch_gt3_latch;
  wire rx_sym_err_cntr_read_0_q;
  wire rx_sym_err_cntr_read_0_q1;
  wire rx_sym_err_cntr_read_0_toggle;
  wire rx_sym_err_cntr_read_1;
  wire rx_sym_err_cntr_read_1_q;
  wire rx_sym_err_cntr_read_1_q1;
  wire rx_sym_err_cntr_read_1_toggle;
  wire rx_sym_err_cntr_read_2;
  wire rx_sym_err_cntr_read_2_q;
  wire rx_sym_err_cntr_read_2_q1;
  wire rx_sym_err_cntr_read_2_toggle;
  wire rx_sym_err_cntr_read_3;
  wire rx_sym_err_cntr_read_3_q;
  wire rx_sym_err_cntr_read_3_q1;
  wire rx_sym_err_cntr_read_3_toggle;
  wire [3:0]rxbufreset_in;
  wire [11:0]rxbufstatus_out;
  wire [3:0]rxbyteisaligned_out;
  wire [3:0]rxlpmen_in;
  wire rxoutclk;
  wire rxoutclk_out;
  wire [7:0]rxpd_in;
  wire [3:0]rxpmareset_in;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire rxprbscntreset_in_0;
  wire rxprbscntreset_in_1;
  wire rxprbscntreset_in_2;
  wire rxprbscntreset_in_3;
  wire [3:0]rxprbserr_out;
  wire [15:0]rxprbssel_in;
  wire [3:0]rxresetdone_out;
  wire [1:0]rxsysclksel_in_0;
  wire [7:0]txbufstatus_out;
  wire txoutclk;
  wire txoutclk_out;
  wire [3:0]txpcsreset_in;
  wire [3:0]txphaligndone_out;
  wire [3:0]txpmareset_in;
  wire [3:0]txpmaresetdone_out;
  wire [19:0]txpostcursor_in;
  wire [19:0]txprecursor_in;
  wire [3:0]txresetdone_out;
  wire vid_phy_axi4lite_aclk;
  wire [9:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_arready;
  wire vid_phy_axi4lite_arvalid;
  wire [9:0]vid_phy_axi4lite_awaddr;
  wire vid_phy_axi4lite_awready;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire vid_phy_axi4lite_rvalid;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wready;
  wire vid_phy_axi4lite_wvalid;
  wire [7:0]vid_phy_control_sb_rx_tdata;
  wire vid_phy_control_sb_rx_tvalid;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_10;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_106;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_107;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_108;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_109;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_11;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_110;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_111;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_112;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_113;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_114;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_115;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_116;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_117;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_118;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_119;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_12;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_120;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_121;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_122;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_123;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_124;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_125;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_126;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_127;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_128;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_129;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_13;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_130;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_131;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_132;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_133;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_134;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_135;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_136;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_137;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_138;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_139;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_14;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_140;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_141;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_142;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_143;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_144;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_145;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_146;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_147;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_148;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_149;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_15;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_150;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_151;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_152;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_153;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_154;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_155;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_156;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_157;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_158;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_159;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_16;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_160;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_161;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_162;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_163;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_164;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_165;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_166;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_167;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_168;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_169;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_17;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_170;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_171;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_172;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_173;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_174;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_175;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_176;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_177;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_178;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_179;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_18;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_180;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_181;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_182;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_183;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_184;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_185;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_186;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_187;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_188;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_189;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_19;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_190;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_191;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_192;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_193;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_194;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_195;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_196;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_197;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_198;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_199;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_20;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_200;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_201;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_202;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_203;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_204;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_205;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_206;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_207;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_208;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_209;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_21;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_210;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_211;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_212;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_213;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_214;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_215;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_216;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_217;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_218;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_219;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_22;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_220;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_221;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_222;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_223;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_224;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_225;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_226;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_227;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_228;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_229;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_23;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_230;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_231;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_232;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_233;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_234;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_235;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_236;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_237;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_238;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_239;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_24;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_240;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_241;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_242;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_243;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_244;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_245;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_246;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_247;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_248;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_249;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_25;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_250;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_251;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_252;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_253;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_254;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_255;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_256;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_257;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_258;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_259;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_26;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_260;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_261;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_262;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_263;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_264;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_265;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_266;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_267;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_268;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_269;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_27;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_270;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_271;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_272;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_273;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_274;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_275;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_276;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_277;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_278;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_279;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_28;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_280;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_281;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_282;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_283;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_284;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_285;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_286;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_287;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_288;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_289;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_29;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_290;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_291;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_292;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_293;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_294;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_295;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_296;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_297;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_298;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_299;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_30;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_300;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_301;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_302;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_303;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_304;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_305;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_306;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_307;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_308;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_309;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_31;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_310;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_311;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_312;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_313;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_314;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_315;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_316;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_317;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_318;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_319;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_32;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_320;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_321;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_322;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_323;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_324;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_325;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_326;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_327;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_328;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_329;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_33;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_330;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_331;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_332;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_333;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_334;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_335;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_336;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_337;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_338;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_339;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_34;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_340;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_341;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_35;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_36;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_37;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_38;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_39;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_40;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_41;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_42;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_43;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_44;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_45;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_46;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_47;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_48;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_49;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_50;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_51;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_52;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_53;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_54;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_55;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_56;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_57;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_58;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_59;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_60;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_61;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_62;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_63;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_64;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_68;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_69;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_7;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_70;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_71;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_72;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_73;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_74;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_75;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_76;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_77;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_78;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_79;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_8;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_80;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_81;
  wire vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_9;
  wire [31:0]vid_phy_rx_axi4s_ch0_tdata;
  wire [11:0]vid_phy_rx_axi4s_ch0_tuser;
  wire [31:0]vid_phy_rx_axi4s_ch1_tdata;
  wire [11:0]vid_phy_rx_axi4s_ch1_tuser;
  wire [31:0]vid_phy_rx_axi4s_ch2_tdata;
  wire [11:0]vid_phy_rx_axi4s_ch2_tuser;
  wire [31:0]vid_phy_rx_axi4s_ch3_tdata;
  wire [11:0]vid_phy_rx_axi4s_ch3_tuser;
  wire [11:0]\^vid_phy_status_sb_rx_tdata ;
  wire [31:0]vid_phy_tx_axi4s_ch0_tdata;
  wire [11:0]vid_phy_tx_axi4s_ch0_tuser;
  wire [31:0]vid_phy_tx_axi4s_ch1_tdata;
  wire [11:0]vid_phy_tx_axi4s_ch1_tuser;
  wire [31:0]vid_phy_tx_axi4s_ch2_tdata;
  wire [11:0]vid_phy_tx_axi4s_ch2_tuser;
  wire [31:0]vid_phy_tx_axi4s_ch3_tdata;
  wire [11:0]vid_phy_tx_axi4s_ch3_tuser;
  wire xpm_array_gtwiz_reset_sync_inst_n_3;
  wire xpm_array_single_reset_tx_done_b00_inst_n_0;
  wire xpm_array_single_reset_tx_done_b01_inst_n_0;
  wire xpm_array_single_reset_tx_done_b02_inst_n_0;
  wire xpm_array_single_reset_tx_done_b03_inst_n_0;
  wire xpm_array_single_rxbufstatus_b00_inst_n_0;
  wire xpm_array_single_rxbufstatus_b00_inst_n_1;
  wire xpm_array_single_rxbufstatus_b00_inst_n_2;
  wire xpm_array_single_rxbufstatus_b01_inst_n_0;
  wire xpm_array_single_rxbufstatus_b01_inst_n_1;
  wire xpm_array_single_rxbufstatus_b01_inst_n_2;
  wire xpm_array_single_rxbufstatus_b02_inst_n_0;
  wire xpm_array_single_rxbufstatus_b02_inst_n_1;
  wire xpm_array_single_rxbufstatus_b02_inst_n_2;
  wire xpm_array_single_rxbufstatus_b03_inst_n_0;
  wire xpm_array_single_rxbufstatus_b03_inst_n_1;
  wire xpm_array_single_rxbufstatus_b03_inst_n_2;
  wire xpm_array_single_rxpmaresetdone_b00_inst_n_0;
  wire xpm_array_single_rxpmaresetdone_b01_inst_n_0;
  wire xpm_array_single_rxpmaresetdone_b02_inst_n_0;
  wire xpm_array_single_rxpmaresetdone_b03_inst_n_0;
  wire xpm_array_single_txbufstatus_b00_inst_n_0;
  wire xpm_array_single_txbufstatus_b00_inst_n_1;
  wire xpm_array_single_txbufstatus_b01_inst_n_0;
  wire xpm_array_single_txbufstatus_b01_inst_n_1;
  wire xpm_array_single_txbufstatus_b02_inst_n_0;
  wire xpm_array_single_txbufstatus_b02_inst_n_1;
  wire xpm_array_single_txbufstatus_b03_inst_n_0;
  wire xpm_array_single_txbufstatus_b03_inst_n_1;
  wire xpm_array_single_txphaligndone_b00_inst_n_0;
  wire xpm_array_single_txphaligndone_b01_inst_n_0;
  wire xpm_array_single_txphaligndone_b02_inst_n_0;
  wire xpm_array_single_txphaligndone_b03_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b00_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b01_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b02_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b03_inst_n_0;
  wire xpm_single_prbserr_out_sync_b0gt0inst_n_0;
  wire xpm_single_prbserr_out_sync_b0gt1inst_n_0;
  wire xpm_single_prbserr_out_sync_b0gt2inst_n_0;
  wire xpm_single_prbserr_out_sync_b0gt3inst_n_0;
  wire [3:0]NLW_gt_wrapper_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_gt_wrapper_inst_cpllrefclklost_out_UNCONNECTED;
  wire [3:0]NLW_gt_wrapper_inst_gthtxn_out_UNCONNECTED;
  wire [3:0]NLW_gt_wrapper_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_gt_wrapper_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_gt_wrapper_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_gt_wrapper_inst_gtwiz_reset_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_gt_wrapper_inst_gtwiz_reset_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_gt_wrapper_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_gt_wrapper_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_gt_wrapper_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_gt_wrapper_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_gt_wrapper_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_gt_wrapper_inst_rxcommadet_out_UNCONNECTED;
  wire [63:4]NLW_gt_wrapper_inst_rxctrl0_out_UNCONNECTED;
  wire [63:4]NLW_gt_wrapper_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_gt_wrapper_inst_rxctrl2_out_UNCONNECTED;
  wire [31:4]NLW_gt_wrapper_inst_rxctrl3_out_UNCONNECTED;
  wire [3:1]NLW_gt_wrapper_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_gt_wrapper_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:1]NLW_gt_wrapper_inst_txoutclk_out_UNCONNECTED;
  wire [15:0]NLW_xpm_array_single_rx_sym_err_ch0_inst_dest_out_UNCONNECTED;
  wire [15:0]NLW_xpm_array_single_rx_sym_err_ch1_inst_dest_out_UNCONNECTED;
  wire [15:0]NLW_xpm_array_single_rx_sym_err_ch2_inst_dest_out_UNCONNECTED;
  wire [15:0]NLW_xpm_array_single_rx_sym_err_ch3_inst_dest_out_UNCONNECTED;

  assign err_irq = \<const0> ;
  assign phy_txn_out[3] = \<const0> ;
  assign phy_txn_out[2] = \<const0> ;
  assign phy_txn_out[1] = \<const0> ;
  assign phy_txn_out[0] = \<const0> ;
  assign phy_txp_out[3] = \<const0> ;
  assign phy_txp_out[2] = \<const0> ;
  assign phy_txp_out[1] = \<const0> ;
  assign phy_txp_out[0] = \<const0> ;
  assign rx_tmds_clk = \<const0> ;
  assign rx_tmds_clk_n = \<const0> ;
  assign rx_tmds_clk_p = \<const0> ;
  assign rx_video_clk = \<const0> ;
  assign rxrefclk_ceb = \<const0> ;
  assign tx_tmds_clk = \<const0> ;
  assign tx_tmds_clk_n = \<const0> ;
  assign tx_tmds_clk_p = \<const0> ;
  assign tx_video_clk = \<const0> ;
  assign txrefclk_ceb = \<const0> ;
  assign vid_phy_axi4lite_bresp[1] = \<const0> ;
  assign vid_phy_axi4lite_bresp[0] = \<const0> ;
  assign vid_phy_axi4lite_rresp[1] = \<const0> ;
  assign vid_phy_axi4lite_rresp[0] = \<const0> ;
  assign vid_phy_control_sb_rx_tready = \<const1> ;
  assign vid_phy_control_sb_tx_tready = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tvalid = \<const1> ;
  assign vid_phy_rx_axi4s_ch1_tvalid = \<const1> ;
  assign vid_phy_rx_axi4s_ch2_tvalid = \<const1> ;
  assign vid_phy_rx_axi4s_ch3_tvalid = \<const1> ;
  assign vid_phy_status_sb_rx_tdata[15] = \<const0> ;
  assign vid_phy_status_sb_rx_tdata[14] = \<const0> ;
  assign vid_phy_status_sb_rx_tdata[13] = \<const0> ;
  assign vid_phy_status_sb_rx_tdata[12] = \<const0> ;
  assign vid_phy_status_sb_rx_tdata[11:0] = \^vid_phy_status_sb_rx_tdata [11:0];
  assign vid_phy_status_sb_rx_tvalid = \<const1> ;
  assign vid_phy_status_sb_tx_tdata[0] = \<const0> ;
  assign vid_phy_status_sb_tx_tvalid = \<const0> ;
  assign vid_phy_tx_axi4s_ch0_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch1_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch2_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch3_tready = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \b0gt0_rxprbserr_out_cntr[0]_i_1 
       (.I0(b0gt0_rxprbserr_out_cntr_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b0gt0_rxprbserr_out_cntr[1]_i_1 
       (.I0(b0gt0_rxprbserr_out_cntr_reg[0]),
        .I1(b0gt0_rxprbserr_out_cntr_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \b0gt0_rxprbserr_out_cntr[2]_i_1 
       (.I0(b0gt0_rxprbserr_out_cntr_reg[1]),
        .I1(b0gt0_rxprbserr_out_cntr_reg[0]),
        .I2(b0gt0_rxprbserr_out_cntr_reg[2]),
        .O(\b0gt0_rxprbserr_out_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \b0gt0_rxprbserr_out_cntr[3]_i_1 
       (.I0(b0gt0_rxprbserr_out_cntr_reg[0]),
        .I1(b0gt0_rxprbserr_out_cntr_reg[1]),
        .I2(b0gt0_rxprbserr_out_cntr_reg[2]),
        .I3(b0gt0_rxprbserr_out_cntr_reg[3]),
        .O(p_0_in__3[3]));
  FDRE \b0gt0_rxprbserr_out_cntr_reg[0] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[0]),
        .D(p_0_in__3[0]),
        .Q(b0gt0_rxprbserr_out_cntr_reg[0]),
        .R(rxprbscntreset_in_0));
  FDRE \b0gt0_rxprbserr_out_cntr_reg[1] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[0]),
        .D(p_0_in__3[1]),
        .Q(b0gt0_rxprbserr_out_cntr_reg[1]),
        .R(rxprbscntreset_in_0));
  FDRE \b0gt0_rxprbserr_out_cntr_reg[2] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[0]),
        .D(\b0gt0_rxprbserr_out_cntr[2]_i_1_n_0 ),
        .Q(b0gt0_rxprbserr_out_cntr_reg[2]),
        .R(rxprbscntreset_in_0));
  FDRE \b0gt0_rxprbserr_out_cntr_reg[3] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[0]),
        .D(p_0_in__3[3]),
        .Q(b0gt0_rxprbserr_out_cntr_reg[3]),
        .R(rxprbscntreset_in_0));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    b0gt0_rxprbserr_out_latch_i_1
       (.I0(b0gt0_rxprbserr_out_latch),
        .I1(b0gt0_rxprbserr_out_cntr_reg[1]),
        .I2(b0gt0_rxprbserr_out_cntr_reg[0]),
        .I3(b0gt0_rxprbserr_out_cntr_reg[3]),
        .I4(b0gt0_rxprbserr_out_cntr_reg[2]),
        .I5(rxprbscntreset_in_0),
        .O(b0gt0_rxprbserr_out_latch_i_1_n_0));
  FDRE b0gt0_rxprbserr_out_latch_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(b0gt0_rxprbserr_out_latch_i_1_n_0),
        .Q(b0gt0_rxprbserr_out_latch),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \b0gt1_rxprbserr_out_cntr[0]_i_1 
       (.I0(b0gt1_rxprbserr_out_cntr_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b0gt1_rxprbserr_out_cntr[1]_i_1 
       (.I0(b0gt1_rxprbserr_out_cntr_reg[0]),
        .I1(b0gt1_rxprbserr_out_cntr_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \b0gt1_rxprbserr_out_cntr[2]_i_1 
       (.I0(b0gt1_rxprbserr_out_cntr_reg[1]),
        .I1(b0gt1_rxprbserr_out_cntr_reg[0]),
        .I2(b0gt1_rxprbserr_out_cntr_reg[2]),
        .O(\b0gt1_rxprbserr_out_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \b0gt1_rxprbserr_out_cntr[3]_i_1 
       (.I0(b0gt1_rxprbserr_out_cntr_reg[0]),
        .I1(b0gt1_rxprbserr_out_cntr_reg[1]),
        .I2(b0gt1_rxprbserr_out_cntr_reg[2]),
        .I3(b0gt1_rxprbserr_out_cntr_reg[3]),
        .O(p_0_in__2[3]));
  FDRE \b0gt1_rxprbserr_out_cntr_reg[0] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[1]),
        .D(p_0_in__2[0]),
        .Q(b0gt1_rxprbserr_out_cntr_reg[0]),
        .R(rxprbscntreset_in_1));
  FDRE \b0gt1_rxprbserr_out_cntr_reg[1] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[1]),
        .D(p_0_in__2[1]),
        .Q(b0gt1_rxprbserr_out_cntr_reg[1]),
        .R(rxprbscntreset_in_1));
  FDRE \b0gt1_rxprbserr_out_cntr_reg[2] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[1]),
        .D(\b0gt1_rxprbserr_out_cntr[2]_i_1_n_0 ),
        .Q(b0gt1_rxprbserr_out_cntr_reg[2]),
        .R(rxprbscntreset_in_1));
  FDRE \b0gt1_rxprbserr_out_cntr_reg[3] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[1]),
        .D(p_0_in__2[3]),
        .Q(b0gt1_rxprbserr_out_cntr_reg[3]),
        .R(rxprbscntreset_in_1));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    b0gt1_rxprbserr_out_latch_i_1
       (.I0(b0gt1_rxprbserr_out_latch),
        .I1(b0gt1_rxprbserr_out_cntr_reg[1]),
        .I2(b0gt1_rxprbserr_out_cntr_reg[0]),
        .I3(b0gt1_rxprbserr_out_cntr_reg[3]),
        .I4(b0gt1_rxprbserr_out_cntr_reg[2]),
        .I5(rxprbscntreset_in_1),
        .O(b0gt1_rxprbserr_out_latch_i_1_n_0));
  FDRE b0gt1_rxprbserr_out_latch_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(b0gt1_rxprbserr_out_latch_i_1_n_0),
        .Q(b0gt1_rxprbserr_out_latch),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \b0gt2_rxprbserr_out_cntr[0]_i_1 
       (.I0(b0gt2_rxprbserr_out_cntr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b0gt2_rxprbserr_out_cntr[1]_i_1 
       (.I0(b0gt2_rxprbserr_out_cntr_reg[0]),
        .I1(b0gt2_rxprbserr_out_cntr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \b0gt2_rxprbserr_out_cntr[2]_i_1 
       (.I0(b0gt2_rxprbserr_out_cntr_reg[1]),
        .I1(b0gt2_rxprbserr_out_cntr_reg[0]),
        .I2(b0gt2_rxprbserr_out_cntr_reg[2]),
        .O(\b0gt2_rxprbserr_out_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \b0gt2_rxprbserr_out_cntr[3]_i_1 
       (.I0(b0gt2_rxprbserr_out_cntr_reg[0]),
        .I1(b0gt2_rxprbserr_out_cntr_reg[1]),
        .I2(b0gt2_rxprbserr_out_cntr_reg[2]),
        .I3(b0gt2_rxprbserr_out_cntr_reg[3]),
        .O(p_0_in__1[3]));
  FDRE \b0gt2_rxprbserr_out_cntr_reg[0] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[2]),
        .D(p_0_in__1[0]),
        .Q(b0gt2_rxprbserr_out_cntr_reg[0]),
        .R(rxprbscntreset_in_2));
  FDRE \b0gt2_rxprbserr_out_cntr_reg[1] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[2]),
        .D(p_0_in__1[1]),
        .Q(b0gt2_rxprbserr_out_cntr_reg[1]),
        .R(rxprbscntreset_in_2));
  FDRE \b0gt2_rxprbserr_out_cntr_reg[2] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[2]),
        .D(\b0gt2_rxprbserr_out_cntr[2]_i_1_n_0 ),
        .Q(b0gt2_rxprbserr_out_cntr_reg[2]),
        .R(rxprbscntreset_in_2));
  FDRE \b0gt2_rxprbserr_out_cntr_reg[3] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[2]),
        .D(p_0_in__1[3]),
        .Q(b0gt2_rxprbserr_out_cntr_reg[3]),
        .R(rxprbscntreset_in_2));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    b0gt2_rxprbserr_out_latch_i_1
       (.I0(b0gt2_rxprbserr_out_latch),
        .I1(b0gt2_rxprbserr_out_cntr_reg[1]),
        .I2(b0gt2_rxprbserr_out_cntr_reg[0]),
        .I3(b0gt2_rxprbserr_out_cntr_reg[3]),
        .I4(b0gt2_rxprbserr_out_cntr_reg[2]),
        .I5(rxprbscntreset_in_2),
        .O(b0gt2_rxprbserr_out_latch_i_1_n_0));
  FDRE b0gt2_rxprbserr_out_latch_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(b0gt2_rxprbserr_out_latch_i_1_n_0),
        .Q(b0gt2_rxprbserr_out_latch),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \b0gt3_rxprbserr_out_cntr[0]_i_1 
       (.I0(b0gt3_rxprbserr_out_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b0gt3_rxprbserr_out_cntr[1]_i_1 
       (.I0(b0gt3_rxprbserr_out_cntr_reg[0]),
        .I1(b0gt3_rxprbserr_out_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \b0gt3_rxprbserr_out_cntr[2]_i_1 
       (.I0(b0gt3_rxprbserr_out_cntr_reg[1]),
        .I1(b0gt3_rxprbserr_out_cntr_reg[0]),
        .I2(b0gt3_rxprbserr_out_cntr_reg[2]),
        .O(\b0gt3_rxprbserr_out_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \b0gt3_rxprbserr_out_cntr[3]_i_1 
       (.I0(b0gt3_rxprbserr_out_cntr_reg[0]),
        .I1(b0gt3_rxprbserr_out_cntr_reg[1]),
        .I2(b0gt3_rxprbserr_out_cntr_reg[2]),
        .I3(b0gt3_rxprbserr_out_cntr_reg[3]),
        .O(p_0_in__0[3]));
  FDRE \b0gt3_rxprbserr_out_cntr_reg[0] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[3]),
        .D(p_0_in__0[0]),
        .Q(b0gt3_rxprbserr_out_cntr_reg[0]),
        .R(rxprbscntreset_in_3));
  FDRE \b0gt3_rxprbserr_out_cntr_reg[1] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[3]),
        .D(p_0_in__0[1]),
        .Q(b0gt3_rxprbserr_out_cntr_reg[1]),
        .R(rxprbscntreset_in_3));
  FDRE \b0gt3_rxprbserr_out_cntr_reg[2] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[3]),
        .D(\b0gt3_rxprbserr_out_cntr[2]_i_1_n_0 ),
        .Q(b0gt3_rxprbserr_out_cntr_reg[2]),
        .R(rxprbscntreset_in_3));
  FDRE \b0gt3_rxprbserr_out_cntr_reg[3] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[3]),
        .D(p_0_in__0[3]),
        .Q(b0gt3_rxprbserr_out_cntr_reg[3]),
        .R(rxprbscntreset_in_3));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    b0gt3_rxprbserr_out_latch_i_1
       (.I0(b0gt3_rxprbserr_out_latch),
        .I1(b0gt3_rxprbserr_out_cntr_reg[1]),
        .I2(b0gt3_rxprbserr_out_cntr_reg[0]),
        .I3(b0gt3_rxprbserr_out_cntr_reg[3]),
        .I4(b0gt3_rxprbserr_out_cntr_reg[2]),
        .I5(rxprbscntreset_in_3),
        .O(b0gt3_rxprbserr_out_latch_i_1_n_0));
  FDRE b0gt3_rxprbserr_out_latch_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(b0gt3_rxprbserr_out_latch_i_1_n_0),
        .Q(b0gt3_rxprbserr_out_latch),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[101] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_267),
        .Q(rxpd_in[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[102] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_266),
        .Q(rxpd_in[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[105] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_265),
        .Q(loopback_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[106] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_264),
        .Q(loopback_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[107] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_263),
        .Q(loopback_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[108] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_262),
        .Q(loopback_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[109] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_261),
        .Q(loopback_in[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_311),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[110] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_260),
        .Q(loopback_in[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[111] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_259),
        .Q(loopback_in[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[112] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_258),
        .Q(loopback_in[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[113] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_257),
        .Q(loopback_in[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[114] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_256),
        .Q(loopback_in[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[115] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_255),
        .Q(loopback_in[10]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[116] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_254),
        .Q(loopback_in[11]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[117] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_253),
        .Q(DRP_Config_b0gt0[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[118] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_252),
        .Q(DRP_Config_b0gt0[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[119] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_251),
        .Q(DRP_Config_b0gt0[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_310),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[120] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_250),
        .Q(DRP_Config_b0gt0[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[121] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_249),
        .Q(DRP_Config_b0gt0[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[122] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_248),
        .Q(DRP_Config_b0gt0[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[123] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_247),
        .Q(DRP_Config_b0gt0[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[124] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_246),
        .Q(DRP_Config_b0gt0[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[125] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_245),
        .Q(DRP_Config_b0gt0[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[126] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_244),
        .Q(DRP_Config_b0gt0[12]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[127] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_243),
        .Q(DRP_Config_b0gt0[13]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[129] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_242),
        .Q(DRP_Config_b0gt0[16]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_309),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[130] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_241),
        .Q(DRP_Config_b0gt0[17]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[131] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_240),
        .Q(DRP_Config_b0gt0[18]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[132] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_239),
        .Q(DRP_Config_b0gt0[19]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[133] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_238),
        .Q(DRP_Config_b0gt0[20]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[134] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_237),
        .Q(DRP_Config_b0gt0[21]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[135] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_236),
        .Q(DRP_Config_b0gt0[22]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[136] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_235),
        .Q(DRP_Config_b0gt0[23]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[137] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_234),
        .Q(DRP_Config_b0gt0[24]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[138] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_233),
        .Q(DRP_Config_b0gt0[25]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[139] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_232),
        .Q(DRP_Config_b0gt0[26]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[140] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_231),
        .Q(DRP_Config_b0gt0[27]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[141] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_230),
        .Q(DRP_Config_b0gt0[28]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[142] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_229),
        .Q(DRP_Config_b0gt0[29]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[143] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_228),
        .Q(DRP_Config_b0gt0[30]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[144] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_227),
        .Q(DRP_Config_b0gt0[31]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[145] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_226),
        .Q(DRP_Config_b0gt1[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[146] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_225),
        .Q(DRP_Config_b0gt1[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[147] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_224),
        .Q(DRP_Config_b0gt1[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[148] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_223),
        .Q(DRP_Config_b0gt1[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[149] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_222),
        .Q(DRP_Config_b0gt1[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_308),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[150] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_221),
        .Q(DRP_Config_b0gt1[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[151] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_220),
        .Q(DRP_Config_b0gt1[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[152] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_219),
        .Q(DRP_Config_b0gt1[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[153] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_218),
        .Q(DRP_Config_b0gt1[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[154] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_217),
        .Q(DRP_Config_b0gt1[12]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[155] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_216),
        .Q(DRP_Config_b0gt1[13]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[157] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_215),
        .Q(DRP_Config_b0gt1[16]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[158] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_214),
        .Q(DRP_Config_b0gt1[17]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[159] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_213),
        .Q(DRP_Config_b0gt1[18]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_307),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[160] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_212),
        .Q(DRP_Config_b0gt1[19]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[161] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_211),
        .Q(DRP_Config_b0gt1[20]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[162] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_210),
        .Q(DRP_Config_b0gt1[21]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[163] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_209),
        .Q(DRP_Config_b0gt1[22]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[164] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_208),
        .Q(DRP_Config_b0gt1[23]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[165] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_207),
        .Q(DRP_Config_b0gt1[24]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[166] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_206),
        .Q(DRP_Config_b0gt1[25]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[167] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_205),
        .Q(DRP_Config_b0gt1[26]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[168] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_204),
        .Q(DRP_Config_b0gt1[27]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[169] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_203),
        .Q(DRP_Config_b0gt1[28]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_306),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[170] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_202),
        .Q(DRP_Config_b0gt1[29]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[171] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_201),
        .Q(DRP_Config_b0gt1[30]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[172] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_200),
        .Q(DRP_Config_b0gt1[31]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[173] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_199),
        .Q(DRP_Config_b0gt2[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[174] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_198),
        .Q(DRP_Config_b0gt2[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[175] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_197),
        .Q(DRP_Config_b0gt2[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[176] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_196),
        .Q(DRP_Config_b0gt2[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[177] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_195),
        .Q(DRP_Config_b0gt2[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[178] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_194),
        .Q(DRP_Config_b0gt2[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[179] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_193),
        .Q(DRP_Config_b0gt2[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[180] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_192),
        .Q(DRP_Config_b0gt2[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[181] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_191),
        .Q(DRP_Config_b0gt2[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[182] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_190),
        .Q(DRP_Config_b0gt2[12]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[183] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_189),
        .Q(DRP_Config_b0gt2[13]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[189] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_188),
        .Q(DRP_Config_b0gt2[16]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_305),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[190] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_187),
        .Q(DRP_Config_b0gt2[17]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[191] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_186),
        .Q(DRP_Config_b0gt2[18]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[192] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_185),
        .Q(DRP_Config_b0gt2[19]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[193] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_184),
        .Q(DRP_Config_b0gt2[20]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[194] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_183),
        .Q(DRP_Config_b0gt2[21]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[195] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_182),
        .Q(DRP_Config_b0gt2[22]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[196] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_181),
        .Q(DRP_Config_b0gt2[23]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[197] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_180),
        .Q(DRP_Config_b0gt2[24]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[198] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_179),
        .Q(DRP_Config_b0gt2[25]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[199] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_178),
        .Q(DRP_Config_b0gt2[26]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_304),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[200] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_177),
        .Q(DRP_Config_b0gt2[27]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[201] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_176),
        .Q(DRP_Config_b0gt2[28]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[202] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_175),
        .Q(DRP_Config_b0gt2[29]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[203] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_174),
        .Q(DRP_Config_b0gt2[30]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[204] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_173),
        .Q(DRP_Config_b0gt2[31]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[205] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_172),
        .Q(DRP_Config_b0gt3[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[206] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_171),
        .Q(DRP_Config_b0gt3[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[207] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_170),
        .Q(DRP_Config_b0gt3[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[208] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_169),
        .Q(DRP_Config_b0gt3[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[209] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_168),
        .Q(DRP_Config_b0gt3[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_303),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[210] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_167),
        .Q(DRP_Config_b0gt3[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[211] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_166),
        .Q(DRP_Config_b0gt3[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[212] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_165),
        .Q(DRP_Config_b0gt3[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[213] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_164),
        .Q(DRP_Config_b0gt3[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[214] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_163),
        .Q(DRP_Config_b0gt3[12]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[215] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_162),
        .Q(DRP_Config_b0gt3[13]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[217] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_161),
        .Q(DRP_Config_b0gt3[16]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[218] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_160),
        .Q(DRP_Config_b0gt3[17]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[219] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_159),
        .Q(DRP_Config_b0gt3[18]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[220] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_158),
        .Q(DRP_Config_b0gt3[19]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[221] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_157),
        .Q(DRP_Config_b0gt3[20]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[222] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_156),
        .Q(DRP_Config_b0gt3[21]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[223] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_155),
        .Q(DRP_Config_b0gt3[22]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[224] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_154),
        .Q(DRP_Config_b0gt3[23]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[225] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_153),
        .Q(DRP_Config_b0gt3[24]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[226] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_152),
        .Q(DRP_Config_b0gt3[25]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[227] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_151),
        .Q(DRP_Config_b0gt3[26]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[228] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_150),
        .Q(DRP_Config_b0gt3[27]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[229] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_149),
        .Q(DRP_Config_b0gt3[28]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_302),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[230] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_148),
        .Q(DRP_Config_b0gt3[29]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[231] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_147),
        .Q(DRP_Config_b0gt3[30]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[232] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_146),
        .Q(DRP_Config_b0gt3[31]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_301),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_300),
        .Q(rxsysclksel_in_0[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_299),
        .Q(rxsysclksel_in_0[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_298),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_297),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_296),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[295] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_145),
        .Q(txpostcursor_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[296] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_144),
        .Q(txpostcursor_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[297] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_143),
        .Q(txpostcursor_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[298] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_142),
        .Q(txpostcursor_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[299] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_141),
        .Q(txpostcursor_in[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_295),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[300] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_140),
        .Q(txprecursor_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[301] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_139),
        .Q(txprecursor_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[302] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_138),
        .Q(txprecursor_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[303] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_137),
        .Q(txprecursor_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[304] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_136),
        .Q(txprecursor_in[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_294),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[311] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_135),
        .Q(txpostcursor_in[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[312] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_134),
        .Q(txpostcursor_in[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[313] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_133),
        .Q(txpostcursor_in[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[314] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_132),
        .Q(txpostcursor_in[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[315] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_131),
        .Q(txpostcursor_in[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[316] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_130),
        .Q(txprecursor_in[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[317] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_129),
        .Q(txprecursor_in[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[318] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_128),
        .Q(txprecursor_in[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[319] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_127),
        .Q(txprecursor_in[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[320] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_126),
        .Q(txprecursor_in[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[327] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_125),
        .Q(txpostcursor_in[10]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[328] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_124),
        .Q(txpostcursor_in[11]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[329] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_123),
        .Q(txpostcursor_in[12]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[330] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_122),
        .Q(txpostcursor_in[13]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[331] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_121),
        .Q(txpostcursor_in[14]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[332] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_120),
        .Q(txprecursor_in[10]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[333] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_119),
        .Q(txprecursor_in[11]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[334] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_118),
        .Q(txprecursor_in[12]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[335] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_117),
        .Q(txprecursor_in[13]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[336] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_116),
        .Q(txprecursor_in[14]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[33] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_293),
        .Q(gtwiz_reset_tx_datapath_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[343] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_115),
        .Q(txpostcursor_in[15]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[344] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_114),
        .Q(txpostcursor_in[16]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[345] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_113),
        .Q(txpostcursor_in[17]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[346] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_112),
        .Q(txpostcursor_in[18]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[347] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_111),
        .Q(txpostcursor_in[19]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[348] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_110),
        .Q(txprecursor_in[15]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[349] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_109),
        .Q(txprecursor_in[16]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[34] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_292),
        .Q(txpmareset_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[350] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_108),
        .Q(txprecursor_in[17]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[351] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_107),
        .Q(txprecursor_in[18]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[352] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_106),
        .Q(txprecursor_in[19]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[353] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_168_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[353] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[354] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_169_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[354] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[355] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_170_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[355] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[356] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_171_in[0]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[356] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[357] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_171_in[1]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[357] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[358] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_171_in[2]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[358] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[35] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_291),
        .Q(txpcsreset_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[360] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_173_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[360] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[361] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_174_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[361] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[362] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_175_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[362] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[363] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_176_in[0]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[363] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[364] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_176_in[1]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[364] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[365] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_176_in[2]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[365] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[367] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_178_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[367] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[368] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_179_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[368] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[369] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_180_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[369] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[370] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_181_in[0]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[370] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[371] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_181_in[1]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[371] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[372] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_181_in[2]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[372] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[374] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_183_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[374] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[375] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_184_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[375] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[376] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_185_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[376] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[377] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_186_in[0]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[377] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[378] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_186_in[1]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[378] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[379] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_186_in[2]),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[379] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[381] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_81),
        .Q(rxlpmen_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[386] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_80),
        .Q(rxlpmen_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[38] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_290),
        .Q(txpmareset_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[391] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_79),
        .Q(rxlpmen_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[396] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_78),
        .Q(rxlpmen_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[39] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_289),
        .Q(txpcsreset_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[42] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_288),
        .Q(txpmareset_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[43] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_287),
        .Q(txpcsreset_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[463] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_77),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[463] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[467] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_76),
        .Q(gtwiz_reset_rx_pll_and_datapath_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[46] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_286),
        .Q(txpmareset_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[47] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_285),
        .Q(txpcsreset_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[49] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_284),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[50] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_283),
        .Q(rxpmareset_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[54] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_282),
        .Q(rxbufreset_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[57] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_281),
        .Q(rxpmareset_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[595] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_75),
        .Q(gtwiz_userclk_tx_reset_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[596] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_74),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[596] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[597] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_73),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[597] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[598] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_72),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[598] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[599] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_71),
        .Q(gtwiz_userclk_rx_reset_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[600] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_70),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[600] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[601] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_69),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[601] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[602] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_68),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[602] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[61] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_280),
        .Q(rxbufreset_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[64] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_279),
        .Q(rxpmareset_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[68] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_278),
        .Q(rxbufreset_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[71] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_277),
        .Q(rxpmareset_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[75] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_276),
        .Q(rxbufreset_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[78] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_275),
        .Q(qpll0pd_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[79] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_274),
        .Q(qpll1pd_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[80] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_273),
        .Q(rxpd_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[81] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_272),
        .Q(rxpd_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[87] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_271),
        .Q(rxpd_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[88] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_270),
        .Q(rxpd_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[942] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_172_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[942] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[943] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_177_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[943] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[944] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(p_182_in),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[944] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[945] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_64),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[945] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[94] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_269),
        .Q(rxpd_in[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[952] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_63),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[952] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[953] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_62),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[953] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[954] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_61),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[954] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[955] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_60),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[955] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[956] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_59),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[956] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[957] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_58),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[957] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[958] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_57),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[958] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[959] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_56),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[959] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[95] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_268),
        .Q(rxpd_in[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[960] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_55),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[960] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[961] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_54),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[961] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[962] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_53),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[962] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[963] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_52),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[963] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[964] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_51),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[964] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[965] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_50),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[965] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[966] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_49),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[966] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[967] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_48),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[967] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[968] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_47),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[968] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[969] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_46),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[969] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[970] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_45),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[970] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[971] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_44),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[971] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[972] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_43),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[972] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[973] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_42),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[973] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[974] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_41),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[974] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[975] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_40),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[975] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[976] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_39),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[976] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[977] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_38),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[977] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[978] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_37),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[978] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[979] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_36),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[979] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[980] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_35),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[980] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[981] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_34),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[981] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[982] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_33),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[982] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[983] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_32),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[983] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[984] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_31),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[984] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[985] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_30),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[985] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[986] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_29),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[986] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[987] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_28),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[987] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[988] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_27),
        .Q(DRP_Config_b0gt0[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[989] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_26),
        .Q(DRP_Config_b0gt0[10]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[990] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_25),
        .Q(DRP_Config_b0gt0[11]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[991] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_24),
        .Q(DRP_Config_b0gt1[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[992] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_23),
        .Q(DRP_Config_b0gt1[10]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[993] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_22),
        .Q(DRP_Config_b0gt1[11]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[994] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_21),
        .Q(DRP_Config_b0gt2[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[995] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_20),
        .Q(DRP_Config_b0gt2[10]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[996] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_19),
        .Q(DRP_Config_b0gt2[11]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[997] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_18),
        .Q(DRP_Config_b0gt3[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[998] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_17),
        .Q(DRP_Config_b0gt3[10]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[999] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_16),
        .Q(DRP_Config_b0gt3[11]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[100] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[1]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[100] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[101] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[2]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[101] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[102] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[3]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[102] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[103] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[4]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[103] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[104] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[5]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[104] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[105] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[6]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[105] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[106] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[7]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[106] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[107] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[8]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[107] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[108] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[9]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[108] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[109] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[10]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[109] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txpmaresetdone_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[110] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[110] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[111] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[111] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[112] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[112] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[113] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[113] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[114] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[114] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[115] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common_16_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[115] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[116] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[116] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[117] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txphaligndone_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[117] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[120] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b00_inst_n_1),
        .Q(data27[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[121] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b00_inst_n_0),
        .Q(data27[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[122] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txphaligndone_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[122] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[125] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b01_inst_n_1),
        .Q(data27[11]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[126] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b01_inst_n_0),
        .Q(data27[12]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[127] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txphaligndone_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[127] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_reset_tx_done_b03_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[130] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b02_inst_n_1),
        .Q(data27[19]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[131] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b02_inst_n_0),
        .Q(data27[20]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[132] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txphaligndone_b03_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[132] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[135] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b03_inst_n_1),
        .Q(data27[27]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[136] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b03_inst_n_0),
        .Q(data27[28]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[138] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b00_inst_n_2),
        .Q(data33[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[139] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b00_inst_n_1),
        .Q(data33[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txpmaresetdone_b03_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[140] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b00_inst_n_0),
        .Q(data33[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[142] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b01_inst_n_2),
        .Q(data33[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[143] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b01_inst_n_1),
        .Q(data33[10]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[144] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b01_inst_n_0),
        .Q(data33[11]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[146] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b02_inst_n_2),
        .Q(data33[17]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[147] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b02_inst_n_1),
        .Q(data33[18]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[148] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b02_inst_n_0),
        .Q(data33[19]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[150] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b03_inst_n_2),
        .Q(data33[25]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[151] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b03_inst_n_1),
        .Q(data33[26]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[152] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b03_inst_n_0),
        .Q(data33[27]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[153] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_single_prbserr_out_sync_b0gt0inst_n_0),
        .Q(data33[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[154] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_single_prbserr_out_sync_b0gt1inst_n_0),
        .Q(data33[12]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[155] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_single_prbserr_out_sync_b0gt2inst_n_0),
        .Q(data33[20]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[156] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_single_prbserr_out_sync_b0gt3inst_n_0),
        .Q(data33[28]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[158] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(b0_MMCM_DRP_LOCKED_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[158] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(\^vid_phy_status_sb_rx_tdata [0]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[161] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(cfg_phy_mem_map_status_b0_161),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[161] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[162] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(cfg_phy_mem_map_status_b0_162),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[162] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[163] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(cfg_phy_mem_map_status_b0_163),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[163] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[164] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(cfg_phy_mem_map_status_b0_164),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[164] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxpmaresetdone_b00_inst_n_0),
        .Q(data8[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(gtpowergood_out[0]),
        .Q(data8[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(\^vid_phy_status_sb_rx_tdata [3]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxpmaresetdone_b01_inst_n_0),
        .Q(data8[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(cfg_phy_mem_map_status_b0_1),
        .Q(p_0_in0_in__0),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(gtpowergood_out[1]),
        .Q(data8[10]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(\^vid_phy_status_sb_rx_tdata [6]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxpmaresetdone_b02_inst_n_0),
        .Q(data8[17]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(gtpowergood_out[2]),
        .Q(data8[18]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(\^vid_phy_status_sb_rx_tdata [9]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxpmaresetdone_b03_inst_n_0),
        .Q(data8[25]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(gtpowergood_out[3]),
        .Q(data8[26]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[0]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[1]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[2]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(cfg_phy_mem_map_status_b0_2),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[3]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[4]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[32] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[5]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[33] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[6]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[34] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[7]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[35] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[8]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[36] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[9]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[37] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[10]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[38] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[39] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_reset_tx_done_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[40] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[41] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[42] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[43] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0_16_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[44] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[45] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[0]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[46] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[1]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[47] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[2]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[48] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[3]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[49] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[4]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txpmaresetdone_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[50] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[5]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[51] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[6]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[52] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[7]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[53] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[8]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[54] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[9]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[55] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[10]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[56] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[57] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[58] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[59] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[60] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[61] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1_16_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[62] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[63] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[0]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[64] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[1]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[65] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[2]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[66] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[3]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[67] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[4]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[68] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[5]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[69] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[6]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_reset_tx_done_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[70] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[7]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[71] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[8]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[72] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[9]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[73] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[10]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[74] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[75] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[76] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[77] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[78] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[79] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2_16_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txpmaresetdone_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[80] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[81] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[0]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[82] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[1]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[83] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[2]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[84] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[3]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[85] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[4]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[86] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[5]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[87] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[6]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[88] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[7]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[89] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[8]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[90] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[9]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[91] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[10]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[92] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[93] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[94] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[95] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[96] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[96] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[97] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3_16_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[97] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[98] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt3[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[98] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[99] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[0]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[99] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_reset_tx_done_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[9] ),
        .R(1'b0));
  dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_drp_control_8series__xdcDup__1 drp_control_b0gt0_inst
       (.\DRPADDR_reg[9]_0 (drpaddr_in[9:0]),
        .\DRPDI_reg[15]_0 (drpdi_in[15:0]),
        .\DRP_Config_Reg_reg[11]_0 ({DRP_Config_b0gt0[11:9],DRP_Config_b0gt0[31:16],DRP_Config_b0gt0[13:12],DRP_Config_b0gt0[8:0]}),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_7),
        .DRP_Status_b0gt0(DRP_Status_b0gt0),
        .Q(drp_txn_available[0]),
        .drpclk(drpclk),
        .drpdo_out(drpdo_out[15:0]),
        .drpen_in(drpen_in[0]),
        .drprdy_out(drprdy_out[0]),
        .drpwe_in(drpwe_in[0]),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .src_in(DRP_Rsp_Rd_Toggle),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_drp_control_8series__xdcDup__2 drp_control_b0gt1_inst
       (.\DRPADDR_reg[9]_0 (drpaddr_in[19:10]),
        .\DRPDI_reg[15]_0 (drpdi_in[31:16]),
        .\DRP_Config_Reg_reg[11]_0 ({DRP_Config_b0gt1[11:9],DRP_Config_b0gt1[31:16],DRP_Config_b0gt1[13:12],DRP_Config_b0gt1[8:0]}),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_8),
        .DRP_Status_b0gt1(DRP_Status_b0gt1),
        .Q(drp_txn_available[1]),
        .drpclk(drpclk),
        .drpdo_out(drpdo_out[31:16]),
        .drpen_in(drpen_in[1]),
        .drprdy_out(drprdy_out[1]),
        .drpwe_in(drpwe_in[1]),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .src_in(DRP_Rsp_Rd_Toggle_0),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_drp_control_8series__xdcDup__3 drp_control_b0gt2_inst
       (.\DRPADDR_reg[9]_0 (drpaddr_in[29:20]),
        .\DRPDI_reg[15]_0 (drpdi_in[47:32]),
        .\DRP_Config_Reg_reg[11]_0 ({DRP_Config_b0gt2[11:9],DRP_Config_b0gt2[31:16],DRP_Config_b0gt2[13:12],DRP_Config_b0gt2[8:0]}),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_9),
        .DRP_Status_b0gt2(DRP_Status_b0gt2),
        .Q(drp_txn_available[2]),
        .drpclk(drpclk),
        .drpdo_out(drpdo_out[47:32]),
        .drpen_in(drpen_in[2]),
        .drprdy_out(drprdy_out[2]),
        .drpwe_in(drpwe_in[2]),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .src_in(DRP_Rsp_Rd_Toggle_1),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_drp_control_8series__xdcDup__4 drp_control_b0gt3_inst
       (.\DRPADDR_reg[9]_0 (drpaddr_in[39:30]),
        .\DRPDI_reg[15]_0 (drpdi_in[63:48]),
        .\DRP_Config_Reg_reg[11]_0 ({DRP_Config_b0gt3[11:9],DRP_Config_b0gt3[31:16],DRP_Config_b0gt3[13:12],DRP_Config_b0gt3[8:0]}),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_10),
        .DRP_Status_b0gt3(DRP_Status_b0gt3),
        .Q(drp_txn_available[3]),
        .drpclk(drpclk),
        .drpdo_out(drpdo_out[63:48]),
        .drpen_in(drpen_in[3]),
        .drprdy_out(drprdy_out[3]),
        .drpwe_in(drpwe_in[3]),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .src_in(DRP_Rsp_Rd_Toggle_2),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_drp_control_8series drp_control_b0gtcommon_inst
       (.\DRPADDR_reg[9]_0 (drpaddr_common_int),
        .\DRPDI_reg[15]_0 (drpdi_common_in),
        .\DRP_Config_Reg_reg[31]_0 ({vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_312,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_313,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_314,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_315,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_316,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_317,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_318,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_319,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_320,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_321,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_322,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_323,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_324,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_325,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_326,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_327,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_328,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_329,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_330,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_331,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_332,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_333,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_334,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_335,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_336,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_337,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_338,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_339,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_340,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_341}),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_11),
        .DRP_Status_common(DRP_Status_common),
        .Q(drp_txn_available[4]),
        .drpclk(drpclk),
        .drpdo_common_out(drpdo_common_out),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .src_in(DRP_Rsp_Rd_Toggle_3),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gt_usrclk_source_8series gt_usrclk_source_inst
       (.CLK(rxoutclk),
        .Q({\cfg_phy_mem_map_control_b0_reg_n_0_[602] ,\cfg_phy_mem_map_control_b0_reg_n_0_[601] ,\cfg_phy_mem_map_control_b0_reg_n_0_[600] ,gtwiz_userclk_rx_reset_in,\cfg_phy_mem_map_control_b0_reg_n_0_[598] ,\cfg_phy_mem_map_control_b0_reg_n_0_[597] ,\cfg_phy_mem_map_control_b0_reg_n_0_[596] ,gtwiz_userclk_tx_reset_in}),
        .gtwiz_userclk_rx_active_sync_reg_0(gtwiz_userclk_rx_active_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .out(gtwiz_userclk_tx_active_in),
        .rxoutclk_out(rxoutclk_out),
        .src_clk(txoutclk),
        .txoutclk_out(txoutclk_out));
  (* CHECK_LICENSE_TYPE = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper,dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_top,Vivado 2020.1" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper gt_wrapper_inst
       (.cpllfbclklost_out(NLW_gt_wrapper_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,vid_phy_axi4lite_aclk}),
        .cplllocken_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_gt_wrapper_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[16] ,\cfg_phy_mem_map_control_b0_reg_n_0_[15] ,\cfg_phy_mem_map_control_b0_reg_n_0_[14] ,\cfg_phy_mem_map_control_b0_reg_n_0_[16] ,\cfg_phy_mem_map_control_b0_reg_n_0_[15] ,\cfg_phy_mem_map_control_b0_reg_n_0_[14] ,\cfg_phy_mem_map_control_b0_reg_n_0_[16] ,\cfg_phy_mem_map_control_b0_reg_n_0_[15] ,\cfg_phy_mem_map_control_b0_reg_n_0_[14] ,\cfg_phy_mem_map_control_b0_reg_n_0_[16] ,\cfg_phy_mem_map_control_b0_reg_n_0_[15] ,\cfg_phy_mem_map_control_b0_reg_n_0_[14] }),
        .cpllreset_in({\cfg_phy_mem_map_control_b0_reg_n_0_[30] ,\cfg_phy_mem_map_control_b0_reg_n_0_[30] ,\cfg_phy_mem_map_control_b0_reg_n_0_[30] ,\cfg_phy_mem_map_control_b0_reg_n_0_[30] }),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,drpaddr_common_int}),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(drpclk),
        .drpclk_in({drpclk,drpclk,drpclk,drpclk}),
        .drpdi_common_in(drpdi_common_in),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(drpdo_common_out),
        .drpdo_out(drpdo_out),
        .drpen_common_in(drpen_common_in),
        .drpen_in(drpen_in),
        .drprdy_common_out(drprdy_common_out),
        .drprdy_out(drprdy_out),
        .drpwe_common_in(drpwe_common_in),
        .drpwe_in(drpwe_in),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(phy_rxn_in),
        .gthrxp_in(phy_rxp_in),
        .gthtxn_out(NLW_gt_wrapper_inst_gthtxn_out_UNCONNECTED[3:0]),
        .gthtxp_out(NLW_gt_wrapper_inst_gthtxp_out_UNCONNECTED[3:0]),
        .gtnorthrefclk00_in(gtnorthrefclk00_in),
        .gtnorthrefclk01_in(gtnorthrefclk01_in),
        .gtnorthrefclk0_in({gtnorthrefclk0_in,gtnorthrefclk0_in,gtnorthrefclk0_in,gtnorthrefclk0_in}),
        .gtnorthrefclk10_in(gtnorthrefclk10_in),
        .gtnorthrefclk11_in(gtnorthrefclk11_in),
        .gtnorthrefclk1_in({gtnorthrefclk1_in,gtnorthrefclk1_in,gtnorthrefclk1_in,gtnorthrefclk1_in}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(mgtrefclk0_in),
        .gtrefclk01_in(mgtrefclk0_in),
        .gtrefclk0_in({mgtrefclk0_in,mgtrefclk0_in,mgtrefclk0_in,mgtrefclk0_in}),
        .gtrefclk10_in(mgtrefclk1_in),
        .gtrefclk11_in(mgtrefclk1_in),
        .gtrefclk1_in({mgtrefclk1_in,mgtrefclk1_in,mgtrefclk1_in,mgtrefclk1_in}),
        .gtrefclkmonitor_out(NLW_gt_wrapper_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtsouthrefclk00_in(gtsouthrefclk00_in),
        .gtsouthrefclk01_in(gtsouthrefclk01_in),
        .gtsouthrefclk0_in({gtsouthrefclk0_in,gtsouthrefclk0_in,gtsouthrefclk0_in,gtsouthrefclk0_in}),
        .gtsouthrefclk10_in(gtsouthrefclk10_in),
        .gtsouthrefclk11_in(gtsouthrefclk11_in),
        .gtsouthrefclk1_in({gtsouthrefclk1_in,gtsouthrefclk1_in,gtsouthrefclk1_in,gtsouthrefclk1_in}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b1,1'b1,1'b1,1'b1}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({gtwiz_gte4_cpll_cal_cnt_tol_in_sync,gtwiz_gte4_cpll_cal_cnt_tol_in_sync,gtwiz_gte4_cpll_cal_cnt_tol_in_sync,gtwiz_gte4_cpll_cal_cnt_tol_in_sync}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({gtwiz_gte4_cpll_cal_txoutclk_period_sync,gtwiz_gte4_cpll_cal_txoutclk_period_sync,gtwiz_gte4_cpll_cal_txoutclk_period_sync,gtwiz_gte4_cpll_cal_txoutclk_period_sync}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(drpclk),
        .gtwiz_reset_rx_cdr_stable_out(NLW_gt_wrapper_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(xpm_array_gtwiz_reset_sync_inst_n_3),
        .gtwiz_reset_rx_done_out(NLW_gt_wrapper_inst_gtwiz_reset_rx_done_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in_sync_drpclk),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in_sync_drpclk),
        .gtwiz_reset_tx_done_out(NLW_gt_wrapper_inst_gtwiz_reset_tx_done_out_UNCONNECTED[0]),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in_sync_drpclk),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .gtwiz_userdata_rx_out({vid_phy_rx_axi4s_ch3_tdata,vid_phy_rx_axi4s_ch2_tdata,vid_phy_rx_axi4s_ch1_tdata,vid_phy_rx_axi4s_ch0_tdata}),
        .gtwiz_userdata_tx_in({vid_phy_tx_axi4s_ch3_tdata,vid_phy_tx_axi4s_ch2_tdata,vid_phy_tx_axi4s_ch1_tdata,vid_phy_tx_axi4s_ch0_tdata}),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .qpll0lock_out(qpll0lock_out),
        .qpll0pd_in(qpll0pd_in),
        .qpll0refclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[12] ,\cfg_phy_mem_map_control_b0_reg_n_0_[11] ,\cfg_phy_mem_map_control_b0_reg_n_0_[10] }),
        .qpll1lock_out(qpll1lock_out),
        .qpll1outclk_out(NLW_gt_wrapper_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_gt_wrapper_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(qpll1pd_in),
        .qpll1refclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[20] ,\cfg_phy_mem_map_control_b0_reg_n_0_[19] ,\cfg_phy_mem_map_control_b0_reg_n_0_[18] }),
        .refclkoutmonitor0_out(NLW_gt_wrapper_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_gt_wrapper_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .rx8b10ben_in(rx8b10ben_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(NLW_gt_wrapper_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_gt_wrapper_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b1,1'b1,1'b1,1'b1}),
        .rxctrl0_out({NLW_gt_wrapper_inst_rxctrl0_out_UNCONNECTED[63:52],vid_phy_rx_axi4s_ch3_tuser[3:0],NLW_gt_wrapper_inst_rxctrl0_out_UNCONNECTED[47:36],vid_phy_rx_axi4s_ch2_tuser[3:0],NLW_gt_wrapper_inst_rxctrl0_out_UNCONNECTED[31:20],vid_phy_rx_axi4s_ch1_tuser[3:0],NLW_gt_wrapper_inst_rxctrl0_out_UNCONNECTED[15:4],vid_phy_rx_axi4s_ch0_tuser[3:0]}),
        .rxctrl1_out({NLW_gt_wrapper_inst_rxctrl1_out_UNCONNECTED[63:52],vid_phy_rx_axi4s_ch3_tuser[7:4],NLW_gt_wrapper_inst_rxctrl1_out_UNCONNECTED[47:36],vid_phy_rx_axi4s_ch2_tuser[7:4],NLW_gt_wrapper_inst_rxctrl1_out_UNCONNECTED[31:20],vid_phy_rx_axi4s_ch1_tuser[7:4],NLW_gt_wrapper_inst_rxctrl1_out_UNCONNECTED[15:4],vid_phy_rx_axi4s_ch0_tuser[7:4]}),
        .rxctrl2_out(NLW_gt_wrapper_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out({NLW_gt_wrapper_inst_rxctrl3_out_UNCONNECTED[31:28],vid_phy_rx_axi4s_ch3_tuser[11:8],NLW_gt_wrapper_inst_rxctrl3_out_UNCONNECTED[23:20],vid_phy_rx_axi4s_ch2_tuser[11:8],NLW_gt_wrapper_inst_rxctrl3_out_UNCONNECTED[15:12],vid_phy_rx_axi4s_ch1_tuser[11:8],NLW_gt_wrapper_inst_rxctrl3_out_UNCONNECTED[7:4],vid_phy_rx_axi4s_ch0_tuser[11:8]}),
        .rxlpmen_in(rxlpmen_in),
        .rxmcommaalignen_in({1'b1,1'b1,1'b1,1'b1}),
        .rxoutclk_out({NLW_gt_wrapper_inst_rxoutclk_out_UNCONNECTED[3:1],rxoutclk_out}),
        .rxpcommaalignen_in({1'b1,1'b1,1'b1,1'b1}),
        .rxpd_in(rxpd_in),
        .rxpllclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[29] ,\cfg_phy_mem_map_control_b0_reg_n_0_[28] ,\cfg_phy_mem_map_control_b0_reg_n_0_[29] ,\cfg_phy_mem_map_control_b0_reg_n_0_[28] ,\cfg_phy_mem_map_control_b0_reg_n_0_[29] ,\cfg_phy_mem_map_control_b0_reg_n_0_[28] ,\cfg_phy_mem_map_control_b0_reg_n_0_[29] ,\cfg_phy_mem_map_control_b0_reg_n_0_[28] }),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in({rxprbscntreset_in_3,rxprbscntreset_in_2,rxprbscntreset_in_1,rxprbscntreset_in_0}),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(NLW_gt_wrapper_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in(rxprbssel_in),
        .rxresetdone_out(rxresetdone_out),
        .rxsysclksel_in({rxsysclksel_in_0,rxsysclksel_in_0,rxsysclksel_in_0,rxsysclksel_in_0}),
        .rxusrclk2_in({rxoutclk,rxoutclk,rxoutclk,rxoutclk}),
        .rxusrclk_in({rxoutclk,rxoutclk,rxoutclk,rxoutclk}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufstatus_out(txbufstatus_out),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch3_tuser[11:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch2_tuser[11:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch1_tuser[11:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch0_tuser[11:8]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch3_tuser[7:4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch2_tuser[7:4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch1_tuser[7:4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch0_tuser[7:4]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch3_tuser[3:0],1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch2_tuser[3:0],1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch1_tuser[3:0],1'b0,1'b0,1'b0,1'b0,vid_phy_tx_axi4s_ch0_tuser[3:0]}),
        .txdiffctrl_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_gt_wrapper_inst_txoutclk_out_UNCONNECTED[3:1],txoutclk_out}),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(txphaligndone_out),
        .txpllclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[27] ,\cfg_phy_mem_map_control_b0_reg_n_0_[26] ,\cfg_phy_mem_map_control_b0_reg_n_0_[27] ,\cfg_phy_mem_map_control_b0_reg_n_0_[26] ,\cfg_phy_mem_map_control_b0_reg_n_0_[27] ,\cfg_phy_mem_map_control_b0_reg_n_0_[26] ,\cfg_phy_mem_map_control_b0_reg_n_0_[27] ,\cfg_phy_mem_map_control_b0_reg_n_0_[26] }),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in(txprecursor_in),
        .txresetdone_out(txresetdone_out),
        .txsysclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[23] ,\cfg_phy_mem_map_control_b0_reg_n_0_[22] ,\cfg_phy_mem_map_control_b0_reg_n_0_[23] ,\cfg_phy_mem_map_control_b0_reg_n_0_[22] ,\cfg_phy_mem_map_control_b0_reg_n_0_[23] ,\cfg_phy_mem_map_control_b0_reg_n_0_[22] ,\cfg_phy_mem_map_control_b0_reg_n_0_[23] ,\cfg_phy_mem_map_control_b0_reg_n_0_[22] }),
        .txusrclk2_in({rxoutclk,rxoutclk,rxoutclk,rxoutclk}),
        .txusrclk_in({rxoutclk,rxoutclk,rxoutclk,rxoutclk}));
  LUT6 #(
    .INIT(64'h5454540001010155)) 
    \rx_sym_err_ch_gt0[0]_i_1 
       (.I0(p_0_in),
        .I1(vid_phy_rx_axi4s_ch0_tuser[4]),
        .I2(vid_phy_rx_axi4s_ch0_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch0_tuser[8]),
        .I4(vid_phy_rx_axi4s_ch0_tuser[9]),
        .I5(rx_sym_err_ch_gt0[0]),
        .O(\rx_sym_err_ch_gt0[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \rx_sym_err_ch_gt0[10]_i_1 
       (.I0(rx_sym_err_ch_gt0[10]),
        .I1(\rx_sym_err_ch_gt0[11]_i_2_n_0 ),
        .I2(rx_sym_err_cntr_read_0_q),
        .I3(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F80000000000F8)) 
    \rx_sym_err_ch_gt0[11]_i_1 
       (.I0(rx_sym_err_ch_gt0[10]),
        .I1(\rx_sym_err_ch_gt0[11]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt0[11]),
        .I3(\rx_sym_err_ch_gt0[11]_i_3_n_0 ),
        .I4(rx_sym_err_cntr_read_0_q),
        .I5(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rx_sym_err_ch_gt0[11]_i_2 
       (.I0(rx_sym_err_ch_gt0[9]),
        .I1(rx_sym_err_ch_gt0[7]),
        .I2(rx_sym_err_ch_gt0[5]),
        .I3(rx_sym_err_ch_gt0[6]),
        .I4(\rx_sym_err_ch_gt0[8]_i_2_n_0 ),
        .I5(rx_sym_err_ch_gt0[8]),
        .O(\rx_sym_err_ch_gt0[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555554545400)) 
    \rx_sym_err_ch_gt0[11]_i_3 
       (.I0(\rx_sym_err_ch_gt0[12]_i_3_n_0 ),
        .I1(vid_phy_rx_axi4s_ch0_tuser[4]),
        .I2(vid_phy_rx_axi4s_ch0_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch0_tuser[8]),
        .I4(vid_phy_rx_axi4s_ch0_tuser[9]),
        .I5(rx_sym_err_ch_gt0[0]),
        .O(\rx_sym_err_ch_gt0[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \rx_sym_err_ch_gt0[12]_i_1 
       (.I0(rx_sym_err_ch_gt0[12]),
        .I1(\rx_sym_err_ch_gt0[12]_i_2_n_0 ),
        .I2(\rx_sym_err_ch_gt0[12]_i_3_n_0 ),
        .I3(rx_sym_err_cntr_read_0_q),
        .I4(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01010155)) 
    \rx_sym_err_ch_gt0[12]_i_2 
       (.I0(rx_sym_err_ch_gt0[0]),
        .I1(vid_phy_rx_axi4s_ch0_tuser[9]),
        .I2(vid_phy_rx_axi4s_ch0_tuser[8]),
        .I3(vid_phy_rx_axi4s_ch0_tuser[5]),
        .I4(vid_phy_rx_axi4s_ch0_tuser[4]),
        .O(\rx_sym_err_ch_gt0[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \rx_sym_err_ch_gt0[12]_i_3 
       (.I0(rx_sym_err_ch_gt0[8]),
        .I1(rx_sym_err_ch_gt0[9]),
        .I2(rx_sym_err_ch_gt0[10]),
        .I3(rx_sym_err_ch_gt0[11]),
        .I4(\rx_sym_err_ch_gt0[12]_i_4_n_0 ),
        .O(\rx_sym_err_ch_gt0[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \rx_sym_err_ch_gt0[12]_i_4 
       (.I0(rx_sym_err_ch_gt0[7]),
        .I1(rx_sym_err_ch_gt0[1]),
        .I2(rx_sym_err_ch_gt0[4]),
        .I3(\rx_sym_err_ch_gt0[12]_i_5_n_0 ),
        .I4(rx_sym_err_ch_gt0[2]),
        .I5(rx_sym_err_ch_gt0[3]),
        .O(\rx_sym_err_ch_gt0[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rx_sym_err_ch_gt0[12]_i_5 
       (.I0(rx_sym_err_ch_gt0[5]),
        .I1(rx_sym_err_ch_gt0[6]),
        .O(\rx_sym_err_ch_gt0[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt0[13]_i_1 
       (.I0(\rx_sym_err_ch_gt0[15]_i_4_n_0 ),
        .I1(rx_sym_err_ch_gt0[13]),
        .I2(rx_sym_err_cntr_read_0_q),
        .I3(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA60000A6)) 
    \rx_sym_err_ch_gt0[14]_i_1 
       (.I0(rx_sym_err_ch_gt0[14]),
        .I1(rx_sym_err_ch_gt0[13]),
        .I2(\rx_sym_err_ch_gt0[15]_i_4_n_0 ),
        .I3(rx_sym_err_cntr_read_0_q),
        .I4(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \rx_sym_err_ch_gt0[15]_i_1 
       (.I0(p_0_in),
        .I1(\rx_sym_err_ch_gt0[15]_i_3_n_0 ),
        .I2(vid_phy_rx_axi4s_ch0_tuser[4]),
        .I3(vid_phy_rx_axi4s_ch0_tuser[5]),
        .I4(vid_phy_rx_axi4s_ch0_tuser[8]),
        .I5(vid_phy_rx_axi4s_ch0_tuser[9]),
        .O(\rx_sym_err_ch_gt0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF70800000000F708)) 
    \rx_sym_err_ch_gt0[15]_i_2 
       (.I0(rx_sym_err_ch_gt0[14]),
        .I1(rx_sym_err_ch_gt0[13]),
        .I2(\rx_sym_err_ch_gt0[15]_i_4_n_0 ),
        .I3(rx_sym_err_ch_gt0[15]),
        .I4(rx_sym_err_cntr_read_0_q),
        .I5(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \rx_sym_err_ch_gt0[15]_i_3 
       (.I0(rx_sym_err_ch_gt0[15]),
        .I1(rx_sym_err_ch_gt0[0]),
        .I2(rx_sym_err_ch_gt0[13]),
        .I3(rx_sym_err_ch_gt0[14]),
        .I4(\rx_sym_err_ch_gt0[15]_i_5_n_0 ),
        .O(\rx_sym_err_ch_gt0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABABABFF)) 
    \rx_sym_err_ch_gt0[15]_i_4 
       (.I0(\rx_sym_err_ch_gt0[15]_i_5_n_0 ),
        .I1(vid_phy_rx_axi4s_ch0_tuser[4]),
        .I2(vid_phy_rx_axi4s_ch0_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch0_tuser[8]),
        .I4(vid_phy_rx_axi4s_ch0_tuser[9]),
        .I5(rx_sym_err_ch_gt0[0]),
        .O(\rx_sym_err_ch_gt0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \rx_sym_err_ch_gt0[15]_i_5 
       (.I0(rx_sym_err_ch_gt0[8]),
        .I1(rx_sym_err_ch_gt0[9]),
        .I2(rx_sym_err_ch_gt0[10]),
        .I3(rx_sym_err_ch_gt0[11]),
        .I4(\rx_sym_err_ch_gt0[12]_i_4_n_0 ),
        .I5(rx_sym_err_ch_gt0[12]),
        .O(\rx_sym_err_ch_gt0[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt0[1]_i_1 
       (.I0(\rx_sym_err_ch_gt0[12]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt0[1]),
        .I2(rx_sym_err_cntr_read_0_q),
        .I3(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h90990900)) 
    \rx_sym_err_ch_gt0[2]_i_1 
       (.I0(rx_sym_err_cntr_read_0_q),
        .I1(rx_sym_err_cntr_read_0_q1),
        .I2(\rx_sym_err_ch_gt0[12]_i_2_n_0 ),
        .I3(rx_sym_err_ch_gt0[1]),
        .I4(rx_sym_err_ch_gt0[2]),
        .O(\rx_sym_err_ch_gt0[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A00000000AA6A)) 
    \rx_sym_err_ch_gt0[3]_i_1 
       (.I0(rx_sym_err_ch_gt0[3]),
        .I1(rx_sym_err_ch_gt0[1]),
        .I2(rx_sym_err_ch_gt0[2]),
        .I3(\rx_sym_err_ch_gt0[12]_i_2_n_0 ),
        .I4(rx_sym_err_cntr_read_0_q),
        .I5(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4555555510000000)) 
    \rx_sym_err_ch_gt0[4]_i_1 
       (.I0(p_0_in),
        .I1(\rx_sym_err_ch_gt0[12]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt0[3]),
        .I3(rx_sym_err_ch_gt0[1]),
        .I4(rx_sym_err_ch_gt0[2]),
        .I5(rx_sym_err_ch_gt0[4]),
        .O(\rx_sym_err_ch_gt0[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \rx_sym_err_ch_gt0[5]_i_1 
       (.I0(rx_sym_err_cntr_read_0_q),
        .I1(rx_sym_err_cntr_read_0_q1),
        .I2(\rx_sym_err_ch_gt0[8]_i_2_n_0 ),
        .I3(rx_sym_err_ch_gt0[5]),
        .O(\rx_sym_err_ch_gt0[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6C00006C)) 
    \rx_sym_err_ch_gt0[6]_i_1 
       (.I0(\rx_sym_err_ch_gt0[8]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt0[6]),
        .I2(rx_sym_err_ch_gt0[5]),
        .I3(rx_sym_err_cntr_read_0_q),
        .I4(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA000000006AAA)) 
    \rx_sym_err_ch_gt0[7]_i_1 
       (.I0(rx_sym_err_ch_gt0[7]),
        .I1(rx_sym_err_ch_gt0[5]),
        .I2(rx_sym_err_ch_gt0[6]),
        .I3(\rx_sym_err_ch_gt0[8]_i_2_n_0 ),
        .I4(rx_sym_err_cntr_read_0_q),
        .I5(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \rx_sym_err_ch_gt0[8]_i_1 
       (.I0(rx_sym_err_ch_gt0[8]),
        .I1(\rx_sym_err_ch_gt0[8]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt0[6]),
        .I3(rx_sym_err_ch_gt0[5]),
        .I4(rx_sym_err_ch_gt0[7]),
        .I5(p_0_in),
        .O(\rx_sym_err_ch_gt0[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \rx_sym_err_ch_gt0[8]_i_2 
       (.I0(rx_sym_err_ch_gt0[4]),
        .I1(rx_sym_err_ch_gt0[2]),
        .I2(rx_sym_err_ch_gt0[1]),
        .I3(rx_sym_err_ch_gt0[3]),
        .I4(\rx_sym_err_ch_gt0[12]_i_2_n_0 ),
        .O(\rx_sym_err_ch_gt0[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \rx_sym_err_ch_gt0[9]_i_1 
       (.I0(rx_sym_err_ch_gt0[9]),
        .I1(\rx_sym_err_ch_gt0[9]_i_2_n_0 ),
        .I2(rx_sym_err_cntr_read_0_q),
        .I3(rx_sym_err_cntr_read_0_q1),
        .O(\rx_sym_err_ch_gt0[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rx_sym_err_ch_gt0[9]_i_2 
       (.I0(rx_sym_err_ch_gt0[8]),
        .I1(\rx_sym_err_ch_gt0[8]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt0[6]),
        .I3(rx_sym_err_ch_gt0[5]),
        .I4(rx_sym_err_ch_gt0[7]),
        .O(\rx_sym_err_ch_gt0[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rx_sym_err_ch_gt0_latch[15]_i_1 
       (.I0(rx_sym_err_cntr_read_0_q),
        .I1(rx_sym_err_cntr_read_0_q1),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[0] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[0]),
        .Q(rx_sym_err_ch_gt0_latch[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[10] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[10]),
        .Q(rx_sym_err_ch_gt0_latch[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[11] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[11]),
        .Q(rx_sym_err_ch_gt0_latch[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[12] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[12]),
        .Q(rx_sym_err_ch_gt0_latch[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[13] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[13]),
        .Q(rx_sym_err_ch_gt0_latch[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[14] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[14]),
        .Q(rx_sym_err_ch_gt0_latch[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[15] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[15]),
        .Q(rx_sym_err_ch_gt0_latch[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[1] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[1]),
        .Q(rx_sym_err_ch_gt0_latch[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[2] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[2]),
        .Q(rx_sym_err_ch_gt0_latch[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[3] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[3]),
        .Q(rx_sym_err_ch_gt0_latch[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[4] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[4]),
        .Q(rx_sym_err_ch_gt0_latch[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[5] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[5]),
        .Q(rx_sym_err_ch_gt0_latch[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[6] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[6]),
        .Q(rx_sym_err_ch_gt0_latch[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[7] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[7]),
        .Q(rx_sym_err_ch_gt0_latch[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[8] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[8]),
        .Q(rx_sym_err_ch_gt0_latch[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_latch_reg[9] 
       (.C(rxoutclk),
        .CE(p_0_in),
        .D(rx_sym_err_ch_gt0[9]),
        .Q(rx_sym_err_ch_gt0_latch[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[0] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[0]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[10] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[10]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[11] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[11]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[12] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[12]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[13] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[13]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[14] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[14]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[15] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[15]_i_2_n_0 ),
        .Q(rx_sym_err_ch_gt0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[1] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[1]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[2] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[2]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[3] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[3]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[4] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[4]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[5] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[5]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[6] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[6]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[7] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[7]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[8] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[8]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt0_reg[9] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt0[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt0[9]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540001010155)) 
    \rx_sym_err_ch_gt1[0]_i_1 
       (.I0(rx_sym_err_cntr_read_1),
        .I1(vid_phy_rx_axi4s_ch1_tuser[4]),
        .I2(vid_phy_rx_axi4s_ch1_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch1_tuser[8]),
        .I4(vid_phy_rx_axi4s_ch1_tuser[9]),
        .I5(rx_sym_err_ch_gt1[0]),
        .O(\rx_sym_err_ch_gt1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \rx_sym_err_ch_gt1[10]_i_1 
       (.I0(rx_sym_err_ch_gt1[10]),
        .I1(\rx_sym_err_ch_gt1[11]_i_2_n_0 ),
        .I2(rx_sym_err_cntr_read_1_q),
        .I3(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F80000000000F8)) 
    \rx_sym_err_ch_gt1[11]_i_1 
       (.I0(rx_sym_err_ch_gt1[10]),
        .I1(\rx_sym_err_ch_gt1[11]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt1[11]),
        .I3(\rx_sym_err_ch_gt1[11]_i_3_n_0 ),
        .I4(rx_sym_err_cntr_read_1_q),
        .I5(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rx_sym_err_ch_gt1[11]_i_2 
       (.I0(rx_sym_err_ch_gt1[9]),
        .I1(rx_sym_err_ch_gt1[7]),
        .I2(rx_sym_err_ch_gt1[5]),
        .I3(rx_sym_err_ch_gt1[6]),
        .I4(\rx_sym_err_ch_gt1[8]_i_2_n_0 ),
        .I5(rx_sym_err_ch_gt1[8]),
        .O(\rx_sym_err_ch_gt1[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555554545400)) 
    \rx_sym_err_ch_gt1[11]_i_3 
       (.I0(\rx_sym_err_ch_gt1[12]_i_3_n_0 ),
        .I1(vid_phy_rx_axi4s_ch1_tuser[4]),
        .I2(vid_phy_rx_axi4s_ch1_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch1_tuser[8]),
        .I4(vid_phy_rx_axi4s_ch1_tuser[9]),
        .I5(rx_sym_err_ch_gt1[0]),
        .O(\rx_sym_err_ch_gt1[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \rx_sym_err_ch_gt1[12]_i_1 
       (.I0(rx_sym_err_ch_gt1[12]),
        .I1(\rx_sym_err_ch_gt1[12]_i_2_n_0 ),
        .I2(\rx_sym_err_ch_gt1[12]_i_3_n_0 ),
        .I3(rx_sym_err_cntr_read_1_q),
        .I4(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01010155)) 
    \rx_sym_err_ch_gt1[12]_i_2 
       (.I0(rx_sym_err_ch_gt1[0]),
        .I1(vid_phy_rx_axi4s_ch1_tuser[9]),
        .I2(vid_phy_rx_axi4s_ch1_tuser[8]),
        .I3(vid_phy_rx_axi4s_ch1_tuser[5]),
        .I4(vid_phy_rx_axi4s_ch1_tuser[4]),
        .O(\rx_sym_err_ch_gt1[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \rx_sym_err_ch_gt1[12]_i_3 
       (.I0(rx_sym_err_ch_gt1[8]),
        .I1(rx_sym_err_ch_gt1[9]),
        .I2(rx_sym_err_ch_gt1[10]),
        .I3(rx_sym_err_ch_gt1[11]),
        .I4(\rx_sym_err_ch_gt1[12]_i_4_n_0 ),
        .O(\rx_sym_err_ch_gt1[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \rx_sym_err_ch_gt1[12]_i_4 
       (.I0(rx_sym_err_ch_gt1[7]),
        .I1(rx_sym_err_ch_gt1[1]),
        .I2(rx_sym_err_ch_gt1[4]),
        .I3(\rx_sym_err_ch_gt1[12]_i_5_n_0 ),
        .I4(rx_sym_err_ch_gt1[2]),
        .I5(rx_sym_err_ch_gt1[3]),
        .O(\rx_sym_err_ch_gt1[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rx_sym_err_ch_gt1[12]_i_5 
       (.I0(rx_sym_err_ch_gt1[5]),
        .I1(rx_sym_err_ch_gt1[6]),
        .O(\rx_sym_err_ch_gt1[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt1[13]_i_1 
       (.I0(\rx_sym_err_ch_gt1[15]_i_4_n_0 ),
        .I1(rx_sym_err_ch_gt1[13]),
        .I2(rx_sym_err_cntr_read_1_q),
        .I3(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA60000A6)) 
    \rx_sym_err_ch_gt1[14]_i_1 
       (.I0(rx_sym_err_ch_gt1[14]),
        .I1(rx_sym_err_ch_gt1[13]),
        .I2(\rx_sym_err_ch_gt1[15]_i_4_n_0 ),
        .I3(rx_sym_err_cntr_read_1_q),
        .I4(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \rx_sym_err_ch_gt1[15]_i_1 
       (.I0(rx_sym_err_cntr_read_1),
        .I1(\rx_sym_err_ch_gt1[15]_i_3_n_0 ),
        .I2(vid_phy_rx_axi4s_ch1_tuser[4]),
        .I3(vid_phy_rx_axi4s_ch1_tuser[5]),
        .I4(vid_phy_rx_axi4s_ch1_tuser[8]),
        .I5(vid_phy_rx_axi4s_ch1_tuser[9]),
        .O(\rx_sym_err_ch_gt1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF70800000000F708)) 
    \rx_sym_err_ch_gt1[15]_i_2 
       (.I0(rx_sym_err_ch_gt1[14]),
        .I1(rx_sym_err_ch_gt1[13]),
        .I2(\rx_sym_err_ch_gt1[15]_i_4_n_0 ),
        .I3(rx_sym_err_ch_gt1[15]),
        .I4(rx_sym_err_cntr_read_1_q),
        .I5(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \rx_sym_err_ch_gt1[15]_i_3 
       (.I0(rx_sym_err_ch_gt1[15]),
        .I1(rx_sym_err_ch_gt1[0]),
        .I2(rx_sym_err_ch_gt1[13]),
        .I3(rx_sym_err_ch_gt1[14]),
        .I4(\rx_sym_err_ch_gt1[15]_i_5_n_0 ),
        .O(\rx_sym_err_ch_gt1[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABABABFF)) 
    \rx_sym_err_ch_gt1[15]_i_4 
       (.I0(\rx_sym_err_ch_gt1[15]_i_5_n_0 ),
        .I1(vid_phy_rx_axi4s_ch1_tuser[4]),
        .I2(vid_phy_rx_axi4s_ch1_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch1_tuser[8]),
        .I4(vid_phy_rx_axi4s_ch1_tuser[9]),
        .I5(rx_sym_err_ch_gt1[0]),
        .O(\rx_sym_err_ch_gt1[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \rx_sym_err_ch_gt1[15]_i_5 
       (.I0(rx_sym_err_ch_gt1[8]),
        .I1(rx_sym_err_ch_gt1[9]),
        .I2(rx_sym_err_ch_gt1[10]),
        .I3(rx_sym_err_ch_gt1[11]),
        .I4(\rx_sym_err_ch_gt1[12]_i_4_n_0 ),
        .I5(rx_sym_err_ch_gt1[12]),
        .O(\rx_sym_err_ch_gt1[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt1[1]_i_1 
       (.I0(\rx_sym_err_ch_gt1[12]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt1[1]),
        .I2(rx_sym_err_cntr_read_1_q),
        .I3(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h90990900)) 
    \rx_sym_err_ch_gt1[2]_i_1 
       (.I0(rx_sym_err_cntr_read_1_q),
        .I1(rx_sym_err_cntr_read_1_q1),
        .I2(\rx_sym_err_ch_gt1[12]_i_2_n_0 ),
        .I3(rx_sym_err_ch_gt1[1]),
        .I4(rx_sym_err_ch_gt1[2]),
        .O(\rx_sym_err_ch_gt1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A00000000AA6A)) 
    \rx_sym_err_ch_gt1[3]_i_1 
       (.I0(rx_sym_err_ch_gt1[3]),
        .I1(rx_sym_err_ch_gt1[1]),
        .I2(rx_sym_err_ch_gt1[2]),
        .I3(\rx_sym_err_ch_gt1[12]_i_2_n_0 ),
        .I4(rx_sym_err_cntr_read_1_q),
        .I5(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4555555510000000)) 
    \rx_sym_err_ch_gt1[4]_i_1 
       (.I0(rx_sym_err_cntr_read_1),
        .I1(\rx_sym_err_ch_gt1[12]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt1[3]),
        .I3(rx_sym_err_ch_gt1[1]),
        .I4(rx_sym_err_ch_gt1[2]),
        .I5(rx_sym_err_ch_gt1[4]),
        .O(\rx_sym_err_ch_gt1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \rx_sym_err_ch_gt1[5]_i_1 
       (.I0(rx_sym_err_cntr_read_1_q),
        .I1(rx_sym_err_cntr_read_1_q1),
        .I2(\rx_sym_err_ch_gt1[8]_i_2_n_0 ),
        .I3(rx_sym_err_ch_gt1[5]),
        .O(\rx_sym_err_ch_gt1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6C00006C)) 
    \rx_sym_err_ch_gt1[6]_i_1 
       (.I0(\rx_sym_err_ch_gt1[8]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt1[6]),
        .I2(rx_sym_err_ch_gt1[5]),
        .I3(rx_sym_err_cntr_read_1_q),
        .I4(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA000000006AAA)) 
    \rx_sym_err_ch_gt1[7]_i_1 
       (.I0(rx_sym_err_ch_gt1[7]),
        .I1(rx_sym_err_ch_gt1[5]),
        .I2(rx_sym_err_ch_gt1[6]),
        .I3(\rx_sym_err_ch_gt1[8]_i_2_n_0 ),
        .I4(rx_sym_err_cntr_read_1_q),
        .I5(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \rx_sym_err_ch_gt1[8]_i_1 
       (.I0(rx_sym_err_ch_gt1[8]),
        .I1(\rx_sym_err_ch_gt1[8]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt1[6]),
        .I3(rx_sym_err_ch_gt1[5]),
        .I4(rx_sym_err_ch_gt1[7]),
        .I5(rx_sym_err_cntr_read_1),
        .O(\rx_sym_err_ch_gt1[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \rx_sym_err_ch_gt1[8]_i_2 
       (.I0(rx_sym_err_ch_gt1[4]),
        .I1(rx_sym_err_ch_gt1[2]),
        .I2(rx_sym_err_ch_gt1[1]),
        .I3(rx_sym_err_ch_gt1[3]),
        .I4(\rx_sym_err_ch_gt1[12]_i_2_n_0 ),
        .O(\rx_sym_err_ch_gt1[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \rx_sym_err_ch_gt1[9]_i_1 
       (.I0(rx_sym_err_ch_gt1[9]),
        .I1(\rx_sym_err_ch_gt1[9]_i_2_n_0 ),
        .I2(rx_sym_err_cntr_read_1_q),
        .I3(rx_sym_err_cntr_read_1_q1),
        .O(\rx_sym_err_ch_gt1[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rx_sym_err_ch_gt1[9]_i_2 
       (.I0(rx_sym_err_ch_gt1[8]),
        .I1(\rx_sym_err_ch_gt1[8]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt1[6]),
        .I3(rx_sym_err_ch_gt1[5]),
        .I4(rx_sym_err_ch_gt1[7]),
        .O(\rx_sym_err_ch_gt1[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rx_sym_err_ch_gt1_latch[15]_i_1 
       (.I0(rx_sym_err_cntr_read_1_q),
        .I1(rx_sym_err_cntr_read_1_q1),
        .O(rx_sym_err_cntr_read_1));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[0] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[0]),
        .Q(rx_sym_err_ch_gt1_latch[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[10] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[10]),
        .Q(rx_sym_err_ch_gt1_latch[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[11] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[11]),
        .Q(rx_sym_err_ch_gt1_latch[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[12] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[12]),
        .Q(rx_sym_err_ch_gt1_latch[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[13] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[13]),
        .Q(rx_sym_err_ch_gt1_latch[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[14] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[14]),
        .Q(rx_sym_err_ch_gt1_latch[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[15] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[15]),
        .Q(rx_sym_err_ch_gt1_latch[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[1] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[1]),
        .Q(rx_sym_err_ch_gt1_latch[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[2] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[2]),
        .Q(rx_sym_err_ch_gt1_latch[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[3] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[3]),
        .Q(rx_sym_err_ch_gt1_latch[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[4] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[4]),
        .Q(rx_sym_err_ch_gt1_latch[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[5] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[5]),
        .Q(rx_sym_err_ch_gt1_latch[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[6] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[6]),
        .Q(rx_sym_err_ch_gt1_latch[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[7] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[7]),
        .Q(rx_sym_err_ch_gt1_latch[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[8] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[8]),
        .Q(rx_sym_err_ch_gt1_latch[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_latch_reg[9] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_1),
        .D(rx_sym_err_ch_gt1[9]),
        .Q(rx_sym_err_ch_gt1_latch[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[0] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[0]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[10] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[10]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[11] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[11]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[12] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[12]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[13] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[13]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[14] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[14]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[15] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[15]_i_2_n_0 ),
        .Q(rx_sym_err_ch_gt1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[1] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[1]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[2] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[2]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[3] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[3]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[4] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[4]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[5] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[5]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[6] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[6]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[7] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[7]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[8] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[8]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt1_reg[9] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt1[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt1[9]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540001010155)) 
    \rx_sym_err_ch_gt2[0]_i_1 
       (.I0(rx_sym_err_cntr_read_2),
        .I1(vid_phy_rx_axi4s_ch2_tuser[4]),
        .I2(vid_phy_rx_axi4s_ch2_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch2_tuser[8]),
        .I4(vid_phy_rx_axi4s_ch2_tuser[9]),
        .I5(rx_sym_err_ch_gt2[0]),
        .O(\rx_sym_err_ch_gt2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \rx_sym_err_ch_gt2[10]_i_1 
       (.I0(rx_sym_err_ch_gt2[10]),
        .I1(\rx_sym_err_ch_gt2[11]_i_2_n_0 ),
        .I2(rx_sym_err_cntr_read_2_q),
        .I3(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F80000000000F8)) 
    \rx_sym_err_ch_gt2[11]_i_1 
       (.I0(rx_sym_err_ch_gt2[10]),
        .I1(\rx_sym_err_ch_gt2[11]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt2[11]),
        .I3(\rx_sym_err_ch_gt2[11]_i_3_n_0 ),
        .I4(rx_sym_err_cntr_read_2_q),
        .I5(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rx_sym_err_ch_gt2[11]_i_2 
       (.I0(rx_sym_err_ch_gt2[9]),
        .I1(rx_sym_err_ch_gt2[7]),
        .I2(rx_sym_err_ch_gt2[5]),
        .I3(rx_sym_err_ch_gt2[6]),
        .I4(\rx_sym_err_ch_gt2[8]_i_2_n_0 ),
        .I5(rx_sym_err_ch_gt2[8]),
        .O(\rx_sym_err_ch_gt2[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555554545400)) 
    \rx_sym_err_ch_gt2[11]_i_3 
       (.I0(\rx_sym_err_ch_gt2[12]_i_3_n_0 ),
        .I1(vid_phy_rx_axi4s_ch2_tuser[4]),
        .I2(vid_phy_rx_axi4s_ch2_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch2_tuser[8]),
        .I4(vid_phy_rx_axi4s_ch2_tuser[9]),
        .I5(rx_sym_err_ch_gt2[0]),
        .O(\rx_sym_err_ch_gt2[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \rx_sym_err_ch_gt2[12]_i_1 
       (.I0(rx_sym_err_ch_gt2[12]),
        .I1(\rx_sym_err_ch_gt2[12]_i_2_n_0 ),
        .I2(\rx_sym_err_ch_gt2[12]_i_3_n_0 ),
        .I3(rx_sym_err_cntr_read_2_q),
        .I4(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01010155)) 
    \rx_sym_err_ch_gt2[12]_i_2 
       (.I0(rx_sym_err_ch_gt2[0]),
        .I1(vid_phy_rx_axi4s_ch2_tuser[9]),
        .I2(vid_phy_rx_axi4s_ch2_tuser[8]),
        .I3(vid_phy_rx_axi4s_ch2_tuser[5]),
        .I4(vid_phy_rx_axi4s_ch2_tuser[4]),
        .O(\rx_sym_err_ch_gt2[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \rx_sym_err_ch_gt2[12]_i_3 
       (.I0(rx_sym_err_ch_gt2[8]),
        .I1(rx_sym_err_ch_gt2[9]),
        .I2(rx_sym_err_ch_gt2[10]),
        .I3(rx_sym_err_ch_gt2[11]),
        .I4(\rx_sym_err_ch_gt2[12]_i_4_n_0 ),
        .O(\rx_sym_err_ch_gt2[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \rx_sym_err_ch_gt2[12]_i_4 
       (.I0(rx_sym_err_ch_gt2[7]),
        .I1(rx_sym_err_ch_gt2[1]),
        .I2(rx_sym_err_ch_gt2[4]),
        .I3(\rx_sym_err_ch_gt2[12]_i_5_n_0 ),
        .I4(rx_sym_err_ch_gt2[2]),
        .I5(rx_sym_err_ch_gt2[3]),
        .O(\rx_sym_err_ch_gt2[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rx_sym_err_ch_gt2[12]_i_5 
       (.I0(rx_sym_err_ch_gt2[5]),
        .I1(rx_sym_err_ch_gt2[6]),
        .O(\rx_sym_err_ch_gt2[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt2[13]_i_1 
       (.I0(\rx_sym_err_ch_gt2[15]_i_4_n_0 ),
        .I1(rx_sym_err_ch_gt2[13]),
        .I2(rx_sym_err_cntr_read_2_q),
        .I3(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA60000A6)) 
    \rx_sym_err_ch_gt2[14]_i_1 
       (.I0(rx_sym_err_ch_gt2[14]),
        .I1(rx_sym_err_ch_gt2[13]),
        .I2(\rx_sym_err_ch_gt2[15]_i_4_n_0 ),
        .I3(rx_sym_err_cntr_read_2_q),
        .I4(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \rx_sym_err_ch_gt2[15]_i_1 
       (.I0(rx_sym_err_cntr_read_2),
        .I1(\rx_sym_err_ch_gt2[15]_i_3_n_0 ),
        .I2(vid_phy_rx_axi4s_ch2_tuser[4]),
        .I3(vid_phy_rx_axi4s_ch2_tuser[5]),
        .I4(vid_phy_rx_axi4s_ch2_tuser[8]),
        .I5(vid_phy_rx_axi4s_ch2_tuser[9]),
        .O(\rx_sym_err_ch_gt2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF70800000000F708)) 
    \rx_sym_err_ch_gt2[15]_i_2 
       (.I0(rx_sym_err_ch_gt2[14]),
        .I1(rx_sym_err_ch_gt2[13]),
        .I2(\rx_sym_err_ch_gt2[15]_i_4_n_0 ),
        .I3(rx_sym_err_ch_gt2[15]),
        .I4(rx_sym_err_cntr_read_2_q),
        .I5(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \rx_sym_err_ch_gt2[15]_i_3 
       (.I0(rx_sym_err_ch_gt2[15]),
        .I1(rx_sym_err_ch_gt2[0]),
        .I2(rx_sym_err_ch_gt2[13]),
        .I3(rx_sym_err_ch_gt2[14]),
        .I4(\rx_sym_err_ch_gt2[15]_i_5_n_0 ),
        .O(\rx_sym_err_ch_gt2[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABABABFF)) 
    \rx_sym_err_ch_gt2[15]_i_4 
       (.I0(\rx_sym_err_ch_gt2[15]_i_5_n_0 ),
        .I1(vid_phy_rx_axi4s_ch2_tuser[4]),
        .I2(vid_phy_rx_axi4s_ch2_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch2_tuser[8]),
        .I4(vid_phy_rx_axi4s_ch2_tuser[9]),
        .I5(rx_sym_err_ch_gt2[0]),
        .O(\rx_sym_err_ch_gt2[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \rx_sym_err_ch_gt2[15]_i_5 
       (.I0(rx_sym_err_ch_gt2[8]),
        .I1(rx_sym_err_ch_gt2[9]),
        .I2(rx_sym_err_ch_gt2[10]),
        .I3(rx_sym_err_ch_gt2[11]),
        .I4(\rx_sym_err_ch_gt2[12]_i_4_n_0 ),
        .I5(rx_sym_err_ch_gt2[12]),
        .O(\rx_sym_err_ch_gt2[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt2[1]_i_1 
       (.I0(\rx_sym_err_ch_gt2[12]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt2[1]),
        .I2(rx_sym_err_cntr_read_2_q),
        .I3(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h90990900)) 
    \rx_sym_err_ch_gt2[2]_i_1 
       (.I0(rx_sym_err_cntr_read_2_q),
        .I1(rx_sym_err_cntr_read_2_q1),
        .I2(\rx_sym_err_ch_gt2[12]_i_2_n_0 ),
        .I3(rx_sym_err_ch_gt2[1]),
        .I4(rx_sym_err_ch_gt2[2]),
        .O(\rx_sym_err_ch_gt2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A00000000AA6A)) 
    \rx_sym_err_ch_gt2[3]_i_1 
       (.I0(rx_sym_err_ch_gt2[3]),
        .I1(rx_sym_err_ch_gt2[1]),
        .I2(rx_sym_err_ch_gt2[2]),
        .I3(\rx_sym_err_ch_gt2[12]_i_2_n_0 ),
        .I4(rx_sym_err_cntr_read_2_q),
        .I5(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4555555510000000)) 
    \rx_sym_err_ch_gt2[4]_i_1 
       (.I0(rx_sym_err_cntr_read_2),
        .I1(\rx_sym_err_ch_gt2[12]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt2[3]),
        .I3(rx_sym_err_ch_gt2[1]),
        .I4(rx_sym_err_ch_gt2[2]),
        .I5(rx_sym_err_ch_gt2[4]),
        .O(\rx_sym_err_ch_gt2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \rx_sym_err_ch_gt2[5]_i_1 
       (.I0(rx_sym_err_cntr_read_2_q),
        .I1(rx_sym_err_cntr_read_2_q1),
        .I2(\rx_sym_err_ch_gt2[8]_i_2_n_0 ),
        .I3(rx_sym_err_ch_gt2[5]),
        .O(\rx_sym_err_ch_gt2[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6C00006C)) 
    \rx_sym_err_ch_gt2[6]_i_1 
       (.I0(\rx_sym_err_ch_gt2[8]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt2[6]),
        .I2(rx_sym_err_ch_gt2[5]),
        .I3(rx_sym_err_cntr_read_2_q),
        .I4(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA000000006AAA)) 
    \rx_sym_err_ch_gt2[7]_i_1 
       (.I0(rx_sym_err_ch_gt2[7]),
        .I1(rx_sym_err_ch_gt2[5]),
        .I2(rx_sym_err_ch_gt2[6]),
        .I3(\rx_sym_err_ch_gt2[8]_i_2_n_0 ),
        .I4(rx_sym_err_cntr_read_2_q),
        .I5(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \rx_sym_err_ch_gt2[8]_i_1 
       (.I0(rx_sym_err_ch_gt2[8]),
        .I1(\rx_sym_err_ch_gt2[8]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt2[6]),
        .I3(rx_sym_err_ch_gt2[5]),
        .I4(rx_sym_err_ch_gt2[7]),
        .I5(rx_sym_err_cntr_read_2),
        .O(\rx_sym_err_ch_gt2[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \rx_sym_err_ch_gt2[8]_i_2 
       (.I0(rx_sym_err_ch_gt2[4]),
        .I1(rx_sym_err_ch_gt2[2]),
        .I2(rx_sym_err_ch_gt2[1]),
        .I3(rx_sym_err_ch_gt2[3]),
        .I4(\rx_sym_err_ch_gt2[12]_i_2_n_0 ),
        .O(\rx_sym_err_ch_gt2[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \rx_sym_err_ch_gt2[9]_i_1 
       (.I0(rx_sym_err_ch_gt2[9]),
        .I1(\rx_sym_err_ch_gt2[9]_i_2_n_0 ),
        .I2(rx_sym_err_cntr_read_2_q),
        .I3(rx_sym_err_cntr_read_2_q1),
        .O(\rx_sym_err_ch_gt2[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rx_sym_err_ch_gt2[9]_i_2 
       (.I0(rx_sym_err_ch_gt2[8]),
        .I1(\rx_sym_err_ch_gt2[8]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt2[6]),
        .I3(rx_sym_err_ch_gt2[5]),
        .I4(rx_sym_err_ch_gt2[7]),
        .O(\rx_sym_err_ch_gt2[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rx_sym_err_ch_gt2_latch[15]_i_1 
       (.I0(rx_sym_err_cntr_read_2_q),
        .I1(rx_sym_err_cntr_read_2_q1),
        .O(rx_sym_err_cntr_read_2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[0] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[0]),
        .Q(rx_sym_err_ch_gt2_latch[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[10] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[10]),
        .Q(rx_sym_err_ch_gt2_latch[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[11] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[11]),
        .Q(rx_sym_err_ch_gt2_latch[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[12] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[12]),
        .Q(rx_sym_err_ch_gt2_latch[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[13] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[13]),
        .Q(rx_sym_err_ch_gt2_latch[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[14] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[14]),
        .Q(rx_sym_err_ch_gt2_latch[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[15] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[15]),
        .Q(rx_sym_err_ch_gt2_latch[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[1] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[1]),
        .Q(rx_sym_err_ch_gt2_latch[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[2] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[2]),
        .Q(rx_sym_err_ch_gt2_latch[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[3] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[3]),
        .Q(rx_sym_err_ch_gt2_latch[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[4] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[4]),
        .Q(rx_sym_err_ch_gt2_latch[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[5] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[5]),
        .Q(rx_sym_err_ch_gt2_latch[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[6] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[6]),
        .Q(rx_sym_err_ch_gt2_latch[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[7] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[7]),
        .Q(rx_sym_err_ch_gt2_latch[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[8] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[8]),
        .Q(rx_sym_err_ch_gt2_latch[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_latch_reg[9] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_2),
        .D(rx_sym_err_ch_gt2[9]),
        .Q(rx_sym_err_ch_gt2_latch[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[0] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[0]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[10] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[10]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[11] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[11]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[12] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[12]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[13] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[13]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[14] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[14]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[15] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[15]_i_2_n_0 ),
        .Q(rx_sym_err_ch_gt2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[1] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[1]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[2] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[2]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[3] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[3]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[4] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[4]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[5] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[5]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[6] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[6]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[7] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[7]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[8] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[8]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt2_reg[9] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt2[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt2[9]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEE0111F)) 
    \rx_sym_err_ch_gt3[0]_i_1 
       (.I0(vid_phy_rx_axi4s_ch3_tuser[9]),
        .I1(vid_phy_rx_axi4s_ch3_tuser[8]),
        .I2(vid_phy_rx_axi4s_ch3_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch3_tuser[4]),
        .I4(rx_sym_err_ch_gt3[0]),
        .I5(rx_sym_err_cntr_read_3),
        .O(\rx_sym_err_ch_gt3[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt3[10]_i_1 
       (.I0(\rx_sym_err_ch_gt3[10]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt3[10]),
        .I2(rx_sym_err_cntr_read_3_q1),
        .I3(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \rx_sym_err_ch_gt3[10]_i_2 
       (.I0(rx_sym_err_ch_gt3[5]),
        .I1(rx_sym_err_ch_gt3[6]),
        .I2(rx_sym_err_ch_gt3[8]),
        .I3(rx_sym_err_ch_gt3[7]),
        .I4(\rx_sym_err_ch_gt3[11]_i_2_n_0 ),
        .I5(rx_sym_err_ch_gt3[9]),
        .O(\rx_sym_err_ch_gt3[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B4F0F0F0)) 
    \rx_sym_err_ch_gt3[11]_i_1 
       (.I0(\rx_sym_err_ch_gt3[11]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt3[10]),
        .I2(rx_sym_err_ch_gt3[11]),
        .I3(rx_sym_err_ch_gt3[9]),
        .I4(\rx_sym_err_ch_gt3[11]_i_3_n_0 ),
        .I5(rx_sym_err_cntr_read_3),
        .O(\rx_sym_err_ch_gt3[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \rx_sym_err_ch_gt3[11]_i_2 
       (.I0(rx_sym_err_ch_gt3[4]),
        .I1(rx_sym_err_ch_gt3[1]),
        .I2(rx_sym_err_ch_gt3[3]),
        .I3(rx_sym_err_ch_gt3[2]),
        .I4(\rx_sym_err_ch_gt3[4]_i_2_n_0 ),
        .O(\rx_sym_err_ch_gt3[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \rx_sym_err_ch_gt3[11]_i_3 
       (.I0(rx_sym_err_ch_gt3[5]),
        .I1(rx_sym_err_ch_gt3[6]),
        .I2(rx_sym_err_ch_gt3[8]),
        .I3(rx_sym_err_ch_gt3[7]),
        .O(\rx_sym_err_ch_gt3[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt3[12]_i_1 
       (.I0(\rx_sym_err_ch_gt3[15]_i_6_n_0 ),
        .I1(rx_sym_err_ch_gt3[12]),
        .I2(rx_sym_err_cntr_read_3_q1),
        .I3(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA60000A6)) 
    \rx_sym_err_ch_gt3[13]_i_1 
       (.I0(rx_sym_err_ch_gt3[13]),
        .I1(rx_sym_err_ch_gt3[12]),
        .I2(\rx_sym_err_ch_gt3[15]_i_6_n_0 ),
        .I3(rx_sym_err_cntr_read_3_q1),
        .I4(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AAA000000009AAA)) 
    \rx_sym_err_ch_gt3[14]_i_1 
       (.I0(rx_sym_err_ch_gt3[14]),
        .I1(\rx_sym_err_ch_gt3[15]_i_6_n_0 ),
        .I2(rx_sym_err_ch_gt3[12]),
        .I3(rx_sym_err_ch_gt3[13]),
        .I4(rx_sym_err_cntr_read_3_q1),
        .I5(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBAAFBFBFBFB)) 
    \rx_sym_err_ch_gt3[15]_i_1 
       (.I0(rx_sym_err_cntr_read_3),
        .I1(\rx_sym_err_ch_gt3[15]_i_3_n_0 ),
        .I2(\rx_sym_err_ch_gt3[15]_i_4_n_0 ),
        .I3(vid_phy_rx_axi4s_ch3_tuser[9]),
        .I4(vid_phy_rx_axi4s_ch3_tuser[8]),
        .I5(\rx_sym_err_ch_gt3[15]_i_5_n_0 ),
        .O(\rx_sym_err_ch_gt3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA6AAAAA)) 
    \rx_sym_err_ch_gt3[15]_i_2 
       (.I0(rx_sym_err_ch_gt3[15]),
        .I1(rx_sym_err_ch_gt3[13]),
        .I2(rx_sym_err_ch_gt3[12]),
        .I3(\rx_sym_err_ch_gt3[15]_i_6_n_0 ),
        .I4(rx_sym_err_ch_gt3[14]),
        .I5(rx_sym_err_cntr_read_3),
        .O(\rx_sym_err_ch_gt3[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \rx_sym_err_ch_gt3[15]_i_3 
       (.I0(\rx_sym_err_ch_gt3[11]_i_3_n_0 ),
        .I1(rx_sym_err_ch_gt3[9]),
        .I2(rx_sym_err_ch_gt3[11]),
        .I3(rx_sym_err_ch_gt3[10]),
        .O(\rx_sym_err_ch_gt3[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \rx_sym_err_ch_gt3[15]_i_4 
       (.I0(\rx_sym_err_ch_gt3[15]_i_7_n_0 ),
        .I1(rx_sym_err_ch_gt3[14]),
        .I2(rx_sym_err_ch_gt3[15]),
        .I3(rx_sym_err_ch_gt3[0]),
        .I4(rx_sym_err_ch_gt3[12]),
        .I5(rx_sym_err_ch_gt3[13]),
        .O(\rx_sym_err_ch_gt3[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rx_sym_err_ch_gt3[15]_i_5 
       (.I0(vid_phy_rx_axi4s_ch3_tuser[4]),
        .I1(vid_phy_rx_axi4s_ch3_tuser[5]),
        .O(\rx_sym_err_ch_gt3[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \rx_sym_err_ch_gt3[15]_i_6 
       (.I0(\rx_sym_err_ch_gt3[11]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt3[10]),
        .I2(rx_sym_err_ch_gt3[11]),
        .I3(rx_sym_err_ch_gt3[9]),
        .I4(\rx_sym_err_ch_gt3[11]_i_3_n_0 ),
        .O(\rx_sym_err_ch_gt3[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_sym_err_ch_gt3[15]_i_7 
       (.I0(rx_sym_err_ch_gt3[2]),
        .I1(rx_sym_err_ch_gt3[3]),
        .I2(rx_sym_err_ch_gt3[1]),
        .I3(rx_sym_err_ch_gt3[4]),
        .O(\rx_sym_err_ch_gt3[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt3[1]_i_1 
       (.I0(\rx_sym_err_ch_gt3[4]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt3[1]),
        .I2(rx_sym_err_cntr_read_3_q1),
        .I3(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt3[2]_i_1 
       (.I0(rx_sym_err_ch_gt3[2]),
        .I1(\rx_sym_err_ch_gt3[3]_i_2_n_0 ),
        .I2(rx_sym_err_cntr_read_3_q1),
        .I3(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9A00009A)) 
    \rx_sym_err_ch_gt3[3]_i_1 
       (.I0(rx_sym_err_ch_gt3[3]),
        .I1(\rx_sym_err_ch_gt3[3]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt3[2]),
        .I3(rx_sym_err_cntr_read_3_q1),
        .I4(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000111FFFFFFFFF)) 
    \rx_sym_err_ch_gt3[3]_i_2 
       (.I0(vid_phy_rx_axi4s_ch3_tuser[9]),
        .I1(vid_phy_rx_axi4s_ch3_tuser[8]),
        .I2(vid_phy_rx_axi4s_ch3_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch3_tuser[4]),
        .I4(rx_sym_err_ch_gt3[0]),
        .I5(rx_sym_err_ch_gt3[1]),
        .O(\rx_sym_err_ch_gt3[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA6AAA)) 
    \rx_sym_err_ch_gt3[4]_i_1 
       (.I0(rx_sym_err_ch_gt3[4]),
        .I1(rx_sym_err_ch_gt3[1]),
        .I2(rx_sym_err_ch_gt3[3]),
        .I3(rx_sym_err_ch_gt3[2]),
        .I4(\rx_sym_err_ch_gt3[4]_i_2_n_0 ),
        .I5(rx_sym_err_cntr_read_3),
        .O(\rx_sym_err_ch_gt3[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01010155)) 
    \rx_sym_err_ch_gt3[4]_i_2 
       (.I0(rx_sym_err_ch_gt3[0]),
        .I1(vid_phy_rx_axi4s_ch3_tuser[4]),
        .I2(vid_phy_rx_axi4s_ch3_tuser[5]),
        .I3(vid_phy_rx_axi4s_ch3_tuser[8]),
        .I4(vid_phy_rx_axi4s_ch3_tuser[9]),
        .O(\rx_sym_err_ch_gt3[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt3[5]_i_1 
       (.I0(\rx_sym_err_ch_gt3[11]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt3[5]),
        .I2(rx_sym_err_cntr_read_3_q1),
        .I3(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC60000C6)) 
    \rx_sym_err_ch_gt3[6]_i_1 
       (.I0(rx_sym_err_ch_gt3[5]),
        .I1(rx_sym_err_ch_gt3[6]),
        .I2(\rx_sym_err_ch_gt3[11]_i_2_n_0 ),
        .I3(rx_sym_err_cntr_read_3_q1),
        .I4(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AAA000000009AAA)) 
    \rx_sym_err_ch_gt3[7]_i_1 
       (.I0(rx_sym_err_ch_gt3[7]),
        .I1(\rx_sym_err_ch_gt3[11]_i_2_n_0 ),
        .I2(rx_sym_err_ch_gt3[6]),
        .I3(rx_sym_err_ch_gt3[5]),
        .I4(rx_sym_err_cntr_read_3_q1),
        .I5(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B4F0F0F0)) 
    \rx_sym_err_ch_gt3[8]_i_1 
       (.I0(\rx_sym_err_ch_gt3[11]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt3[7]),
        .I2(rx_sym_err_ch_gt3[8]),
        .I3(rx_sym_err_ch_gt3[6]),
        .I4(rx_sym_err_ch_gt3[5]),
        .I5(rx_sym_err_cntr_read_3),
        .O(\rx_sym_err_ch_gt3[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rx_sym_err_ch_gt3[9]_i_1 
       (.I0(\rx_sym_err_ch_gt3[9]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt3[9]),
        .I2(rx_sym_err_cntr_read_3_q1),
        .I3(rx_sym_err_cntr_read_3_q),
        .O(\rx_sym_err_ch_gt3[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \rx_sym_err_ch_gt3[9]_i_2 
       (.I0(\rx_sym_err_ch_gt3[11]_i_2_n_0 ),
        .I1(rx_sym_err_ch_gt3[7]),
        .I2(rx_sym_err_ch_gt3[8]),
        .I3(rx_sym_err_ch_gt3[6]),
        .I4(rx_sym_err_ch_gt3[5]),
        .O(\rx_sym_err_ch_gt3[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rx_sym_err_ch_gt3_latch[15]_i_1 
       (.I0(rx_sym_err_cntr_read_3_q1),
        .I1(rx_sym_err_cntr_read_3_q),
        .O(rx_sym_err_cntr_read_3));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[0] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[0]),
        .Q(rx_sym_err_ch_gt3_latch[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[10] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[10]),
        .Q(rx_sym_err_ch_gt3_latch[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[11] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[11]),
        .Q(rx_sym_err_ch_gt3_latch[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[12] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[12]),
        .Q(rx_sym_err_ch_gt3_latch[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[13] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[13]),
        .Q(rx_sym_err_ch_gt3_latch[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[14] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[14]),
        .Q(rx_sym_err_ch_gt3_latch[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[15] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[15]),
        .Q(rx_sym_err_ch_gt3_latch[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[1] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[1]),
        .Q(rx_sym_err_ch_gt3_latch[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[2] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[2]),
        .Q(rx_sym_err_ch_gt3_latch[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[3] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[3]),
        .Q(rx_sym_err_ch_gt3_latch[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[4] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[4]),
        .Q(rx_sym_err_ch_gt3_latch[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[5] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[5]),
        .Q(rx_sym_err_ch_gt3_latch[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[6] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[6]),
        .Q(rx_sym_err_ch_gt3_latch[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[7] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[7]),
        .Q(rx_sym_err_ch_gt3_latch[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[8] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[8]),
        .Q(rx_sym_err_ch_gt3_latch[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_latch_reg[9] 
       (.C(rxoutclk),
        .CE(rx_sym_err_cntr_read_3),
        .D(rx_sym_err_ch_gt3[9]),
        .Q(rx_sym_err_ch_gt3_latch[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[0] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[0]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[10] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[10]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[11] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[11]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[12] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[12]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[13] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[13]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[14] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[14]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[15] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[15]_i_2_n_0 ),
        .Q(rx_sym_err_ch_gt3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[1] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[1]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[2] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[2]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[3] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[3]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[4] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[4]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[5] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[5]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[6] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[6]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[7] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[7]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[8] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[8]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sym_err_ch_gt3_reg[9] 
       (.C(rxoutclk),
        .CE(\rx_sym_err_ch_gt3[15]_i_1_n_0 ),
        .D(\rx_sym_err_ch_gt3[9]_i_1_n_0 ),
        .Q(rx_sym_err_ch_gt3[9]),
        .R(1'b0));
  FDRE rx_sym_err_cntr_read_0_q1_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(rx_sym_err_cntr_read_0_q),
        .Q(rx_sym_err_cntr_read_0_q1),
        .R(1'b0));
  FDRE rx_sym_err_cntr_read_0_toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_12),
        .Q(rx_sym_err_cntr_read_0_toggle),
        .R(gtwiz_reset_all_in));
  FDRE rx_sym_err_cntr_read_1_q1_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(rx_sym_err_cntr_read_1_q),
        .Q(rx_sym_err_cntr_read_1_q1),
        .R(1'b0));
  FDRE rx_sym_err_cntr_read_1_toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_13),
        .Q(rx_sym_err_cntr_read_1_toggle),
        .R(gtwiz_reset_all_in));
  FDRE rx_sym_err_cntr_read_2_q1_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(rx_sym_err_cntr_read_2_q),
        .Q(rx_sym_err_cntr_read_2_q1),
        .R(1'b0));
  FDRE rx_sym_err_cntr_read_2_toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_14),
        .Q(rx_sym_err_cntr_read_2_toggle),
        .R(gtwiz_reset_all_in));
  FDRE rx_sym_err_cntr_read_3_q1_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(rx_sym_err_cntr_read_3_q),
        .Q(rx_sym_err_cntr_read_3_q1),
        .R(1'b0));
  FDRE rx_sym_err_cntr_read_3_toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_15),
        .Q(rx_sym_err_cntr_read_3_toggle),
        .R(gtwiz_reset_all_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_axi4lite vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst
       (.D({vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_16,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_17,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_18,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_19,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_20,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_21,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_22,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_23,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_24,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_25,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_26,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_27,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_28,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_29,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_30,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_31,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_32,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_33,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_34,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_35,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_36,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_37,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_38,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_39,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_40,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_41,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_42,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_43,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_44,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_45,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_46,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_47,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_48,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_49,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_50,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_51,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_52,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_53,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_54,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_55,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_56,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_57,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_58,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_59,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_60,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_61,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_62,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_63,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_64,p_182_in,p_177_in,p_172_in,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_68,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_69,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_70,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_71,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_72,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_73,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_74,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_75,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_76,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_77,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_78,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_79,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_80,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_81,p_186_in,p_185_in,p_184_in,p_183_in,p_181_in,p_180_in,p_179_in,p_178_in,p_176_in,p_175_in,p_174_in,p_173_in,p_171_in,p_170_in,p_169_in,p_168_in,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_106,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_107,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_108,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_109,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_110,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_111,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_112,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_113,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_114,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_115,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_116,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_117,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_118,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_119,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_120,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_121,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_122,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_123,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_124,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_125,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_126,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_127,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_128,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_129,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_130,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_131,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_132,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_133,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_134,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_135,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_136,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_137,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_138,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_139,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_140,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_141,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_142,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_143,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_144,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_145,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_146,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_147,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_148,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_149,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_150,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_151,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_152,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_153,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_154,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_155,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_156,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_157,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_158,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_159,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_160,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_161,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_162,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_163,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_164,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_165,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_166,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_167,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_168,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_169,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_170,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_171,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_172,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_173,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_174,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_175,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_176,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_177,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_178,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_179,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_180,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_181,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_182,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_183,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_184,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_185,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_186,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_187,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_188,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_189,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_190,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_191,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_192,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_193,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_194,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_195,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_196,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_197,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_198,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_199,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_200,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_201,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_202,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_203,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_204,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_205,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_206,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_207,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_208,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_209,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_210,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_211,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_212,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_213,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_214,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_215,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_216,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_217,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_218,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_219,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_220,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_221,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_222,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_223,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_224,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_225,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_226,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_227,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_228,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_229,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_230,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_231,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_232,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_233,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_234,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_235,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_236,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_237,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_238,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_239,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_240,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_241,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_242,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_243,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_244,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_245,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_246,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_247,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_248,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_249,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_250,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_251,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_252,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_253,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_254,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_255,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_256,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_257,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_258,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_259,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_260,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_261,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_262,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_263,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_264,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_265,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_266,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_267,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_268,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_269,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_270,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_271,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_272,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_273,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_274,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_275,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_276,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_277,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_278,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_279,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_280,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_281,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_282,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_283,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_284,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_285,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_286,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_287,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_288,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_289,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_290,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_291,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_292,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_293,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_294,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_295,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_296,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_297,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_298,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_299,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_300,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_301,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_302,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_303,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_304,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_305,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_306,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_307,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_308,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_309,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_310,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_311}),
        .DRP_Rsp_Rd_Toggle_reg(DRP_Rsp_Rd_Toggle_0),
        .DRP_Rsp_Rd_Toggle_reg_0(DRP_Rsp_Rd_Toggle_1),
        .DRP_Rsp_Rd_Toggle_reg_1(DRP_Rsp_Rd_Toggle_2),
        .DRP_Rsp_Rd_Toggle_reg_2(DRP_Rsp_Rd_Toggle_3),
        .E(cfg_phy_mem_map_status),
        .Q({\cfg_phy_mem_map_status_reg_n_0_[164] ,\cfg_phy_mem_map_status_reg_n_0_[163] ,\cfg_phy_mem_map_status_reg_n_0_[162] ,\cfg_phy_mem_map_status_reg_n_0_[161] ,\cfg_phy_mem_map_status_reg_n_0_[158] ,data33[28],data33[20],data33[12],data33[4],data33[27:25],data33[19:17],data33[11:9],data33[3:1],data27[28:27],\cfg_phy_mem_map_status_reg_n_0_[132] ,data27[20:19],\cfg_phy_mem_map_status_reg_n_0_[127] ,data27[12:11],\cfg_phy_mem_map_status_reg_n_0_[122] ,data27[4:3],\cfg_phy_mem_map_status_reg_n_0_[117] ,\cfg_phy_mem_map_status_reg_n_0_[116] ,\cfg_phy_mem_map_status_reg_n_0_[115] ,\cfg_phy_mem_map_status_reg_n_0_[114] ,\cfg_phy_mem_map_status_reg_n_0_[113] ,\cfg_phy_mem_map_status_reg_n_0_[112] ,\cfg_phy_mem_map_status_reg_n_0_[111] ,\cfg_phy_mem_map_status_reg_n_0_[110] ,\cfg_phy_mem_map_status_reg_n_0_[109] ,\cfg_phy_mem_map_status_reg_n_0_[108] ,\cfg_phy_mem_map_status_reg_n_0_[107] ,\cfg_phy_mem_map_status_reg_n_0_[106] ,\cfg_phy_mem_map_status_reg_n_0_[105] ,\cfg_phy_mem_map_status_reg_n_0_[104] ,\cfg_phy_mem_map_status_reg_n_0_[103] ,\cfg_phy_mem_map_status_reg_n_0_[102] ,\cfg_phy_mem_map_status_reg_n_0_[101] ,\cfg_phy_mem_map_status_reg_n_0_[100] ,\cfg_phy_mem_map_status_reg_n_0_[99] ,\cfg_phy_mem_map_status_reg_n_0_[98] ,\cfg_phy_mem_map_status_reg_n_0_[97] ,\cfg_phy_mem_map_status_reg_n_0_[96] ,\cfg_phy_mem_map_status_reg_n_0_[95] ,\cfg_phy_mem_map_status_reg_n_0_[94] ,\cfg_phy_mem_map_status_reg_n_0_[93] ,\cfg_phy_mem_map_status_reg_n_0_[92] ,\cfg_phy_mem_map_status_reg_n_0_[91] ,\cfg_phy_mem_map_status_reg_n_0_[90] ,\cfg_phy_mem_map_status_reg_n_0_[89] ,\cfg_phy_mem_map_status_reg_n_0_[88] ,\cfg_phy_mem_map_status_reg_n_0_[87] ,\cfg_phy_mem_map_status_reg_n_0_[86] ,\cfg_phy_mem_map_status_reg_n_0_[85] ,\cfg_phy_mem_map_status_reg_n_0_[84] ,\cfg_phy_mem_map_status_reg_n_0_[83] ,\cfg_phy_mem_map_status_reg_n_0_[82] ,\cfg_phy_mem_map_status_reg_n_0_[81] ,\cfg_phy_mem_map_status_reg_n_0_[80] ,\cfg_phy_mem_map_status_reg_n_0_[79] ,\cfg_phy_mem_map_status_reg_n_0_[78] ,\cfg_phy_mem_map_status_reg_n_0_[77] ,\cfg_phy_mem_map_status_reg_n_0_[76] ,\cfg_phy_mem_map_status_reg_n_0_[75] ,\cfg_phy_mem_map_status_reg_n_0_[74] ,\cfg_phy_mem_map_status_reg_n_0_[73] ,\cfg_phy_mem_map_status_reg_n_0_[72] ,\cfg_phy_mem_map_status_reg_n_0_[71] ,\cfg_phy_mem_map_status_reg_n_0_[70] ,\cfg_phy_mem_map_status_reg_n_0_[69] ,\cfg_phy_mem_map_status_reg_n_0_[68] ,\cfg_phy_mem_map_status_reg_n_0_[67] ,\cfg_phy_mem_map_status_reg_n_0_[66] ,\cfg_phy_mem_map_status_reg_n_0_[65] ,\cfg_phy_mem_map_status_reg_n_0_[64] ,\cfg_phy_mem_map_status_reg_n_0_[63] ,\cfg_phy_mem_map_status_reg_n_0_[62] ,\cfg_phy_mem_map_status_reg_n_0_[61] ,\cfg_phy_mem_map_status_reg_n_0_[60] ,\cfg_phy_mem_map_status_reg_n_0_[59] ,\cfg_phy_mem_map_status_reg_n_0_[58] ,\cfg_phy_mem_map_status_reg_n_0_[57] ,\cfg_phy_mem_map_status_reg_n_0_[56] ,\cfg_phy_mem_map_status_reg_n_0_[55] ,\cfg_phy_mem_map_status_reg_n_0_[54] ,\cfg_phy_mem_map_status_reg_n_0_[53] ,\cfg_phy_mem_map_status_reg_n_0_[52] ,\cfg_phy_mem_map_status_reg_n_0_[51] ,\cfg_phy_mem_map_status_reg_n_0_[50] ,\cfg_phy_mem_map_status_reg_n_0_[49] ,\cfg_phy_mem_map_status_reg_n_0_[48] ,\cfg_phy_mem_map_status_reg_n_0_[47] ,\cfg_phy_mem_map_status_reg_n_0_[46] ,\cfg_phy_mem_map_status_reg_n_0_[45] ,\cfg_phy_mem_map_status_reg_n_0_[44] ,\cfg_phy_mem_map_status_reg_n_0_[43] ,\cfg_phy_mem_map_status_reg_n_0_[42] ,\cfg_phy_mem_map_status_reg_n_0_[41] ,\cfg_phy_mem_map_status_reg_n_0_[40] ,\cfg_phy_mem_map_status_reg_n_0_[39] ,\cfg_phy_mem_map_status_reg_n_0_[38] ,\cfg_phy_mem_map_status_reg_n_0_[37] ,\cfg_phy_mem_map_status_reg_n_0_[36] ,\cfg_phy_mem_map_status_reg_n_0_[35] ,\cfg_phy_mem_map_status_reg_n_0_[34] ,\cfg_phy_mem_map_status_reg_n_0_[33] ,\cfg_phy_mem_map_status_reg_n_0_[32] ,\cfg_phy_mem_map_status_reg_n_0_[31] ,\cfg_phy_mem_map_status_reg_n_0_[30] ,\cfg_phy_mem_map_status_reg_n_0_[29] ,\cfg_phy_mem_map_status_reg_n_0_[28] ,\cfg_phy_mem_map_status_reg_n_0_[27] ,data8[26:25],\cfg_phy_mem_map_status_reg_n_0_[24] ,data8[18:17],\cfg_phy_mem_map_status_reg_n_0_[21] ,data8[10:9],\cfg_phy_mem_map_status_reg_n_0_[18] ,data8[2:1],\cfg_phy_mem_map_status_reg_n_0_[15] ,\cfg_phy_mem_map_status_reg_n_0_[13] ,\cfg_phy_mem_map_status_reg_n_0_[12] ,\cfg_phy_mem_map_status_reg_n_0_[10] ,\cfg_phy_mem_map_status_reg_n_0_[9] ,\cfg_phy_mem_map_status_reg_n_0_[7] ,\cfg_phy_mem_map_status_reg_n_0_[6] ,\cfg_phy_mem_map_status_reg_n_0_[4] ,\cfg_phy_mem_map_status_reg_n_0_[3] ,\cfg_phy_mem_map_status_reg_n_0_[2] ,p_0_in0_in__0}),
        .\axi_araddr_reg[4]_0 (vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_8),
        .\axi_araddr_reg[4]_1 (vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_9),
        .\axi_araddr_reg[5]_0 (vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_7),
        .\axi_araddr_reg[5]_1 (vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_11),
        .\axi_araddr_reg[7]_0 (vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_10),
        .\axi_araddr_reg[9]_0 (vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_12),
        .\axi_araddr_reg[9]_1 (vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_13),
        .\axi_araddr_reg[9]_2 (vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_14),
        .\axi_araddr_reg[9]_3 (vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_15),
        .axi_arready_reg_0(vid_phy_axi4lite_arready),
        .axi_awready_reg_0(vid_phy_axi4lite_awready),
        .axi_rvalid_reg_0(vid_phy_axi4lite_rvalid),
        .axi_wready_reg_0(vid_phy_axi4lite_wready),
        .\drp_txn_available_q_reg[4]_0 (drp_txn_available),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .irq(irq),
        .rx_sym_err_cntr_read_0_toggle_reg(rx_sym_err_cntr_read_0_toggle),
        .rx_sym_err_cntr_read_1_toggle_reg(rx_sym_err_cntr_read_1_toggle),
        .rx_sym_err_cntr_read_2_toggle_reg(rx_sym_err_cntr_read_2_toggle),
        .rx_sym_err_cntr_read_3_toggle_reg(rx_sym_err_cntr_read_3_toggle),
        .\slv_reg_0x60_reg[31]_0 ({vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_312,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_313,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_314,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_315,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_316,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_317,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_318,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_319,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_320,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_321,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_322,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_323,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_324,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_325,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_326,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_327,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_328,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_329,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_330,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_331,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_332,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_333,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_334,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_335,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_336,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_337,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_338,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_339,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_340,vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst_n_341}),
        .src_in(DRP_Rsp_Rd_Toggle),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_araddr(vid_phy_axi4lite_araddr[9:2]),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_arvalid(vid_phy_axi4lite_arvalid),
        .vid_phy_axi4lite_awaddr(vid_phy_axi4lite_awaddr[9:2]),
        .vid_phy_axi4lite_awvalid(vid_phy_axi4lite_awvalid),
        .vid_phy_axi4lite_bready(vid_phy_axi4lite_bready),
        .vid_phy_axi4lite_bvalid(vid_phy_axi4lite_bvalid),
        .vid_phy_axi4lite_rdata(vid_phy_axi4lite_rdata),
        .vid_phy_axi4lite_rready(vid_phy_axi4lite_rready),
        .vid_phy_axi4lite_wdata(vid_phy_axi4lite_wdata),
        .vid_phy_axi4lite_wvalid(vid_phy_axi4lite_wvalid));
  LUT5 #(
    .INIT(32'hCCAA00F0)) 
    \vid_phy_status_sb_rx_tdata[10]_INST_0 
       (.I0(cfg_phy_mem_map_status_b0_1),
        .I1(cfg_phy_mem_map_status_b0_2),
        .I2(cfg_phy_mem_map_status_b0_164),
        .I3(rxsysclksel_in_0[0]),
        .I4(rxsysclksel_in_0[1]),
        .O(\^vid_phy_status_sb_rx_tdata [10]));
  LUT5 #(
    .INIT(32'hCCAA00F0)) 
    \vid_phy_status_sb_rx_tdata[1]_INST_0 
       (.I0(cfg_phy_mem_map_status_b0_1),
        .I1(cfg_phy_mem_map_status_b0_2),
        .I2(cfg_phy_mem_map_status_b0_161),
        .I3(rxsysclksel_in_0[0]),
        .I4(rxsysclksel_in_0[1]),
        .O(\^vid_phy_status_sb_rx_tdata [1]));
  LUT5 #(
    .INIT(32'hCCAA00F0)) 
    \vid_phy_status_sb_rx_tdata[4]_INST_0 
       (.I0(cfg_phy_mem_map_status_b0_1),
        .I1(cfg_phy_mem_map_status_b0_2),
        .I2(cfg_phy_mem_map_status_b0_162),
        .I3(rxsysclksel_in_0[0]),
        .I4(rxsysclksel_in_0[1]),
        .O(\^vid_phy_status_sb_rx_tdata [4]));
  LUT5 #(
    .INIT(32'hCCAA00F0)) 
    \vid_phy_status_sb_rx_tdata[7]_INST_0 
       (.I0(cfg_phy_mem_map_status_b0_1),
        .I1(cfg_phy_mem_map_status_b0_2),
        .I2(cfg_phy_mem_map_status_b0_163),
        .I3(rxsysclksel_in_0[0]),
        .I4(rxsysclksel_in_0[1]),
        .O(\^vid_phy_status_sb_rx_tdata [7]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__5 xpm_array_gtwiz_reset_sync_inst
       (.dest_clk(drpclk),
        .dest_out({gtwiz_reset_tx_pll_and_datapath_in_sync_drpclk,gtwiz_reset_tx_datapath_in_sync_drpclk,gtwiz_reset_rx_pll_and_datapath_in_sync_drpclk,xpm_array_gtwiz_reset_sync_inst_n_3}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[463] ,gtwiz_reset_tx_datapath_in,gtwiz_reset_rx_pll_and_datapath_in,p_2_out}));
  LUT4 #(
    .INIT(16'hFFE0)) 
    xpm_array_gtwiz_reset_sync_inst_i_1
       (.I0(vid_phy_control_sb_rx_tdata[0]),
        .I1(vid_phy_control_sb_rx_tdata[1]),
        .I2(vid_phy_control_sb_rx_tvalid),
        .I3(p_1_in),
        .O(p_2_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3 xpm_array_single_cpll_cal_cnt_tol_b0_inst
       (.dest_clk(drpclk),
        .dest_out(gtwiz_gte4_cpll_cal_cnt_tol_in_sync),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[987] ,\cfg_phy_mem_map_control_b0_reg_n_0_[986] ,\cfg_phy_mem_map_control_b0_reg_n_0_[985] ,\cfg_phy_mem_map_control_b0_reg_n_0_[984] ,\cfg_phy_mem_map_control_b0_reg_n_0_[983] ,\cfg_phy_mem_map_control_b0_reg_n_0_[982] ,\cfg_phy_mem_map_control_b0_reg_n_0_[981] ,\cfg_phy_mem_map_control_b0_reg_n_0_[980] ,\cfg_phy_mem_map_control_b0_reg_n_0_[979] ,\cfg_phy_mem_map_control_b0_reg_n_0_[978] ,\cfg_phy_mem_map_control_b0_reg_n_0_[977] ,\cfg_phy_mem_map_control_b0_reg_n_0_[976] ,\cfg_phy_mem_map_control_b0_reg_n_0_[975] ,\cfg_phy_mem_map_control_b0_reg_n_0_[974] ,\cfg_phy_mem_map_control_b0_reg_n_0_[973] ,\cfg_phy_mem_map_control_b0_reg_n_0_[972] ,\cfg_phy_mem_map_control_b0_reg_n_0_[971] ,\cfg_phy_mem_map_control_b0_reg_n_0_[970] }));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3__2 xpm_array_single_cpll_cal_txoutclk_period_b0_inst
       (.dest_clk(drpclk),
        .dest_out(gtwiz_gte4_cpll_cal_txoutclk_period_sync),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[969] ,\cfg_phy_mem_map_control_b0_reg_n_0_[968] ,\cfg_phy_mem_map_control_b0_reg_n_0_[967] ,\cfg_phy_mem_map_control_b0_reg_n_0_[966] ,\cfg_phy_mem_map_control_b0_reg_n_0_[965] ,\cfg_phy_mem_map_control_b0_reg_n_0_[964] ,\cfg_phy_mem_map_control_b0_reg_n_0_[963] ,\cfg_phy_mem_map_control_b0_reg_n_0_[962] ,\cfg_phy_mem_map_control_b0_reg_n_0_[961] ,\cfg_phy_mem_map_control_b0_reg_n_0_[960] ,\cfg_phy_mem_map_control_b0_reg_n_0_[959] ,\cfg_phy_mem_map_control_b0_reg_n_0_[958] ,\cfg_phy_mem_map_control_b0_reg_n_0_[957] ,\cfg_phy_mem_map_control_b0_reg_n_0_[956] ,\cfg_phy_mem_map_control_b0_reg_n_0_[955] ,\cfg_phy_mem_map_control_b0_reg_n_0_[954] ,\cfg_phy_mem_map_control_b0_reg_n_0_[953] ,\cfg_phy_mem_map_control_b0_reg_n_0_[952] }));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__84 xpm_array_single_cplllock_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(cfg_phy_mem_map_status_b0_161),
        .src_clk(drpclk),
        .src_in(cplllock_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__95 xpm_array_single_cplllock_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(cfg_phy_mem_map_status_b0_162),
        .src_clk(drpclk),
        .src_in(cplllock_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__106 xpm_array_single_cplllock_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(cfg_phy_mem_map_status_b0_163),
        .src_clk(drpclk),
        .src_in(cplllock_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__117 xpm_array_single_cplllock_b03_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(cfg_phy_mem_map_status_b0_164),
        .src_clk(drpclk),
        .src_in(cplllock_out[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__119 xpm_array_single_qpll0lock_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(cfg_phy_mem_map_status_b0_1),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(qpll0lock_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single xpm_array_single_qpll1lock_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(cfg_phy_mem_map_status_b0_2),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(qpll1lock_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__80 xpm_array_single_reset_rx_done_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(\^vid_phy_status_sb_rx_tdata [0]),
        .src_clk(rxoutclk),
        .src_in(rxresetdone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__91 xpm_array_single_reset_rx_done_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(\^vid_phy_status_sb_rx_tdata [3]),
        .src_clk(rxoutclk),
        .src_in(rxresetdone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__102 xpm_array_single_reset_rx_done_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(\^vid_phy_status_sb_rx_tdata [6]),
        .src_clk(rxoutclk),
        .src_in(rxresetdone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__113 xpm_array_single_reset_rx_done_b03_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(\^vid_phy_status_sb_rx_tdata [9]),
        .src_clk(rxoutclk),
        .src_in(rxresetdone_out[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__81 xpm_array_single_reset_tx_done_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_reset_tx_done_b00_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txresetdone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__92 xpm_array_single_reset_tx_done_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_reset_tx_done_b01_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txresetdone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__103 xpm_array_single_reset_tx_done_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_reset_tx_done_b02_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txresetdone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__114 xpm_array_single_reset_tx_done_b03_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_reset_tx_done_b03_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txresetdone_out[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "16" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__4 xpm_array_single_rx_sym_err_ch0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_array_single_rx_sym_err_ch0_inst_dest_out_UNCONNECTED[15:0]),
        .src_clk(rxoutclk),
        .src_in(rx_sym_err_ch_gt0_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "16" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__5 xpm_array_single_rx_sym_err_ch1_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_array_single_rx_sym_err_ch1_inst_dest_out_UNCONNECTED[15:0]),
        .src_clk(rxoutclk),
        .src_in(rx_sym_err_ch_gt1_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "16" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__6 xpm_array_single_rx_sym_err_ch2_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_array_single_rx_sym_err_ch2_inst_dest_out_UNCONNECTED[15:0]),
        .src_clk(rxoutclk),
        .src_in(rx_sym_err_ch_gt2_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "16" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single xpm_array_single_rx_sym_err_ch3_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_array_single_rx_sym_err_ch3_inst_dest_out_UNCONNECTED[15:0]),
        .src_clk(rxoutclk),
        .src_in(rx_sym_err_ch_gt3_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4__4 xpm_array_single_rxbufstatus_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b00_inst_n_0,xpm_array_single_rxbufstatus_b00_inst_n_1,xpm_array_single_rxbufstatus_b00_inst_n_2}),
        .src_clk(rxoutclk),
        .src_in(rxbufstatus_out[2:0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4__5 xpm_array_single_rxbufstatus_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b01_inst_n_0,xpm_array_single_rxbufstatus_b01_inst_n_1,xpm_array_single_rxbufstatus_b01_inst_n_2}),
        .src_clk(rxoutclk),
        .src_in(rxbufstatus_out[5:3]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4__6 xpm_array_single_rxbufstatus_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b02_inst_n_0,xpm_array_single_rxbufstatus_b02_inst_n_1,xpm_array_single_rxbufstatus_b02_inst_n_2}),
        .src_clk(rxoutclk),
        .src_in(rxbufstatus_out[8:6]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4 xpm_array_single_rxbufstatus_b03_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b03_inst_n_0,xpm_array_single_rxbufstatus_b03_inst_n_1,xpm_array_single_rxbufstatus_b03_inst_n_2}),
        .src_clk(rxoutclk),
        .src_in(rxbufstatus_out[11:9]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__85 xpm_array_single_rxbyteisaligned_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(\^vid_phy_status_sb_rx_tdata [2]),
        .src_clk(rxoutclk),
        .src_in(rxbyteisaligned_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__96 xpm_array_single_rxbyteisaligned_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(\^vid_phy_status_sb_rx_tdata [5]),
        .src_clk(rxoutclk),
        .src_in(rxbyteisaligned_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__107 xpm_array_single_rxbyteisaligned_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(\^vid_phy_status_sb_rx_tdata [8]),
        .src_clk(rxoutclk),
        .src_in(rxbyteisaligned_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__118 xpm_array_single_rxbyteisaligned_b03_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(\^vid_phy_status_sb_rx_tdata [11]),
        .src_clk(rxoutclk),
        .src_in(rxbyteisaligned_out[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__79 xpm_array_single_rxpmaresetdone_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b00_inst_n_0),
        .src_clk(rxoutclk),
        .src_in(rxpmaresetdone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__90 xpm_array_single_rxpmaresetdone_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b01_inst_n_0),
        .src_clk(rxoutclk),
        .src_in(rxpmaresetdone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__101 xpm_array_single_rxpmaresetdone_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b02_inst_n_0),
        .src_clk(rxoutclk),
        .src_in(rxpmaresetdone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__112 xpm_array_single_rxpmaresetdone_b03_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b03_inst_n_0),
        .src_clk(rxoutclk),
        .src_in(rxpmaresetdone_out[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__6 xpm_array_single_rxprbssel_b00_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbssel_in[3:0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[942] ,\cfg_phy_mem_map_control_b0_reg_n_0_[358] ,\cfg_phy_mem_map_control_b0_reg_n_0_[357] ,\cfg_phy_mem_map_control_b0_reg_n_0_[356] }));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__7 xpm_array_single_rxprbssel_b01_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbssel_in[7:4]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[943] ,\cfg_phy_mem_map_control_b0_reg_n_0_[365] ,\cfg_phy_mem_map_control_b0_reg_n_0_[364] ,\cfg_phy_mem_map_control_b0_reg_n_0_[363] }));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__8 xpm_array_single_rxprbssel_b02_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbssel_in[11:8]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[944] ,\cfg_phy_mem_map_control_b0_reg_n_0_[372] ,\cfg_phy_mem_map_control_b0_reg_n_0_[371] ,\cfg_phy_mem_map_control_b0_reg_n_0_[370] }));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0 xpm_array_single_rxprbssel_b03_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbssel_in[15:12]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[945] ,\cfg_phy_mem_map_control_b0_reg_n_0_[379] ,\cfg_phy_mem_map_control_b0_reg_n_0_[378] ,\cfg_phy_mem_map_control_b0_reg_n_0_[377] }));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5__4 xpm_array_single_txbufstatus_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b00_inst_n_0,xpm_array_single_txbufstatus_b00_inst_n_1}),
        .src_clk(txoutclk),
        .src_in(txbufstatus_out[1:0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5__5 xpm_array_single_txbufstatus_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b01_inst_n_0,xpm_array_single_txbufstatus_b01_inst_n_1}),
        .src_clk(txoutclk),
        .src_in(txbufstatus_out[3:2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5__6 xpm_array_single_txbufstatus_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b02_inst_n_0,xpm_array_single_txbufstatus_b02_inst_n_1}),
        .src_clk(txoutclk),
        .src_in(txbufstatus_out[5:4]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5 xpm_array_single_txbufstatus_b03_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b03_inst_n_0,xpm_array_single_txbufstatus_b03_inst_n_1}),
        .src_clk(txoutclk),
        .src_in(txbufstatus_out[7:6]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__83 xpm_array_single_txphaligndone_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txphaligndone_b00_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txphaligndone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__94 xpm_array_single_txphaligndone_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txphaligndone_b01_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txphaligndone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__105 xpm_array_single_txphaligndone_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txphaligndone_b02_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txphaligndone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__116 xpm_array_single_txphaligndone_b03_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txphaligndone_b03_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txphaligndone_out[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__82 xpm_array_single_txpmaresetdone_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b00_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txpmaresetdone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__93 xpm_array_single_txpmaresetdone_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b01_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txpmaresetdone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__104 xpm_array_single_txpmaresetdone_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b02_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txpmaresetdone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__115 xpm_array_single_txpmaresetdone_b03_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b03_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txpmaresetdone_out[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__73 xpm_single_drp_rdy_b0_common_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_common_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_common[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__65 xpm_single_drp_rdy_b0gt0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt0_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_b0gt0[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__67 xpm_single_drp_rdy_b0gt1_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt1_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_b0gt1[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__69 xpm_single_drp_rdy_b0gt2_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt2_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_b0gt2[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__71 xpm_single_drp_rdy_b0gt3_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt3_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_b0gt3[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__78 xpm_single_prbserr_out_sync_b0gt0inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_single_prbserr_out_sync_b0gt0inst_n_0),
        .src_clk(1'b0),
        .src_in(b0gt0_rxprbserr_out_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__89 xpm_single_prbserr_out_sync_b0gt1inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_single_prbserr_out_sync_b0gt1inst_n_0),
        .src_clk(1'b0),
        .src_in(b0gt1_rxprbserr_out_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__100 xpm_single_prbserr_out_sync_b0gt2inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_single_prbserr_out_sync_b0gt2inst_n_0),
        .src_clk(1'b0),
        .src_in(b0gt2_rxprbserr_out_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__111 xpm_single_prbserr_out_sync_b0gt3inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_single_prbserr_out_sync_b0gt3inst_n_0),
        .src_clk(1'b0),
        .src_in(b0gt3_rxprbserr_out_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__75 xpm_single_rx8b10ben_b00_inst
       (.dest_clk(rxoutclk),
        .dest_out(rx8b10ben_in[0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[353] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__86 xpm_single_rx8b10ben_b01_inst
       (.dest_clk(rxoutclk),
        .dest_out(rx8b10ben_in[1]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[360] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__97 xpm_single_rx8b10ben_b02_inst
       (.dest_clk(rxoutclk),
        .dest_out(rx8b10ben_in[2]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[367] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__108 xpm_single_rx8b10ben_b03_inst
       (.dest_clk(rxoutclk),
        .dest_out(rx8b10ben_in[3]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[374] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__60 xpm_single_rx_sym_err_cntr_toggle_ch0_inst
       (.dest_clk(rxoutclk),
        .dest_out(rx_sym_err_cntr_read_0_q),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(rx_sym_err_cntr_read_0_toggle));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__61 xpm_single_rx_sym_err_cntr_toggle_ch1_inst
       (.dest_clk(rxoutclk),
        .dest_out(rx_sym_err_cntr_read_1_q),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(rx_sym_err_cntr_read_1_toggle));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__62 xpm_single_rx_sym_err_cntr_toggle_ch2_inst
       (.dest_clk(rxoutclk),
        .dest_out(rx_sym_err_cntr_read_2_q),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(rx_sym_err_cntr_read_2_toggle));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__63 xpm_single_rx_sym_err_cntr_toggle_ch3_inst
       (.dest_clk(rxoutclk),
        .dest_out(rx_sym_err_cntr_read_3_q),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(rx_sym_err_cntr_read_3_toggle));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__76 xpm_single_rxpolarity_b00_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxpolarity_in[0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[354] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__87 xpm_single_rxpolarity_b01_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxpolarity_in[1]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[361] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__98 xpm_single_rxpolarity_b02_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxpolarity_in[2]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[368] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__109 xpm_single_rxpolarity_b03_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxpolarity_in[3]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[375] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__77 xpm_single_rxprbscntreset_b00_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbscntreset_in_0),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[355] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__88 xpm_single_rxprbscntreset_b01_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbscntreset_in_1),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[362] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__99 xpm_single_rxprbscntreset_b02_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbscntreset_in_2),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[369] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__110 xpm_single_rxprbscntreset_b03_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbscntreset_in_3),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[376] ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__74 xpm_single_tx_mmcm_drp_locked_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(b0_MMCM_DRP_LOCKED_sync),
        .src_clk(txoutclk),
        .src_in(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_10
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_100
   (D,
    GTHE4_CHANNEL_RXPMARESETDONE,
    drpclk_in,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[17] );
  output [3:0]D;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  input [3:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [3:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[14]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .I1(Q[0]),
        .I2(i_in_out),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.cpll_cal_state[15]_i_1 
       (.I0(i_in_out),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(i_in_out),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_1 
       (.I0(Q[3]),
        .I1(i_in_out),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .O(D[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_101
   (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    D,
    \gen_cal_rx_en.cpll_cal_state_reg[18] ,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    drpclk_in,
    Q,
    \gen_cal_rx_en.cal_fail_store__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[25] ,
    \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg );
  output \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  output [3:0]D;
  output \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input [6:0]Q;
  input \gen_cal_rx_en.cal_fail_store__0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [6:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[18]_0 ),
        .I1(Q[1]),
        .I2(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I3(Q[2]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_1 
       (.I0(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[25] ),
        .I3(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_1 
       (.I0(Q[5]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[4]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_1 
       (.I0(Q[6]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[4]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0777)) 
    \gen_cal_rx_en.freq_counter_rst_i_2 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(\gen_cal_rx_en.freq_counter_rst_reg ),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[18] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_11
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_12
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_13
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_14
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_15
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_16
   (i_in_out_reg_0,
    in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_17
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_18
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_19
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTHE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTHE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_20
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [2:0]Q;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_21
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    qpll1lock_out,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    GTHE4_CHANNEL_GTTXRESET,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]qpll1lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [2:0]Q;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire [0:0]qpll1lock_out;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(GTHE4_CHANNEL_GTTXRESET),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll1lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_22
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_1,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_1;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [2:0]Q;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_31
   (drprst_in_sync,
    E,
    i_in_out_reg_0,
    D,
    drprst_in,
    drpclk_in,
    \timeout_cntr_reg[0] ,
    drpen_in,
    \addr_i_reg[1] ,
    drpaddr_in,
    \addr_i_reg[1]_0 );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]i_in_out_reg_0;
  output [1:0]D;
  input [0:0]drprst_in;
  input [0:0]drpclk_in;
  input \timeout_cntr_reg[0] ;
  input [0:0]drpen_in;
  input \addr_i_reg[1] ;
  input [1:0]drpaddr_in;
  input \addr_i_reg[1]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \addr_i_reg[1] ;
  wire \addr_i_reg[1]_0 ;
  wire [1:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \timeout_cntr_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_i[1]_i_1__2 
       (.I0(drprst_in_sync),
        .I1(\addr_i_reg[1] ),
        .I2(drpaddr_in[0]),
        .I3(\addr_i_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1__2 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(i_in_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr_i[2]_i_2__2 
       (.I0(drpaddr_in[1]),
        .I1(drprst_in_sync),
        .I2(\addr_i_reg[1] ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drprst_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1__2 
       (.I0(drprst_in_sync),
        .I1(\timeout_cntr_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_34
   (i_in_out_reg_0,
    \cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    USER_CPLLLOCK_OUT_reg,
    USER_CPLLLOCK_OUT_reg_0);
  output [0:0]i_in_out_reg_0;
  output \cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]USER_CPLLLOCK_OUT_reg;
  input USER_CPLLLOCK_OUT_reg_0;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]USER_CPLLLOCK_OUT_reg;
  wire USER_CPLLLOCK_OUT_reg_0;
  wire \cpll_cal_state_reg[0] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1__2
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(USER_CPLLLOCK_OUT_reg),
        .I3(Q[1]),
        .I4(USER_CPLLLOCK_OUT_reg_0),
        .O(\cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_35
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1__2 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_36
   (D,
    txoutclksel_in,
    drpclk_in,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;
  wire [0:0]txoutclksel_in;
  wire [1:1]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1__2 
       (.I0(user_txoutclksel_sync),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_37
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1__2 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_38
   (i_in_out_reg_0,
    \cpll_cal_state_reg[14] ,
    D,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    drpclk_in,
    freq_counter_rst_reg,
    Q,
    \cpll_cal_state_reg[29] ,
    cal_on_tx_debug_out,
    cal_fail_store__0);
  output i_in_out_reg_0;
  output \cpll_cal_state_reg[14] ;
  output [4:0]D;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input freq_counter_rst_reg;
  input [7:0]Q;
  input \cpll_cal_state_reg[29] ;
  input [0:0]cal_on_tx_debug_out;
  input cal_fail_store__0;

  wire [4:0]D;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [7:0]Q;
  wire cal_fail_store__0;
  wire [0:0]cal_on_tx_debug_out;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[19]_i_1__2 
       (.I0(i_in_out_reg_0),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[20]_i_1__2 
       (.I0(Q[2]),
        .I1(i_in_out_reg_0),
        .I2(cal_on_tx_debug_out),
        .I3(Q[3]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[29]_i_1__2 
       (.I0(i_in_out_reg_0),
        .I1(Q[5]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \cpll_cal_state[30]_i_1__2 
       (.I0(Q[6]),
        .I1(i_in_out_reg_0),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cpll_cal_state[31]_i_1__2 
       (.I0(Q[7]),
        .I1(i_in_out_reg_0),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0777)) 
    freq_counter_rst_i_2__2
       (.I0(freq_counter_rst_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(i_in_out_reg_0),
        .O(\cpll_cal_state_reg[14] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_39
   (txprogdivreset_int_reg,
    in0,
    drpclk_in,
    txprogdivreset_int,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg );
  output txprogdivreset_int_reg;
  input in0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1__2 
       (.I0(txprogdivreset_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ),
        .I2(user_txprogdivreset_sync),
        .O(txprogdivreset_int_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_42
   (i_in_out_reg_0,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    SS,
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg );
  output [0:0]i_in_out_reg_0;
  output \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]SS;
  input \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_i_1__2 
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(SS),
        .I3(Q[1]),
        .I4(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_43
   (D,
    GTHE4_CHANNEL_RXPMARESETDONE,
    drpclk_in,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[17] );
  output [3:0]D;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  input [3:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [3:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[14]_i_1__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .I1(Q[0]),
        .I2(i_in_out),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.cpll_cal_state[15]_i_1__2 
       (.I0(i_in_out),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(i_in_out),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_1__2 
       (.I0(Q[3]),
        .I1(i_in_out),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .O(D[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_44
   (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    D,
    \gen_cal_rx_en.cpll_cal_state_reg[18] ,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    drpclk_in,
    Q,
    \gen_cal_rx_en.cal_fail_store__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[25] ,
    \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg );
  output \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  output [3:0]D;
  output \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input [6:0]Q;
  input \gen_cal_rx_en.cal_fail_store__0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [6:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_1__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[18]_0 ),
        .I1(Q[1]),
        .I2(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I3(Q[2]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_1__2 
       (.I0(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[25] ),
        .I3(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_1__2 
       (.I0(Q[5]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[4]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_1__2 
       (.I0(Q[6]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[4]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0777)) 
    \gen_cal_rx_en.freq_counter_rst_i_2__2 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(\gen_cal_rx_en.freq_counter_rst_reg ),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[18] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_46
   (drprst_in_sync,
    E,
    i_in_out_reg_0,
    D,
    drprst_in,
    drpclk_in,
    \timeout_cntr_reg[0] ,
    drpen_in,
    \addr_i_reg[1] ,
    drpaddr_in,
    \addr_i_reg[1]_0 );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]i_in_out_reg_0;
  output [1:0]D;
  input [0:0]drprst_in;
  input [0:0]drpclk_in;
  input \timeout_cntr_reg[0] ;
  input [0:0]drpen_in;
  input \addr_i_reg[1] ;
  input [1:0]drpaddr_in;
  input \addr_i_reg[1]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \addr_i_reg[1] ;
  wire \addr_i_reg[1]_0 ;
  wire [1:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \timeout_cntr_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_i[1]_i_1__1 
       (.I0(drprst_in_sync),
        .I1(\addr_i_reg[1] ),
        .I2(drpaddr_in[0]),
        .I3(\addr_i_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1__1 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(i_in_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr_i[2]_i_2__1 
       (.I0(drpaddr_in[1]),
        .I1(drprst_in_sync),
        .I2(\addr_i_reg[1] ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drprst_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1__1 
       (.I0(drprst_in_sync),
        .I1(\timeout_cntr_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_53
   (i_in_out_reg_0,
    \cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    USER_CPLLLOCK_OUT_reg,
    USER_CPLLLOCK_OUT_reg_0);
  output [0:0]i_in_out_reg_0;
  output \cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]USER_CPLLLOCK_OUT_reg;
  input USER_CPLLLOCK_OUT_reg_0;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]USER_CPLLLOCK_OUT_reg;
  wire USER_CPLLLOCK_OUT_reg_0;
  wire \cpll_cal_state_reg[0] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1__1
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(USER_CPLLLOCK_OUT_reg),
        .I3(Q[1]),
        .I4(USER_CPLLLOCK_OUT_reg_0),
        .O(\cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_54
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1__1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_55
   (D,
    txoutclksel_in,
    drpclk_in,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;
  wire [0:0]txoutclksel_in;
  wire [1:1]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1__1 
       (.I0(user_txoutclksel_sync),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_56
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1__1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_57
   (i_in_out_reg_0,
    \cpll_cal_state_reg[14] ,
    D,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    drpclk_in,
    freq_counter_rst_reg,
    Q,
    \cpll_cal_state_reg[29] ,
    cal_on_tx_debug_out,
    cal_fail_store__0);
  output i_in_out_reg_0;
  output \cpll_cal_state_reg[14] ;
  output [4:0]D;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input freq_counter_rst_reg;
  input [7:0]Q;
  input \cpll_cal_state_reg[29] ;
  input [0:0]cal_on_tx_debug_out;
  input cal_fail_store__0;

  wire [4:0]D;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [7:0]Q;
  wire cal_fail_store__0;
  wire [0:0]cal_on_tx_debug_out;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[19]_i_1__1 
       (.I0(i_in_out_reg_0),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[20]_i_1__1 
       (.I0(Q[2]),
        .I1(i_in_out_reg_0),
        .I2(cal_on_tx_debug_out),
        .I3(Q[3]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[29]_i_1__1 
       (.I0(i_in_out_reg_0),
        .I1(Q[5]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \cpll_cal_state[30]_i_1__1 
       (.I0(Q[6]),
        .I1(i_in_out_reg_0),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cpll_cal_state[31]_i_1__1 
       (.I0(Q[7]),
        .I1(i_in_out_reg_0),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0777)) 
    freq_counter_rst_i_2__1
       (.I0(freq_counter_rst_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(i_in_out_reg_0),
        .O(\cpll_cal_state_reg[14] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_58
   (txprogdivreset_int_reg,
    in0,
    drpclk_in,
    txprogdivreset_int,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg );
  output txprogdivreset_int_reg;
  input in0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1__1 
       (.I0(txprogdivreset_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ),
        .I2(user_txprogdivreset_sync),
        .O(txprogdivreset_int_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_6
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_61
   (i_in_out_reg_0,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    SS,
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg );
  output [0:0]i_in_out_reg_0;
  output \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]SS;
  input \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_i_1__1 
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(SS),
        .I3(Q[1]),
        .I4(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_62
   (D,
    GTHE4_CHANNEL_RXPMARESETDONE,
    drpclk_in,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[17] );
  output [3:0]D;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  input [3:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [3:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[14]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .I1(Q[0]),
        .I2(i_in_out),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.cpll_cal_state[15]_i_1__1 
       (.I0(i_in_out),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(i_in_out),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_1__1 
       (.I0(Q[3]),
        .I1(i_in_out),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .O(D[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_63
   (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    D,
    \gen_cal_rx_en.cpll_cal_state_reg[18] ,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    drpclk_in,
    Q,
    \gen_cal_rx_en.cal_fail_store__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[25] ,
    \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg );
  output \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  output [3:0]D;
  output \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input [6:0]Q;
  input \gen_cal_rx_en.cal_fail_store__0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [6:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[18]_0 ),
        .I1(Q[1]),
        .I2(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I3(Q[2]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_1__1 
       (.I0(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[25] ),
        .I3(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_1__1 
       (.I0(Q[5]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[4]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_1__1 
       (.I0(Q[6]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[4]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0777)) 
    \gen_cal_rx_en.freq_counter_rst_i_2__1 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(\gen_cal_rx_en.freq_counter_rst_reg ),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[18] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_65
   (drprst_in_sync,
    E,
    i_in_out_reg_0,
    D,
    drprst_in,
    drpclk_in,
    \timeout_cntr_reg[0] ,
    drpen_in,
    \addr_i_reg[1] ,
    drpaddr_in,
    \addr_i_reg[1]_0 );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]i_in_out_reg_0;
  output [1:0]D;
  input [0:0]drprst_in;
  input [0:0]drpclk_in;
  input \timeout_cntr_reg[0] ;
  input [0:0]drpen_in;
  input \addr_i_reg[1] ;
  input [1:0]drpaddr_in;
  input \addr_i_reg[1]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \addr_i_reg[1] ;
  wire \addr_i_reg[1]_0 ;
  wire [1:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \timeout_cntr_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_i[1]_i_1__0 
       (.I0(drprst_in_sync),
        .I1(\addr_i_reg[1] ),
        .I2(drpaddr_in[0]),
        .I3(\addr_i_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1__0 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(i_in_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr_i[2]_i_2__0 
       (.I0(drpaddr_in[1]),
        .I1(drprst_in_sync),
        .I2(\addr_i_reg[1] ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drprst_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1__0 
       (.I0(drprst_in_sync),
        .I1(\timeout_cntr_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_7
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_72
   (i_in_out_reg_0,
    \cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    USER_CPLLLOCK_OUT_reg,
    USER_CPLLLOCK_OUT_reg_0);
  output [0:0]i_in_out_reg_0;
  output \cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]USER_CPLLLOCK_OUT_reg;
  input USER_CPLLLOCK_OUT_reg_0;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]USER_CPLLLOCK_OUT_reg;
  wire USER_CPLLLOCK_OUT_reg_0;
  wire \cpll_cal_state_reg[0] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1__0
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(USER_CPLLLOCK_OUT_reg),
        .I3(Q[1]),
        .I4(USER_CPLLLOCK_OUT_reg_0),
        .O(\cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_73
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1__0 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_74
   (D,
    txoutclksel_in,
    drpclk_in,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;
  wire [0:0]txoutclksel_in;
  wire [1:1]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1__0 
       (.I0(user_txoutclksel_sync),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_75
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1__0 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_76
   (i_in_out_reg_0,
    \cpll_cal_state_reg[14] ,
    D,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    drpclk_in,
    freq_counter_rst_reg,
    Q,
    \cpll_cal_state_reg[29] ,
    cal_on_tx_debug_out,
    cal_fail_store__0);
  output i_in_out_reg_0;
  output \cpll_cal_state_reg[14] ;
  output [4:0]D;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input freq_counter_rst_reg;
  input [7:0]Q;
  input \cpll_cal_state_reg[29] ;
  input [0:0]cal_on_tx_debug_out;
  input cal_fail_store__0;

  wire [4:0]D;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [7:0]Q;
  wire cal_fail_store__0;
  wire [0:0]cal_on_tx_debug_out;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[19]_i_1__0 
       (.I0(i_in_out_reg_0),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[20]_i_1__0 
       (.I0(Q[2]),
        .I1(i_in_out_reg_0),
        .I2(cal_on_tx_debug_out),
        .I3(Q[3]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[29]_i_1__0 
       (.I0(i_in_out_reg_0),
        .I1(Q[5]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \cpll_cal_state[30]_i_1__0 
       (.I0(Q[6]),
        .I1(i_in_out_reg_0),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cpll_cal_state[31]_i_1__0 
       (.I0(Q[7]),
        .I1(i_in_out_reg_0),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0777)) 
    freq_counter_rst_i_2__0
       (.I0(freq_counter_rst_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(i_in_out_reg_0),
        .O(\cpll_cal_state_reg[14] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_77
   (txprogdivreset_int_reg,
    in0,
    drpclk_in,
    txprogdivreset_int,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg );
  output txprogdivreset_int_reg;
  input in0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1__0 
       (.I0(txprogdivreset_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ),
        .I2(user_txprogdivreset_sync),
        .O(txprogdivreset_int_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_8
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_80
   (i_in_out_reg_0,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    SS,
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg );
  output [0:0]i_in_out_reg_0;
  output \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]SS;
  input \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_i_1__0 
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(SS),
        .I3(Q[1]),
        .I4(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_81
   (D,
    GTHE4_CHANNEL_RXPMARESETDONE,
    drpclk_in,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[17] );
  output [3:0]D;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  input [3:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [3:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[14]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .I1(Q[0]),
        .I2(i_in_out),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.cpll_cal_state[15]_i_1__0 
       (.I0(i_in_out),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(i_in_out),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_1__0 
       (.I0(Q[3]),
        .I1(i_in_out),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .O(D[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_82
   (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    D,
    \gen_cal_rx_en.cpll_cal_state_reg[18] ,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    drpclk_in,
    Q,
    \gen_cal_rx_en.cal_fail_store__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[25] ,
    \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg );
  output \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  output [3:0]D;
  output \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input [6:0]Q;
  input \gen_cal_rx_en.cal_fail_store__0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [6:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[18]_0 ),
        .I1(Q[1]),
        .I2(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I3(Q[2]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_1__0 
       (.I0(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[25] ),
        .I3(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_1__0 
       (.I0(Q[5]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[4]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_1__0 
       (.I0(Q[6]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[4]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0777)) 
    \gen_cal_rx_en.freq_counter_rst_i_2__0 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(\gen_cal_rx_en.freq_counter_rst_reg ),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[18] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_84
   (drprst_in_sync,
    E,
    i_in_out_reg_0,
    D,
    drprst_in,
    drpclk_in,
    \timeout_cntr_reg[0] ,
    drpen_in,
    \addr_i_reg[1] ,
    drpaddr_in,
    \addr_i_reg[1]_0 );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]i_in_out_reg_0;
  output [1:0]D;
  input [0:0]drprst_in;
  input [0:0]drpclk_in;
  input \timeout_cntr_reg[0] ;
  input [0:0]drpen_in;
  input \addr_i_reg[1] ;
  input [1:0]drpaddr_in;
  input \addr_i_reg[1]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \addr_i_reg[1] ;
  wire \addr_i_reg[1]_0 ;
  wire [1:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \timeout_cntr_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_i[1]_i_1 
       (.I0(drprst_in_sync),
        .I1(\addr_i_reg[1] ),
        .I2(drpaddr_in[0]),
        .I3(\addr_i_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(i_in_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr_i[2]_i_2 
       (.I0(drpaddr_in[1]),
        .I1(drprst_in_sync),
        .I2(\addr_i_reg[1] ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drprst_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1 
       (.I0(drprst_in_sync),
        .I1(\timeout_cntr_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_9
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_91
   (i_in_out_reg_0,
    \cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    USER_CPLLLOCK_OUT_reg,
    USER_CPLLLOCK_OUT_reg_0);
  output [0:0]i_in_out_reg_0;
  output \cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]USER_CPLLLOCK_OUT_reg;
  input USER_CPLLLOCK_OUT_reg_0;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]USER_CPLLLOCK_OUT_reg;
  wire USER_CPLLLOCK_OUT_reg_0;
  wire \cpll_cal_state_reg[0] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(USER_CPLLLOCK_OUT_reg),
        .I3(Q[1]),
        .I4(USER_CPLLLOCK_OUT_reg_0),
        .O(\cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_92
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_93
   (D,
    txoutclksel_in,
    drpclk_in,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;
  wire [0:0]txoutclksel_in;
  wire [1:1]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1 
       (.I0(user_txoutclksel_sync),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_94
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] );
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_95
   (i_in_out_reg_0,
    \cpll_cal_state_reg[14] ,
    D,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    drpclk_in,
    freq_counter_rst_reg,
    Q,
    \cpll_cal_state_reg[29] ,
    cal_on_tx_debug_out,
    cal_fail_store__0);
  output i_in_out_reg_0;
  output \cpll_cal_state_reg[14] ;
  output [4:0]D;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input freq_counter_rst_reg;
  input [7:0]Q;
  input \cpll_cal_state_reg[29] ;
  input [0:0]cal_on_tx_debug_out;
  input cal_fail_store__0;

  wire [4:0]D;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [7:0]Q;
  wire cal_fail_store__0;
  wire [0:0]cal_on_tx_debug_out;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[19]_i_1 
       (.I0(i_in_out_reg_0),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[20]_i_1 
       (.I0(Q[2]),
        .I1(i_in_out_reg_0),
        .I2(cal_on_tx_debug_out),
        .I3(Q[3]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[29]_i_1 
       (.I0(i_in_out_reg_0),
        .I1(Q[5]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \cpll_cal_state[30]_i_1 
       (.I0(Q[6]),
        .I1(i_in_out_reg_0),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cpll_cal_state[31]_i_1 
       (.I0(Q[7]),
        .I1(i_in_out_reg_0),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0777)) 
    freq_counter_rst_i_2
       (.I0(freq_counter_rst_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(i_in_out_reg_0),
        .O(\cpll_cal_state_reg[14] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_96
   (txprogdivreset_int_reg,
    in0,
    drpclk_in,
    txprogdivreset_int,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg );
  output txprogdivreset_int_reg;
  input in0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1 
       (.I0(txprogdivreset_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ),
        .I2(user_txprogdivreset_sync),
        .O(txprogdivreset_int_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_bit_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_99
   (i_in_out_reg_0,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    SS,
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg );
  output [0:0]i_in_out_reg_0;
  output \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]SS;
  input \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_i_1 
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(SS),
        .I3(Q[1]),
        .I4(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gte4_drp_arb" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gte4_drp_arb
   (GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    done_reg_0,
    \DRPADDR_reg[8] ,
    \DRPADDR_reg[8]_0 ,
    \drp_state_reg[5]_0 ,
    \drp_state_reg[2]_0 ,
    \drp_state_reg[4]_0 ,
    \drp_state_reg[2]_1 ,
    \drp_state_reg[4]_1 ,
    Q,
    cal_on_tx_drdy,
    cal_on_rx_drdy,
    drprdy_out,
    \DADDR_O_reg[9]_0 ,
    \DI_O_reg[15]_0 ,
    drprst_in_sync,
    drpclk_in,
    done_reg_1,
    drpaddr_in,
    cal_on_tx_drpwe_out,
    \addr_i_reg[27]_0 ,
    cal_on_rx_drpwe_out,
    \addr_i_reg[18]_0 ,
    drpwe_in,
    drpen_in,
    GTHE4_CHANNEL_DRPRDY,
    E,
    D,
    \addr_i_reg[2]_0 ,
    \addr_i_reg[2]_1 ,
    \addr_i_reg[27]_1 ,
    \addr_i_reg[18]_1 ,
    \addr_i_reg[8]_0 ,
    \addr_i_reg[7]_0 ,
    \addr_i_reg[6]_0 ,
    \addr_i_reg[5]_0 ,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[3]_0 ,
    \addr_i_reg[0]_0 ,
    \data_i_reg[47]_0 ,
    \data_i_reg[31]_0 ,
    drpdi_in,
    \data_i_reg[15]_0 );
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output done_reg_0;
  output \DRPADDR_reg[8] ;
  output \DRPADDR_reg[8]_0 ;
  output \drp_state_reg[5]_0 ;
  output \drp_state_reg[2]_0 ;
  output \drp_state_reg[4]_0 ;
  output \drp_state_reg[2]_1 ;
  output \drp_state_reg[4]_1 ;
  output [47:0]Q;
  output cal_on_tx_drdy;
  output cal_on_rx_drdy;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9]_0 ;
  output [15:0]\DI_O_reg[15]_0 ;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input done_reg_1;
  input [9:0]drpaddr_in;
  input cal_on_tx_drpwe_out;
  input \addr_i_reg[27]_0 ;
  input cal_on_rx_drpwe_out;
  input \addr_i_reg[18]_0 ;
  input [0:0]drpwe_in;
  input [0:0]drpen_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [0:0]E;
  input [15:0]D;
  input [0:0]\addr_i_reg[2]_0 ;
  input [1:0]\addr_i_reg[2]_1 ;
  input [6:0]\addr_i_reg[27]_1 ;
  input [2:0]\addr_i_reg[18]_1 ;
  input \addr_i_reg[8]_0 ;
  input \addr_i_reg[7]_0 ;
  input \addr_i_reg[6]_0 ;
  input \addr_i_reg[5]_0 ;
  input \addr_i_reg[4]_0 ;
  input \addr_i_reg[3]_0 ;
  input \addr_i_reg[0]_0 ;
  input [15:0]\data_i_reg[47]_0 ;
  input [15:0]\data_i_reg[31]_0 ;
  input [14:0]drpdi_in;
  input \data_i_reg[15]_0 ;

  wire [1:1]B;
  wire CEB2;
  wire [15:0]D;
  wire \DADDR_O[9]_i_1__2_n_0 ;
  wire [9:0]\DADDR_O_reg[9]_0 ;
  wire DEN_O_i_1__2_n_0;
  wire DEN_O_i_2__2_n_0;
  wire \DI_O[15]_i_1__2_n_0 ;
  wire [15:0]\DI_O_reg[15]_0 ;
  wire [47:32]DO_USR_O0;
  wire \DRDY_USR_O[0]_i_1__2_n_0 ;
  wire \DRDY_USR_O[0]_i_2__2_n_0 ;
  wire \DRDY_USR_O[1]_i_1__2_n_0 ;
  wire \DRDY_USR_O[1]_i_2__2_n_0 ;
  wire \DRDY_USR_O[2]_i_1__2_n_0 ;
  wire \DRDY_USR_O[2]_i_2__2_n_0 ;
  wire \DRPADDR_reg[8] ;
  wire \DRPADDR_reg[8]_0 ;
  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [47:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg[18]_0 ;
  wire [2:0]\addr_i_reg[18]_1 ;
  wire \addr_i_reg[27]_0 ;
  wire [6:0]\addr_i_reg[27]_1 ;
  wire [0:0]\addr_i_reg[2]_0 ;
  wire [1:0]\addr_i_reg[2]_1 ;
  wire \addr_i_reg[3]_0 ;
  wire \addr_i_reg[4]_0 ;
  wire \addr_i_reg[5]_0 ;
  wire \addr_i_reg[6]_0 ;
  wire \addr_i_reg[7]_0 ;
  wire \addr_i_reg[8]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2__2_n_0 ;
  wire \arb_state_reg_n_0_[0] ;
  wire \arb_state_reg_n_0_[1] ;
  wire \arb_state_reg_n_0_[2] ;
  wire \arb_state_reg_n_0_[3] ;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpwe_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpwe_out;
  wire daddr;
  wire [9:0]daddr0;
  wire \daddr_reg_n_0_[0] ;
  wire \daddr_reg_n_0_[1] ;
  wire \daddr_reg_n_0_[2] ;
  wire \daddr_reg_n_0_[3] ;
  wire \daddr_reg_n_0_[4] ;
  wire \daddr_reg_n_0_[5] ;
  wire \daddr_reg_n_0_[6] ;
  wire \daddr_reg_n_0_[7] ;
  wire \daddr_reg_n_0_[8] ;
  wire \daddr_reg_n_0_[9] ;
  wire [47:0]data_i;
  wire \data_i_reg[15]_0 ;
  wire [15:0]\data_i_reg[31]_0 ;
  wire [15:0]\data_i_reg[47]_0 ;
  wire [15:0]di;
  wire [15:0]di0__0;
  wire [5:4]di1;
  wire do_r;
  wire \do_r[15]_i_2__2_n_0 ;
  wire done_reg_0;
  wire done_reg_1;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2__2_n_0 ;
  wire \drp_state[2]_i_2__2_n_0 ;
  wire \drp_state[4]_i_2__2_n_0 ;
  wire \drp_state[5]_i_2__2_n_0 ;
  wire \drp_state[6]_i_2__2_n_0 ;
  wire \drp_state[6]_i_3__2_n_0 ;
  wire \drp_state_reg[2]_0 ;
  wire \drp_state_reg[2]_1 ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[4]_1 ;
  wire \drp_state_reg[5]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[1] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire \drp_state_reg_n_0_[6] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2__2_n_0 ;
  wire \en[1]_i_2__2_n_0 ;
  wire \en[2]_i_2__2_n_0 ;
  wire \idx[0]__0_i_2__2_n_0 ;
  wire [47:15]p_0_in;
  wire rd_i_1__2_n_0;
  wire rd_reg_n_0;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[5]_i_2__2_n_0 ;
  wire \timeout_cntr[7]_i_4__2_n_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1__2_n_0 ;
  wire \we[1]_i_1__2_n_0 ;
  wire \we[2]_i_1__2_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[1] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_i_2__2_n_0;
  wire wr_i_3__2_n_0;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000000000104)) 
    \DADDR_O[9]_i_1__2 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[5] ),
        .O(\DADDR_O[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__2_n_0 ),
        .D(\daddr_reg_n_0_[0] ),
        .Q(\DADDR_O_reg[9]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__2_n_0 ),
        .D(\daddr_reg_n_0_[1] ),
        .Q(\DADDR_O_reg[9]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__2_n_0 ),
        .D(\daddr_reg_n_0_[2] ),
        .Q(\DADDR_O_reg[9]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__2_n_0 ),
        .D(\daddr_reg_n_0_[3] ),
        .Q(\DADDR_O_reg[9]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__2_n_0 ),
        .D(\daddr_reg_n_0_[4] ),
        .Q(\DADDR_O_reg[9]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__2_n_0 ),
        .D(\daddr_reg_n_0_[5] ),
        .Q(\DADDR_O_reg[9]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__2_n_0 ),
        .D(\daddr_reg_n_0_[6] ),
        .Q(\DADDR_O_reg[9]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__2_n_0 ),
        .D(\daddr_reg_n_0_[7] ),
        .Q(\DADDR_O_reg[9]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__2_n_0 ),
        .D(\daddr_reg_n_0_[8] ),
        .Q(\DADDR_O_reg[9]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__2_n_0 ),
        .D(\daddr_reg_n_0_[9] ),
        .Q(\DADDR_O_reg[9]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1__2
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2__2
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__2_n_0),
        .D(DEN_O_i_2__2_n_0),
        .Q(GTHE4_CHANNEL_DRPEN),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1__2 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg_n_0_[1] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[0]),
        .Q(\DI_O_reg[15]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[10]),
        .Q(\DI_O_reg[15]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[11]),
        .Q(\DI_O_reg[15]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[12]),
        .Q(\DI_O_reg[15]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[13]),
        .Q(\DI_O_reg[15]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[14]),
        .Q(\DI_O_reg[15]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[15]),
        .Q(\DI_O_reg[15]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[1]),
        .Q(\DI_O_reg[15]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[2]),
        .Q(\DI_O_reg[15]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[3]),
        .Q(\DI_O_reg[15]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[4]),
        .Q(\DI_O_reg[15]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[5]),
        .Q(\DI_O_reg[15]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[6]),
        .Q(\DI_O_reg[15]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[7]),
        .Q(\DI_O_reg[15]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[8]),
        .Q(\DI_O_reg[15]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__2_n_0 ),
        .D(di[9]),
        .Q(\DI_O_reg[15]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DO_USR_O[15]_i_1__2 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[31]_i_1__2 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[47]_i_1__2 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[5]),
        .I5(di1[4]),
        .O(p_0_in[47]));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[32]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[42]),
        .Q(Q[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[43]),
        .Q(Q[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[44]),
        .Q(Q[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[45]),
        .Q(Q[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[46]),
        .Q(Q[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[47]),
        .Q(Q[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[16] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[32]),
        .Q(Q[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[17] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[33]),
        .Q(Q[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[18] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[34]),
        .Q(Q[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[19] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[35]),
        .Q(Q[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[33]),
        .Q(Q[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[20] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[36]),
        .Q(Q[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[21] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[37]),
        .Q(Q[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[22] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[38]),
        .Q(Q[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[23] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[39]),
        .Q(Q[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[24] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[40]),
        .Q(Q[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[25] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[41]),
        .Q(Q[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[26] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[42]),
        .Q(Q[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[27] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[43]),
        .Q(Q[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[28] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[44]),
        .Q(Q[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[29] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[45]),
        .Q(Q[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[34]),
        .Q(Q[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[30] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[46]),
        .Q(Q[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[31] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[47]),
        .Q(Q[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[32]),
        .Q(Q[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[33]),
        .Q(Q[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[34]),
        .Q(Q[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[35]),
        .Q(Q[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[36]),
        .Q(Q[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[37]),
        .Q(Q[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[38]),
        .Q(Q[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[39]),
        .Q(Q[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[35]),
        .Q(Q[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[40]),
        .Q(Q[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[41]),
        .Q(Q[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[42]),
        .Q(Q[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[43]),
        .Q(Q[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[44]),
        .Q(Q[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[45]),
        .Q(Q[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[46]),
        .Q(Q[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[47]),
        .Q(Q[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[36]),
        .Q(Q[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[37]),
        .Q(Q[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[38]),
        .Q(Q[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[39]),
        .Q(Q[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[40]),
        .Q(Q[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[41]),
        .Q(Q[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[0]_i_1__2 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[0]_i_2__2_n_0 ),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DRDY_USR_O[0]_i_2__2 
       (.I0(di1[5]),
        .I1(di1[4]),
        .O(\DRDY_USR_O[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00002000)) 
    \DRDY_USR_O[1]_i_1__2 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\DRDY_USR_O[1]_i_2__2_n_0 ),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(cal_on_rx_drdy),
        .O(\DRDY_USR_O[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \DRDY_USR_O[1]_i_2__2 
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .O(\DRDY_USR_O[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1__2 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[2]_i_2__2_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2__2 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\DRDY_USR_O[2]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1__2_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[1]_i_1__2_n_0 ),
        .Q(cal_on_rx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1__2_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__2_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(GTHE4_CHANNEL_DRPWE),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \addr_i[1]_i_3__2 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[5]),
        .I4(drpaddr_in[0]),
        .I5(drpaddr_in[1]),
        .O(\DRPADDR_reg[8] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \addr_i[2]_i_5__2 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[6]),
        .I3(drpaddr_in[7]),
        .I4(drpaddr_in[2]),
        .I5(drpaddr_in[3]),
        .O(\DRPADDR_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[0]_0 ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[12] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [0]),
        .Q(addr_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [1]),
        .Q(addr_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [2]),
        .Q(addr_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[3]_0 ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[4]_0 ),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[5]_0 ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[6]_0 ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[7]_0 ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[8]_0 ),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[9]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEEB)) 
    \arb_state[0]_i_1__2 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .O(arb_state[0]));
  LUT6 #(
    .INIT(64'h000000220000000C)) 
    \arb_state[1]_i_1__2 
       (.I0(\arb_state[3]_i_2__2_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(done_reg_0),
        .I3(\arb_state_reg_n_0_[2] ),
        .I4(\arb_state_reg_n_0_[3] ),
        .I5(\arb_state_reg_n_0_[0] ),
        .O(arb_state[1]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \arb_state[2]_i_1__2 
       (.I0(done_reg_0),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[2] ),
        .O(arb_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h00000304)) 
    \arb_state[3]_i_1__2 
       (.I0(\arb_state[3]_i_2__2_n_0 ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .I4(\arb_state_reg_n_0_[3] ),
        .O(arb_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arb_state[3]_i_2__2 
       (.I0(en[2]),
        .I1(di1[5]),
        .I2(en[1]),
        .I3(di1[4]),
        .I4(en[0]),
        .O(\arb_state[3]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[0]),
        .Q(\arb_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[1]),
        .Q(\arb_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[2]),
        .Q(\arb_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[3]),
        .Q(\arb_state_reg_n_0_[3] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[0]_i_1__2 
       (.I0(addr_i[0]),
        .I1(di1[5]),
        .I2(addr_i[26]),
        .I3(di1[4]),
        .O(daddr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[1]_i_1__6 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[21]),
        .I3(di1[5]),
        .I4(addr_i[1]),
        .O(daddr0[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[2]_i_1__6 
       (.I0(addr_i[12]),
        .I1(di1[4]),
        .I2(addr_i[22]),
        .I3(di1[5]),
        .I4(addr_i[2]),
        .O(daddr0[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[3]_i_1__6 
       (.I0(addr_i[3]),
        .I1(di1[5]),
        .I2(addr_i[23]),
        .I3(di1[4]),
        .O(daddr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[4]_i_1__6 
       (.I0(addr_i[18]),
        .I1(di1[4]),
        .I2(addr_i[24]),
        .I3(di1[5]),
        .I4(addr_i[4]),
        .O(daddr0[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[5]_i_1__2 
       (.I0(addr_i[5]),
        .I1(di1[5]),
        .I2(addr_i[25]),
        .I3(di1[4]),
        .O(daddr0[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[6]_i_1__2 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[26]),
        .I3(di1[5]),
        .I4(addr_i[6]),
        .O(daddr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[7]_i_1__6 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[27]),
        .I3(di1[5]),
        .I4(addr_i[7]),
        .O(daddr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \daddr[8]_i_1__2 
       (.I0(addr_i[18]),
        .I1(di1[4]),
        .I2(addr_i[8]),
        .I3(di1[5]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \daddr[9]_i_1__2 
       (.I0(\arb_state[3]_i_2__2_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[2] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[0] ),
        .O(daddr));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \daddr[9]_i_2__2 
       (.I0(addr_i[9]),
        .I1(di1[5]),
        .I2(di1[4]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[0]),
        .Q(\daddr_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[1]),
        .Q(\daddr_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[2]),
        .Q(\daddr_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[3]),
        .Q(\daddr_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[4]),
        .Q(\daddr_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[5]),
        .Q(\daddr_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[6]),
        .Q(\daddr_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[7]),
        .Q(\daddr_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[8]),
        .Q(\daddr_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[9]),
        .Q(\daddr_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\data_i_reg[15]_0 ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[16] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [0]),
        .Q(data_i[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [1]),
        .Q(data_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [2]),
        .Q(data_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[19] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [3]),
        .Q(data_i[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[20] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [4]),
        .Q(data_i[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [5]),
        .Q(data_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [6]),
        .Q(data_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [7]),
        .Q(data_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [8]),
        .Q(data_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [9]),
        .Q(data_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [10]),
        .Q(data_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [11]),
        .Q(data_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[28] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [12]),
        .Q(data_i[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[29] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [13]),
        .Q(data_i[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[30] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [14]),
        .Q(data_i[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[31] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [15]),
        .Q(data_i[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[0]_i_1__2 
       (.I0(data_i[16]),
        .I1(di1[4]),
        .I2(data_i[32]),
        .I3(di1[5]),
        .I4(data_i[0]),
        .O(di0__0[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[10]_i_1__2 
       (.I0(data_i[26]),
        .I1(di1[4]),
        .I2(data_i[42]),
        .I3(di1[5]),
        .I4(data_i[10]),
        .O(di0__0[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[11]_i_1__2 
       (.I0(data_i[27]),
        .I1(di1[4]),
        .I2(data_i[43]),
        .I3(di1[5]),
        .I4(data_i[11]),
        .O(di0__0[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[12]_i_1__2 
       (.I0(data_i[28]),
        .I1(di1[4]),
        .I2(data_i[44]),
        .I3(di1[5]),
        .I4(data_i[12]),
        .O(di0__0[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[13]_i_1__2 
       (.I0(data_i[29]),
        .I1(di1[4]),
        .I2(data_i[45]),
        .I3(di1[5]),
        .I4(data_i[13]),
        .O(di0__0[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[14]_i_1__2 
       (.I0(data_i[30]),
        .I1(di1[4]),
        .I2(data_i[46]),
        .I3(di1[5]),
        .I4(data_i[14]),
        .O(di0__0[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[15]_i_1__2 
       (.I0(data_i[31]),
        .I1(di1[4]),
        .I2(data_i[47]),
        .I3(di1[5]),
        .I4(data_i[15]),
        .O(di0__0[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[1]_i_1__2 
       (.I0(data_i[17]),
        .I1(di1[4]),
        .I2(data_i[33]),
        .I3(di1[5]),
        .I4(data_i[1]),
        .O(di0__0[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[2]_i_1__2 
       (.I0(data_i[18]),
        .I1(di1[4]),
        .I2(data_i[34]),
        .I3(di1[5]),
        .I4(data_i[2]),
        .O(di0__0[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[3]_i_1__2 
       (.I0(data_i[19]),
        .I1(di1[4]),
        .I2(data_i[35]),
        .I3(di1[5]),
        .I4(data_i[3]),
        .O(di0__0[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[4]_i_1__2 
       (.I0(data_i[20]),
        .I1(di1[4]),
        .I2(data_i[36]),
        .I3(di1[5]),
        .I4(data_i[4]),
        .O(di0__0[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[5]_i_1__2 
       (.I0(data_i[21]),
        .I1(di1[4]),
        .I2(data_i[37]),
        .I3(di1[5]),
        .I4(data_i[5]),
        .O(di0__0[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[6]_i_1__2 
       (.I0(data_i[22]),
        .I1(di1[4]),
        .I2(data_i[38]),
        .I3(di1[5]),
        .I4(data_i[6]),
        .O(di0__0[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[7]_i_1__2 
       (.I0(data_i[23]),
        .I1(di1[4]),
        .I2(data_i[39]),
        .I3(di1[5]),
        .I4(data_i[7]),
        .O(di0__0[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[8]_i_1__2 
       (.I0(data_i[24]),
        .I1(di1[4]),
        .I2(data_i[40]),
        .I3(di1[5]),
        .I4(data_i[8]),
        .O(di0__0[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[9]_i_1__2 
       (.I0(data_i[25]),
        .I1(di1[4]),
        .I2(data_i[41]),
        .I3(di1[5]),
        .I4(data_i[9]),
        .O(di0__0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[0]),
        .Q(di[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[10]),
        .Q(di[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[11]),
        .Q(di[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[12]),
        .Q(di[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[13]),
        .Q(di[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[14]),
        .Q(di[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[15]),
        .Q(di[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[1]),
        .Q(di[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[2]),
        .Q(di[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[3]),
        .Q(di[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[4]),
        .Q(di[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[5]),
        .Q(di[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[6]),
        .Q(di[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[7]),
        .Q(di[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[8]),
        .Q(di[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[9]),
        .Q(di[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000101000)) 
    \do_r[15]_i_1__2 
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\do_r[15]_i_2__2_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(do_r));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h54444444)) 
    \do_r[15]_i_2__2 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(GTHE4_CHANNEL_DRPRDY),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(\timeout_cntr_reg_n_0_[7] ),
        .I4(\timeout_cntr[7]_i_4__2_n_0 ),
        .O(\do_r[15]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    done_i_2__2
       (.I0(\drp_state[6]_i_3__2_n_0 ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .O(\drp_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000334)) 
    done_i_3__2
       (.I0(\drp_state[6]_i_3__2_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_2__2_n_0 ),
        .O(\drp_state_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    done_i_4__2
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(\drp_state_reg_n_0_[6] ),
        .O(\drp_state_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    done_i_5__2
       (.I0(\drp_state[6]_i_3__2_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state[2]_i_2__2_n_0 ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCFCC5)) 
    \drp_state[0]_i_1__5 
       (.I0(\drp_state[0]_i_2__2_n_0 ),
        .I1(\drp_state[6]_i_2__2_n_0 ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[6] ),
        .O(drp_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h5A58)) 
    \drp_state[0]_i_2__2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(wr_reg_n_0),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(rd_reg_n_0),
        .O(\drp_state[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__6 
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state[2]_i_2__2_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  LUT6 #(
    .INIT(64'h0002000000080008)) 
    \drp_state[2]_i_1__6 
       (.I0(\drp_state[2]_i_2__2_n_0 ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[6] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state[6]_i_3__2_n_0 ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(drp_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[2]_i_2__2 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__6 
       (.I0(\drp_state[4]_i_2__2_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2__2 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100020000)) 
    \drp_state[5]_i_1__6 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state[5]_i_2__2_n_0 ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state[6]_i_3__2_n_0 ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2__2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    \drp_state[6]_i_1__5 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state[6]_i_2__2_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_3__2_n_0 ),
        .O(drp_state[6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[6]_i_2__2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .O(\drp_state[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \drp_state[6]_i_3__2 
       (.I0(\timeout_cntr[7]_i_4__2_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(GTHE4_CHANNEL_DRPRDY),
        .O(\drp_state[6]_i_3__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(\drp_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[6]),
        .Q(\drp_state_reg_n_0_[6] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hABAA)) 
    \en[0]_i_1__2 
       (.I0(drpen_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \en[0]_i_2__2 
       (.I0(drpen_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[0]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \en[1]_i_1__2 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \en[1]_i_2__2 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[1]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1__2 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2__2 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[2]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2__2_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\en[1]_i_2__2_n_0 ),
        .Q(en[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2__2_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0010)) 
    \idx[0]__0_i_1__2 
       (.I0(\arb_state_reg_n_0_[0] ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]__0_i_2__2 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\idx[0]__0_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]__0_i_1__2 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(B));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0]__0 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(\idx[0]__0_i_2__2_n_0 ),
        .Q(di1[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1]__0 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B),
        .Q(di1[5]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    rd_i_1__2
       (.I0(wr_i_3__2_n_0),
        .I1(\we_reg_n_0_[0] ),
        .I2(di1[4]),
        .I3(\we_reg_n_0_[1] ),
        .I4(di1[5]),
        .I5(\we_reg_n_0_[2] ),
        .O(rd_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(rd_i_1__2_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1__2 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1__2 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1__2 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1__2 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1__2 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2__2_n_0),
        .O(timeout_cntr[4]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \timeout_cntr[5]_i_1__2 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\timeout_cntr[5]_i_2__2_n_0 ),
        .I3(\timeout_cntr_reg_n_0_[5] ),
        .O(timeout_cntr[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \timeout_cntr[5]_i_2__2 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .O(\timeout_cntr[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[6]_i_1__2 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr[7]_i_4__2_n_0 ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h6C6C6C00)) 
    \timeout_cntr[7]_i_2__2 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr[7]_i_4__2_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3__2 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(\drp_state_reg_n_0_[1] ),
        .O(\drp_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \timeout_cntr[7]_i_4__2 
       (.I0(\timeout_cntr_reg_n_0_[5] ),
        .I1(\timeout_cntr_reg_n_0_[4] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\timeout_cntr_reg_n_0_[0] ),
        .I4(\timeout_cntr_reg_n_0_[1] ),
        .I5(\timeout_cntr_reg_n_0_[3] ),
        .O(\timeout_cntr[7]_i_4__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \we[0]_i_1__2 
       (.I0(drpwe_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \we[1]_i_1__2 
       (.I0(cal_on_rx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1__2 
       (.I0(cal_on_tx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[2]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1__2_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\we[1]_i_1__2_n_0 ),
        .Q(\we_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1__2_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0006)) 
    wr_i_1__2
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(wr));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    wr_i_2__2
       (.I0(\we_reg_n_0_[0] ),
        .I1(di1[4]),
        .I2(\we_reg_n_0_[1] ),
        .I3(di1[5]),
        .I4(\we_reg_n_0_[2] ),
        .I5(wr_i_3__2_n_0),
        .O(wr_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    wr_i_3__2
       (.I0(en[0]),
        .I1(di1[4]),
        .I2(en[1]),
        .I3(di1[5]),
        .I4(en[2]),
        .I5(\arb_state_reg_n_0_[1] ),
        .O(wr_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(wr_i_2__2_n_0),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gte4_drp_arb" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gte4_drp_arb_47
   (GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    done_reg_0,
    \DRPADDR_reg[8] ,
    \DRPADDR_reg[8]_0 ,
    \drp_state_reg[5]_0 ,
    \drp_state_reg[2]_0 ,
    \drp_state_reg[4]_0 ,
    \drp_state_reg[2]_1 ,
    \drp_state_reg[4]_1 ,
    Q,
    cal_on_tx_drdy,
    cal_on_rx_drdy,
    drprdy_out,
    \DADDR_O_reg[9]_0 ,
    \DI_O_reg[15]_0 ,
    drprst_in_sync,
    drpclk_in,
    done_reg_1,
    drpaddr_in,
    cal_on_tx_drpwe_out,
    \addr_i_reg[27]_0 ,
    cal_on_rx_drpwe_out,
    \addr_i_reg[18]_0 ,
    drpwe_in,
    drpen_in,
    GTHE4_CHANNEL_DRPRDY,
    E,
    D,
    \addr_i_reg[2]_0 ,
    \addr_i_reg[2]_1 ,
    \addr_i_reg[27]_1 ,
    \addr_i_reg[18]_1 ,
    \addr_i_reg[8]_0 ,
    \addr_i_reg[7]_0 ,
    \addr_i_reg[6]_0 ,
    \addr_i_reg[5]_0 ,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[3]_0 ,
    \addr_i_reg[0]_0 ,
    \data_i_reg[47]_0 ,
    \data_i_reg[31]_0 ,
    drpdi_in,
    \data_i_reg[15]_0 );
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output done_reg_0;
  output \DRPADDR_reg[8] ;
  output \DRPADDR_reg[8]_0 ;
  output \drp_state_reg[5]_0 ;
  output \drp_state_reg[2]_0 ;
  output \drp_state_reg[4]_0 ;
  output \drp_state_reg[2]_1 ;
  output \drp_state_reg[4]_1 ;
  output [47:0]Q;
  output cal_on_tx_drdy;
  output cal_on_rx_drdy;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9]_0 ;
  output [15:0]\DI_O_reg[15]_0 ;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input done_reg_1;
  input [9:0]drpaddr_in;
  input cal_on_tx_drpwe_out;
  input \addr_i_reg[27]_0 ;
  input cal_on_rx_drpwe_out;
  input \addr_i_reg[18]_0 ;
  input [0:0]drpwe_in;
  input [0:0]drpen_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [0:0]E;
  input [15:0]D;
  input [0:0]\addr_i_reg[2]_0 ;
  input [1:0]\addr_i_reg[2]_1 ;
  input [6:0]\addr_i_reg[27]_1 ;
  input [2:0]\addr_i_reg[18]_1 ;
  input \addr_i_reg[8]_0 ;
  input \addr_i_reg[7]_0 ;
  input \addr_i_reg[6]_0 ;
  input \addr_i_reg[5]_0 ;
  input \addr_i_reg[4]_0 ;
  input \addr_i_reg[3]_0 ;
  input \addr_i_reg[0]_0 ;
  input [15:0]\data_i_reg[47]_0 ;
  input [15:0]\data_i_reg[31]_0 ;
  input [14:0]drpdi_in;
  input \data_i_reg[15]_0 ;

  wire [1:1]B;
  wire CEB2;
  wire [15:0]D;
  wire \DADDR_O[9]_i_1__1_n_0 ;
  wire [9:0]\DADDR_O_reg[9]_0 ;
  wire DEN_O_i_1__1_n_0;
  wire DEN_O_i_2__1_n_0;
  wire \DI_O[15]_i_1__1_n_0 ;
  wire [15:0]\DI_O_reg[15]_0 ;
  wire [47:32]DO_USR_O0;
  wire \DRDY_USR_O[0]_i_1__1_n_0 ;
  wire \DRDY_USR_O[0]_i_2__1_n_0 ;
  wire \DRDY_USR_O[1]_i_1__1_n_0 ;
  wire \DRDY_USR_O[1]_i_2__1_n_0 ;
  wire \DRDY_USR_O[2]_i_1__1_n_0 ;
  wire \DRDY_USR_O[2]_i_2__1_n_0 ;
  wire \DRPADDR_reg[8] ;
  wire \DRPADDR_reg[8]_0 ;
  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [47:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg[18]_0 ;
  wire [2:0]\addr_i_reg[18]_1 ;
  wire \addr_i_reg[27]_0 ;
  wire [6:0]\addr_i_reg[27]_1 ;
  wire [0:0]\addr_i_reg[2]_0 ;
  wire [1:0]\addr_i_reg[2]_1 ;
  wire \addr_i_reg[3]_0 ;
  wire \addr_i_reg[4]_0 ;
  wire \addr_i_reg[5]_0 ;
  wire \addr_i_reg[6]_0 ;
  wire \addr_i_reg[7]_0 ;
  wire \addr_i_reg[8]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2__1_n_0 ;
  wire \arb_state_reg_n_0_[0] ;
  wire \arb_state_reg_n_0_[1] ;
  wire \arb_state_reg_n_0_[2] ;
  wire \arb_state_reg_n_0_[3] ;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpwe_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpwe_out;
  wire daddr;
  wire [9:0]daddr0;
  wire \daddr_reg_n_0_[0] ;
  wire \daddr_reg_n_0_[1] ;
  wire \daddr_reg_n_0_[2] ;
  wire \daddr_reg_n_0_[3] ;
  wire \daddr_reg_n_0_[4] ;
  wire \daddr_reg_n_0_[5] ;
  wire \daddr_reg_n_0_[6] ;
  wire \daddr_reg_n_0_[7] ;
  wire \daddr_reg_n_0_[8] ;
  wire \daddr_reg_n_0_[9] ;
  wire [47:0]data_i;
  wire \data_i_reg[15]_0 ;
  wire [15:0]\data_i_reg[31]_0 ;
  wire [15:0]\data_i_reg[47]_0 ;
  wire [15:0]di;
  wire [15:0]di0__0;
  wire [5:4]di1;
  wire do_r;
  wire \do_r[15]_i_2__1_n_0 ;
  wire done_reg_0;
  wire done_reg_1;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2__1_n_0 ;
  wire \drp_state[2]_i_2__1_n_0 ;
  wire \drp_state[4]_i_2__1_n_0 ;
  wire \drp_state[5]_i_2__1_n_0 ;
  wire \drp_state[6]_i_2__1_n_0 ;
  wire \drp_state[6]_i_3__1_n_0 ;
  wire \drp_state_reg[2]_0 ;
  wire \drp_state_reg[2]_1 ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[4]_1 ;
  wire \drp_state_reg[5]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[1] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire \drp_state_reg_n_0_[6] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2__1_n_0 ;
  wire \en[1]_i_2__1_n_0 ;
  wire \en[2]_i_2__1_n_0 ;
  wire \idx[0]__0_i_2__1_n_0 ;
  wire [47:15]p_0_in;
  wire rd_i_1__1_n_0;
  wire rd_reg_n_0;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[5]_i_2__1_n_0 ;
  wire \timeout_cntr[7]_i_4__1_n_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1__1_n_0 ;
  wire \we[1]_i_1__1_n_0 ;
  wire \we[2]_i_1__1_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[1] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_i_2__1_n_0;
  wire wr_i_3__1_n_0;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000000000104)) 
    \DADDR_O[9]_i_1__1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[5] ),
        .O(\DADDR_O[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[0] ),
        .Q(\DADDR_O_reg[9]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[1] ),
        .Q(\DADDR_O_reg[9]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[2] ),
        .Q(\DADDR_O_reg[9]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[3] ),
        .Q(\DADDR_O_reg[9]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[4] ),
        .Q(\DADDR_O_reg[9]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[5] ),
        .Q(\DADDR_O_reg[9]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[6] ),
        .Q(\DADDR_O_reg[9]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[7] ),
        .Q(\DADDR_O_reg[9]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[8] ),
        .Q(\DADDR_O_reg[9]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[9] ),
        .Q(\DADDR_O_reg[9]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1__1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2__1
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__1_n_0),
        .D(DEN_O_i_2__1_n_0),
        .Q(GTHE4_CHANNEL_DRPEN),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1__1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg_n_0_[1] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[0]),
        .Q(\DI_O_reg[15]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[10]),
        .Q(\DI_O_reg[15]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[11]),
        .Q(\DI_O_reg[15]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[12]),
        .Q(\DI_O_reg[15]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[13]),
        .Q(\DI_O_reg[15]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[14]),
        .Q(\DI_O_reg[15]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[15]),
        .Q(\DI_O_reg[15]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[1]),
        .Q(\DI_O_reg[15]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[2]),
        .Q(\DI_O_reg[15]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[3]),
        .Q(\DI_O_reg[15]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[4]),
        .Q(\DI_O_reg[15]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[5]),
        .Q(\DI_O_reg[15]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[6]),
        .Q(\DI_O_reg[15]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[7]),
        .Q(\DI_O_reg[15]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[8]),
        .Q(\DI_O_reg[15]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[9]),
        .Q(\DI_O_reg[15]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DO_USR_O[15]_i_1__1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[31]_i_1__1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[47]_i_1__1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[5]),
        .I5(di1[4]),
        .O(p_0_in[47]));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[32]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[42]),
        .Q(Q[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[43]),
        .Q(Q[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[44]),
        .Q(Q[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[45]),
        .Q(Q[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[46]),
        .Q(Q[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[47]),
        .Q(Q[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[16] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[32]),
        .Q(Q[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[17] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[33]),
        .Q(Q[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[18] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[34]),
        .Q(Q[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[19] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[35]),
        .Q(Q[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[33]),
        .Q(Q[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[20] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[36]),
        .Q(Q[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[21] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[37]),
        .Q(Q[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[22] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[38]),
        .Q(Q[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[23] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[39]),
        .Q(Q[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[24] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[40]),
        .Q(Q[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[25] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[41]),
        .Q(Q[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[26] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[42]),
        .Q(Q[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[27] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[43]),
        .Q(Q[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[28] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[44]),
        .Q(Q[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[29] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[45]),
        .Q(Q[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[34]),
        .Q(Q[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[30] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[46]),
        .Q(Q[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[31] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[47]),
        .Q(Q[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[32]),
        .Q(Q[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[33]),
        .Q(Q[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[34]),
        .Q(Q[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[35]),
        .Q(Q[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[36]),
        .Q(Q[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[37]),
        .Q(Q[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[38]),
        .Q(Q[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[39]),
        .Q(Q[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[35]),
        .Q(Q[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[40]),
        .Q(Q[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[41]),
        .Q(Q[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[42]),
        .Q(Q[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[43]),
        .Q(Q[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[44]),
        .Q(Q[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[45]),
        .Q(Q[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[46]),
        .Q(Q[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[47]),
        .Q(Q[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[36]),
        .Q(Q[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[37]),
        .Q(Q[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[38]),
        .Q(Q[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[39]),
        .Q(Q[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[40]),
        .Q(Q[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[41]),
        .Q(Q[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[0]_i_1__1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[0]_i_2__1_n_0 ),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DRDY_USR_O[0]_i_2__1 
       (.I0(di1[5]),
        .I1(di1[4]),
        .O(\DRDY_USR_O[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00002000)) 
    \DRDY_USR_O[1]_i_1__1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\DRDY_USR_O[1]_i_2__1_n_0 ),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(cal_on_rx_drdy),
        .O(\DRDY_USR_O[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \DRDY_USR_O[1]_i_2__1 
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .O(\DRDY_USR_O[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1__1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[2]_i_2__1_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2__1 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\DRDY_USR_O[2]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1__1_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[1]_i_1__1_n_0 ),
        .Q(cal_on_rx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1__1_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__1_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(GTHE4_CHANNEL_DRPWE),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \addr_i[1]_i_3__1 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[5]),
        .I4(drpaddr_in[0]),
        .I5(drpaddr_in[1]),
        .O(\DRPADDR_reg[8] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \addr_i[2]_i_5__1 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[6]),
        .I3(drpaddr_in[7]),
        .I4(drpaddr_in[2]),
        .I5(drpaddr_in[3]),
        .O(\DRPADDR_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[0]_0 ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[12] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [0]),
        .Q(addr_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [1]),
        .Q(addr_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [2]),
        .Q(addr_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[3]_0 ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[4]_0 ),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[5]_0 ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[6]_0 ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[7]_0 ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[8]_0 ),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[9]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEEB)) 
    \arb_state[0]_i_1__1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .O(arb_state[0]));
  LUT6 #(
    .INIT(64'h000000220000000C)) 
    \arb_state[1]_i_1__1 
       (.I0(\arb_state[3]_i_2__1_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(done_reg_0),
        .I3(\arb_state_reg_n_0_[2] ),
        .I4(\arb_state_reg_n_0_[3] ),
        .I5(\arb_state_reg_n_0_[0] ),
        .O(arb_state[1]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \arb_state[2]_i_1__1 
       (.I0(done_reg_0),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[2] ),
        .O(arb_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00000304)) 
    \arb_state[3]_i_1__1 
       (.I0(\arb_state[3]_i_2__1_n_0 ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .I4(\arb_state_reg_n_0_[3] ),
        .O(arb_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arb_state[3]_i_2__1 
       (.I0(en[2]),
        .I1(di1[5]),
        .I2(en[1]),
        .I3(di1[4]),
        .I4(en[0]),
        .O(\arb_state[3]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[0]),
        .Q(\arb_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[1]),
        .Q(\arb_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[2]),
        .Q(\arb_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[3]),
        .Q(\arb_state_reg_n_0_[3] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[0]_i_1__1 
       (.I0(addr_i[0]),
        .I1(di1[5]),
        .I2(addr_i[26]),
        .I3(di1[4]),
        .O(daddr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[1]_i_1__4 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[21]),
        .I3(di1[5]),
        .I4(addr_i[1]),
        .O(daddr0[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[2]_i_1__4 
       (.I0(addr_i[12]),
        .I1(di1[4]),
        .I2(addr_i[22]),
        .I3(di1[5]),
        .I4(addr_i[2]),
        .O(daddr0[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[3]_i_1__4 
       (.I0(addr_i[3]),
        .I1(di1[5]),
        .I2(addr_i[23]),
        .I3(di1[4]),
        .O(daddr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[4]_i_1__4 
       (.I0(addr_i[18]),
        .I1(di1[4]),
        .I2(addr_i[24]),
        .I3(di1[5]),
        .I4(addr_i[4]),
        .O(daddr0[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[5]_i_1__1 
       (.I0(addr_i[5]),
        .I1(di1[5]),
        .I2(addr_i[25]),
        .I3(di1[4]),
        .O(daddr0[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[6]_i_1__1 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[26]),
        .I3(di1[5]),
        .I4(addr_i[6]),
        .O(daddr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[7]_i_1__4 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[27]),
        .I3(di1[5]),
        .I4(addr_i[7]),
        .O(daddr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \daddr[8]_i_1__1 
       (.I0(addr_i[18]),
        .I1(di1[4]),
        .I2(addr_i[8]),
        .I3(di1[5]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \daddr[9]_i_1__1 
       (.I0(\arb_state[3]_i_2__1_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[2] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[0] ),
        .O(daddr));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \daddr[9]_i_2__1 
       (.I0(addr_i[9]),
        .I1(di1[5]),
        .I2(di1[4]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[0]),
        .Q(\daddr_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[1]),
        .Q(\daddr_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[2]),
        .Q(\daddr_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[3]),
        .Q(\daddr_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[4]),
        .Q(\daddr_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[5]),
        .Q(\daddr_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[6]),
        .Q(\daddr_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[7]),
        .Q(\daddr_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[8]),
        .Q(\daddr_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[9]),
        .Q(\daddr_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\data_i_reg[15]_0 ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[16] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [0]),
        .Q(data_i[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [1]),
        .Q(data_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [2]),
        .Q(data_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[19] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [3]),
        .Q(data_i[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[20] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [4]),
        .Q(data_i[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [5]),
        .Q(data_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [6]),
        .Q(data_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [7]),
        .Q(data_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [8]),
        .Q(data_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [9]),
        .Q(data_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [10]),
        .Q(data_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [11]),
        .Q(data_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[28] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [12]),
        .Q(data_i[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[29] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [13]),
        .Q(data_i[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[30] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [14]),
        .Q(data_i[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[31] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [15]),
        .Q(data_i[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[0]_i_1__1 
       (.I0(data_i[16]),
        .I1(di1[4]),
        .I2(data_i[32]),
        .I3(di1[5]),
        .I4(data_i[0]),
        .O(di0__0[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[10]_i_1__1 
       (.I0(data_i[26]),
        .I1(di1[4]),
        .I2(data_i[42]),
        .I3(di1[5]),
        .I4(data_i[10]),
        .O(di0__0[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[11]_i_1__1 
       (.I0(data_i[27]),
        .I1(di1[4]),
        .I2(data_i[43]),
        .I3(di1[5]),
        .I4(data_i[11]),
        .O(di0__0[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[12]_i_1__1 
       (.I0(data_i[28]),
        .I1(di1[4]),
        .I2(data_i[44]),
        .I3(di1[5]),
        .I4(data_i[12]),
        .O(di0__0[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[13]_i_1__1 
       (.I0(data_i[29]),
        .I1(di1[4]),
        .I2(data_i[45]),
        .I3(di1[5]),
        .I4(data_i[13]),
        .O(di0__0[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[14]_i_1__1 
       (.I0(data_i[30]),
        .I1(di1[4]),
        .I2(data_i[46]),
        .I3(di1[5]),
        .I4(data_i[14]),
        .O(di0__0[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[15]_i_1__1 
       (.I0(data_i[31]),
        .I1(di1[4]),
        .I2(data_i[47]),
        .I3(di1[5]),
        .I4(data_i[15]),
        .O(di0__0[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[1]_i_1__1 
       (.I0(data_i[17]),
        .I1(di1[4]),
        .I2(data_i[33]),
        .I3(di1[5]),
        .I4(data_i[1]),
        .O(di0__0[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[2]_i_1__1 
       (.I0(data_i[18]),
        .I1(di1[4]),
        .I2(data_i[34]),
        .I3(di1[5]),
        .I4(data_i[2]),
        .O(di0__0[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[3]_i_1__1 
       (.I0(data_i[19]),
        .I1(di1[4]),
        .I2(data_i[35]),
        .I3(di1[5]),
        .I4(data_i[3]),
        .O(di0__0[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[4]_i_1__1 
       (.I0(data_i[20]),
        .I1(di1[4]),
        .I2(data_i[36]),
        .I3(di1[5]),
        .I4(data_i[4]),
        .O(di0__0[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[5]_i_1__1 
       (.I0(data_i[21]),
        .I1(di1[4]),
        .I2(data_i[37]),
        .I3(di1[5]),
        .I4(data_i[5]),
        .O(di0__0[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[6]_i_1__1 
       (.I0(data_i[22]),
        .I1(di1[4]),
        .I2(data_i[38]),
        .I3(di1[5]),
        .I4(data_i[6]),
        .O(di0__0[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[7]_i_1__1 
       (.I0(data_i[23]),
        .I1(di1[4]),
        .I2(data_i[39]),
        .I3(di1[5]),
        .I4(data_i[7]),
        .O(di0__0[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[8]_i_1__1 
       (.I0(data_i[24]),
        .I1(di1[4]),
        .I2(data_i[40]),
        .I3(di1[5]),
        .I4(data_i[8]),
        .O(di0__0[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[9]_i_1__1 
       (.I0(data_i[25]),
        .I1(di1[4]),
        .I2(data_i[41]),
        .I3(di1[5]),
        .I4(data_i[9]),
        .O(di0__0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[0]),
        .Q(di[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[10]),
        .Q(di[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[11]),
        .Q(di[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[12]),
        .Q(di[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[13]),
        .Q(di[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[14]),
        .Q(di[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[15]),
        .Q(di[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[1]),
        .Q(di[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[2]),
        .Q(di[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[3]),
        .Q(di[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[4]),
        .Q(di[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[5]),
        .Q(di[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[6]),
        .Q(di[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[7]),
        .Q(di[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[8]),
        .Q(di[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[9]),
        .Q(di[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000101000)) 
    \do_r[15]_i_1__1 
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\do_r[15]_i_2__1_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(do_r));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h54444444)) 
    \do_r[15]_i_2__1 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(GTHE4_CHANNEL_DRPRDY),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(\timeout_cntr_reg_n_0_[7] ),
        .I4(\timeout_cntr[7]_i_4__1_n_0 ),
        .O(\do_r[15]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    done_i_2__1
       (.I0(\drp_state[6]_i_3__1_n_0 ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .O(\drp_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000334)) 
    done_i_3__1
       (.I0(\drp_state[6]_i_3__1_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_2__1_n_0 ),
        .O(\drp_state_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    done_i_4__1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(\drp_state_reg_n_0_[6] ),
        .O(\drp_state_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    done_i_5__1
       (.I0(\drp_state[6]_i_3__1_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state[2]_i_2__1_n_0 ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCFCC5)) 
    \drp_state[0]_i_1__3 
       (.I0(\drp_state[0]_i_2__1_n_0 ),
        .I1(\drp_state[6]_i_2__1_n_0 ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[6] ),
        .O(drp_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h5A58)) 
    \drp_state[0]_i_2__1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(wr_reg_n_0),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(rd_reg_n_0),
        .O(\drp_state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__4 
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state[2]_i_2__1_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  LUT6 #(
    .INIT(64'h0002000000080008)) 
    \drp_state[2]_i_1__4 
       (.I0(\drp_state[2]_i_2__1_n_0 ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[6] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state[6]_i_3__1_n_0 ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(drp_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[2]_i_2__1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__4 
       (.I0(\drp_state[4]_i_2__1_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2__1 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100020000)) 
    \drp_state[5]_i_1__4 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state[5]_i_2__1_n_0 ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state[6]_i_3__1_n_0 ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2__1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    \drp_state[6]_i_1__3 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state[6]_i_2__1_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_3__1_n_0 ),
        .O(drp_state[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[6]_i_2__1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .O(\drp_state[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \drp_state[6]_i_3__1 
       (.I0(\timeout_cntr[7]_i_4__1_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(GTHE4_CHANNEL_DRPRDY),
        .O(\drp_state[6]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(\drp_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[6]),
        .Q(\drp_state_reg_n_0_[6] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hABAA)) 
    \en[0]_i_1__1 
       (.I0(drpen_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \en[0]_i_2__1 
       (.I0(drpen_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \en[1]_i_1__1 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \en[1]_i_2__1 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1__1 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2__1 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[2]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2__1_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\en[1]_i_2__1_n_0 ),
        .Q(en[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2__1_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0010)) 
    \idx[0]__0_i_1__1 
       (.I0(\arb_state_reg_n_0_[0] ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]__0_i_2__1 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\idx[0]__0_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]__0_i_1__1 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(B));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0]__0 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(\idx[0]__0_i_2__1_n_0 ),
        .Q(di1[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1]__0 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B),
        .Q(di1[5]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    rd_i_1__1
       (.I0(wr_i_3__1_n_0),
        .I1(\we_reg_n_0_[0] ),
        .I2(di1[4]),
        .I3(\we_reg_n_0_[1] ),
        .I4(di1[5]),
        .I5(\we_reg_n_0_[2] ),
        .O(rd_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(rd_i_1__1_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2__1_n_0),
        .O(timeout_cntr[4]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \timeout_cntr[5]_i_1__1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\timeout_cntr[5]_i_2__1_n_0 ),
        .I3(\timeout_cntr_reg_n_0_[5] ),
        .O(timeout_cntr[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \timeout_cntr[5]_i_2__1 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .O(\timeout_cntr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[6]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr[7]_i_4__1_n_0 ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h6C6C6C00)) 
    \timeout_cntr[7]_i_2__1 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr[7]_i_4__1_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3__1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(\drp_state_reg_n_0_[1] ),
        .O(\drp_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \timeout_cntr[7]_i_4__1 
       (.I0(\timeout_cntr_reg_n_0_[5] ),
        .I1(\timeout_cntr_reg_n_0_[4] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\timeout_cntr_reg_n_0_[0] ),
        .I4(\timeout_cntr_reg_n_0_[1] ),
        .I5(\timeout_cntr_reg_n_0_[3] ),
        .O(\timeout_cntr[7]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \we[0]_i_1__1 
       (.I0(drpwe_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \we[1]_i_1__1 
       (.I0(cal_on_rx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1__1 
       (.I0(cal_on_tx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1__1_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\we[1]_i_1__1_n_0 ),
        .Q(\we_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1__1_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0006)) 
    wr_i_1__1
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(wr));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    wr_i_2__1
       (.I0(\we_reg_n_0_[0] ),
        .I1(di1[4]),
        .I2(\we_reg_n_0_[1] ),
        .I3(di1[5]),
        .I4(\we_reg_n_0_[2] ),
        .I5(wr_i_3__1_n_0),
        .O(wr_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    wr_i_3__1
       (.I0(en[0]),
        .I1(di1[4]),
        .I2(en[1]),
        .I3(di1[5]),
        .I4(en[2]),
        .I5(\arb_state_reg_n_0_[1] ),
        .O(wr_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(wr_i_2__1_n_0),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gte4_drp_arb" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gte4_drp_arb_66
   (GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    done_reg_0,
    \DRPADDR_reg[8] ,
    \DRPADDR_reg[8]_0 ,
    \drp_state_reg[5]_0 ,
    \drp_state_reg[2]_0 ,
    \drp_state_reg[4]_0 ,
    \drp_state_reg[2]_1 ,
    \drp_state_reg[4]_1 ,
    Q,
    cal_on_tx_drdy,
    cal_on_rx_drdy,
    drprdy_out,
    \DADDR_O_reg[9]_0 ,
    \DI_O_reg[15]_0 ,
    drprst_in_sync,
    drpclk_in,
    done_reg_1,
    drpaddr_in,
    cal_on_tx_drpwe_out,
    \addr_i_reg[27]_0 ,
    cal_on_rx_drpwe_out,
    \addr_i_reg[18]_0 ,
    drpwe_in,
    drpen_in,
    GTHE4_CHANNEL_DRPRDY,
    E,
    D,
    \addr_i_reg[2]_0 ,
    \addr_i_reg[2]_1 ,
    \addr_i_reg[27]_1 ,
    \addr_i_reg[18]_1 ,
    \addr_i_reg[8]_0 ,
    \addr_i_reg[7]_0 ,
    \addr_i_reg[6]_0 ,
    \addr_i_reg[5]_0 ,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[3]_0 ,
    \addr_i_reg[0]_0 ,
    \data_i_reg[47]_0 ,
    \data_i_reg[31]_0 ,
    drpdi_in,
    \data_i_reg[15]_0 );
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output done_reg_0;
  output \DRPADDR_reg[8] ;
  output \DRPADDR_reg[8]_0 ;
  output \drp_state_reg[5]_0 ;
  output \drp_state_reg[2]_0 ;
  output \drp_state_reg[4]_0 ;
  output \drp_state_reg[2]_1 ;
  output \drp_state_reg[4]_1 ;
  output [47:0]Q;
  output cal_on_tx_drdy;
  output cal_on_rx_drdy;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9]_0 ;
  output [15:0]\DI_O_reg[15]_0 ;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input done_reg_1;
  input [9:0]drpaddr_in;
  input cal_on_tx_drpwe_out;
  input \addr_i_reg[27]_0 ;
  input cal_on_rx_drpwe_out;
  input \addr_i_reg[18]_0 ;
  input [0:0]drpwe_in;
  input [0:0]drpen_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [0:0]E;
  input [15:0]D;
  input [0:0]\addr_i_reg[2]_0 ;
  input [1:0]\addr_i_reg[2]_1 ;
  input [6:0]\addr_i_reg[27]_1 ;
  input [2:0]\addr_i_reg[18]_1 ;
  input \addr_i_reg[8]_0 ;
  input \addr_i_reg[7]_0 ;
  input \addr_i_reg[6]_0 ;
  input \addr_i_reg[5]_0 ;
  input \addr_i_reg[4]_0 ;
  input \addr_i_reg[3]_0 ;
  input \addr_i_reg[0]_0 ;
  input [15:0]\data_i_reg[47]_0 ;
  input [15:0]\data_i_reg[31]_0 ;
  input [14:0]drpdi_in;
  input \data_i_reg[15]_0 ;

  wire [1:1]B;
  wire CEB2;
  wire [15:0]D;
  wire \DADDR_O[9]_i_1__0_n_0 ;
  wire [9:0]\DADDR_O_reg[9]_0 ;
  wire DEN_O_i_1__0_n_0;
  wire DEN_O_i_2__0_n_0;
  wire \DI_O[15]_i_1__0_n_0 ;
  wire [15:0]\DI_O_reg[15]_0 ;
  wire [47:32]DO_USR_O0;
  wire \DRDY_USR_O[0]_i_1__0_n_0 ;
  wire \DRDY_USR_O[0]_i_2__0_n_0 ;
  wire \DRDY_USR_O[1]_i_1__0_n_0 ;
  wire \DRDY_USR_O[1]_i_2__0_n_0 ;
  wire \DRDY_USR_O[2]_i_1__0_n_0 ;
  wire \DRDY_USR_O[2]_i_2__0_n_0 ;
  wire \DRPADDR_reg[8] ;
  wire \DRPADDR_reg[8]_0 ;
  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [47:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg[18]_0 ;
  wire [2:0]\addr_i_reg[18]_1 ;
  wire \addr_i_reg[27]_0 ;
  wire [6:0]\addr_i_reg[27]_1 ;
  wire [0:0]\addr_i_reg[2]_0 ;
  wire [1:0]\addr_i_reg[2]_1 ;
  wire \addr_i_reg[3]_0 ;
  wire \addr_i_reg[4]_0 ;
  wire \addr_i_reg[5]_0 ;
  wire \addr_i_reg[6]_0 ;
  wire \addr_i_reg[7]_0 ;
  wire \addr_i_reg[8]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2__0_n_0 ;
  wire \arb_state_reg_n_0_[0] ;
  wire \arb_state_reg_n_0_[1] ;
  wire \arb_state_reg_n_0_[2] ;
  wire \arb_state_reg_n_0_[3] ;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpwe_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpwe_out;
  wire daddr;
  wire [9:0]daddr0;
  wire \daddr_reg_n_0_[0] ;
  wire \daddr_reg_n_0_[1] ;
  wire \daddr_reg_n_0_[2] ;
  wire \daddr_reg_n_0_[3] ;
  wire \daddr_reg_n_0_[4] ;
  wire \daddr_reg_n_0_[5] ;
  wire \daddr_reg_n_0_[6] ;
  wire \daddr_reg_n_0_[7] ;
  wire \daddr_reg_n_0_[8] ;
  wire \daddr_reg_n_0_[9] ;
  wire [47:0]data_i;
  wire \data_i_reg[15]_0 ;
  wire [15:0]\data_i_reg[31]_0 ;
  wire [15:0]\data_i_reg[47]_0 ;
  wire [15:0]di;
  wire [15:0]di0__0;
  wire [5:4]di1;
  wire do_r;
  wire \do_r[15]_i_2__0_n_0 ;
  wire done_reg_0;
  wire done_reg_1;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2__0_n_0 ;
  wire \drp_state[2]_i_2__0_n_0 ;
  wire \drp_state[4]_i_2__0_n_0 ;
  wire \drp_state[5]_i_2__0_n_0 ;
  wire \drp_state[6]_i_2__0_n_0 ;
  wire \drp_state[6]_i_3__0_n_0 ;
  wire \drp_state_reg[2]_0 ;
  wire \drp_state_reg[2]_1 ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[4]_1 ;
  wire \drp_state_reg[5]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[1] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire \drp_state_reg_n_0_[6] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2__0_n_0 ;
  wire \en[1]_i_2__0_n_0 ;
  wire \en[2]_i_2__0_n_0 ;
  wire \idx[0]__0_i_2__0_n_0 ;
  wire [47:15]p_0_in;
  wire rd_i_1__0__0_n_0;
  wire rd_reg_n_0;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[5]_i_2__0_n_0 ;
  wire \timeout_cntr[7]_i_4__0_n_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1__0_n_0 ;
  wire \we[1]_i_1__0_n_0 ;
  wire \we[2]_i_1__0_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[1] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_i_2__0_n_0;
  wire wr_i_3__0_n_0;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000000000104)) 
    \DADDR_O[9]_i_1__0 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[5] ),
        .O(\DADDR_O[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[0] ),
        .Q(\DADDR_O_reg[9]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[1] ),
        .Q(\DADDR_O_reg[9]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[2] ),
        .Q(\DADDR_O_reg[9]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[3] ),
        .Q(\DADDR_O_reg[9]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[4] ),
        .Q(\DADDR_O_reg[9]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[5] ),
        .Q(\DADDR_O_reg[9]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[6] ),
        .Q(\DADDR_O_reg[9]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[7] ),
        .Q(\DADDR_O_reg[9]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[8] ),
        .Q(\DADDR_O_reg[9]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[9] ),
        .Q(\DADDR_O_reg[9]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1__0
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2__0
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__0_n_0),
        .D(DEN_O_i_2__0_n_0),
        .Q(GTHE4_CHANNEL_DRPEN),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1__0 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg_n_0_[1] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[0]),
        .Q(\DI_O_reg[15]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[10]),
        .Q(\DI_O_reg[15]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[11]),
        .Q(\DI_O_reg[15]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[12]),
        .Q(\DI_O_reg[15]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[13]),
        .Q(\DI_O_reg[15]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[14]),
        .Q(\DI_O_reg[15]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[15]),
        .Q(\DI_O_reg[15]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[1]),
        .Q(\DI_O_reg[15]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[2]),
        .Q(\DI_O_reg[15]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[3]),
        .Q(\DI_O_reg[15]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[4]),
        .Q(\DI_O_reg[15]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[5]),
        .Q(\DI_O_reg[15]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[6]),
        .Q(\DI_O_reg[15]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[7]),
        .Q(\DI_O_reg[15]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[8]),
        .Q(\DI_O_reg[15]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[9]),
        .Q(\DI_O_reg[15]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DO_USR_O[15]_i_1__0 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[31]_i_1__0 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[47]_i_1__0 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[5]),
        .I5(di1[4]),
        .O(p_0_in[47]));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[32]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[42]),
        .Q(Q[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[43]),
        .Q(Q[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[44]),
        .Q(Q[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[45]),
        .Q(Q[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[46]),
        .Q(Q[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[47]),
        .Q(Q[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[16] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[32]),
        .Q(Q[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[17] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[33]),
        .Q(Q[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[18] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[34]),
        .Q(Q[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[19] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[35]),
        .Q(Q[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[33]),
        .Q(Q[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[20] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[36]),
        .Q(Q[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[21] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[37]),
        .Q(Q[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[22] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[38]),
        .Q(Q[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[23] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[39]),
        .Q(Q[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[24] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[40]),
        .Q(Q[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[25] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[41]),
        .Q(Q[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[26] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[42]),
        .Q(Q[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[27] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[43]),
        .Q(Q[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[28] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[44]),
        .Q(Q[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[29] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[45]),
        .Q(Q[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[34]),
        .Q(Q[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[30] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[46]),
        .Q(Q[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[31] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[47]),
        .Q(Q[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[32]),
        .Q(Q[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[33]),
        .Q(Q[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[34]),
        .Q(Q[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[35]),
        .Q(Q[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[36]),
        .Q(Q[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[37]),
        .Q(Q[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[38]),
        .Q(Q[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[39]),
        .Q(Q[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[35]),
        .Q(Q[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[40]),
        .Q(Q[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[41]),
        .Q(Q[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[42]),
        .Q(Q[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[43]),
        .Q(Q[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[44]),
        .Q(Q[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[45]),
        .Q(Q[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[46]),
        .Q(Q[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[47]),
        .Q(Q[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[36]),
        .Q(Q[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[37]),
        .Q(Q[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[38]),
        .Q(Q[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[39]),
        .Q(Q[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[40]),
        .Q(Q[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[41]),
        .Q(Q[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[0]_i_1__0 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[0]_i_2__0_n_0 ),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DRDY_USR_O[0]_i_2__0 
       (.I0(di1[5]),
        .I1(di1[4]),
        .O(\DRDY_USR_O[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00002000)) 
    \DRDY_USR_O[1]_i_1__0 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\DRDY_USR_O[1]_i_2__0_n_0 ),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(cal_on_rx_drdy),
        .O(\DRDY_USR_O[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \DRDY_USR_O[1]_i_2__0 
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .O(\DRDY_USR_O[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1__0 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[2]_i_2__0_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2__0 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\DRDY_USR_O[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1__0_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[1]_i_1__0_n_0 ),
        .Q(cal_on_rx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1__0_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__0_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(GTHE4_CHANNEL_DRPWE),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \addr_i[1]_i_3__0 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[5]),
        .I4(drpaddr_in[0]),
        .I5(drpaddr_in[1]),
        .O(\DRPADDR_reg[8] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \addr_i[2]_i_5__0 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[6]),
        .I3(drpaddr_in[7]),
        .I4(drpaddr_in[2]),
        .I5(drpaddr_in[3]),
        .O(\DRPADDR_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[0]_0 ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[12] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [0]),
        .Q(addr_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [1]),
        .Q(addr_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [2]),
        .Q(addr_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[3]_0 ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[4]_0 ),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[5]_0 ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[6]_0 ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[7]_0 ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[8]_0 ),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[9]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEEB)) 
    \arb_state[0]_i_1__0 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .O(arb_state[0]));
  LUT6 #(
    .INIT(64'h000000220000000C)) 
    \arb_state[1]_i_1__0 
       (.I0(\arb_state[3]_i_2__0_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(done_reg_0),
        .I3(\arb_state_reg_n_0_[2] ),
        .I4(\arb_state_reg_n_0_[3] ),
        .I5(\arb_state_reg_n_0_[0] ),
        .O(arb_state[1]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \arb_state[2]_i_1__0 
       (.I0(done_reg_0),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[2] ),
        .O(arb_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00000304)) 
    \arb_state[3]_i_1__0 
       (.I0(\arb_state[3]_i_2__0_n_0 ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .I4(\arb_state_reg_n_0_[3] ),
        .O(arb_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arb_state[3]_i_2__0 
       (.I0(en[2]),
        .I1(di1[5]),
        .I2(en[1]),
        .I3(di1[4]),
        .I4(en[0]),
        .O(\arb_state[3]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[0]),
        .Q(\arb_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[1]),
        .Q(\arb_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[2]),
        .Q(\arb_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[3]),
        .Q(\arb_state_reg_n_0_[3] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[0]_i_1__0 
       (.I0(addr_i[0]),
        .I1(di1[5]),
        .I2(addr_i[26]),
        .I3(di1[4]),
        .O(daddr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[1]_i_1__2 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[21]),
        .I3(di1[5]),
        .I4(addr_i[1]),
        .O(daddr0[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[2]_i_1__2 
       (.I0(addr_i[12]),
        .I1(di1[4]),
        .I2(addr_i[22]),
        .I3(di1[5]),
        .I4(addr_i[2]),
        .O(daddr0[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[3]_i_1__2 
       (.I0(addr_i[3]),
        .I1(di1[5]),
        .I2(addr_i[23]),
        .I3(di1[4]),
        .O(daddr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[4]_i_1__2 
       (.I0(addr_i[18]),
        .I1(di1[4]),
        .I2(addr_i[24]),
        .I3(di1[5]),
        .I4(addr_i[4]),
        .O(daddr0[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[5]_i_1__0 
       (.I0(addr_i[5]),
        .I1(di1[5]),
        .I2(addr_i[25]),
        .I3(di1[4]),
        .O(daddr0[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[6]_i_1__0 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[26]),
        .I3(di1[5]),
        .I4(addr_i[6]),
        .O(daddr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[7]_i_1__2 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[27]),
        .I3(di1[5]),
        .I4(addr_i[7]),
        .O(daddr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \daddr[8]_i_1__0 
       (.I0(addr_i[18]),
        .I1(di1[4]),
        .I2(addr_i[8]),
        .I3(di1[5]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \daddr[9]_i_1__0 
       (.I0(\arb_state[3]_i_2__0_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[2] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[0] ),
        .O(daddr));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \daddr[9]_i_2__0 
       (.I0(addr_i[9]),
        .I1(di1[5]),
        .I2(di1[4]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[0]),
        .Q(\daddr_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[1]),
        .Q(\daddr_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[2]),
        .Q(\daddr_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[3]),
        .Q(\daddr_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[4]),
        .Q(\daddr_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[5]),
        .Q(\daddr_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[6]),
        .Q(\daddr_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[7]),
        .Q(\daddr_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[8]),
        .Q(\daddr_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[9]),
        .Q(\daddr_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\data_i_reg[15]_0 ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[16] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [0]),
        .Q(data_i[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [1]),
        .Q(data_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [2]),
        .Q(data_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[19] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [3]),
        .Q(data_i[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[20] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [4]),
        .Q(data_i[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [5]),
        .Q(data_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [6]),
        .Q(data_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [7]),
        .Q(data_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [8]),
        .Q(data_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [9]),
        .Q(data_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [10]),
        .Q(data_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [11]),
        .Q(data_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[28] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [12]),
        .Q(data_i[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[29] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [13]),
        .Q(data_i[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[30] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [14]),
        .Q(data_i[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[31] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [15]),
        .Q(data_i[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[0]_i_1__0 
       (.I0(data_i[16]),
        .I1(di1[4]),
        .I2(data_i[32]),
        .I3(di1[5]),
        .I4(data_i[0]),
        .O(di0__0[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[10]_i_1__0 
       (.I0(data_i[26]),
        .I1(di1[4]),
        .I2(data_i[42]),
        .I3(di1[5]),
        .I4(data_i[10]),
        .O(di0__0[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[11]_i_1__0 
       (.I0(data_i[27]),
        .I1(di1[4]),
        .I2(data_i[43]),
        .I3(di1[5]),
        .I4(data_i[11]),
        .O(di0__0[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[12]_i_1__0 
       (.I0(data_i[28]),
        .I1(di1[4]),
        .I2(data_i[44]),
        .I3(di1[5]),
        .I4(data_i[12]),
        .O(di0__0[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[13]_i_1__0 
       (.I0(data_i[29]),
        .I1(di1[4]),
        .I2(data_i[45]),
        .I3(di1[5]),
        .I4(data_i[13]),
        .O(di0__0[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[14]_i_1__0 
       (.I0(data_i[30]),
        .I1(di1[4]),
        .I2(data_i[46]),
        .I3(di1[5]),
        .I4(data_i[14]),
        .O(di0__0[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[15]_i_1__0 
       (.I0(data_i[31]),
        .I1(di1[4]),
        .I2(data_i[47]),
        .I3(di1[5]),
        .I4(data_i[15]),
        .O(di0__0[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[1]_i_1__0 
       (.I0(data_i[17]),
        .I1(di1[4]),
        .I2(data_i[33]),
        .I3(di1[5]),
        .I4(data_i[1]),
        .O(di0__0[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[2]_i_1__0 
       (.I0(data_i[18]),
        .I1(di1[4]),
        .I2(data_i[34]),
        .I3(di1[5]),
        .I4(data_i[2]),
        .O(di0__0[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[3]_i_1__0 
       (.I0(data_i[19]),
        .I1(di1[4]),
        .I2(data_i[35]),
        .I3(di1[5]),
        .I4(data_i[3]),
        .O(di0__0[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[4]_i_1__0 
       (.I0(data_i[20]),
        .I1(di1[4]),
        .I2(data_i[36]),
        .I3(di1[5]),
        .I4(data_i[4]),
        .O(di0__0[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[5]_i_1__0 
       (.I0(data_i[21]),
        .I1(di1[4]),
        .I2(data_i[37]),
        .I3(di1[5]),
        .I4(data_i[5]),
        .O(di0__0[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[6]_i_1__0 
       (.I0(data_i[22]),
        .I1(di1[4]),
        .I2(data_i[38]),
        .I3(di1[5]),
        .I4(data_i[6]),
        .O(di0__0[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[7]_i_1__0 
       (.I0(data_i[23]),
        .I1(di1[4]),
        .I2(data_i[39]),
        .I3(di1[5]),
        .I4(data_i[7]),
        .O(di0__0[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[8]_i_1__0 
       (.I0(data_i[24]),
        .I1(di1[4]),
        .I2(data_i[40]),
        .I3(di1[5]),
        .I4(data_i[8]),
        .O(di0__0[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[9]_i_1__0 
       (.I0(data_i[25]),
        .I1(di1[4]),
        .I2(data_i[41]),
        .I3(di1[5]),
        .I4(data_i[9]),
        .O(di0__0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[0]),
        .Q(di[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[10]),
        .Q(di[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[11]),
        .Q(di[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[12]),
        .Q(di[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[13]),
        .Q(di[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[14]),
        .Q(di[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[15]),
        .Q(di[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[1]),
        .Q(di[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[2]),
        .Q(di[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[3]),
        .Q(di[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[4]),
        .Q(di[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[5]),
        .Q(di[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[6]),
        .Q(di[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[7]),
        .Q(di[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[8]),
        .Q(di[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[9]),
        .Q(di[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000101000)) 
    \do_r[15]_i_1__0 
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\do_r[15]_i_2__0_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(do_r));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h54444444)) 
    \do_r[15]_i_2__0 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(GTHE4_CHANNEL_DRPRDY),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(\timeout_cntr_reg_n_0_[7] ),
        .I4(\timeout_cntr[7]_i_4__0_n_0 ),
        .O(\do_r[15]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    done_i_2__0
       (.I0(\drp_state[6]_i_3__0_n_0 ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .O(\drp_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000334)) 
    done_i_3__0
       (.I0(\drp_state[6]_i_3__0_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_2__0_n_0 ),
        .O(\drp_state_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    done_i_4__0
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(\drp_state_reg_n_0_[6] ),
        .O(\drp_state_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    done_i_5__0
       (.I0(\drp_state[6]_i_3__0_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state[2]_i_2__0_n_0 ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCFCC5)) 
    \drp_state[0]_i_1__1 
       (.I0(\drp_state[0]_i_2__0_n_0 ),
        .I1(\drp_state[6]_i_2__0_n_0 ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[6] ),
        .O(drp_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h5A58)) 
    \drp_state[0]_i_2__0 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(wr_reg_n_0),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(rd_reg_n_0),
        .O(\drp_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__2 
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state[2]_i_2__0_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  LUT6 #(
    .INIT(64'h0002000000080008)) 
    \drp_state[2]_i_1__2 
       (.I0(\drp_state[2]_i_2__0_n_0 ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[6] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state[6]_i_3__0_n_0 ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(drp_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[2]_i_2__0 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__2 
       (.I0(\drp_state[4]_i_2__0_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2__0 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100020000)) 
    \drp_state[5]_i_1__2 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state[5]_i_2__0_n_0 ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state[6]_i_3__0_n_0 ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2__0 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    \drp_state[6]_i_1__1 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state[6]_i_2__0_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_3__0_n_0 ),
        .O(drp_state[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[6]_i_2__0 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .O(\drp_state[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \drp_state[6]_i_3__0 
       (.I0(\timeout_cntr[7]_i_4__0_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(GTHE4_CHANNEL_DRPRDY),
        .O(\drp_state[6]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(\drp_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[6]),
        .Q(\drp_state_reg_n_0_[6] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hABAA)) 
    \en[0]_i_1__0 
       (.I0(drpen_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \en[0]_i_2__0 
       (.I0(drpen_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \en[1]_i_1__0 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \en[1]_i_2__0 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1__0 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2__0 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2__0_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\en[1]_i_2__0_n_0 ),
        .Q(en[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2__0_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0010)) 
    \idx[0]__0_i_1__0 
       (.I0(\arb_state_reg_n_0_[0] ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]__0_i_2__0 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\idx[0]__0_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]__0_i_1__0 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(B));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0]__0 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(\idx[0]__0_i_2__0_n_0 ),
        .Q(di1[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1]__0 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B),
        .Q(di1[5]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    rd_i_1__0__0
       (.I0(wr_i_3__0_n_0),
        .I1(\we_reg_n_0_[0] ),
        .I2(di1[4]),
        .I3(\we_reg_n_0_[1] ),
        .I4(di1[5]),
        .I5(\we_reg_n_0_[2] ),
        .O(rd_i_1__0__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(rd_i_1__0__0_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2__0_n_0),
        .O(timeout_cntr[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \timeout_cntr[5]_i_1__0 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\timeout_cntr[5]_i_2__0_n_0 ),
        .I3(\timeout_cntr_reg_n_0_[5] ),
        .O(timeout_cntr[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \timeout_cntr[5]_i_2__0 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .O(\timeout_cntr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[6]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr[7]_i_4__0_n_0 ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h6C6C6C00)) 
    \timeout_cntr[7]_i_2__0 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr[7]_i_4__0_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3__0 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(\drp_state_reg_n_0_[1] ),
        .O(\drp_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \timeout_cntr[7]_i_4__0 
       (.I0(\timeout_cntr_reg_n_0_[5] ),
        .I1(\timeout_cntr_reg_n_0_[4] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\timeout_cntr_reg_n_0_[0] ),
        .I4(\timeout_cntr_reg_n_0_[1] ),
        .I5(\timeout_cntr_reg_n_0_[3] ),
        .O(\timeout_cntr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \we[0]_i_1__0 
       (.I0(drpwe_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \we[1]_i_1__0 
       (.I0(cal_on_rx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1__0 
       (.I0(cal_on_tx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1__0_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\we[1]_i_1__0_n_0 ),
        .Q(\we_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1__0_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0006)) 
    wr_i_1__0__0
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(wr));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    wr_i_2__0
       (.I0(\we_reg_n_0_[0] ),
        .I1(di1[4]),
        .I2(\we_reg_n_0_[1] ),
        .I3(di1[5]),
        .I4(\we_reg_n_0_[2] ),
        .I5(wr_i_3__0_n_0),
        .O(wr_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    wr_i_3__0
       (.I0(en[0]),
        .I1(di1[4]),
        .I2(en[1]),
        .I3(di1[5]),
        .I4(en[2]),
        .I5(\arb_state_reg_n_0_[1] ),
        .O(wr_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(wr_i_2__0_n_0),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gte4_drp_arb" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gte4_drp_arb_85
   (GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    done_reg_0,
    \DRPADDR_reg[8] ,
    \DRPADDR_reg[8]_0 ,
    \drp_state_reg[5]_0 ,
    \drp_state_reg[2]_0 ,
    \drp_state_reg[4]_0 ,
    \drp_state_reg[2]_1 ,
    \drp_state_reg[4]_1 ,
    Q,
    cal_on_tx_drdy,
    cal_on_rx_drdy,
    drprdy_out,
    \DADDR_O_reg[9]_0 ,
    \DI_O_reg[15]_0 ,
    drprst_in_sync,
    drpclk_in,
    done_reg_1,
    drpaddr_in,
    cal_on_tx_drpwe_out,
    \addr_i_reg[27]_0 ,
    cal_on_rx_drpwe_out,
    \addr_i_reg[18]_0 ,
    drpwe_in,
    drpen_in,
    GTHE4_CHANNEL_DRPRDY,
    E,
    D,
    \addr_i_reg[2]_0 ,
    \addr_i_reg[2]_1 ,
    \addr_i_reg[27]_1 ,
    \addr_i_reg[18]_1 ,
    \addr_i_reg[8]_0 ,
    \addr_i_reg[7]_0 ,
    \addr_i_reg[6]_0 ,
    \addr_i_reg[5]_0 ,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[3]_0 ,
    \addr_i_reg[0]_0 ,
    \data_i_reg[47]_0 ,
    \data_i_reg[31]_0 ,
    drpdi_in,
    \data_i_reg[15]_0 );
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output done_reg_0;
  output \DRPADDR_reg[8] ;
  output \DRPADDR_reg[8]_0 ;
  output \drp_state_reg[5]_0 ;
  output \drp_state_reg[2]_0 ;
  output \drp_state_reg[4]_0 ;
  output \drp_state_reg[2]_1 ;
  output \drp_state_reg[4]_1 ;
  output [47:0]Q;
  output cal_on_tx_drdy;
  output cal_on_rx_drdy;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9]_0 ;
  output [15:0]\DI_O_reg[15]_0 ;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input done_reg_1;
  input [9:0]drpaddr_in;
  input cal_on_tx_drpwe_out;
  input \addr_i_reg[27]_0 ;
  input cal_on_rx_drpwe_out;
  input \addr_i_reg[18]_0 ;
  input [0:0]drpwe_in;
  input [0:0]drpen_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [0:0]E;
  input [15:0]D;
  input [0:0]\addr_i_reg[2]_0 ;
  input [1:0]\addr_i_reg[2]_1 ;
  input [6:0]\addr_i_reg[27]_1 ;
  input [2:0]\addr_i_reg[18]_1 ;
  input \addr_i_reg[8]_0 ;
  input \addr_i_reg[7]_0 ;
  input \addr_i_reg[6]_0 ;
  input \addr_i_reg[5]_0 ;
  input \addr_i_reg[4]_0 ;
  input \addr_i_reg[3]_0 ;
  input \addr_i_reg[0]_0 ;
  input [15:0]\data_i_reg[47]_0 ;
  input [15:0]\data_i_reg[31]_0 ;
  input [14:0]drpdi_in;
  input \data_i_reg[15]_0 ;

  wire [1:1]B;
  wire CEB2;
  wire [15:0]D;
  wire \DADDR_O[9]_i_1_n_0 ;
  wire [9:0]\DADDR_O_reg[9]_0 ;
  wire DEN_O_i_1_n_0;
  wire DEN_O_i_2_n_0;
  wire \DI_O[15]_i_1_n_0 ;
  wire [15:0]\DI_O_reg[15]_0 ;
  wire [47:32]DO_USR_O0;
  wire \DRDY_USR_O[0]_i_1_n_0 ;
  wire \DRDY_USR_O[0]_i_2_n_0 ;
  wire \DRDY_USR_O[1]_i_1_n_0 ;
  wire \DRDY_USR_O[1]_i_2_n_0 ;
  wire \DRDY_USR_O[2]_i_1_n_0 ;
  wire \DRDY_USR_O[2]_i_2_n_0 ;
  wire \DRPADDR_reg[8] ;
  wire \DRPADDR_reg[8]_0 ;
  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [47:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg[18]_0 ;
  wire [2:0]\addr_i_reg[18]_1 ;
  wire \addr_i_reg[27]_0 ;
  wire [6:0]\addr_i_reg[27]_1 ;
  wire [0:0]\addr_i_reg[2]_0 ;
  wire [1:0]\addr_i_reg[2]_1 ;
  wire \addr_i_reg[3]_0 ;
  wire \addr_i_reg[4]_0 ;
  wire \addr_i_reg[5]_0 ;
  wire \addr_i_reg[6]_0 ;
  wire \addr_i_reg[7]_0 ;
  wire \addr_i_reg[8]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2_n_0 ;
  wire \arb_state_reg_n_0_[0] ;
  wire \arb_state_reg_n_0_[1] ;
  wire \arb_state_reg_n_0_[2] ;
  wire \arb_state_reg_n_0_[3] ;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpwe_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpwe_out;
  wire daddr;
  wire [9:0]daddr0;
  wire \daddr_reg_n_0_[0] ;
  wire \daddr_reg_n_0_[1] ;
  wire \daddr_reg_n_0_[2] ;
  wire \daddr_reg_n_0_[3] ;
  wire \daddr_reg_n_0_[4] ;
  wire \daddr_reg_n_0_[5] ;
  wire \daddr_reg_n_0_[6] ;
  wire \daddr_reg_n_0_[7] ;
  wire \daddr_reg_n_0_[8] ;
  wire \daddr_reg_n_0_[9] ;
  wire [47:0]data_i;
  wire \data_i_reg[15]_0 ;
  wire [15:0]\data_i_reg[31]_0 ;
  wire [15:0]\data_i_reg[47]_0 ;
  wire [15:0]di;
  wire [15:0]di0__0;
  wire [5:4]di1;
  wire do_r;
  wire \do_r[15]_i_2_n_0 ;
  wire done_reg_0;
  wire done_reg_1;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2_n_0 ;
  wire \drp_state[2]_i_2_n_0 ;
  wire \drp_state[4]_i_2_n_0 ;
  wire \drp_state[5]_i_2_n_0 ;
  wire \drp_state[6]_i_2_n_0 ;
  wire \drp_state[6]_i_3_n_0 ;
  wire \drp_state_reg[2]_0 ;
  wire \drp_state_reg[2]_1 ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[4]_1 ;
  wire \drp_state_reg[5]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[1] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire \drp_state_reg_n_0_[6] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2_n_0 ;
  wire \en[1]_i_2_n_0 ;
  wire \en[2]_i_2_n_0 ;
  wire \idx[0]__0_i_2_n_0 ;
  wire [47:15]p_0_in;
  wire rd_i_1_n_0;
  wire rd_reg_n_0;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[5]_i_2_n_0 ;
  wire \timeout_cntr[7]_i_4_n_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1_n_0 ;
  wire \we[1]_i_1_n_0 ;
  wire \we[2]_i_1_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[1] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_i_2_n_0;
  wire wr_i_3_n_0;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000000000104)) 
    \DADDR_O[9]_i_1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[5] ),
        .O(\DADDR_O[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[0] ),
        .Q(\DADDR_O_reg[9]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[1] ),
        .Q(\DADDR_O_reg[9]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[2] ),
        .Q(\DADDR_O_reg[9]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[3] ),
        .Q(\DADDR_O_reg[9]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[4] ),
        .Q(\DADDR_O_reg[9]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[5] ),
        .Q(\DADDR_O_reg[9]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[6] ),
        .Q(\DADDR_O_reg[9]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[7] ),
        .Q(\DADDR_O_reg[9]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[8] ),
        .Q(\DADDR_O_reg[9]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[9] ),
        .Q(\DADDR_O_reg[9]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1_n_0),
        .D(DEN_O_i_2_n_0),
        .Q(GTHE4_CHANNEL_DRPEN),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg_n_0_[1] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[0]),
        .Q(\DI_O_reg[15]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[10]),
        .Q(\DI_O_reg[15]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[11]),
        .Q(\DI_O_reg[15]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[12]),
        .Q(\DI_O_reg[15]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[13]),
        .Q(\DI_O_reg[15]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[14]),
        .Q(\DI_O_reg[15]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[15]),
        .Q(\DI_O_reg[15]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[1]),
        .Q(\DI_O_reg[15]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[2]),
        .Q(\DI_O_reg[15]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[3]),
        .Q(\DI_O_reg[15]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[4]),
        .Q(\DI_O_reg[15]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[5]),
        .Q(\DI_O_reg[15]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[6]),
        .Q(\DI_O_reg[15]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[7]),
        .Q(\DI_O_reg[15]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[8]),
        .Q(\DI_O_reg[15]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[9]),
        .Q(\DI_O_reg[15]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DO_USR_O[15]_i_1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[31]_i_1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[47]_i_1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[5]),
        .I5(di1[4]),
        .O(p_0_in[47]));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[32]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[42]),
        .Q(Q[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[43]),
        .Q(Q[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[44]),
        .Q(Q[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[45]),
        .Q(Q[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[46]),
        .Q(Q[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[47]),
        .Q(Q[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[16] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[32]),
        .Q(Q[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[17] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[33]),
        .Q(Q[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[18] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[34]),
        .Q(Q[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[19] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[35]),
        .Q(Q[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[33]),
        .Q(Q[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[20] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[36]),
        .Q(Q[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[21] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[37]),
        .Q(Q[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[22] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[38]),
        .Q(Q[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[23] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[39]),
        .Q(Q[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[24] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[40]),
        .Q(Q[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[25] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[41]),
        .Q(Q[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[26] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[42]),
        .Q(Q[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[27] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[43]),
        .Q(Q[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[28] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[44]),
        .Q(Q[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[29] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[45]),
        .Q(Q[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[34]),
        .Q(Q[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[30] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[46]),
        .Q(Q[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[31] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[47]),
        .Q(Q[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[32]),
        .Q(Q[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[33]),
        .Q(Q[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[34]),
        .Q(Q[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[35]),
        .Q(Q[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[36]),
        .Q(Q[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[37]),
        .Q(Q[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[38]),
        .Q(Q[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[39]),
        .Q(Q[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[35]),
        .Q(Q[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[40]),
        .Q(Q[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[41]),
        .Q(Q[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[42]),
        .Q(Q[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[43]),
        .Q(Q[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[44]),
        .Q(Q[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[45]),
        .Q(Q[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[46]),
        .Q(Q[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[47]),
        .Q(Q[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[36]),
        .Q(Q[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[37]),
        .Q(Q[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[38]),
        .Q(Q[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[39]),
        .Q(Q[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[40]),
        .Q(Q[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[41]),
        .Q(Q[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[0]_i_1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[0]_i_2_n_0 ),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DRDY_USR_O[0]_i_2 
       (.I0(di1[5]),
        .I1(di1[4]),
        .O(\DRDY_USR_O[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00002000)) 
    \DRDY_USR_O[1]_i_1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\DRDY_USR_O[1]_i_2_n_0 ),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(cal_on_rx_drdy),
        .O(\DRDY_USR_O[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \DRDY_USR_O[1]_i_2 
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .O(\DRDY_USR_O[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[2]_i_2_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\DRDY_USR_O[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[1]_i_1_n_0 ),
        .Q(cal_on_rx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(GTHE4_CHANNEL_DRPWE),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \addr_i[1]_i_3 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[5]),
        .I4(drpaddr_in[0]),
        .I5(drpaddr_in[1]),
        .O(\DRPADDR_reg[8] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \addr_i[2]_i_5 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[6]),
        .I3(drpaddr_in[7]),
        .I4(drpaddr_in[2]),
        .I5(drpaddr_in[3]),
        .O(\DRPADDR_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[0]_0 ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[12] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [0]),
        .Q(addr_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [1]),
        .Q(addr_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [2]),
        .Q(addr_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[3]_0 ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[4]_0 ),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[5]_0 ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[6]_0 ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[7]_0 ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[8]_0 ),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[9]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEEB)) 
    \arb_state[0]_i_1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .O(arb_state[0]));
  LUT6 #(
    .INIT(64'h000000220000000C)) 
    \arb_state[1]_i_1 
       (.I0(\arb_state[3]_i_2_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(done_reg_0),
        .I3(\arb_state_reg_n_0_[2] ),
        .I4(\arb_state_reg_n_0_[3] ),
        .I5(\arb_state_reg_n_0_[0] ),
        .O(arb_state[1]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \arb_state[2]_i_1 
       (.I0(done_reg_0),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[2] ),
        .O(arb_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000304)) 
    \arb_state[3]_i_1 
       (.I0(\arb_state[3]_i_2_n_0 ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .I4(\arb_state_reg_n_0_[3] ),
        .O(arb_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arb_state[3]_i_2 
       (.I0(en[2]),
        .I1(di1[5]),
        .I2(en[1]),
        .I3(di1[4]),
        .I4(en[0]),
        .O(\arb_state[3]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[0]),
        .Q(\arb_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[1]),
        .Q(\arb_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[2]),
        .Q(\arb_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[3]),
        .Q(\arb_state_reg_n_0_[3] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[0]_i_1 
       (.I0(addr_i[0]),
        .I1(di1[5]),
        .I2(addr_i[26]),
        .I3(di1[4]),
        .O(daddr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[1]_i_1__0 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[21]),
        .I3(di1[5]),
        .I4(addr_i[1]),
        .O(daddr0[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[2]_i_1__0 
       (.I0(addr_i[12]),
        .I1(di1[4]),
        .I2(addr_i[22]),
        .I3(di1[5]),
        .I4(addr_i[2]),
        .O(daddr0[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[3]_i_1__0 
       (.I0(addr_i[3]),
        .I1(di1[5]),
        .I2(addr_i[23]),
        .I3(di1[4]),
        .O(daddr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[4]_i_1__0 
       (.I0(addr_i[18]),
        .I1(di1[4]),
        .I2(addr_i[24]),
        .I3(di1[5]),
        .I4(addr_i[4]),
        .O(daddr0[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \daddr[5]_i_1 
       (.I0(addr_i[5]),
        .I1(di1[5]),
        .I2(addr_i[25]),
        .I3(di1[4]),
        .O(daddr0[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[6]_i_1 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[26]),
        .I3(di1[5]),
        .I4(addr_i[6]),
        .O(daddr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \daddr[7]_i_1__0 
       (.I0(addr_i[17]),
        .I1(di1[4]),
        .I2(addr_i[27]),
        .I3(di1[5]),
        .I4(addr_i[7]),
        .O(daddr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \daddr[8]_i_1 
       (.I0(addr_i[18]),
        .I1(di1[4]),
        .I2(addr_i[8]),
        .I3(di1[5]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \daddr[9]_i_1 
       (.I0(\arb_state[3]_i_2_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[2] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[0] ),
        .O(daddr));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \daddr[9]_i_2 
       (.I0(addr_i[9]),
        .I1(di1[5]),
        .I2(di1[4]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[0]),
        .Q(\daddr_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[1]),
        .Q(\daddr_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[2]),
        .Q(\daddr_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[3]),
        .Q(\daddr_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[4]),
        .Q(\daddr_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[5]),
        .Q(\daddr_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[6]),
        .Q(\daddr_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[7]),
        .Q(\daddr_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[8]),
        .Q(\daddr_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[9]),
        .Q(\daddr_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\data_i_reg[15]_0 ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[16] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [0]),
        .Q(data_i[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [1]),
        .Q(data_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [2]),
        .Q(data_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[19] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [3]),
        .Q(data_i[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[20] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [4]),
        .Q(data_i[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [5]),
        .Q(data_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [6]),
        .Q(data_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [7]),
        .Q(data_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [8]),
        .Q(data_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [9]),
        .Q(data_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [10]),
        .Q(data_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [11]),
        .Q(data_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[28] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [12]),
        .Q(data_i[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[29] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [13]),
        .Q(data_i[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[30] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [14]),
        .Q(data_i[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[31] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [15]),
        .Q(data_i[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[0]_i_1 
       (.I0(data_i[16]),
        .I1(di1[4]),
        .I2(data_i[32]),
        .I3(di1[5]),
        .I4(data_i[0]),
        .O(di0__0[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[10]_i_1 
       (.I0(data_i[26]),
        .I1(di1[4]),
        .I2(data_i[42]),
        .I3(di1[5]),
        .I4(data_i[10]),
        .O(di0__0[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[11]_i_1 
       (.I0(data_i[27]),
        .I1(di1[4]),
        .I2(data_i[43]),
        .I3(di1[5]),
        .I4(data_i[11]),
        .O(di0__0[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[12]_i_1 
       (.I0(data_i[28]),
        .I1(di1[4]),
        .I2(data_i[44]),
        .I3(di1[5]),
        .I4(data_i[12]),
        .O(di0__0[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[13]_i_1 
       (.I0(data_i[29]),
        .I1(di1[4]),
        .I2(data_i[45]),
        .I3(di1[5]),
        .I4(data_i[13]),
        .O(di0__0[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[14]_i_1 
       (.I0(data_i[30]),
        .I1(di1[4]),
        .I2(data_i[46]),
        .I3(di1[5]),
        .I4(data_i[14]),
        .O(di0__0[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[15]_i_1 
       (.I0(data_i[31]),
        .I1(di1[4]),
        .I2(data_i[47]),
        .I3(di1[5]),
        .I4(data_i[15]),
        .O(di0__0[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[1]_i_1 
       (.I0(data_i[17]),
        .I1(di1[4]),
        .I2(data_i[33]),
        .I3(di1[5]),
        .I4(data_i[1]),
        .O(di0__0[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[2]_i_1 
       (.I0(data_i[18]),
        .I1(di1[4]),
        .I2(data_i[34]),
        .I3(di1[5]),
        .I4(data_i[2]),
        .O(di0__0[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[3]_i_1 
       (.I0(data_i[19]),
        .I1(di1[4]),
        .I2(data_i[35]),
        .I3(di1[5]),
        .I4(data_i[3]),
        .O(di0__0[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[4]_i_1 
       (.I0(data_i[20]),
        .I1(di1[4]),
        .I2(data_i[36]),
        .I3(di1[5]),
        .I4(data_i[4]),
        .O(di0__0[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[5]_i_1 
       (.I0(data_i[21]),
        .I1(di1[4]),
        .I2(data_i[37]),
        .I3(di1[5]),
        .I4(data_i[5]),
        .O(di0__0[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[6]_i_1 
       (.I0(data_i[22]),
        .I1(di1[4]),
        .I2(data_i[38]),
        .I3(di1[5]),
        .I4(data_i[6]),
        .O(di0__0[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[7]_i_1 
       (.I0(data_i[23]),
        .I1(di1[4]),
        .I2(data_i[39]),
        .I3(di1[5]),
        .I4(data_i[7]),
        .O(di0__0[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[8]_i_1 
       (.I0(data_i[24]),
        .I1(di1[4]),
        .I2(data_i[40]),
        .I3(di1[5]),
        .I4(data_i[8]),
        .O(di0__0[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \di[9]_i_1 
       (.I0(data_i[25]),
        .I1(di1[4]),
        .I2(data_i[41]),
        .I3(di1[5]),
        .I4(data_i[9]),
        .O(di0__0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[0]),
        .Q(di[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[10]),
        .Q(di[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[11]),
        .Q(di[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[12]),
        .Q(di[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[13]),
        .Q(di[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[14]),
        .Q(di[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[15]),
        .Q(di[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[1]),
        .Q(di[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[2]),
        .Q(di[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[3]),
        .Q(di[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[4]),
        .Q(di[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[5]),
        .Q(di[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[6]),
        .Q(di[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[7]),
        .Q(di[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[8]),
        .Q(di[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0__0[9]),
        .Q(di[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000101000)) 
    \do_r[15]_i_1 
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\do_r[15]_i_2_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(do_r));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h54444444)) 
    \do_r[15]_i_2 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(GTHE4_CHANNEL_DRPRDY),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(\timeout_cntr_reg_n_0_[7] ),
        .I4(\timeout_cntr[7]_i_4_n_0 ),
        .O(\do_r[15]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    done_i_2
       (.I0(\drp_state[6]_i_3_n_0 ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .O(\drp_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000334)) 
    done_i_3
       (.I0(\drp_state[6]_i_3_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_2_n_0 ),
        .O(\drp_state_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    done_i_4
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(\drp_state_reg_n_0_[6] ),
        .O(\drp_state_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    done_i_5
       (.I0(\drp_state[6]_i_3_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state[2]_i_2_n_0 ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCFCC5)) 
    \drp_state[0]_i_1 
       (.I0(\drp_state[0]_i_2_n_0 ),
        .I1(\drp_state[6]_i_2_n_0 ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[6] ),
        .O(drp_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h5A58)) 
    \drp_state[0]_i_2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(wr_reg_n_0),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(rd_reg_n_0),
        .O(\drp_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__0 
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state[2]_i_2_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  LUT6 #(
    .INIT(64'h0002000000080008)) 
    \drp_state[2]_i_1__0 
       (.I0(\drp_state[2]_i_2_n_0 ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[6] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state[6]_i_3_n_0 ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(drp_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[2]_i_2 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__0 
       (.I0(\drp_state[4]_i_2_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100020000)) 
    \drp_state[5]_i_1__0 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state[5]_i_2_n_0 ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state[6]_i_3_n_0 ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    \drp_state[6]_i_1 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state[6]_i_2_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_3_n_0 ),
        .O(drp_state[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[6]_i_2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .O(\drp_state[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \drp_state[6]_i_3 
       (.I0(\timeout_cntr[7]_i_4_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(GTHE4_CHANNEL_DRPRDY),
        .O(\drp_state[6]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(\drp_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[6]),
        .Q(\drp_state_reg_n_0_[6] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hABAA)) 
    \en[0]_i_1 
       (.I0(drpen_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \en[0]_i_2 
       (.I0(drpen_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \en[1]_i_1 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \en[1]_i_2 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\en[1]_i_2_n_0 ),
        .Q(en[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0010)) 
    \idx[0]__0_i_1 
       (.I0(\arb_state_reg_n_0_[0] ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]__0_i_2 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\idx[0]__0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]__0_i_1 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(B));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0]__0 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(\idx[0]__0_i_2_n_0 ),
        .Q(di1[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1]__0 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B),
        .Q(di1[5]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    rd_i_1
       (.I0(wr_i_3_n_0),
        .I1(\we_reg_n_0_[0] ),
        .I2(di1[4]),
        .I3(\we_reg_n_0_[1] ),
        .I4(di1[5]),
        .I5(\we_reg_n_0_[2] ),
        .O(rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(rd_i_1_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2_n_0),
        .O(timeout_cntr[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \timeout_cntr[5]_i_1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\timeout_cntr[5]_i_2_n_0 ),
        .I3(\timeout_cntr_reg_n_0_[5] ),
        .O(timeout_cntr[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \timeout_cntr[5]_i_2 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .O(\timeout_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[6]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr[7]_i_4_n_0 ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h6C6C6C00)) 
    \timeout_cntr[7]_i_2 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr[7]_i_4_n_0 ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(\drp_state_reg_n_0_[1] ),
        .O(\drp_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \timeout_cntr[7]_i_4 
       (.I0(\timeout_cntr_reg_n_0_[5] ),
        .I1(\timeout_cntr_reg_n_0_[4] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\timeout_cntr_reg_n_0_[0] ),
        .I4(\timeout_cntr_reg_n_0_[1] ),
        .I5(\timeout_cntr_reg_n_0_[3] ),
        .O(\timeout_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \we[0]_i_1 
       (.I0(drpwe_in),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \we[1]_i_1 
       (.I0(cal_on_rx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1 
       (.I0(cal_on_tx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\we[1]_i_1_n_0 ),
        .Q(\we_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0006)) 
    wr_i_1
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(wr));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    wr_i_2
       (.I0(\we_reg_n_0_[0] ),
        .I1(di1[4]),
        .I2(\we_reg_n_0_[1] ),
        .I3(di1[5]),
        .I4(\we_reg_n_0_[2] ),
        .I5(wr_i_3_n_0),
        .O(wr_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    wr_i_3
       (.I0(en[0]),
        .I1(di1[4]),
        .I2(en[1]),
        .I3(di1[5]),
        .I4(en[2]),
        .I5(\arb_state_reg_n_0_[1] ),
        .O(wr_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(wr_i_2_n_0),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_channel" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_channel
   (rxprgdivresetdone_out,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    rxpmaresetdone_out,
    GTHE4_CHANNEL_RXPMARESETDONE,
    vid_phy_axi4lite_aclk,
    GTHE4_CHANNEL_GTPOWERGOOD,
    drpclk,
    drpclk_0,
    drpclk_1,
    bufgtce_out,
    bufgtreset_out,
    cpllfbclklost_out,
    GTHE4_CHANNEL_CPLLLOCK,
    cpllrefclklost_out,
    dmonitoroutclk_out,
    GTHE4_CHANNEL_DRPRDY,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    powerpresent_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxckcaldone_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    rxphaligndone_out,
    rxphalignerr_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    rxdata_out,
    dmonitorout_out,
    GTHE4_CHANNEL_DRPDO,
    pcsrsvdout_out,
    pinrsrvdas_out,
    rxctrl0_out,
    rxctrl1_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtcemask_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    rxmonitorout_out,
    bufgtdiv_out,
    cal_on_rx_debug_out,
    cal_on_rx_debug_out_0,
    cal_on_rx_debug_out_1,
    cal_on_rx_debug_out_2,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    GTHE4_CHANNEL_CPLLPD,
    GTHE4_CHANNEL_CPLLRESET,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    GTHE4_CHANNEL_DRPEN,
    drprst_in,
    GTHE4_CHANNEL_DRPWE,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    GTHE4_CHANNEL_GTRXRESET,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    GTHE4_CHANNEL_GTTXRESET,
    gttxresetsel_in,
    incpctrl_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0outclk_out,
    qpll0freqlock_in,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1freqlock_in,
    qpll1outrefclk_out,
    resetovrd_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    GTHE4_CHANNEL_RXCDRHOLD,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    GTHE4_CHANNEL_RXPMARESET,
    rxpolarity_in,
    rxprbscntreset_in,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    rxqpien_in,
    GTHE4_CHANNEL_RXRATEMODE,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxtermination_in,
    GTHE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdccforcestart_in,
    txdccreset_in,
    txdetectrx_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txprbsforceerr_in,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    txqpibiasen_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    GTHE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txusrclk2_in,
    gtwiz_userdata_tx_in,
    GTHE4_CHANNEL_DRPDI,
    gtrsvd_in,
    pcsrsvdin_in,
    txctrl0_in,
    txctrl1_in,
    tstin_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    GTHE4_CHANNEL_RXPD,
    rxpllclksel_in,
    rxsysclksel_in,
    txdeemph_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    GTHE4_CHANNEL_RXRATE,
    txmargin_in,
    GTHE4_CHANNEL_TXOUTCLKSEL,
    txrate_in,
    rxdfecfokfcnum_in,
    rxprbssel_in,
    txprbssel_in,
    rxchbondi_in,
    txdiffctrl_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    rxckcalstart_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    GTHE4_CHANNEL_DRPADDR,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13,
    lopt_14,
    lopt_15,
    lopt_16,
    lopt_17,
    lopt_18);
  output [3:0]rxprgdivresetdone_out;
  output [3:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  output [3:0]rxpmaresetdone_out;
  output [3:0]GTHE4_CHANNEL_RXPMARESETDONE;
  output vid_phy_axi4lite_aclk;
  output [3:0]GTHE4_CHANNEL_GTPOWERGOOD;
  output drpclk;
  output drpclk_0;
  output drpclk_1;
  output [3:0]bufgtce_out;
  output [3:0]bufgtreset_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]GTHE4_CHANNEL_CPLLLOCK;
  output [3:0]cpllrefclklost_out;
  output [3:0]dmonitoroutclk_out;
  output [3:0]GTHE4_CHANNEL_DRPRDY;
  output [3:0]eyescandataerror_out;
  output [3:0]gthtxn_out;
  output [3:0]gthtxp_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [3:0]phystatus_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [3:0]rxckcaldone_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxqpisenn_out;
  output [3:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  output [3:0]txqpisenn_out;
  output [3:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  output [511:0]rxdata_out;
  output [63:0]dmonitorout_out;
  output [63:0]GTHE4_CHANNEL_DRPDO;
  output [63:0]pcsrsvdout_out;
  output [63:0]pinrsrvdas_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [7:0]rxclkcorcnt_out;
  output [7:0]rxdatavalid_out;
  output [7:0]rxheadervalid_out;
  output [7:0]rxstartofseq_out;
  output [7:0]txbufstatus_out;
  output [11:0]bufgtcemask_out;
  output [11:0]bufgtrstmask_out;
  output [11:0]rxbufstatus_out;
  output [11:0]rxstatus_out;
  output [19:0]rxchbondo_out;
  output [23:0]rxheader_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [31:0]rxdataextendrsvd_out;
  output [31:0]rxmonitorout_out;
  output [35:0]bufgtdiv_out;
  input [0:0]cal_on_rx_debug_out;
  input [0:0]cal_on_rx_debug_out_0;
  input [0:0]cal_on_rx_debug_out_1;
  input [0:0]cal_on_rx_debug_out_2;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]GTHE4_CHANNEL_CPLLPD;
  input [3:0]GTHE4_CHANNEL_CPLLRESET;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [3:0]drpclk_in;
  input [3:0]GTHE4_CHANNEL_DRPEN;
  input [3:0]drprst_in;
  input [3:0]GTHE4_CHANNEL_DRPWE;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [3:0]gthrxn_in;
  input [3:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [3:0]GTHE4_CHANNEL_GTRXRESET;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [0:0]qpll0outclk_out;
  input [3:0]qpll0freqlock_in;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [3:0]qpll1freqlock_in;
  input [0:0]qpll1outrefclk_out;
  input [3:0]resetovrd_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]GTHE4_CHANNEL_RXCDRHOLD;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [3:0]rxchbonden_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [3:0]rxcommadeten_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [3:0]rxosovrden_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [3:0]rxphovrden_in;
  input [3:0]GTHE4_CHANNEL_RXPMARESET;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [3:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  input [3:0]rxqpien_in;
  input [3:0]GTHE4_CHANNEL_RXRATEMODE;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [3:0]rxtermination_in;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [3:0]tx8b10ben_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [3:0]txdetectrx_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [3:0]txpcsreset_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [3:0]txpisopd_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [3:0]txprbsforceerr_in;
  input [3:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  input [3:0]txqpibiasen_in;
  input [3:0]txqpiweakpup_in;
  input [3:0]txratemode_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  input [127:0]gtwiz_userdata_tx_in;
  input [63:0]GTHE4_CHANNEL_DRPDI;
  input [63:0]gtrsvd_in;
  input [63:0]pcsrsvdin_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [79:0]tstin_in;
  input [7:0]rxdfeagcctrl_in;
  input [7:0]rxelecidlemode_in;
  input [7:0]rxmonitorsel_in;
  input [7:0]GTHE4_CHANNEL_RXPD;
  input [7:0]rxpllclksel_in;
  input [7:0]rxsysclksel_in;
  input [7:0]txdeemph_in;
  input [7:0]txpd_in;
  input [7:0]txpllclksel_in;
  input [7:0]txsysclksel_in;
  input [11:0]cpllrefclksel_in;
  input [11:0]loopback_in;
  input [11:0]rxchbondlevel_in;
  input [11:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  input [11:0]GTHE4_CHANNEL_RXRATE;
  input [11:0]txmargin_in;
  input [11:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  input [11:0]txrate_in;
  input [15:0]rxdfecfokfcnum_in;
  input [15:0]rxprbssel_in;
  input [15:0]txprbssel_in;
  input [19:0]rxchbondi_in;
  input [19:0]txdiffctrl_in;
  input [19:0]txpippmstepsize_in;
  input [19:0]txpostcursor_in;
  input [19:0]txprecursor_in;
  input [23:0]txheader_in;
  input [27:0]rxckcalstart_in;
  input [27:0]txmaincursor_in;
  input [27:0]txsequence_in;
  input [31:0]tx8b10bbypass_in;
  input [31:0]txctrl2_in;
  input [31:0]txdataextendrsvd_in;
  input [39:0]GTHE4_CHANNEL_DRPADDR;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  output lopt_5;
  output lopt_6;
  output lopt_7;
  output lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;
  output lopt_12;
  output lopt_13;
  output lopt_14;
  output lopt_15;
  output lopt_16;
  output lopt_17;
  output lopt_18;

  wire [3:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [3:0]GTHE4_CHANNEL_CPLLPD;
  wire [3:0]GTHE4_CHANNEL_CPLLRESET;
  wire [39:0]GTHE4_CHANNEL_DRPADDR;
  wire [63:0]GTHE4_CHANNEL_DRPDI;
  wire [63:0]GTHE4_CHANNEL_DRPDO;
  wire [3:0]GTHE4_CHANNEL_DRPEN;
  wire [3:0]GTHE4_CHANNEL_DRPRDY;
  wire [3:0]GTHE4_CHANNEL_DRPWE;
  wire [3:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [3:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [3:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [3:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [11:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [7:0]GTHE4_CHANNEL_RXPD;
  wire [3:0]GTHE4_CHANNEL_RXPMARESET;
  wire [3:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [3:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [3:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [11:0]GTHE4_CHANNEL_RXRATE;
  wire [3:0]GTHE4_CHANNEL_RXRATEMODE;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [11:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  wire [3:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [3:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [3:0]bufgtce_out;
  wire [11:0]bufgtcemask_out;
  wire [35:0]bufgtdiv_out;
  wire [3:0]bufgtreset_out;
  wire [11:0]bufgtrstmask_out;
  wire [0:0]cal_on_rx_debug_out;
  wire [0:0]cal_on_rx_debug_out_0;
  wire [0:0]cal_on_rx_debug_out_1;
  wire [0:0]cal_on_rx_debug_out_2;
  wire [3:0]cdrstepdir_in;
  wire [3:0]cdrstepsq_in;
  wire [3:0]cdrstepsx_in;
  wire [3:0]cfgreset_in;
  wire [3:0]clkrsvd0_in;
  wire [3:0]clkrsvd1_in;
  wire [3:0]cpllfbclklost_out;
  wire [3:0]cpllfreqlock_in;
  wire [3:0]cplllockdetclk_in;
  wire [3:0]cplllocken_in;
  wire [3:0]cpllrefclklost_out;
  wire [11:0]cpllrefclksel_in;
  wire [3:0]dmonfiforeset_in;
  wire [3:0]dmonitorclk_in;
  wire [63:0]dmonitorout_out;
  wire [3:0]dmonitoroutclk_out;
  wire drpclk;
  wire drpclk_0;
  wire drpclk_1;
  wire [3:0]drpclk_in;
  wire [3:0]drprst_in;
  wire [3:0]eyescandataerror_out;
  wire [3:0]eyescanreset_in;
  wire [3:0]eyescantrigger_in;
  wire [3:0]freqos_in;
  wire [3:0]gtgrefclk_in;
  wire [3:0]gthrxn_in;
  wire [3:0]gthrxp_in;
  wire [3:0]gthtxn_out;
  wire [3:0]gthtxp_out;
  wire [3:0]gtnorthrefclk0_in;
  wire [3:0]gtnorthrefclk1_in;
  wire [3:0]gtrefclk0_in;
  wire [3:0]gtrefclk1_in;
  wire [3:0]gtrefclkmonitor_out;
  wire [63:0]gtrsvd_in;
  wire [3:0]gtrxresetsel_in;
  wire [3:0]gtsouthrefclk0_in;
  wire [3:0]gtsouthrefclk1_in;
  wire [3:0]gttxresetsel_in;
  wire [127:0]gtwiz_userdata_tx_in;
  wire [3:0]incpctrl_in;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire [3:0]pcieeqrxeqadaptdone_in;
  wire [3:0]pcierategen3_out;
  wire [3:0]pcierateidle_out;
  wire [7:0]pcierateqpllpd_out;
  wire [7:0]pcierateqpllreset_out;
  wire [3:0]pcierstidle_in;
  wire [3:0]pciersttxsyncstart_in;
  wire [3:0]pciesynctxsyncdone_out;
  wire [3:0]pcieusergen3rdy_out;
  wire [3:0]pcieuserphystatusrst_out;
  wire [3:0]pcieuserratedone_in;
  wire [3:0]pcieuserratestart_out;
  wire [63:0]pcsrsvdin_in;
  wire [63:0]pcsrsvdout_out;
  wire [3:0]phystatus_out;
  wire [63:0]pinrsrvdas_out;
  wire [3:0]powerpresent_out;
  wire [3:0]qpll0freqlock_in;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [3:0]qpll1freqlock_in;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [3:0]resetexception_out;
  wire [3:0]resetovrd_in;
  wire [3:0]rx8b10ben_in;
  wire [3:0]rxafecfoken_in;
  wire [3:0]rxbufreset_in;
  wire [11:0]rxbufstatus_out;
  wire [3:0]rxbyteisaligned_out;
  wire [3:0]rxbyterealign_out;
  wire [3:0]rxcdrfreqreset_in;
  wire [3:0]rxcdrlock_out;
  wire [3:0]rxcdrovrden_in;
  wire [3:0]rxcdrphdone_out;
  wire [3:0]rxcdrreset_in;
  wire [3:0]rxchanbondseq_out;
  wire [3:0]rxchanisaligned_out;
  wire [3:0]rxchanrealign_out;
  wire [3:0]rxchbonden_in;
  wire [19:0]rxchbondi_in;
  wire [11:0]rxchbondlevel_in;
  wire [3:0]rxchbondmaster_in;
  wire [19:0]rxchbondo_out;
  wire [3:0]rxchbondslave_in;
  wire [3:0]rxckcaldone_out;
  wire [3:0]rxckcalreset_in;
  wire [27:0]rxckcalstart_in;
  wire [7:0]rxclkcorcnt_out;
  wire [3:0]rxcominitdet_out;
  wire [3:0]rxcommadet_out;
  wire [3:0]rxcommadeten_in;
  wire [3:0]rxcomsasdet_out;
  wire [3:0]rxcomwakedet_out;
  wire [63:0]rxctrl0_out;
  wire [63:0]rxctrl1_out;
  wire [31:0]rxctrl2_out;
  wire [31:0]rxctrl3_out;
  wire [511:0]rxdata_out;
  wire [31:0]rxdataextendrsvd_out;
  wire [7:0]rxdatavalid_out;
  wire [7:0]rxdfeagcctrl_in;
  wire [3:0]rxdfeagchold_in;
  wire [3:0]rxdfeagcovrden_in;
  wire [15:0]rxdfecfokfcnum_in;
  wire [3:0]rxdfecfokfen_in;
  wire [3:0]rxdfecfokfpulse_in;
  wire [3:0]rxdfecfokhold_in;
  wire [3:0]rxdfecfokovren_in;
  wire [3:0]rxdfekhhold_in;
  wire [3:0]rxdfekhovrden_in;
  wire [3:0]rxdfelfhold_in;
  wire [3:0]rxdfelfovrden_in;
  wire [3:0]rxdfelpmreset_in;
  wire [3:0]rxdfetap10hold_in;
  wire [3:0]rxdfetap10ovrden_in;
  wire [3:0]rxdfetap11hold_in;
  wire [3:0]rxdfetap11ovrden_in;
  wire [3:0]rxdfetap12hold_in;
  wire [3:0]rxdfetap12ovrden_in;
  wire [3:0]rxdfetap13hold_in;
  wire [3:0]rxdfetap13ovrden_in;
  wire [3:0]rxdfetap14hold_in;
  wire [3:0]rxdfetap14ovrden_in;
  wire [3:0]rxdfetap15hold_in;
  wire [3:0]rxdfetap15ovrden_in;
  wire [3:0]rxdfetap2hold_in;
  wire [3:0]rxdfetap2ovrden_in;
  wire [3:0]rxdfetap3hold_in;
  wire [3:0]rxdfetap3ovrden_in;
  wire [3:0]rxdfetap4hold_in;
  wire [3:0]rxdfetap4ovrden_in;
  wire [3:0]rxdfetap5hold_in;
  wire [3:0]rxdfetap5ovrden_in;
  wire [3:0]rxdfetap6hold_in;
  wire [3:0]rxdfetap6ovrden_in;
  wire [3:0]rxdfetap7hold_in;
  wire [3:0]rxdfetap7ovrden_in;
  wire [3:0]rxdfetap8hold_in;
  wire [3:0]rxdfetap8ovrden_in;
  wire [3:0]rxdfetap9hold_in;
  wire [3:0]rxdfetap9ovrden_in;
  wire [3:0]rxdfeuthold_in;
  wire [3:0]rxdfeutovrden_in;
  wire [3:0]rxdfevphold_in;
  wire [3:0]rxdfevpovrden_in;
  wire [3:0]rxdfexyden_in;
  wire [3:0]rxdlybypass_in;
  wire [3:0]rxdlyen_in;
  wire [3:0]rxdlyovrden_in;
  wire [3:0]rxdlysreset_in;
  wire [3:0]rxdlysresetdone_out;
  wire [3:0]rxelecidle_out;
  wire [7:0]rxelecidlemode_in;
  wire [3:0]rxeqtraining_in;
  wire [3:0]rxgearboxslip_in;
  wire [23:0]rxheader_out;
  wire [7:0]rxheadervalid_out;
  wire [3:0]rxlatclk_in;
  wire [3:0]rxlfpstresetdet_out;
  wire [3:0]rxlfpsu2lpexitdet_out;
  wire [3:0]rxlfpsu3wakedet_out;
  wire [3:0]rxlpmen_in;
  wire [3:0]rxlpmgchold_in;
  wire [3:0]rxlpmgcovrden_in;
  wire [3:0]rxlpmhfhold_in;
  wire [3:0]rxlpmhfovrden_in;
  wire [3:0]rxlpmlfhold_in;
  wire [3:0]rxlpmlfklovrden_in;
  wire [3:0]rxlpmoshold_in;
  wire [3:0]rxlpmosovrden_in;
  wire [3:0]rxmcommaalignen_in;
  wire [31:0]rxmonitorout_out;
  wire [7:0]rxmonitorsel_in;
  wire [3:0]rxoobreset_in;
  wire [3:0]rxoscalreset_in;
  wire [3:0]rxoshold_in;
  wire [3:0]rxosintdone_out;
  wire [3:0]rxosintstarted_out;
  wire [3:0]rxosintstrobedone_out;
  wire [3:0]rxosintstrobestarted_out;
  wire [3:0]rxosovrden_in;
  wire [3:0]rxoutclk_out;
  wire [3:0]rxoutclkfabric_out;
  wire [3:0]rxpcommaalignen_in;
  wire [3:0]rxpcsreset_in;
  wire [3:0]rxphalign_in;
  wire [3:0]rxphaligndone_out;
  wire [3:0]rxphalignen_in;
  wire [3:0]rxphalignerr_out;
  wire [3:0]rxphdlypd_in;
  wire [3:0]rxphdlyreset_in;
  wire [3:0]rxphovrden_in;
  wire [7:0]rxpllclksel_in;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxprbscntreset_in;
  wire [3:0]rxprbserr_out;
  wire [3:0]rxprbslocked_out;
  wire [15:0]rxprbssel_in;
  wire [3:0]rxprgdivresetdone_out;
  wire [3:0]rxqpien_in;
  wire [3:0]rxqpisenn_out;
  wire [3:0]rxqpisenp_out;
  wire [3:0]rxratedone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxresetdone_out;
  wire [3:0]rxslide_in;
  wire [3:0]rxsliderdy_out;
  wire [3:0]rxslipdone_out;
  wire [3:0]rxslipoutclk_in;
  wire [3:0]rxslipoutclkrdy_out;
  wire [3:0]rxslippma_in;
  wire [3:0]rxslippmardy_out;
  wire [7:0]rxstartofseq_out;
  wire [11:0]rxstatus_out;
  wire [3:0]rxsyncallin_in;
  wire [3:0]rxsyncdone_out;
  wire [3:0]rxsyncin_in;
  wire [3:0]rxsyncmode_in;
  wire [3:0]rxsyncout_out;
  wire [7:0]rxsysclksel_in;
  wire [3:0]rxtermination_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [3:0]rxvalid_out;
  wire [3:0]sigvalidclk_in;
  wire [79:0]tstin_in;
  wire [31:0]tx8b10bbypass_in;
  wire [3:0]tx8b10ben_in;
  wire [7:0]txbufstatus_out;
  wire [3:0]txcomfinish_out;
  wire [3:0]txcominit_in;
  wire [3:0]txcomsas_in;
  wire [3:0]txcomwake_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [31:0]txctrl2_in;
  wire [31:0]txdataextendrsvd_in;
  wire [3:0]txdccdone_out;
  wire [3:0]txdccforcestart_in;
  wire [3:0]txdccreset_in;
  wire [7:0]txdeemph_in;
  wire [3:0]txdetectrx_in;
  wire [19:0]txdiffctrl_in;
  wire [3:0]txdlybypass_in;
  wire [3:0]txdlyen_in;
  wire [3:0]txdlyhold_in;
  wire [3:0]txdlyovrden_in;
  wire [3:0]txdlysreset_in;
  wire [3:0]txdlysresetdone_out;
  wire [3:0]txdlyupdown_in;
  wire [3:0]txelecidle_in;
  wire [23:0]txheader_in;
  wire [3:0]txinhibit_in;
  wire [3:0]txlatclk_in;
  wire [3:0]txlfpstreset_in;
  wire [3:0]txlfpsu2lpexit_in;
  wire [3:0]txlfpsu3wake_in;
  wire [27:0]txmaincursor_in;
  wire [11:0]txmargin_in;
  wire [3:0]txmuxdcdexhold_in;
  wire [3:0]txmuxdcdorwren_in;
  wire [3:0]txoneszeros_in;
  wire [3:0]txoutclk_out;
  wire [3:0]txoutclkfabric_out;
  wire [3:0]txoutclkpcs_out;
  wire [3:0]txpcsreset_in;
  wire [7:0]txpd_in;
  wire [3:0]txpdelecidlemode_in;
  wire [3:0]txphalign_in;
  wire [3:0]txphaligndone_out;
  wire [3:0]txphalignen_in;
  wire [3:0]txphdlypd_in;
  wire [3:0]txphdlyreset_in;
  wire [3:0]txphdlytstclk_in;
  wire [3:0]txphinit_in;
  wire [3:0]txphinitdone_out;
  wire [3:0]txphovrden_in;
  wire [3:0]txpippmen_in;
  wire [3:0]txpippmovrden_in;
  wire [3:0]txpippmpd_in;
  wire [3:0]txpippmsel_in;
  wire [19:0]txpippmstepsize_in;
  wire [3:0]txpisopd_in;
  wire [7:0]txpllclksel_in;
  wire [3:0]txpmareset_in;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txpolarity_in;
  wire [19:0]txpostcursor_in;
  wire [3:0]txprbsforceerr_in;
  wire [15:0]txprbssel_in;
  wire [19:0]txprecursor_in;
  wire [3:0]txqpibiasen_in;
  wire [3:0]txqpisenn_out;
  wire [3:0]txqpisenp_out;
  wire [3:0]txqpiweakpup_in;
  wire [11:0]txrate_in;
  wire [3:0]txratedone_out;
  wire [3:0]txratemode_in;
  wire [3:0]txresetdone_out;
  wire [27:0]txsequence_in;
  wire [3:0]txswing_in;
  wire [3:0]txsyncallin_in;
  wire [3:0]txsyncdone_out;
  wire [3:0]txsyncin_in;
  wire [3:0]txsyncmode_in;
  wire [3:0]txsyncout_out;
  wire [7:0]txsysclksel_in;
  wire [3:0]txusrclk2_in;
  wire [3:0]txusrclk_in;
  wire vid_phy_axi4lite_aclk;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__10;
  wire xlnx_opt__11;
  wire xlnx_opt__12;
  wire xlnx_opt__13;
  wire xlnx_opt__14;
  wire xlnx_opt__15;
  wire xlnx_opt__2;
  wire xlnx_opt__3;
  wire xlnx_opt__4;
  wire xlnx_opt__5;
  wire xlnx_opt__6;
  wire xlnx_opt__7;
  wire xlnx_opt__8;
  wire xlnx_opt__9;

  assign \^lopt_2  = lopt_4;
  assign lopt_10 = xlnx_opt__7;
  assign lopt_11 = xlnx_opt__8;
  assign lopt_12 = xlnx_opt__9;
  assign lopt_13 = xlnx_opt__10;
  assign lopt_14 = xlnx_opt__11;
  assign lopt_15 = xlnx_opt__12;
  assign lopt_16 = xlnx_opt__13;
  assign lopt_17 = xlnx_opt__14;
  assign lopt_18 = xlnx_opt__15;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_5 = xlnx_opt__2;
  assign lopt_6 = xlnx_opt__3;
  assign lopt_7 = xlnx_opt__4;
  assign lopt_8 = xlnx_opt__5;
  assign lopt_9 = xlnx_opt__6;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out[0]),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(lopt),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out[0]),
        .CLR(\^lopt_2 ),
        .CLRSYNC(xlnx_opt__3));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_2
       (.CE(cplllocken_in[3]),
        .CESYNC(xlnx_opt__4),
        .CLK(rxoutclk_out[1]),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__5));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_3
       (.CE(cplllocken_in[3]),
        .CESYNC(xlnx_opt__6),
        .CLK(txoutclk_out[1]),
        .CLR(\^lopt_2 ),
        .CLRSYNC(xlnx_opt__7));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_4
       (.CE(cplllocken_in[3]),
        .CESYNC(xlnx_opt__8),
        .CLK(rxoutclk_out[2]),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__9));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_5
       (.CE(cplllocken_in[3]),
        .CESYNC(xlnx_opt__10),
        .CLK(txoutclk_out[2]),
        .CLR(\^lopt_2 ),
        .CLRSYNC(xlnx_opt__11));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_6
       (.CE(cplllocken_in[3]),
        .CESYNC(xlnx_opt__12),
        .CLK(rxoutclk_out[3]),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__13));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_7
       (.CE(cplllocken_in[3]),
        .CESYNC(xlnx_opt__14),
        .CLK(txoutclk_out[3]),
        .CLR(\^lopt_2 ),
        .CLRSYNC(xlnx_opt__15));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTHE4_CHANNEL_GTPOWERGOOD[0]),
        .O(vid_phy_axi4lite_aclk));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTHE4_CHANNEL_GTPOWERGOOD[1]),
        .O(drpclk));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTHE4_CHANNEL_GTPOWERGOOD[2]),
        .O(drpclk_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTHE4_CHANNEL_GTPOWERGOOD[3]),
        .O(drpclk_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h443C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0080),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0100000000),
    .CLK_COR_SEQ_1_3(10'b0100000000),
    .CLK_COR_SEQ_1_4(10'b0100000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h0FFA),
    .CPLL_CFG1(16'h0021),
    .CPLL_CFG2(16'h0202),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0225),
    .RXCDR_CFG2_GEN2(10'h225),
    .RXCDR_CFG2_GEN3(16'h0225),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(4),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h0200),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b1),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(1),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0100),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b0110),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(8),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h0000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0201),
    .TX_PI_BIASSET(2),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out[0]),
        .BUFGTCEMASK(bufgtcemask_out[2:0]),
        .BUFGTDIV(bufgtdiv_out[8:0]),
        .BUFGTRESET(bufgtreset_out[0]),
        .BUFGTRSTMASK(bufgtrstmask_out[2:0]),
        .CDRSTEPDIR(cdrstepdir_in[0]),
        .CDRSTEPSQ(cdrstepsq_in[0]),
        .CDRSTEPSX(cdrstepsx_in[0]),
        .CFGRESET(cfgreset_in[0]),
        .CLKRSVD0(clkrsvd0_in[0]),
        .CLKRSVD1(clkrsvd1_in[0]),
        .CPLLFBCLKLOST(cpllfbclklost_out[0]),
        .CPLLFREQLOCK(cpllfreqlock_in[0]),
        .CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK[0]),
        .CPLLLOCKDETCLK(cplllockdetclk_in[0]),
        .CPLLLOCKEN(cplllocken_in[0]),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD[0]),
        .CPLLREFCLKLOST(cpllrefclklost_out[0]),
        .CPLLREFCLKSEL(cpllrefclksel_in[2:0]),
        .CPLLRESET(GTHE4_CHANNEL_CPLLRESET[0]),
        .DMONFIFORESET(dmonfiforeset_in[0]),
        .DMONITORCLK(dmonitorclk_in[0]),
        .DMONITOROUT(dmonitorout_out[15:0]),
        .DMONITOROUTCLK(dmonitoroutclk_out[0]),
        .DRPADDR(GTHE4_CHANNEL_DRPADDR[9:0]),
        .DRPCLK(drpclk_in[0]),
        .DRPDI(GTHE4_CHANNEL_DRPDI[15:0]),
        .DRPDO(GTHE4_CHANNEL_DRPDO[15:0]),
        .DRPEN(GTHE4_CHANNEL_DRPEN[0]),
        .DRPRDY(GTHE4_CHANNEL_DRPRDY[0]),
        .DRPRST(drprst_in[0]),
        .DRPWE(GTHE4_CHANNEL_DRPWE[0]),
        .EYESCANDATAERROR(eyescandataerror_out[0]),
        .EYESCANRESET(eyescanreset_in[0]),
        .EYESCANTRIGGER(eyescantrigger_in[0]),
        .FREQOS(freqos_in[0]),
        .GTGREFCLK(gtgrefclk_in[0]),
        .GTHRXN(gthrxn_in[0]),
        .GTHRXP(gthrxp_in[0]),
        .GTHTXN(gthtxn_out[0]),
        .GTHTXP(gthtxp_out[0]),
        .GTNORTHREFCLK0(gtnorthrefclk0_in[0]),
        .GTNORTHREFCLK1(gtnorthrefclk1_in[0]),
        .GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(gtrefclk0_in[0]),
        .GTREFCLK1(gtrefclk1_in[0]),
        .GTREFCLKMONITOR(gtrefclkmonitor_out[0]),
        .GTRSVD(gtrsvd_in[15:0]),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET[0]),
        .GTRXRESETSEL(gtrxresetsel_in[0]),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in[0]),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in[0]),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(gttxresetsel_in[0]),
        .INCPCTRL(incpctrl_in[0]),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in[0]),
        .PCIERATEGEN3(pcierategen3_out[0]),
        .PCIERATEIDLE(pcierateidle_out[0]),
        .PCIERATEQPLLPD(pcierateqpllpd_out[1:0]),
        .PCIERATEQPLLRESET(pcierateqpllreset_out[1:0]),
        .PCIERSTIDLE(pcierstidle_in[0]),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in[0]),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[0]),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out[0]),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out[0]),
        .PCIEUSERRATEDONE(pcieuserratedone_in[0]),
        .PCIEUSERRATESTART(pcieuserratestart_out[0]),
        .PCSRSVDIN(pcsrsvdin_in[15:0]),
        .PCSRSVDOUT(pcsrsvdout_out[15:0]),
        .PHYSTATUS(phystatus_out[0]),
        .PINRSRVDAS(pinrsrvdas_out[15:0]),
        .POWERPRESENT(powerpresent_out[0]),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(qpll0freqlock_in[0]),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(qpll1freqlock_in[0]),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(resetexception_out[0]),
        .RESETOVRD(resetovrd_in[0]),
        .RX8B10BEN(rx8b10ben_in[0]),
        .RXAFECFOKEN(rxafecfoken_in[0]),
        .RXBUFRESET(rxbufreset_in[0]),
        .RXBUFSTATUS(rxbufstatus_out[2:0]),
        .RXBYTEISALIGNED(rxbyteisaligned_out[0]),
        .RXBYTEREALIGN(rxbyterealign_out[0]),
        .RXCDRFREQRESET(rxcdrfreqreset_in[0]),
        .RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD[0]),
        .RXCDRLOCK(rxcdrlock_out[0]),
        .RXCDROVRDEN(rxcdrovrden_in[0]),
        .RXCDRPHDONE(rxcdrphdone_out[0]),
        .RXCDRRESET(rxcdrreset_in[0]),
        .RXCHANBONDSEQ(rxchanbondseq_out[0]),
        .RXCHANISALIGNED(rxchanisaligned_out[0]),
        .RXCHANREALIGN(rxchanrealign_out[0]),
        .RXCHBONDEN(rxchbonden_in[0]),
        .RXCHBONDI(rxchbondi_in[4:0]),
        .RXCHBONDLEVEL(rxchbondlevel_in[2:0]),
        .RXCHBONDMASTER(rxchbondmaster_in[0]),
        .RXCHBONDO(rxchbondo_out[4:0]),
        .RXCHBONDSLAVE(rxchbondslave_in[0]),
        .RXCKCALDONE(rxckcaldone_out[0]),
        .RXCKCALRESET(rxckcalreset_in[0]),
        .RXCKCALSTART(rxckcalstart_in[6:0]),
        .RXCLKCORCNT(rxclkcorcnt_out[1:0]),
        .RXCOMINITDET(rxcominitdet_out[0]),
        .RXCOMMADET(rxcommadet_out[0]),
        .RXCOMMADETEN(rxcommadeten_in[0]),
        .RXCOMSASDET(rxcomsasdet_out[0]),
        .RXCOMWAKEDET(rxcomwakedet_out[0]),
        .RXCTRL0(rxctrl0_out[15:0]),
        .RXCTRL1(rxctrl1_out[15:0]),
        .RXCTRL2(rxctrl2_out[7:0]),
        .RXCTRL3(rxctrl3_out[7:0]),
        .RXDATA(rxdata_out[127:0]),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out[7:0]),
        .RXDATAVALID(rxdatavalid_out[1:0]),
        .RXDFEAGCCTRL(rxdfeagcctrl_in[1:0]),
        .RXDFEAGCHOLD(rxdfeagchold_in[0]),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in[0]),
        .RXDFECFOKFCNUM(rxdfecfokfcnum_in[3:0]),
        .RXDFECFOKFEN(rxdfecfokfen_in[0]),
        .RXDFECFOKFPULSE(rxdfecfokfpulse_in[0]),
        .RXDFECFOKHOLD(rxdfecfokhold_in[0]),
        .RXDFECFOKOVREN(rxdfecfokovren_in[0]),
        .RXDFEKHHOLD(rxdfekhhold_in[0]),
        .RXDFEKHOVRDEN(rxdfekhovrden_in[0]),
        .RXDFELFHOLD(rxdfelfhold_in[0]),
        .RXDFELFOVRDEN(rxdfelfovrden_in[0]),
        .RXDFELPMRESET(rxdfelpmreset_in[0]),
        .RXDFETAP10HOLD(rxdfetap10hold_in[0]),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in[0]),
        .RXDFETAP11HOLD(rxdfetap11hold_in[0]),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in[0]),
        .RXDFETAP12HOLD(rxdfetap12hold_in[0]),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in[0]),
        .RXDFETAP13HOLD(rxdfetap13hold_in[0]),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in[0]),
        .RXDFETAP14HOLD(rxdfetap14hold_in[0]),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in[0]),
        .RXDFETAP15HOLD(rxdfetap15hold_in[0]),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in[0]),
        .RXDFETAP2HOLD(rxdfetap2hold_in[0]),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in[0]),
        .RXDFETAP3HOLD(rxdfetap3hold_in[0]),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in[0]),
        .RXDFETAP4HOLD(rxdfetap4hold_in[0]),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in[0]),
        .RXDFETAP5HOLD(rxdfetap5hold_in[0]),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in[0]),
        .RXDFETAP6HOLD(rxdfetap6hold_in[0]),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in[0]),
        .RXDFETAP7HOLD(rxdfetap7hold_in[0]),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in[0]),
        .RXDFETAP8HOLD(rxdfetap8hold_in[0]),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in[0]),
        .RXDFETAP9HOLD(rxdfetap9hold_in[0]),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in[0]),
        .RXDFEUTHOLD(rxdfeuthold_in[0]),
        .RXDFEUTOVRDEN(rxdfeutovrden_in[0]),
        .RXDFEVPHOLD(rxdfevphold_in[0]),
        .RXDFEVPOVRDEN(rxdfevpovrden_in[0]),
        .RXDFEXYDEN(rxdfexyden_in[0]),
        .RXDLYBYPASS(rxdlybypass_in[0]),
        .RXDLYEN(rxdlyen_in[0]),
        .RXDLYOVRDEN(rxdlyovrden_in[0]),
        .RXDLYSRESET(rxdlysreset_in[0]),
        .RXDLYSRESETDONE(rxdlysresetdone_out[0]),
        .RXELECIDLE(rxelecidle_out[0]),
        .RXELECIDLEMODE(rxelecidlemode_in[1:0]),
        .RXEQTRAINING(rxeqtraining_in[0]),
        .RXGEARBOXSLIP(rxgearboxslip_in[0]),
        .RXHEADER(rxheader_out[5:0]),
        .RXHEADERVALID(rxheadervalid_out[1:0]),
        .RXLATCLK(rxlatclk_in[0]),
        .RXLFPSTRESETDET(rxlfpstresetdet_out[0]),
        .RXLFPSU2LPEXITDET(rxlfpsu2lpexitdet_out[0]),
        .RXLFPSU3WAKEDET(rxlfpsu3wakedet_out[0]),
        .RXLPMEN(rxlpmen_in[0]),
        .RXLPMGCHOLD(rxlpmgchold_in[0]),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in[0]),
        .RXLPMHFHOLD(rxlpmhfhold_in[0]),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[0]),
        .RXLPMLFHOLD(rxlpmlfhold_in[0]),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[0]),
        .RXLPMOSHOLD(rxlpmoshold_in[0]),
        .RXLPMOSOVRDEN(rxlpmosovrden_in[0]),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in[0]),
        .RXMONITOROUT(rxmonitorout_out[7:0]),
        .RXMONITORSEL(rxmonitorsel_in[1:0]),
        .RXOOBRESET(rxoobreset_in[0]),
        .RXOSCALRESET(rxoscalreset_in[0]),
        .RXOSHOLD(rxoshold_in[0]),
        .RXOSINTDONE(rxosintdone_out[0]),
        .RXOSINTSTARTED(rxosintstarted_out[0]),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out[0]),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out[0]),
        .RXOSOVRDEN(rxosovrden_in[0]),
        .RXOUTCLK(rxoutclk_out[0]),
        .RXOUTCLKFABRIC(rxoutclkfabric_out[0]),
        .RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS[0]),
        .RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL[2:0]),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in[0]),
        .RXPCSRESET(rxpcsreset_in[0]),
        .RXPD(GTHE4_CHANNEL_RXPD[1:0]),
        .RXPHALIGN(rxphalign_in[0]),
        .RXPHALIGNDONE(rxphaligndone_out[0]),
        .RXPHALIGNEN(rxphalignen_in[0]),
        .RXPHALIGNERR(rxphalignerr_out[0]),
        .RXPHDLYPD(rxphdlypd_in[0]),
        .RXPHDLYRESET(rxphdlyreset_in[0]),
        .RXPHOVRDEN(rxphovrden_in[0]),
        .RXPLLCLKSEL(rxpllclksel_in[1:0]),
        .RXPMARESET(GTHE4_CHANNEL_RXPMARESET[0]),
        .RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE[0]),
        .RXPOLARITY(rxpolarity_in[0]),
        .RXPRBSCNTRESET(rxprbscntreset_in[0]),
        .RXPRBSERR(rxprbserr_out[0]),
        .RXPRBSLOCKED(rxprbslocked_out[0]),
        .RXPRBSSEL(rxprbssel_in[3:0]),
        .RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE[0]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET[0]),
        .RXQPIEN(rxqpien_in[0]),
        .RXQPISENN(rxqpisenn_out[0]),
        .RXQPISENP(rxqpisenp_out[0]),
        .RXRATE(GTHE4_CHANNEL_RXRATE[2:0]),
        .RXRATEDONE(rxratedone_out[0]),
        .RXRATEMODE(GTHE4_CHANNEL_RXRATEMODE[0]),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(rxresetdone_out[0]),
        .RXSLIDE(rxslide_in[0]),
        .RXSLIDERDY(rxsliderdy_out[0]),
        .RXSLIPDONE(rxslipdone_out[0]),
        .RXSLIPOUTCLK(rxslipoutclk_in[0]),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out[0]),
        .RXSLIPPMA(rxslippma_in[0]),
        .RXSLIPPMARDY(rxslippmardy_out[0]),
        .RXSTARTOFSEQ(rxstartofseq_out[1:0]),
        .RXSTATUS(rxstatus_out[2:0]),
        .RXSYNCALLIN(rxsyncallin_in[0]),
        .RXSYNCDONE(rxsyncdone_out[0]),
        .RXSYNCIN(rxsyncin_in[0]),
        .RXSYNCMODE(rxsyncmode_in[0]),
        .RXSYNCOUT(rxsyncout_out[0]),
        .RXSYSCLKSEL(rxsysclksel_in[1:0]),
        .RXTERMINATION(rxtermination_in[0]),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in[0]),
        .RXUSRCLK2(rxusrclk2_in[0]),
        .RXVALID(rxvalid_out[0]),
        .SIGVALIDCLK(sigvalidclk_in[0]),
        .TSTIN(tstin_in[19:0]),
        .TX8B10BBYPASS(tx8b10bbypass_in[7:0]),
        .TX8B10BEN(tx8b10ben_in[0]),
        .TXBUFSTATUS(txbufstatus_out[1:0]),
        .TXCOMFINISH(txcomfinish_out[0]),
        .TXCOMINIT(txcominit_in[0]),
        .TXCOMSAS(txcomsas_in[0]),
        .TXCOMWAKE(txcomwake_in[0]),
        .TXCTRL0(txctrl0_in[15:0]),
        .TXCTRL1(txctrl1_in[15:0]),
        .TXCTRL2(txctrl2_in[7:0]),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[31:0]}),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in[7:0]),
        .TXDCCDONE(txdccdone_out[0]),
        .TXDCCFORCESTART(txdccforcestart_in[0]),
        .TXDCCRESET(txdccreset_in[0]),
        .TXDEEMPH(txdeemph_in[1:0]),
        .TXDETECTRX(txdetectrx_in[0]),
        .TXDIFFCTRL(txdiffctrl_in[4:0]),
        .TXDLYBYPASS(txdlybypass_in[0]),
        .TXDLYEN(txdlyen_in[0]),
        .TXDLYHOLD(txdlyhold_in[0]),
        .TXDLYOVRDEN(txdlyovrden_in[0]),
        .TXDLYSRESET(txdlysreset_in[0]),
        .TXDLYSRESETDONE(txdlysresetdone_out[0]),
        .TXDLYUPDOWN(txdlyupdown_in[0]),
        .TXELECIDLE(txelecidle_in[0]),
        .TXHEADER(txheader_in[5:0]),
        .TXINHIBIT(txinhibit_in[0]),
        .TXLATCLK(txlatclk_in[0]),
        .TXLFPSTRESET(txlfpstreset_in[0]),
        .TXLFPSU2LPEXIT(txlfpsu2lpexit_in[0]),
        .TXLFPSU3WAKE(txlfpsu3wake_in[0]),
        .TXMAINCURSOR(txmaincursor_in[6:0]),
        .TXMARGIN(txmargin_in[2:0]),
        .TXMUXDCDEXHOLD(txmuxdcdexhold_in[0]),
        .TXMUXDCDORWREN(txmuxdcdorwren_in[0]),
        .TXONESZEROS(txoneszeros_in[0]),
        .TXOUTCLK(txoutclk_out[0]),
        .TXOUTCLKFABRIC(txoutclkfabric_out[0]),
        .TXOUTCLKPCS(txoutclkpcs_out[0]),
        .TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL[2:0]),
        .TXPCSRESET(txpcsreset_in[0]),
        .TXPD(txpd_in[1:0]),
        .TXPDELECIDLEMODE(txpdelecidlemode_in[0]),
        .TXPHALIGN(txphalign_in[0]),
        .TXPHALIGNDONE(txphaligndone_out[0]),
        .TXPHALIGNEN(txphalignen_in[0]),
        .TXPHDLYPD(txphdlypd_in[0]),
        .TXPHDLYRESET(txphdlyreset_in[0]),
        .TXPHDLYTSTCLK(txphdlytstclk_in[0]),
        .TXPHINIT(txphinit_in[0]),
        .TXPHINITDONE(txphinitdone_out[0]),
        .TXPHOVRDEN(txphovrden_in[0]),
        .TXPIPPMEN(txpippmen_in[0]),
        .TXPIPPMOVRDEN(txpippmovrden_in[0]),
        .TXPIPPMPD(txpippmpd_in[0]),
        .TXPIPPMSEL(txpippmsel_in[0]),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in[4:0]),
        .TXPISOPD(txpisopd_in[0]),
        .TXPLLCLKSEL(txpllclksel_in[1:0]),
        .TXPMARESET(txpmareset_in[0]),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(txpolarity_in[0]),
        .TXPOSTCURSOR(txpostcursor_in[4:0]),
        .TXPRBSFORCEERR(txprbsforceerr_in[0]),
        .TXPRBSSEL(txprbssel_in[3:0]),
        .TXPRECURSOR(txprecursor_in[4:0]),
        .TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE[0]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET[0]),
        .TXQPIBIASEN(txqpibiasen_in[0]),
        .TXQPISENN(txqpisenn_out[0]),
        .TXQPISENP(txqpisenp_out[0]),
        .TXQPIWEAKPUP(txqpiweakpup_in[0]),
        .TXRATE(txrate_in[2:0]),
        .TXRATEDONE(txratedone_out[0]),
        .TXRATEMODE(txratemode_in[0]),
        .TXRESETDONE(txresetdone_out[0]),
        .TXSEQUENCE(txsequence_in[6:0]),
        .TXSWING(txswing_in[0]),
        .TXSYNCALLIN(txsyncallin_in[0]),
        .TXSYNCDONE(txsyncdone_out[0]),
        .TXSYNCIN(txsyncin_in[0]),
        .TXSYNCMODE(txsyncmode_in[0]),
        .TXSYNCOUT(txsyncout_out[0]),
        .TXSYSCLKSEL(txsysclksel_in[1:0]),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in[0]),
        .TXUSRCLK2(txusrclk2_in[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h443C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0080),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0100000000),
    .CLK_COR_SEQ_1_3(10'b0100000000),
    .CLK_COR_SEQ_1_4(10'b0100000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h0FFA),
    .CPLL_CFG1(16'h0021),
    .CPLL_CFG2(16'h0202),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0225),
    .RXCDR_CFG2_GEN2(10'h225),
    .RXCDR_CFG2_GEN3(16'h0225),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(4),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h0200),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b1),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(1),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0100),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b0110),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(8),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h0000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0201),
    .TX_PI_BIASSET(2),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out[1]),
        .BUFGTCEMASK(bufgtcemask_out[5:3]),
        .BUFGTDIV(bufgtdiv_out[17:9]),
        .BUFGTRESET(bufgtreset_out[1]),
        .BUFGTRSTMASK(bufgtrstmask_out[5:3]),
        .CDRSTEPDIR(cdrstepdir_in[1]),
        .CDRSTEPSQ(cdrstepsq_in[1]),
        .CDRSTEPSX(cdrstepsx_in[1]),
        .CFGRESET(cfgreset_in[1]),
        .CLKRSVD0(clkrsvd0_in[1]),
        .CLKRSVD1(clkrsvd1_in[1]),
        .CPLLFBCLKLOST(cpllfbclklost_out[1]),
        .CPLLFREQLOCK(cpllfreqlock_in[1]),
        .CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK[1]),
        .CPLLLOCKDETCLK(cplllockdetclk_in[1]),
        .CPLLLOCKEN(cplllocken_in[1]),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD[1]),
        .CPLLREFCLKLOST(cpllrefclklost_out[1]),
        .CPLLREFCLKSEL(cpllrefclksel_in[5:3]),
        .CPLLRESET(GTHE4_CHANNEL_CPLLRESET[1]),
        .DMONFIFORESET(dmonfiforeset_in[1]),
        .DMONITORCLK(dmonitorclk_in[1]),
        .DMONITOROUT(dmonitorout_out[31:16]),
        .DMONITOROUTCLK(dmonitoroutclk_out[1]),
        .DRPADDR(GTHE4_CHANNEL_DRPADDR[19:10]),
        .DRPCLK(drpclk_in[1]),
        .DRPDI(GTHE4_CHANNEL_DRPDI[31:16]),
        .DRPDO(GTHE4_CHANNEL_DRPDO[31:16]),
        .DRPEN(GTHE4_CHANNEL_DRPEN[1]),
        .DRPRDY(GTHE4_CHANNEL_DRPRDY[1]),
        .DRPRST(drprst_in[1]),
        .DRPWE(GTHE4_CHANNEL_DRPWE[1]),
        .EYESCANDATAERROR(eyescandataerror_out[1]),
        .EYESCANRESET(eyescanreset_in[1]),
        .EYESCANTRIGGER(eyescantrigger_in[1]),
        .FREQOS(freqos_in[1]),
        .GTGREFCLK(gtgrefclk_in[1]),
        .GTHRXN(gthrxn_in[1]),
        .GTHRXP(gthrxp_in[1]),
        .GTHTXN(gthtxn_out[1]),
        .GTHTXP(gthtxp_out[1]),
        .GTNORTHREFCLK0(gtnorthrefclk0_in[1]),
        .GTNORTHREFCLK1(gtnorthrefclk1_in[1]),
        .GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(gtrefclk0_in[1]),
        .GTREFCLK1(gtrefclk1_in[1]),
        .GTREFCLKMONITOR(gtrefclkmonitor_out[1]),
        .GTRSVD(gtrsvd_in[31:16]),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET[1]),
        .GTRXRESETSEL(gtrxresetsel_in[1]),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in[1]),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in[1]),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(gttxresetsel_in[1]),
        .INCPCTRL(incpctrl_in[1]),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in[1]),
        .PCIERATEGEN3(pcierategen3_out[1]),
        .PCIERATEIDLE(pcierateidle_out[1]),
        .PCIERATEQPLLPD(pcierateqpllpd_out[3:2]),
        .PCIERATEQPLLRESET(pcierateqpllreset_out[3:2]),
        .PCIERSTIDLE(pcierstidle_in[1]),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in[1]),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[1]),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out[1]),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out[1]),
        .PCIEUSERRATEDONE(pcieuserratedone_in[1]),
        .PCIEUSERRATESTART(pcieuserratestart_out[1]),
        .PCSRSVDIN(pcsrsvdin_in[31:16]),
        .PCSRSVDOUT(pcsrsvdout_out[31:16]),
        .PHYSTATUS(phystatus_out[1]),
        .PINRSRVDAS(pinrsrvdas_out[31:16]),
        .POWERPRESENT(powerpresent_out[1]),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(qpll0freqlock_in[1]),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(qpll1freqlock_in[1]),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(resetexception_out[1]),
        .RESETOVRD(resetovrd_in[1]),
        .RX8B10BEN(rx8b10ben_in[1]),
        .RXAFECFOKEN(rxafecfoken_in[1]),
        .RXBUFRESET(rxbufreset_in[1]),
        .RXBUFSTATUS(rxbufstatus_out[5:3]),
        .RXBYTEISALIGNED(rxbyteisaligned_out[1]),
        .RXBYTEREALIGN(rxbyterealign_out[1]),
        .RXCDRFREQRESET(rxcdrfreqreset_in[1]),
        .RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD[1]),
        .RXCDRLOCK(rxcdrlock_out[1]),
        .RXCDROVRDEN(rxcdrovrden_in[1]),
        .RXCDRPHDONE(rxcdrphdone_out[1]),
        .RXCDRRESET(rxcdrreset_in[1]),
        .RXCHANBONDSEQ(rxchanbondseq_out[1]),
        .RXCHANISALIGNED(rxchanisaligned_out[1]),
        .RXCHANREALIGN(rxchanrealign_out[1]),
        .RXCHBONDEN(rxchbonden_in[1]),
        .RXCHBONDI(rxchbondi_in[9:5]),
        .RXCHBONDLEVEL(rxchbondlevel_in[5:3]),
        .RXCHBONDMASTER(rxchbondmaster_in[1]),
        .RXCHBONDO(rxchbondo_out[9:5]),
        .RXCHBONDSLAVE(rxchbondslave_in[1]),
        .RXCKCALDONE(rxckcaldone_out[1]),
        .RXCKCALRESET(rxckcalreset_in[1]),
        .RXCKCALSTART(rxckcalstart_in[13:7]),
        .RXCLKCORCNT(rxclkcorcnt_out[3:2]),
        .RXCOMINITDET(rxcominitdet_out[1]),
        .RXCOMMADET(rxcommadet_out[1]),
        .RXCOMMADETEN(rxcommadeten_in[1]),
        .RXCOMSASDET(rxcomsasdet_out[1]),
        .RXCOMWAKEDET(rxcomwakedet_out[1]),
        .RXCTRL0(rxctrl0_out[31:16]),
        .RXCTRL1(rxctrl1_out[31:16]),
        .RXCTRL2(rxctrl2_out[15:8]),
        .RXCTRL3(rxctrl3_out[15:8]),
        .RXDATA(rxdata_out[255:128]),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out[15:8]),
        .RXDATAVALID(rxdatavalid_out[3:2]),
        .RXDFEAGCCTRL(rxdfeagcctrl_in[3:2]),
        .RXDFEAGCHOLD(rxdfeagchold_in[1]),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in[1]),
        .RXDFECFOKFCNUM(rxdfecfokfcnum_in[7:4]),
        .RXDFECFOKFEN(rxdfecfokfen_in[1]),
        .RXDFECFOKFPULSE(rxdfecfokfpulse_in[1]),
        .RXDFECFOKHOLD(rxdfecfokhold_in[1]),
        .RXDFECFOKOVREN(rxdfecfokovren_in[1]),
        .RXDFEKHHOLD(rxdfekhhold_in[1]),
        .RXDFEKHOVRDEN(rxdfekhovrden_in[1]),
        .RXDFELFHOLD(rxdfelfhold_in[1]),
        .RXDFELFOVRDEN(rxdfelfovrden_in[1]),
        .RXDFELPMRESET(rxdfelpmreset_in[1]),
        .RXDFETAP10HOLD(rxdfetap10hold_in[1]),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in[1]),
        .RXDFETAP11HOLD(rxdfetap11hold_in[1]),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in[1]),
        .RXDFETAP12HOLD(rxdfetap12hold_in[1]),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in[1]),
        .RXDFETAP13HOLD(rxdfetap13hold_in[1]),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in[1]),
        .RXDFETAP14HOLD(rxdfetap14hold_in[1]),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in[1]),
        .RXDFETAP15HOLD(rxdfetap15hold_in[1]),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in[1]),
        .RXDFETAP2HOLD(rxdfetap2hold_in[1]),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in[1]),
        .RXDFETAP3HOLD(rxdfetap3hold_in[1]),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in[1]),
        .RXDFETAP4HOLD(rxdfetap4hold_in[1]),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in[1]),
        .RXDFETAP5HOLD(rxdfetap5hold_in[1]),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in[1]),
        .RXDFETAP6HOLD(rxdfetap6hold_in[1]),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in[1]),
        .RXDFETAP7HOLD(rxdfetap7hold_in[1]),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in[1]),
        .RXDFETAP8HOLD(rxdfetap8hold_in[1]),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in[1]),
        .RXDFETAP9HOLD(rxdfetap9hold_in[1]),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in[1]),
        .RXDFEUTHOLD(rxdfeuthold_in[1]),
        .RXDFEUTOVRDEN(rxdfeutovrden_in[1]),
        .RXDFEVPHOLD(rxdfevphold_in[1]),
        .RXDFEVPOVRDEN(rxdfevpovrden_in[1]),
        .RXDFEXYDEN(rxdfexyden_in[1]),
        .RXDLYBYPASS(rxdlybypass_in[1]),
        .RXDLYEN(rxdlyen_in[1]),
        .RXDLYOVRDEN(rxdlyovrden_in[1]),
        .RXDLYSRESET(rxdlysreset_in[1]),
        .RXDLYSRESETDONE(rxdlysresetdone_out[1]),
        .RXELECIDLE(rxelecidle_out[1]),
        .RXELECIDLEMODE(rxelecidlemode_in[3:2]),
        .RXEQTRAINING(rxeqtraining_in[1]),
        .RXGEARBOXSLIP(rxgearboxslip_in[1]),
        .RXHEADER(rxheader_out[11:6]),
        .RXHEADERVALID(rxheadervalid_out[3:2]),
        .RXLATCLK(rxlatclk_in[1]),
        .RXLFPSTRESETDET(rxlfpstresetdet_out[1]),
        .RXLFPSU2LPEXITDET(rxlfpsu2lpexitdet_out[1]),
        .RXLFPSU3WAKEDET(rxlfpsu3wakedet_out[1]),
        .RXLPMEN(rxlpmen_in[1]),
        .RXLPMGCHOLD(rxlpmgchold_in[1]),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in[1]),
        .RXLPMHFHOLD(rxlpmhfhold_in[1]),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[1]),
        .RXLPMLFHOLD(rxlpmlfhold_in[1]),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[1]),
        .RXLPMOSHOLD(rxlpmoshold_in[1]),
        .RXLPMOSOVRDEN(rxlpmosovrden_in[1]),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in[1]),
        .RXMONITOROUT(rxmonitorout_out[15:8]),
        .RXMONITORSEL(rxmonitorsel_in[3:2]),
        .RXOOBRESET(rxoobreset_in[1]),
        .RXOSCALRESET(rxoscalreset_in[1]),
        .RXOSHOLD(rxoshold_in[1]),
        .RXOSINTDONE(rxosintdone_out[1]),
        .RXOSINTSTARTED(rxosintstarted_out[1]),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out[1]),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out[1]),
        .RXOSOVRDEN(rxosovrden_in[1]),
        .RXOUTCLK(rxoutclk_out[1]),
        .RXOUTCLKFABRIC(rxoutclkfabric_out[1]),
        .RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS[1]),
        .RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL[5:3]),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in[1]),
        .RXPCSRESET(rxpcsreset_in[1]),
        .RXPD(GTHE4_CHANNEL_RXPD[3:2]),
        .RXPHALIGN(rxphalign_in[1]),
        .RXPHALIGNDONE(rxphaligndone_out[1]),
        .RXPHALIGNEN(rxphalignen_in[1]),
        .RXPHALIGNERR(rxphalignerr_out[1]),
        .RXPHDLYPD(rxphdlypd_in[1]),
        .RXPHDLYRESET(rxphdlyreset_in[1]),
        .RXPHOVRDEN(rxphovrden_in[1]),
        .RXPLLCLKSEL(rxpllclksel_in[3:2]),
        .RXPMARESET(GTHE4_CHANNEL_RXPMARESET[1]),
        .RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE[1]),
        .RXPOLARITY(rxpolarity_in[1]),
        .RXPRBSCNTRESET(rxprbscntreset_in[1]),
        .RXPRBSERR(rxprbserr_out[1]),
        .RXPRBSLOCKED(rxprbslocked_out[1]),
        .RXPRBSSEL(rxprbssel_in[7:4]),
        .RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE[1]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET[1]),
        .RXQPIEN(rxqpien_in[1]),
        .RXQPISENN(rxqpisenn_out[1]),
        .RXQPISENP(rxqpisenp_out[1]),
        .RXRATE(GTHE4_CHANNEL_RXRATE[5:3]),
        .RXRATEDONE(rxratedone_out[1]),
        .RXRATEMODE(GTHE4_CHANNEL_RXRATEMODE[1]),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(rxresetdone_out[1]),
        .RXSLIDE(rxslide_in[1]),
        .RXSLIDERDY(rxsliderdy_out[1]),
        .RXSLIPDONE(rxslipdone_out[1]),
        .RXSLIPOUTCLK(rxslipoutclk_in[1]),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out[1]),
        .RXSLIPPMA(rxslippma_in[1]),
        .RXSLIPPMARDY(rxslippmardy_out[1]),
        .RXSTARTOFSEQ(rxstartofseq_out[3:2]),
        .RXSTATUS(rxstatus_out[5:3]),
        .RXSYNCALLIN(rxsyncallin_in[1]),
        .RXSYNCDONE(rxsyncdone_out[1]),
        .RXSYNCIN(rxsyncin_in[1]),
        .RXSYNCMODE(rxsyncmode_in[1]),
        .RXSYNCOUT(rxsyncout_out[1]),
        .RXSYSCLKSEL(rxsysclksel_in[3:2]),
        .RXTERMINATION(rxtermination_in[1]),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in[1]),
        .RXUSRCLK2(rxusrclk2_in[1]),
        .RXVALID(rxvalid_out[1]),
        .SIGVALIDCLK(sigvalidclk_in[1]),
        .TSTIN(tstin_in[39:20]),
        .TX8B10BBYPASS(tx8b10bbypass_in[15:8]),
        .TX8B10BEN(tx8b10ben_in[1]),
        .TXBUFSTATUS(txbufstatus_out[3:2]),
        .TXCOMFINISH(txcomfinish_out[1]),
        .TXCOMINIT(txcominit_in[1]),
        .TXCOMSAS(txcomsas_in[1]),
        .TXCOMWAKE(txcomwake_in[1]),
        .TXCTRL0(txctrl0_in[31:16]),
        .TXCTRL1(txctrl1_in[31:16]),
        .TXCTRL2(txctrl2_in[15:8]),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[63:32]}),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in[15:8]),
        .TXDCCDONE(txdccdone_out[1]),
        .TXDCCFORCESTART(txdccforcestart_in[1]),
        .TXDCCRESET(txdccreset_in[1]),
        .TXDEEMPH(txdeemph_in[3:2]),
        .TXDETECTRX(txdetectrx_in[1]),
        .TXDIFFCTRL(txdiffctrl_in[9:5]),
        .TXDLYBYPASS(txdlybypass_in[1]),
        .TXDLYEN(txdlyen_in[1]),
        .TXDLYHOLD(txdlyhold_in[1]),
        .TXDLYOVRDEN(txdlyovrden_in[1]),
        .TXDLYSRESET(txdlysreset_in[1]),
        .TXDLYSRESETDONE(txdlysresetdone_out[1]),
        .TXDLYUPDOWN(txdlyupdown_in[1]),
        .TXELECIDLE(txelecidle_in[1]),
        .TXHEADER(txheader_in[11:6]),
        .TXINHIBIT(txinhibit_in[1]),
        .TXLATCLK(txlatclk_in[1]),
        .TXLFPSTRESET(txlfpstreset_in[1]),
        .TXLFPSU2LPEXIT(txlfpsu2lpexit_in[1]),
        .TXLFPSU3WAKE(txlfpsu3wake_in[1]),
        .TXMAINCURSOR(txmaincursor_in[13:7]),
        .TXMARGIN(txmargin_in[5:3]),
        .TXMUXDCDEXHOLD(txmuxdcdexhold_in[1]),
        .TXMUXDCDORWREN(txmuxdcdorwren_in[1]),
        .TXONESZEROS(txoneszeros_in[1]),
        .TXOUTCLK(txoutclk_out[1]),
        .TXOUTCLKFABRIC(txoutclkfabric_out[1]),
        .TXOUTCLKPCS(txoutclkpcs_out[1]),
        .TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL[5:3]),
        .TXPCSRESET(txpcsreset_in[1]),
        .TXPD(txpd_in[3:2]),
        .TXPDELECIDLEMODE(txpdelecidlemode_in[1]),
        .TXPHALIGN(txphalign_in[1]),
        .TXPHALIGNDONE(txphaligndone_out[1]),
        .TXPHALIGNEN(txphalignen_in[1]),
        .TXPHDLYPD(txphdlypd_in[1]),
        .TXPHDLYRESET(txphdlyreset_in[1]),
        .TXPHDLYTSTCLK(txphdlytstclk_in[1]),
        .TXPHINIT(txphinit_in[1]),
        .TXPHINITDONE(txphinitdone_out[1]),
        .TXPHOVRDEN(txphovrden_in[1]),
        .TXPIPPMEN(txpippmen_in[1]),
        .TXPIPPMOVRDEN(txpippmovrden_in[1]),
        .TXPIPPMPD(txpippmpd_in[1]),
        .TXPIPPMSEL(txpippmsel_in[1]),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in[9:5]),
        .TXPISOPD(txpisopd_in[1]),
        .TXPLLCLKSEL(txpllclksel_in[3:2]),
        .TXPMARESET(txpmareset_in[1]),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(txpolarity_in[1]),
        .TXPOSTCURSOR(txpostcursor_in[9:5]),
        .TXPRBSFORCEERR(txprbsforceerr_in[1]),
        .TXPRBSSEL(txprbssel_in[7:4]),
        .TXPRECURSOR(txprecursor_in[9:5]),
        .TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE[1]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET[1]),
        .TXQPIBIASEN(txqpibiasen_in[1]),
        .TXQPISENN(txqpisenn_out[1]),
        .TXQPISENP(txqpisenp_out[1]),
        .TXQPIWEAKPUP(txqpiweakpup_in[1]),
        .TXRATE(txrate_in[5:3]),
        .TXRATEDONE(txratedone_out[1]),
        .TXRATEMODE(txratemode_in[1]),
        .TXRESETDONE(txresetdone_out[1]),
        .TXSEQUENCE(txsequence_in[13:7]),
        .TXSWING(txswing_in[1]),
        .TXSYNCALLIN(txsyncallin_in[1]),
        .TXSYNCDONE(txsyncdone_out[1]),
        .TXSYNCIN(txsyncin_in[1]),
        .TXSYNCMODE(txsyncmode_in[1]),
        .TXSYNCOUT(txsyncout_out[1]),
        .TXSYSCLKSEL(txsysclksel_in[3:2]),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in[1]),
        .TXUSRCLK2(txusrclk2_in[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h443C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0080),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0100000000),
    .CLK_COR_SEQ_1_3(10'b0100000000),
    .CLK_COR_SEQ_1_4(10'b0100000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h0FFA),
    .CPLL_CFG1(16'h0021),
    .CPLL_CFG2(16'h0202),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0225),
    .RXCDR_CFG2_GEN2(10'h225),
    .RXCDR_CFG2_GEN3(16'h0225),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(4),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h0200),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b1),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(1),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0100),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b0110),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(8),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h0000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0201),
    .TX_PI_BIASSET(2),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out[2]),
        .BUFGTCEMASK(bufgtcemask_out[8:6]),
        .BUFGTDIV(bufgtdiv_out[26:18]),
        .BUFGTRESET(bufgtreset_out[2]),
        .BUFGTRSTMASK(bufgtrstmask_out[8:6]),
        .CDRSTEPDIR(cdrstepdir_in[2]),
        .CDRSTEPSQ(cdrstepsq_in[2]),
        .CDRSTEPSX(cdrstepsx_in[2]),
        .CFGRESET(cfgreset_in[2]),
        .CLKRSVD0(clkrsvd0_in[2]),
        .CLKRSVD1(clkrsvd1_in[2]),
        .CPLLFBCLKLOST(cpllfbclklost_out[2]),
        .CPLLFREQLOCK(cpllfreqlock_in[2]),
        .CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK[2]),
        .CPLLLOCKDETCLK(cplllockdetclk_in[2]),
        .CPLLLOCKEN(cplllocken_in[2]),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD[2]),
        .CPLLREFCLKLOST(cpllrefclklost_out[2]),
        .CPLLREFCLKSEL(cpllrefclksel_in[8:6]),
        .CPLLRESET(GTHE4_CHANNEL_CPLLRESET[2]),
        .DMONFIFORESET(dmonfiforeset_in[2]),
        .DMONITORCLK(dmonitorclk_in[2]),
        .DMONITOROUT(dmonitorout_out[47:32]),
        .DMONITOROUTCLK(dmonitoroutclk_out[2]),
        .DRPADDR(GTHE4_CHANNEL_DRPADDR[29:20]),
        .DRPCLK(drpclk_in[2]),
        .DRPDI(GTHE4_CHANNEL_DRPDI[47:32]),
        .DRPDO(GTHE4_CHANNEL_DRPDO[47:32]),
        .DRPEN(GTHE4_CHANNEL_DRPEN[2]),
        .DRPRDY(GTHE4_CHANNEL_DRPRDY[2]),
        .DRPRST(drprst_in[2]),
        .DRPWE(GTHE4_CHANNEL_DRPWE[2]),
        .EYESCANDATAERROR(eyescandataerror_out[2]),
        .EYESCANRESET(eyescanreset_in[2]),
        .EYESCANTRIGGER(eyescantrigger_in[2]),
        .FREQOS(freqos_in[2]),
        .GTGREFCLK(gtgrefclk_in[2]),
        .GTHRXN(gthrxn_in[2]),
        .GTHRXP(gthrxp_in[2]),
        .GTHTXN(gthtxn_out[2]),
        .GTHTXP(gthtxp_out[2]),
        .GTNORTHREFCLK0(gtnorthrefclk0_in[2]),
        .GTNORTHREFCLK1(gtnorthrefclk1_in[2]),
        .GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(gtrefclk0_in[2]),
        .GTREFCLK1(gtrefclk1_in[2]),
        .GTREFCLKMONITOR(gtrefclkmonitor_out[2]),
        .GTRSVD(gtrsvd_in[47:32]),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET[2]),
        .GTRXRESETSEL(gtrxresetsel_in[2]),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in[2]),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in[2]),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(gttxresetsel_in[2]),
        .INCPCTRL(incpctrl_in[2]),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in[2]),
        .PCIERATEGEN3(pcierategen3_out[2]),
        .PCIERATEIDLE(pcierateidle_out[2]),
        .PCIERATEQPLLPD(pcierateqpllpd_out[5:4]),
        .PCIERATEQPLLRESET(pcierateqpllreset_out[5:4]),
        .PCIERSTIDLE(pcierstidle_in[2]),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in[2]),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[2]),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out[2]),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out[2]),
        .PCIEUSERRATEDONE(pcieuserratedone_in[2]),
        .PCIEUSERRATESTART(pcieuserratestart_out[2]),
        .PCSRSVDIN(pcsrsvdin_in[47:32]),
        .PCSRSVDOUT(pcsrsvdout_out[47:32]),
        .PHYSTATUS(phystatus_out[2]),
        .PINRSRVDAS(pinrsrvdas_out[47:32]),
        .POWERPRESENT(powerpresent_out[2]),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(qpll0freqlock_in[2]),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(qpll1freqlock_in[2]),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(resetexception_out[2]),
        .RESETOVRD(resetovrd_in[2]),
        .RX8B10BEN(rx8b10ben_in[2]),
        .RXAFECFOKEN(rxafecfoken_in[2]),
        .RXBUFRESET(rxbufreset_in[2]),
        .RXBUFSTATUS(rxbufstatus_out[8:6]),
        .RXBYTEISALIGNED(rxbyteisaligned_out[2]),
        .RXBYTEREALIGN(rxbyterealign_out[2]),
        .RXCDRFREQRESET(rxcdrfreqreset_in[2]),
        .RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD[2]),
        .RXCDRLOCK(rxcdrlock_out[2]),
        .RXCDROVRDEN(rxcdrovrden_in[2]),
        .RXCDRPHDONE(rxcdrphdone_out[2]),
        .RXCDRRESET(rxcdrreset_in[2]),
        .RXCHANBONDSEQ(rxchanbondseq_out[2]),
        .RXCHANISALIGNED(rxchanisaligned_out[2]),
        .RXCHANREALIGN(rxchanrealign_out[2]),
        .RXCHBONDEN(rxchbonden_in[2]),
        .RXCHBONDI(rxchbondi_in[14:10]),
        .RXCHBONDLEVEL(rxchbondlevel_in[8:6]),
        .RXCHBONDMASTER(rxchbondmaster_in[2]),
        .RXCHBONDO(rxchbondo_out[14:10]),
        .RXCHBONDSLAVE(rxchbondslave_in[2]),
        .RXCKCALDONE(rxckcaldone_out[2]),
        .RXCKCALRESET(rxckcalreset_in[2]),
        .RXCKCALSTART(rxckcalstart_in[20:14]),
        .RXCLKCORCNT(rxclkcorcnt_out[5:4]),
        .RXCOMINITDET(rxcominitdet_out[2]),
        .RXCOMMADET(rxcommadet_out[2]),
        .RXCOMMADETEN(rxcommadeten_in[2]),
        .RXCOMSASDET(rxcomsasdet_out[2]),
        .RXCOMWAKEDET(rxcomwakedet_out[2]),
        .RXCTRL0(rxctrl0_out[47:32]),
        .RXCTRL1(rxctrl1_out[47:32]),
        .RXCTRL2(rxctrl2_out[23:16]),
        .RXCTRL3(rxctrl3_out[23:16]),
        .RXDATA(rxdata_out[383:256]),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out[23:16]),
        .RXDATAVALID(rxdatavalid_out[5:4]),
        .RXDFEAGCCTRL(rxdfeagcctrl_in[5:4]),
        .RXDFEAGCHOLD(rxdfeagchold_in[2]),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in[2]),
        .RXDFECFOKFCNUM(rxdfecfokfcnum_in[11:8]),
        .RXDFECFOKFEN(rxdfecfokfen_in[2]),
        .RXDFECFOKFPULSE(rxdfecfokfpulse_in[2]),
        .RXDFECFOKHOLD(rxdfecfokhold_in[2]),
        .RXDFECFOKOVREN(rxdfecfokovren_in[2]),
        .RXDFEKHHOLD(rxdfekhhold_in[2]),
        .RXDFEKHOVRDEN(rxdfekhovrden_in[2]),
        .RXDFELFHOLD(rxdfelfhold_in[2]),
        .RXDFELFOVRDEN(rxdfelfovrden_in[2]),
        .RXDFELPMRESET(rxdfelpmreset_in[2]),
        .RXDFETAP10HOLD(rxdfetap10hold_in[2]),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in[2]),
        .RXDFETAP11HOLD(rxdfetap11hold_in[2]),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in[2]),
        .RXDFETAP12HOLD(rxdfetap12hold_in[2]),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in[2]),
        .RXDFETAP13HOLD(rxdfetap13hold_in[2]),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in[2]),
        .RXDFETAP14HOLD(rxdfetap14hold_in[2]),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in[2]),
        .RXDFETAP15HOLD(rxdfetap15hold_in[2]),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in[2]),
        .RXDFETAP2HOLD(rxdfetap2hold_in[2]),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in[2]),
        .RXDFETAP3HOLD(rxdfetap3hold_in[2]),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in[2]),
        .RXDFETAP4HOLD(rxdfetap4hold_in[2]),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in[2]),
        .RXDFETAP5HOLD(rxdfetap5hold_in[2]),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in[2]),
        .RXDFETAP6HOLD(rxdfetap6hold_in[2]),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in[2]),
        .RXDFETAP7HOLD(rxdfetap7hold_in[2]),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in[2]),
        .RXDFETAP8HOLD(rxdfetap8hold_in[2]),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in[2]),
        .RXDFETAP9HOLD(rxdfetap9hold_in[2]),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in[2]),
        .RXDFEUTHOLD(rxdfeuthold_in[2]),
        .RXDFEUTOVRDEN(rxdfeutovrden_in[2]),
        .RXDFEVPHOLD(rxdfevphold_in[2]),
        .RXDFEVPOVRDEN(rxdfevpovrden_in[2]),
        .RXDFEXYDEN(rxdfexyden_in[2]),
        .RXDLYBYPASS(rxdlybypass_in[2]),
        .RXDLYEN(rxdlyen_in[2]),
        .RXDLYOVRDEN(rxdlyovrden_in[2]),
        .RXDLYSRESET(rxdlysreset_in[2]),
        .RXDLYSRESETDONE(rxdlysresetdone_out[2]),
        .RXELECIDLE(rxelecidle_out[2]),
        .RXELECIDLEMODE(rxelecidlemode_in[5:4]),
        .RXEQTRAINING(rxeqtraining_in[2]),
        .RXGEARBOXSLIP(rxgearboxslip_in[2]),
        .RXHEADER(rxheader_out[17:12]),
        .RXHEADERVALID(rxheadervalid_out[5:4]),
        .RXLATCLK(rxlatclk_in[2]),
        .RXLFPSTRESETDET(rxlfpstresetdet_out[2]),
        .RXLFPSU2LPEXITDET(rxlfpsu2lpexitdet_out[2]),
        .RXLFPSU3WAKEDET(rxlfpsu3wakedet_out[2]),
        .RXLPMEN(rxlpmen_in[2]),
        .RXLPMGCHOLD(rxlpmgchold_in[2]),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in[2]),
        .RXLPMHFHOLD(rxlpmhfhold_in[2]),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[2]),
        .RXLPMLFHOLD(rxlpmlfhold_in[2]),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[2]),
        .RXLPMOSHOLD(rxlpmoshold_in[2]),
        .RXLPMOSOVRDEN(rxlpmosovrden_in[2]),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in[2]),
        .RXMONITOROUT(rxmonitorout_out[23:16]),
        .RXMONITORSEL(rxmonitorsel_in[5:4]),
        .RXOOBRESET(rxoobreset_in[2]),
        .RXOSCALRESET(rxoscalreset_in[2]),
        .RXOSHOLD(rxoshold_in[2]),
        .RXOSINTDONE(rxosintdone_out[2]),
        .RXOSINTSTARTED(rxosintstarted_out[2]),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out[2]),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out[2]),
        .RXOSOVRDEN(rxosovrden_in[2]),
        .RXOUTCLK(rxoutclk_out[2]),
        .RXOUTCLKFABRIC(rxoutclkfabric_out[2]),
        .RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS[2]),
        .RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL[8:6]),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in[2]),
        .RXPCSRESET(rxpcsreset_in[2]),
        .RXPD(GTHE4_CHANNEL_RXPD[5:4]),
        .RXPHALIGN(rxphalign_in[2]),
        .RXPHALIGNDONE(rxphaligndone_out[2]),
        .RXPHALIGNEN(rxphalignen_in[2]),
        .RXPHALIGNERR(rxphalignerr_out[2]),
        .RXPHDLYPD(rxphdlypd_in[2]),
        .RXPHDLYRESET(rxphdlyreset_in[2]),
        .RXPHOVRDEN(rxphovrden_in[2]),
        .RXPLLCLKSEL(rxpllclksel_in[5:4]),
        .RXPMARESET(GTHE4_CHANNEL_RXPMARESET[2]),
        .RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE[2]),
        .RXPOLARITY(rxpolarity_in[2]),
        .RXPRBSCNTRESET(rxprbscntreset_in[2]),
        .RXPRBSERR(rxprbserr_out[2]),
        .RXPRBSLOCKED(rxprbslocked_out[2]),
        .RXPRBSSEL(rxprbssel_in[11:8]),
        .RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE[2]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET[2]),
        .RXQPIEN(rxqpien_in[2]),
        .RXQPISENN(rxqpisenn_out[2]),
        .RXQPISENP(rxqpisenp_out[2]),
        .RXRATE(GTHE4_CHANNEL_RXRATE[8:6]),
        .RXRATEDONE(rxratedone_out[2]),
        .RXRATEMODE(GTHE4_CHANNEL_RXRATEMODE[2]),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(rxresetdone_out[2]),
        .RXSLIDE(rxslide_in[2]),
        .RXSLIDERDY(rxsliderdy_out[2]),
        .RXSLIPDONE(rxslipdone_out[2]),
        .RXSLIPOUTCLK(rxslipoutclk_in[2]),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out[2]),
        .RXSLIPPMA(rxslippma_in[2]),
        .RXSLIPPMARDY(rxslippmardy_out[2]),
        .RXSTARTOFSEQ(rxstartofseq_out[5:4]),
        .RXSTATUS(rxstatus_out[8:6]),
        .RXSYNCALLIN(rxsyncallin_in[2]),
        .RXSYNCDONE(rxsyncdone_out[2]),
        .RXSYNCIN(rxsyncin_in[2]),
        .RXSYNCMODE(rxsyncmode_in[2]),
        .RXSYNCOUT(rxsyncout_out[2]),
        .RXSYSCLKSEL(rxsysclksel_in[5:4]),
        .RXTERMINATION(rxtermination_in[2]),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in[2]),
        .RXUSRCLK2(rxusrclk2_in[2]),
        .RXVALID(rxvalid_out[2]),
        .SIGVALIDCLK(sigvalidclk_in[2]),
        .TSTIN(tstin_in[59:40]),
        .TX8B10BBYPASS(tx8b10bbypass_in[23:16]),
        .TX8B10BEN(tx8b10ben_in[2]),
        .TXBUFSTATUS(txbufstatus_out[5:4]),
        .TXCOMFINISH(txcomfinish_out[2]),
        .TXCOMINIT(txcominit_in[2]),
        .TXCOMSAS(txcomsas_in[2]),
        .TXCOMWAKE(txcomwake_in[2]),
        .TXCTRL0(txctrl0_in[47:32]),
        .TXCTRL1(txctrl1_in[47:32]),
        .TXCTRL2(txctrl2_in[23:16]),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[95:64]}),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in[23:16]),
        .TXDCCDONE(txdccdone_out[2]),
        .TXDCCFORCESTART(txdccforcestart_in[2]),
        .TXDCCRESET(txdccreset_in[2]),
        .TXDEEMPH(txdeemph_in[5:4]),
        .TXDETECTRX(txdetectrx_in[2]),
        .TXDIFFCTRL(txdiffctrl_in[14:10]),
        .TXDLYBYPASS(txdlybypass_in[2]),
        .TXDLYEN(txdlyen_in[2]),
        .TXDLYHOLD(txdlyhold_in[2]),
        .TXDLYOVRDEN(txdlyovrden_in[2]),
        .TXDLYSRESET(txdlysreset_in[2]),
        .TXDLYSRESETDONE(txdlysresetdone_out[2]),
        .TXDLYUPDOWN(txdlyupdown_in[2]),
        .TXELECIDLE(txelecidle_in[2]),
        .TXHEADER(txheader_in[17:12]),
        .TXINHIBIT(txinhibit_in[2]),
        .TXLATCLK(txlatclk_in[2]),
        .TXLFPSTRESET(txlfpstreset_in[2]),
        .TXLFPSU2LPEXIT(txlfpsu2lpexit_in[2]),
        .TXLFPSU3WAKE(txlfpsu3wake_in[2]),
        .TXMAINCURSOR(txmaincursor_in[20:14]),
        .TXMARGIN(txmargin_in[8:6]),
        .TXMUXDCDEXHOLD(txmuxdcdexhold_in[2]),
        .TXMUXDCDORWREN(txmuxdcdorwren_in[2]),
        .TXONESZEROS(txoneszeros_in[2]),
        .TXOUTCLK(txoutclk_out[2]),
        .TXOUTCLKFABRIC(txoutclkfabric_out[2]),
        .TXOUTCLKPCS(txoutclkpcs_out[2]),
        .TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL[8:6]),
        .TXPCSRESET(txpcsreset_in[2]),
        .TXPD(txpd_in[5:4]),
        .TXPDELECIDLEMODE(txpdelecidlemode_in[2]),
        .TXPHALIGN(txphalign_in[2]),
        .TXPHALIGNDONE(txphaligndone_out[2]),
        .TXPHALIGNEN(txphalignen_in[2]),
        .TXPHDLYPD(txphdlypd_in[2]),
        .TXPHDLYRESET(txphdlyreset_in[2]),
        .TXPHDLYTSTCLK(txphdlytstclk_in[2]),
        .TXPHINIT(txphinit_in[2]),
        .TXPHINITDONE(txphinitdone_out[2]),
        .TXPHOVRDEN(txphovrden_in[2]),
        .TXPIPPMEN(txpippmen_in[2]),
        .TXPIPPMOVRDEN(txpippmovrden_in[2]),
        .TXPIPPMPD(txpippmpd_in[2]),
        .TXPIPPMSEL(txpippmsel_in[2]),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in[14:10]),
        .TXPISOPD(txpisopd_in[2]),
        .TXPLLCLKSEL(txpllclksel_in[5:4]),
        .TXPMARESET(txpmareset_in[2]),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(txpolarity_in[2]),
        .TXPOSTCURSOR(txpostcursor_in[14:10]),
        .TXPRBSFORCEERR(txprbsforceerr_in[2]),
        .TXPRBSSEL(txprbssel_in[11:8]),
        .TXPRECURSOR(txprecursor_in[14:10]),
        .TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE[2]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET[2]),
        .TXQPIBIASEN(txqpibiasen_in[2]),
        .TXQPISENN(txqpisenn_out[2]),
        .TXQPISENP(txqpisenp_out[2]),
        .TXQPIWEAKPUP(txqpiweakpup_in[2]),
        .TXRATE(txrate_in[8:6]),
        .TXRATEDONE(txratedone_out[2]),
        .TXRATEMODE(txratemode_in[2]),
        .TXRESETDONE(txresetdone_out[2]),
        .TXSEQUENCE(txsequence_in[20:14]),
        .TXSWING(txswing_in[2]),
        .TXSYNCALLIN(txsyncallin_in[2]),
        .TXSYNCDONE(txsyncdone_out[2]),
        .TXSYNCIN(txsyncin_in[2]),
        .TXSYNCMODE(txsyncmode_in[2]),
        .TXSYNCOUT(txsyncout_out[2]),
        .TXSYSCLKSEL(txsysclksel_in[5:4]),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in[2]),
        .TXUSRCLK2(txusrclk2_in[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h443C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0080),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0100000000),
    .CLK_COR_SEQ_1_3(10'b0100000000),
    .CLK_COR_SEQ_1_4(10'b0100000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h0FFA),
    .CPLL_CFG1(16'h0021),
    .CPLL_CFG2(16'h0202),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0225),
    .RXCDR_CFG2_GEN2(10'h225),
    .RXCDR_CFG2_GEN3(16'h0225),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(4),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h0200),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b1),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(1),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0100),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b0110),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(8),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h0000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0201),
    .TX_PI_BIASSET(2),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out[3]),
        .BUFGTCEMASK(bufgtcemask_out[11:9]),
        .BUFGTDIV(bufgtdiv_out[35:27]),
        .BUFGTRESET(bufgtreset_out[3]),
        .BUFGTRSTMASK(bufgtrstmask_out[11:9]),
        .CDRSTEPDIR(cdrstepdir_in[3]),
        .CDRSTEPSQ(cdrstepsq_in[3]),
        .CDRSTEPSX(cdrstepsx_in[3]),
        .CFGRESET(cfgreset_in[3]),
        .CLKRSVD0(clkrsvd0_in[3]),
        .CLKRSVD1(clkrsvd1_in[3]),
        .CPLLFBCLKLOST(cpllfbclklost_out[3]),
        .CPLLFREQLOCK(cpllfreqlock_in[3]),
        .CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK[3]),
        .CPLLLOCKDETCLK(cplllockdetclk_in[3]),
        .CPLLLOCKEN(cplllocken_in[3]),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD[3]),
        .CPLLREFCLKLOST(cpllrefclklost_out[3]),
        .CPLLREFCLKSEL(cpllrefclksel_in[11:9]),
        .CPLLRESET(GTHE4_CHANNEL_CPLLRESET[3]),
        .DMONFIFORESET(dmonfiforeset_in[3]),
        .DMONITORCLK(dmonitorclk_in[3]),
        .DMONITOROUT(dmonitorout_out[63:48]),
        .DMONITOROUTCLK(dmonitoroutclk_out[3]),
        .DRPADDR(GTHE4_CHANNEL_DRPADDR[39:30]),
        .DRPCLK(drpclk_in[3]),
        .DRPDI(GTHE4_CHANNEL_DRPDI[63:48]),
        .DRPDO(GTHE4_CHANNEL_DRPDO[63:48]),
        .DRPEN(GTHE4_CHANNEL_DRPEN[3]),
        .DRPRDY(GTHE4_CHANNEL_DRPRDY[3]),
        .DRPRST(drprst_in[3]),
        .DRPWE(GTHE4_CHANNEL_DRPWE[3]),
        .EYESCANDATAERROR(eyescandataerror_out[3]),
        .EYESCANRESET(eyescanreset_in[3]),
        .EYESCANTRIGGER(eyescantrigger_in[3]),
        .FREQOS(freqos_in[3]),
        .GTGREFCLK(gtgrefclk_in[3]),
        .GTHRXN(gthrxn_in[3]),
        .GTHRXP(gthrxp_in[3]),
        .GTHTXN(gthtxn_out[3]),
        .GTHTXP(gthtxp_out[3]),
        .GTNORTHREFCLK0(gtnorthrefclk0_in[3]),
        .GTNORTHREFCLK1(gtnorthrefclk1_in[3]),
        .GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(gtrefclk0_in[3]),
        .GTREFCLK1(gtrefclk1_in[3]),
        .GTREFCLKMONITOR(gtrefclkmonitor_out[3]),
        .GTRSVD(gtrsvd_in[63:48]),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET[3]),
        .GTRXRESETSEL(gtrxresetsel_in[3]),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in[3]),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in[3]),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(gttxresetsel_in[3]),
        .INCPCTRL(incpctrl_in[3]),
        .LOOPBACK(loopback_in[11:9]),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in[3]),
        .PCIERATEGEN3(pcierategen3_out[3]),
        .PCIERATEIDLE(pcierateidle_out[3]),
        .PCIERATEQPLLPD(pcierateqpllpd_out[7:6]),
        .PCIERATEQPLLRESET(pcierateqpllreset_out[7:6]),
        .PCIERSTIDLE(pcierstidle_in[3]),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in[3]),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[3]),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out[3]),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out[3]),
        .PCIEUSERRATEDONE(pcieuserratedone_in[3]),
        .PCIEUSERRATESTART(pcieuserratestart_out[3]),
        .PCSRSVDIN(pcsrsvdin_in[63:48]),
        .PCSRSVDOUT(pcsrsvdout_out[63:48]),
        .PHYSTATUS(phystatus_out[3]),
        .PINRSRVDAS(pinrsrvdas_out[63:48]),
        .POWERPRESENT(powerpresent_out[3]),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(qpll0freqlock_in[3]),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(qpll1freqlock_in[3]),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(resetexception_out[3]),
        .RESETOVRD(resetovrd_in[3]),
        .RX8B10BEN(rx8b10ben_in[3]),
        .RXAFECFOKEN(rxafecfoken_in[3]),
        .RXBUFRESET(rxbufreset_in[3]),
        .RXBUFSTATUS(rxbufstatus_out[11:9]),
        .RXBYTEISALIGNED(rxbyteisaligned_out[3]),
        .RXBYTEREALIGN(rxbyterealign_out[3]),
        .RXCDRFREQRESET(rxcdrfreqreset_in[3]),
        .RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD[3]),
        .RXCDRLOCK(rxcdrlock_out[3]),
        .RXCDROVRDEN(rxcdrovrden_in[3]),
        .RXCDRPHDONE(rxcdrphdone_out[3]),
        .RXCDRRESET(rxcdrreset_in[3]),
        .RXCHANBONDSEQ(rxchanbondseq_out[3]),
        .RXCHANISALIGNED(rxchanisaligned_out[3]),
        .RXCHANREALIGN(rxchanrealign_out[3]),
        .RXCHBONDEN(rxchbonden_in[3]),
        .RXCHBONDI(rxchbondi_in[19:15]),
        .RXCHBONDLEVEL(rxchbondlevel_in[11:9]),
        .RXCHBONDMASTER(rxchbondmaster_in[3]),
        .RXCHBONDO(rxchbondo_out[19:15]),
        .RXCHBONDSLAVE(rxchbondslave_in[3]),
        .RXCKCALDONE(rxckcaldone_out[3]),
        .RXCKCALRESET(rxckcalreset_in[3]),
        .RXCKCALSTART(rxckcalstart_in[27:21]),
        .RXCLKCORCNT(rxclkcorcnt_out[7:6]),
        .RXCOMINITDET(rxcominitdet_out[3]),
        .RXCOMMADET(rxcommadet_out[3]),
        .RXCOMMADETEN(rxcommadeten_in[3]),
        .RXCOMSASDET(rxcomsasdet_out[3]),
        .RXCOMWAKEDET(rxcomwakedet_out[3]),
        .RXCTRL0(rxctrl0_out[63:48]),
        .RXCTRL1(rxctrl1_out[63:48]),
        .RXCTRL2(rxctrl2_out[31:24]),
        .RXCTRL3(rxctrl3_out[31:24]),
        .RXDATA(rxdata_out[511:384]),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out[31:24]),
        .RXDATAVALID(rxdatavalid_out[7:6]),
        .RXDFEAGCCTRL(rxdfeagcctrl_in[7:6]),
        .RXDFEAGCHOLD(rxdfeagchold_in[3]),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in[3]),
        .RXDFECFOKFCNUM(rxdfecfokfcnum_in[15:12]),
        .RXDFECFOKFEN(rxdfecfokfen_in[3]),
        .RXDFECFOKFPULSE(rxdfecfokfpulse_in[3]),
        .RXDFECFOKHOLD(rxdfecfokhold_in[3]),
        .RXDFECFOKOVREN(rxdfecfokovren_in[3]),
        .RXDFEKHHOLD(rxdfekhhold_in[3]),
        .RXDFEKHOVRDEN(rxdfekhovrden_in[3]),
        .RXDFELFHOLD(rxdfelfhold_in[3]),
        .RXDFELFOVRDEN(rxdfelfovrden_in[3]),
        .RXDFELPMRESET(rxdfelpmreset_in[3]),
        .RXDFETAP10HOLD(rxdfetap10hold_in[3]),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in[3]),
        .RXDFETAP11HOLD(rxdfetap11hold_in[3]),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in[3]),
        .RXDFETAP12HOLD(rxdfetap12hold_in[3]),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in[3]),
        .RXDFETAP13HOLD(rxdfetap13hold_in[3]),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in[3]),
        .RXDFETAP14HOLD(rxdfetap14hold_in[3]),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in[3]),
        .RXDFETAP15HOLD(rxdfetap15hold_in[3]),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in[3]),
        .RXDFETAP2HOLD(rxdfetap2hold_in[3]),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in[3]),
        .RXDFETAP3HOLD(rxdfetap3hold_in[3]),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in[3]),
        .RXDFETAP4HOLD(rxdfetap4hold_in[3]),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in[3]),
        .RXDFETAP5HOLD(rxdfetap5hold_in[3]),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in[3]),
        .RXDFETAP6HOLD(rxdfetap6hold_in[3]),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in[3]),
        .RXDFETAP7HOLD(rxdfetap7hold_in[3]),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in[3]),
        .RXDFETAP8HOLD(rxdfetap8hold_in[3]),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in[3]),
        .RXDFETAP9HOLD(rxdfetap9hold_in[3]),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in[3]),
        .RXDFEUTHOLD(rxdfeuthold_in[3]),
        .RXDFEUTOVRDEN(rxdfeutovrden_in[3]),
        .RXDFEVPHOLD(rxdfevphold_in[3]),
        .RXDFEVPOVRDEN(rxdfevpovrden_in[3]),
        .RXDFEXYDEN(rxdfexyden_in[3]),
        .RXDLYBYPASS(rxdlybypass_in[3]),
        .RXDLYEN(rxdlyen_in[3]),
        .RXDLYOVRDEN(rxdlyovrden_in[3]),
        .RXDLYSRESET(rxdlysreset_in[3]),
        .RXDLYSRESETDONE(rxdlysresetdone_out[3]),
        .RXELECIDLE(rxelecidle_out[3]),
        .RXELECIDLEMODE(rxelecidlemode_in[7:6]),
        .RXEQTRAINING(rxeqtraining_in[3]),
        .RXGEARBOXSLIP(rxgearboxslip_in[3]),
        .RXHEADER(rxheader_out[23:18]),
        .RXHEADERVALID(rxheadervalid_out[7:6]),
        .RXLATCLK(rxlatclk_in[3]),
        .RXLFPSTRESETDET(rxlfpstresetdet_out[3]),
        .RXLFPSU2LPEXITDET(rxlfpsu2lpexitdet_out[3]),
        .RXLFPSU3WAKEDET(rxlfpsu3wakedet_out[3]),
        .RXLPMEN(rxlpmen_in[3]),
        .RXLPMGCHOLD(rxlpmgchold_in[3]),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in[3]),
        .RXLPMHFHOLD(rxlpmhfhold_in[3]),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[3]),
        .RXLPMLFHOLD(rxlpmlfhold_in[3]),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[3]),
        .RXLPMOSHOLD(rxlpmoshold_in[3]),
        .RXLPMOSOVRDEN(rxlpmosovrden_in[3]),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in[3]),
        .RXMONITOROUT(rxmonitorout_out[31:24]),
        .RXMONITORSEL(rxmonitorsel_in[7:6]),
        .RXOOBRESET(rxoobreset_in[3]),
        .RXOSCALRESET(rxoscalreset_in[3]),
        .RXOSHOLD(rxoshold_in[3]),
        .RXOSINTDONE(rxosintdone_out[3]),
        .RXOSINTSTARTED(rxosintstarted_out[3]),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out[3]),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out[3]),
        .RXOSOVRDEN(rxosovrden_in[3]),
        .RXOUTCLK(rxoutclk_out[3]),
        .RXOUTCLKFABRIC(rxoutclkfabric_out[3]),
        .RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS[3]),
        .RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL[11:9]),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in[3]),
        .RXPCSRESET(rxpcsreset_in[3]),
        .RXPD(GTHE4_CHANNEL_RXPD[7:6]),
        .RXPHALIGN(rxphalign_in[3]),
        .RXPHALIGNDONE(rxphaligndone_out[3]),
        .RXPHALIGNEN(rxphalignen_in[3]),
        .RXPHALIGNERR(rxphalignerr_out[3]),
        .RXPHDLYPD(rxphdlypd_in[3]),
        .RXPHDLYRESET(rxphdlyreset_in[3]),
        .RXPHOVRDEN(rxphovrden_in[3]),
        .RXPLLCLKSEL(rxpllclksel_in[7:6]),
        .RXPMARESET(GTHE4_CHANNEL_RXPMARESET[3]),
        .RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE[3]),
        .RXPOLARITY(rxpolarity_in[3]),
        .RXPRBSCNTRESET(rxprbscntreset_in[3]),
        .RXPRBSERR(rxprbserr_out[3]),
        .RXPRBSLOCKED(rxprbslocked_out[3]),
        .RXPRBSSEL(rxprbssel_in[15:12]),
        .RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE[3]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET[3]),
        .RXQPIEN(rxqpien_in[3]),
        .RXQPISENN(rxqpisenn_out[3]),
        .RXQPISENP(rxqpisenp_out[3]),
        .RXRATE(GTHE4_CHANNEL_RXRATE[11:9]),
        .RXRATEDONE(rxratedone_out[3]),
        .RXRATEMODE(GTHE4_CHANNEL_RXRATEMODE[3]),
        .RXRECCLKOUT(rxrecclkout_out[3]),
        .RXRESETDONE(rxresetdone_out[3]),
        .RXSLIDE(rxslide_in[3]),
        .RXSLIDERDY(rxsliderdy_out[3]),
        .RXSLIPDONE(rxslipdone_out[3]),
        .RXSLIPOUTCLK(rxslipoutclk_in[3]),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out[3]),
        .RXSLIPPMA(rxslippma_in[3]),
        .RXSLIPPMARDY(rxslippmardy_out[3]),
        .RXSTARTOFSEQ(rxstartofseq_out[7:6]),
        .RXSTATUS(rxstatus_out[11:9]),
        .RXSYNCALLIN(rxsyncallin_in[3]),
        .RXSYNCDONE(rxsyncdone_out[3]),
        .RXSYNCIN(rxsyncin_in[3]),
        .RXSYNCMODE(rxsyncmode_in[3]),
        .RXSYNCOUT(rxsyncout_out[3]),
        .RXSYSCLKSEL(rxsysclksel_in[7:6]),
        .RXTERMINATION(rxtermination_in[3]),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in[3]),
        .RXUSRCLK2(rxusrclk2_in[3]),
        .RXVALID(rxvalid_out[3]),
        .SIGVALIDCLK(sigvalidclk_in[3]),
        .TSTIN(tstin_in[79:60]),
        .TX8B10BBYPASS(tx8b10bbypass_in[31:24]),
        .TX8B10BEN(tx8b10ben_in[3]),
        .TXBUFSTATUS(txbufstatus_out[7:6]),
        .TXCOMFINISH(txcomfinish_out[3]),
        .TXCOMINIT(txcominit_in[3]),
        .TXCOMSAS(txcomsas_in[3]),
        .TXCOMWAKE(txcomwake_in[3]),
        .TXCTRL0(txctrl0_in[63:48]),
        .TXCTRL1(txctrl1_in[63:48]),
        .TXCTRL2(txctrl2_in[31:24]),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[127:96]}),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in[31:24]),
        .TXDCCDONE(txdccdone_out[3]),
        .TXDCCFORCESTART(txdccforcestart_in[3]),
        .TXDCCRESET(txdccreset_in[3]),
        .TXDEEMPH(txdeemph_in[7:6]),
        .TXDETECTRX(txdetectrx_in[3]),
        .TXDIFFCTRL(txdiffctrl_in[19:15]),
        .TXDLYBYPASS(txdlybypass_in[3]),
        .TXDLYEN(txdlyen_in[3]),
        .TXDLYHOLD(txdlyhold_in[3]),
        .TXDLYOVRDEN(txdlyovrden_in[3]),
        .TXDLYSRESET(txdlysreset_in[3]),
        .TXDLYSRESETDONE(txdlysresetdone_out[3]),
        .TXDLYUPDOWN(txdlyupdown_in[3]),
        .TXELECIDLE(txelecidle_in[3]),
        .TXHEADER(txheader_in[23:18]),
        .TXINHIBIT(txinhibit_in[3]),
        .TXLATCLK(txlatclk_in[3]),
        .TXLFPSTRESET(txlfpstreset_in[3]),
        .TXLFPSU2LPEXIT(txlfpsu2lpexit_in[3]),
        .TXLFPSU3WAKE(txlfpsu3wake_in[3]),
        .TXMAINCURSOR(txmaincursor_in[27:21]),
        .TXMARGIN(txmargin_in[11:9]),
        .TXMUXDCDEXHOLD(txmuxdcdexhold_in[3]),
        .TXMUXDCDORWREN(txmuxdcdorwren_in[3]),
        .TXONESZEROS(txoneszeros_in[3]),
        .TXOUTCLK(txoutclk_out[3]),
        .TXOUTCLKFABRIC(txoutclkfabric_out[3]),
        .TXOUTCLKPCS(txoutclkpcs_out[3]),
        .TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL[11:9]),
        .TXPCSRESET(txpcsreset_in[3]),
        .TXPD(txpd_in[7:6]),
        .TXPDELECIDLEMODE(txpdelecidlemode_in[3]),
        .TXPHALIGN(txphalign_in[3]),
        .TXPHALIGNDONE(txphaligndone_out[3]),
        .TXPHALIGNEN(txphalignen_in[3]),
        .TXPHDLYPD(txphdlypd_in[3]),
        .TXPHDLYRESET(txphdlyreset_in[3]),
        .TXPHDLYTSTCLK(txphdlytstclk_in[3]),
        .TXPHINIT(txphinit_in[3]),
        .TXPHINITDONE(txphinitdone_out[3]),
        .TXPHOVRDEN(txphovrden_in[3]),
        .TXPIPPMEN(txpippmen_in[3]),
        .TXPIPPMOVRDEN(txpippmovrden_in[3]),
        .TXPIPPMPD(txpippmpd_in[3]),
        .TXPIPPMSEL(txpippmsel_in[3]),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in[19:15]),
        .TXPISOPD(txpisopd_in[3]),
        .TXPLLCLKSEL(txpllclksel_in[7:6]),
        .TXPMARESET(txpmareset_in[3]),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(txpolarity_in[3]),
        .TXPOSTCURSOR(txpostcursor_in[19:15]),
        .TXPRBSFORCEERR(txprbsforceerr_in[3]),
        .TXPRBSSEL(txprbssel_in[15:12]),
        .TXPRECURSOR(txprecursor_in[19:15]),
        .TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE[3]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET[3]),
        .TXQPIBIASEN(txqpibiasen_in[3]),
        .TXQPISENN(txqpisenn_out[3]),
        .TXQPISENP(txqpisenp_out[3]),
        .TXQPIWEAKPUP(txqpiweakpup_in[3]),
        .TXRATE(txrate_in[11:9]),
        .TXRATEDONE(txratedone_out[3]),
        .TXRATEMODE(txratemode_in[3]),
        .TXRESETDONE(txresetdone_out[3]),
        .TXSEQUENCE(txsequence_in[27:21]),
        .TXSWING(txswing_in[3]),
        .TXSYNCALLIN(txsyncallin_in[3]),
        .TXSYNCDONE(txsyncdone_out[3]),
        .TXSYNCIN(txsyncin_in[3]),
        .TXSYNCMODE(txsyncmode_in[3]),
        .TXSYNCOUT(txsyncout_out[3]),
        .TXSYSCLKSEL(txsysclksel_in[7:6]),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in[3]),
        .TXUSRCLK2(txusrclk2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxpmaresetdone_out[0]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPMARESETDONE[0]),
        .I1(cal_on_rx_debug_out),
        .O(rxpmaresetdone_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxpmaresetdone_out[1]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPMARESETDONE[1]),
        .I1(cal_on_rx_debug_out_0),
        .O(rxpmaresetdone_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxpmaresetdone_out[2]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPMARESETDONE[2]),
        .I1(cal_on_rx_debug_out_1),
        .O(rxpmaresetdone_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxpmaresetdone_out[3]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPMARESETDONE[3]),
        .I1(cal_on_rx_debug_out_2),
        .O(rxpmaresetdone_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxprgdivresetdone_out[0]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPRGDIVRESETDONE[0]),
        .I1(cal_on_rx_debug_out),
        .O(rxprgdivresetdone_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxprgdivresetdone_out[1]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPRGDIVRESETDONE[1]),
        .I1(cal_on_rx_debug_out_0),
        .O(rxprgdivresetdone_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxprgdivresetdone_out[2]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPRGDIVRESETDONE[2]),
        .I1(cal_on_rx_debug_out_1),
        .O(rxprgdivresetdone_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxprgdivresetdone_out[3]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPRGDIVRESETDONE[3]),
        .I1(cal_on_rx_debug_out_2),
        .O(rxprgdivresetdone_out[3]));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_common" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_common
   (drprdy_common_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    tconrsvdout0_out,
    sdm0testdata_out,
    sdm1testdata_out,
    drpdo_common_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm1finalout_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    tcongpo_out,
    rst_in0,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrdenb_in,
    drpclk_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    gtwiz_reset_qpll1reset_out,
    rcalenb_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm1reset_in,
    sdm1toggle_in,
    tconpowerup_in,
    drpaddr_common_in,
    drpdi_common_in,
    sdm0width_in,
    sdm1width_in,
    tconreset_in,
    tconrsvdin1_in,
    sdm0data_in,
    sdm1data_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    qpll0refclksel_in,
    qpll1refclksel_in,
    bgrcalovrd_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0fbdiv_in,
    qpll1fbdiv_in,
    qpllrsvd1_in,
    qpllrsvd4_in,
    tcongpi_in);
  output [0:0]drprdy_common_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]tconrsvdout0_out;
  output [14:0]sdm0testdata_out;
  output [14:0]sdm1testdata_out;
  output [15:0]drpdo_common_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [3:0]sdm1finalout_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [9:0]tcongpo_out;
  output rst_in0;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [0:0]bgrcalovrdenb_in;
  input [0:0]drpclk_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [0:0]gtwiz_reset_qpll1reset_out;
  input [0:0]rcalenb_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [0:0]tconpowerup_in;
  input [15:0]drpaddr_common_in;
  input [15:0]drpdi_common_in;
  input [1:0]sdm0width_in;
  input [1:0]sdm1width_in;
  input [1:0]tconreset_in;
  input [1:0]tconrsvdin1_in;
  input [24:0]sdm0data_in;
  input [24:0]sdm1data_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [2:0]qpll0refclksel_in;
  input [2:0]qpll1refclksel_in;
  input [4:0]bgrcalovrd_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [7:0]qpll1fbdiv_in;
  input [7:0]qpllrsvd1_in;
  input [7:0]qpllrsvd4_in;
  input [9:0]tcongpi_in;

  wire [0:0]bgbypassb_in;
  wire [0:0]bgmonitorenb_in;
  wire [0:0]bgpdb_in;
  wire [4:0]bgrcalovrd_in;
  wire [0:0]bgrcalovrdenb_in;
  wire [15:0]drpaddr_common_in;
  wire [0:0]drpclk_common_in;
  wire [15:0]drpdi_common_in;
  wire [15:0]drpdo_common_out;
  wire [0:0]drpen_common_in;
  wire [0:0]drprdy_common_out;
  wire [0:0]drpwe_common_in;
  wire [0:0]gtgrefclk0_in;
  wire [0:0]gtgrefclk1_in;
  wire [0:0]gtnorthrefclk00_in;
  wire [0:0]gtnorthrefclk01_in;
  wire [0:0]gtnorthrefclk10_in;
  wire [0:0]gtnorthrefclk11_in;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtrefclk01_in;
  wire [0:0]gtrefclk10_in;
  wire [0:0]gtrefclk11_in;
  wire [0:0]gtsouthrefclk00_in;
  wire [0:0]gtsouthrefclk01_in;
  wire [0:0]gtsouthrefclk10_in;
  wire [0:0]gtsouthrefclk11_in;
  wire [0:0]gtwiz_reset_qpll1reset_out;
  wire [2:0]pcierateqpll0_in;
  wire [2:0]pcierateqpll1_in;
  wire [7:0]pmarsvd0_in;
  wire [7:0]pmarsvd1_in;
  wire [7:0]pmarsvdout0_out;
  wire [7:0]pmarsvdout1_out;
  wire [0:0]qpll0clkrsvd0_in;
  wire [0:0]qpll0clkrsvd1_in;
  wire [0:0]qpll0fbclklost_out;
  wire [7:0]qpll0fbdiv_in;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0lockdetclk_in;
  wire [0:0]qpll0locken_in;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll0pd_in;
  wire [0:0]qpll0refclklost_out;
  wire [2:0]qpll0refclksel_in;
  wire [0:0]qpll0reset_in;
  wire [0:0]qpll1clkrsvd0_in;
  wire [0:0]qpll1clkrsvd1_in;
  wire [0:0]qpll1fbclklost_out;
  wire [7:0]qpll1fbdiv_in;
  wire [0:0]qpll1lock_out;
  wire [0:0]qpll1lockdetclk_in;
  wire [0:0]qpll1locken_in;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [0:0]qpll1pd_in;
  wire [0:0]qpll1refclklost_out;
  wire [2:0]qpll1refclksel_in;
  wire [7:0]qplldmonitor0_out;
  wire [7:0]qplldmonitor1_out;
  wire [7:0]qpllrsvd1_in;
  wire [4:0]qpllrsvd2_in;
  wire [4:0]qpllrsvd3_in;
  wire [7:0]qpllrsvd4_in;
  wire [0:0]rcalenb_in;
  wire [0:0]refclkoutmonitor0_out;
  wire [0:0]refclkoutmonitor1_out;
  wire rst_in0;
  wire [1:0]rxrecclk0sel_out;
  wire [1:0]rxrecclk1sel_out;
  wire [24:0]sdm0data_in;
  wire [3:0]sdm0finalout_out;
  wire [0:0]sdm0reset_in;
  wire [14:0]sdm0testdata_out;
  wire [0:0]sdm0toggle_in;
  wire [1:0]sdm0width_in;
  wire [24:0]sdm1data_in;
  wire [3:0]sdm1finalout_out;
  wire [0:0]sdm1reset_in;
  wire [14:0]sdm1testdata_out;
  wire [0:0]sdm1toggle_in;
  wire [1:0]sdm1width_in;
  wire [9:0]tcongpi_in;
  wire [9:0]tcongpo_out;
  wire [0:0]tconpowerup_in;
  wire [1:0]tconreset_in;
  wire [1:0]tconrsvdin1_in;
  wire [0:0]tconrsvdout0_out;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0124),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0600),
    .PPF1_CFG(16'h0800),
    .QPLL0CLKOUT_RATE("HALF"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC0),
    .QPLL0_CFG2_G3(16'h0FC0),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0003),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(66),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000111111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC0),
    .QPLL1_CFG2_G3(16'h0FC0),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0004),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(80),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1100111111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE")) 
    \gthe4_common_gen.GTHE4_COMMON_PRIM_INST 
       (.BGBYPASSB(bgbypassb_in),
        .BGMONITORENB(bgmonitorenb_in),
        .BGPDB(bgpdb_in),
        .BGRCALOVRD(bgrcalovrd_in),
        .BGRCALOVRDENB(bgrcalovrdenb_in),
        .DRPADDR(drpaddr_common_in),
        .DRPCLK(drpclk_common_in),
        .DRPDI(drpdi_common_in),
        .DRPDO(drpdo_common_out),
        .DRPEN(drpen_common_in),
        .DRPRDY(drprdy_common_out),
        .DRPWE(drpwe_common_in),
        .GTGREFCLK0(gtgrefclk0_in),
        .GTGREFCLK1(gtgrefclk1_in),
        .GTNORTHREFCLK00(gtnorthrefclk00_in),
        .GTNORTHREFCLK01(gtnorthrefclk01_in),
        .GTNORTHREFCLK10(gtnorthrefclk10_in),
        .GTNORTHREFCLK11(gtnorthrefclk11_in),
        .GTREFCLK00(gtrefclk00_in),
        .GTREFCLK01(gtrefclk01_in),
        .GTREFCLK10(gtrefclk10_in),
        .GTREFCLK11(gtrefclk11_in),
        .GTSOUTHREFCLK00(gtsouthrefclk00_in),
        .GTSOUTHREFCLK01(gtsouthrefclk01_in),
        .GTSOUTHREFCLK10(gtsouthrefclk10_in),
        .GTSOUTHREFCLK11(gtsouthrefclk11_in),
        .PCIERATEQPLL0(pcierateqpll0_in),
        .PCIERATEQPLL1(pcierateqpll1_in),
        .PMARSVD0(pmarsvd0_in),
        .PMARSVD1(pmarsvd1_in),
        .PMARSVDOUT0(pmarsvdout0_out),
        .PMARSVDOUT1(pmarsvdout1_out),
        .QPLL0CLKRSVD0(qpll0clkrsvd0_in),
        .QPLL0CLKRSVD1(qpll0clkrsvd1_in),
        .QPLL0FBCLKLOST(qpll0fbclklost_out),
        .QPLL0FBDIV(qpll0fbdiv_in),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(qpll0lockdetclk_in),
        .QPLL0LOCKEN(qpll0locken_in),
        .QPLL0OUTCLK(qpll0outclk_out),
        .QPLL0OUTREFCLK(qpll0outrefclk_out),
        .QPLL0PD(qpll0pd_in),
        .QPLL0REFCLKLOST(qpll0refclklost_out),
        .QPLL0REFCLKSEL(qpll0refclksel_in),
        .QPLL0RESET(qpll0reset_in),
        .QPLL1CLKRSVD0(qpll1clkrsvd0_in),
        .QPLL1CLKRSVD1(qpll1clkrsvd1_in),
        .QPLL1FBCLKLOST(qpll1fbclklost_out),
        .QPLL1FBDIV(qpll1fbdiv_in),
        .QPLL1LOCK(qpll1lock_out),
        .QPLL1LOCKDETCLK(qpll1lockdetclk_in),
        .QPLL1LOCKEN(qpll1locken_in),
        .QPLL1OUTCLK(qpll1outclk_out),
        .QPLL1OUTREFCLK(qpll1outrefclk_out),
        .QPLL1PD(qpll1pd_in),
        .QPLL1REFCLKLOST(qpll1refclklost_out),
        .QPLL1REFCLKSEL(qpll1refclksel_in),
        .QPLL1RESET(gtwiz_reset_qpll1reset_out),
        .QPLLDMONITOR0(qplldmonitor0_out),
        .QPLLDMONITOR1(qplldmonitor1_out),
        .QPLLRSVD1(qpllrsvd1_in),
        .QPLLRSVD2(qpllrsvd2_in),
        .QPLLRSVD3(qpllrsvd3_in),
        .QPLLRSVD4(qpllrsvd4_in),
        .RCALENB(rcalenb_in),
        .REFCLKOUTMONITOR0(refclkoutmonitor0_out),
        .REFCLKOUTMONITOR1(refclkoutmonitor1_out),
        .RXRECCLK0SEL(rxrecclk0sel_out),
        .RXRECCLK1SEL(rxrecclk1sel_out),
        .SDM0DATA(sdm0data_in),
        .SDM0FINALOUT(sdm0finalout_out),
        .SDM0RESET(sdm0reset_in),
        .SDM0TESTDATA(sdm0testdata_out),
        .SDM0TOGGLE(sdm0toggle_in),
        .SDM0WIDTH(sdm0width_in),
        .SDM1DATA(sdm1data_in),
        .SDM1FINALOUT(sdm1finalout_out),
        .SDM1RESET(sdm1reset_in),
        .SDM1TESTDATA(sdm1testdata_out),
        .SDM1TOGGLE(sdm1toggle_in),
        .SDM1WIDTH(sdm1width_in),
        .TCONGPI(tcongpi_in),
        .TCONGPO(tcongpo_out),
        .TCONPOWERUP(tconpowerup_in),
        .TCONRESET(tconreset_in),
        .TCONRSVDIN1(tconrsvdin1_in),
        .TCONRSVDOUT0(tconrsvdout0_out));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__12
       (.I0(qpll1lock_out),
        .O(rst_in0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal
   (gthe4_txprgdivresetdone_sync,
    i_in_out_reg,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    i_in_out_reg_0,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    cal_fail_store__0,
    status_store__0,
    cal_on_tx_reset_in_sync,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_reset_in_sync,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd ,
    \gen_cal_rx_en.status_store_reg ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    done_reg,
    Q,
    \wait_ctr_reg[16] ,
    \wait_ctr_reg[11] ,
    \cpll_cal_state_reg[10] ,
    p_2_in4_in,
    \drp_state_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \gen_cal_rx_en.wait_ctr_reg[13] ,
    \gen_cal_rx_en.wait_ctr_reg[19] ,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    \cpll_cal_state_reg[5] ,
    \cpll_cal_state_reg[14] ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[18] ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \drp_state_reg[5] ,
    \drp_state_reg[4] ,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \drp_state_reg[2] ,
    \drp_state_reg[4]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ,
    \DO_USR_O_reg[47] ,
    drprdy_out,
    \DADDR_O_reg[9] ,
    \DI_O_reg[15] ,
    drprst_in,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    cal_fail_store_reg,
    status_store_reg,
    freq_counter_rst_reg,
    mask_user_in_reg,
    wr_reg,
    rd_reg,
    USER_TXPRGDIVRESETDONE_OUT_reg,
    txprogdivreset_int_reg,
    \txoutclksel_int_reg[2] ,
    den_reg,
    dwe_reg,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.mask_user_in_reg ,
    \gen_cal_rx_en.wr_reg ,
    \gen_cal_rx_en.rd_reg ,
    \gen_cal_rx_en.status_store_reg_0 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2] ,
    \gen_cal_rx_en.den_reg ,
    \gen_cal_rx_en.dwe_reg ,
    \gen_cal_rx_en.gtrxreset_int_reg ,
    \gen_cal_rx_en.rxcdrhold_int_reg ,
    done_reg_0,
    drpdi_in,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    drpen_in,
    drpwe_in,
    rxoutclksel_in,
    GTHE4_CHANNEL_DRPRDY,
    D,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gthe4_txprgdivresetdone_sync;
  output [2:0]i_in_out_reg;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [2:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output cal_fail_store__0;
  output status_store__0;
  output cal_on_tx_reset_in_sync;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_reset_in_sync;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd ;
  output \gen_cal_rx_en.status_store_reg ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output done_reg;
  output [12:0]Q;
  output \wait_ctr_reg[16] ;
  output \wait_ctr_reg[11] ;
  output \cpll_cal_state_reg[10] ;
  output p_2_in4_in;
  output [4:0]\drp_state_reg[6] ;
  output [17:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  output \gen_cal_rx_en.wait_ctr_reg[13] ;
  output \gen_cal_rx_en.wait_ctr_reg[19] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output \cpll_cal_state_reg[5] ;
  output \cpll_cal_state_reg[14] ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \drp_state_reg[5] ;
  output \drp_state_reg[4] ;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output \drp_state_reg[2] ;
  output \drp_state_reg[4]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  output [17:0]\DO_USR_O_reg[47] ;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9] ;
  output [15:0]\DI_O_reg[15] ;
  input [0:0]drprst_in;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input cal_fail_store_reg;
  input status_store_reg;
  input freq_counter_rst_reg;
  input mask_user_in_reg;
  input wr_reg;
  input rd_reg;
  input USER_TXPRGDIVRESETDONE_OUT_reg;
  input txprogdivreset_int_reg;
  input \txoutclksel_int_reg[2] ;
  input den_reg;
  input dwe_reg;
  input \gen_cal_rx_en.cal_fail_store_reg ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;
  input \gen_cal_rx_en.mask_user_in_reg ;
  input \gen_cal_rx_en.wr_reg ;
  input \gen_cal_rx_en.rd_reg ;
  input \gen_cal_rx_en.status_store_reg_0 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  input \gen_cal_rx_en.den_reg ;
  input \gen_cal_rx_en.dwe_reg ;
  input \gen_cal_rx_en.gtrxreset_int_reg ;
  input \gen_cal_rx_en.rxcdrhold_int_reg ;
  input done_reg_0;
  input [15:0]drpdi_in;
  input [9:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [2:0]rxoutclksel_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [15:0]D;
  input cal_on_tx_reset_in;
  input cal_on_rx_reset_in;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;

  wire [15:0]D;
  wire [9:0]\DADDR_O_reg[9] ;
  wire [15:0]\DI_O_reg[15] ;
  wire [17:0]\DO_USR_O_reg[47] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [12:0]Q;
  wire USER_TXPRGDIVRESETDONE_OUT_reg;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire cal_fail_store__0;
  wire cal_fail_store_reg;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [14:0]cal_on_rx_dout;
  wire cal_on_rx_drdy;
  wire [8:2]cal_on_rx_drpaddr_out;
  wire [15:0]cal_on_rx_drpdi_out;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [14:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \cpll_cal_state_reg[10] ;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[5] ;
  wire den_reg;
  wire done_reg;
  wire done_reg_0;
  wire \drp_state_reg[2] ;
  wire \drp_state_reg[4] ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[5] ;
  wire [4:0]\drp_state_reg[6] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire dwe_reg;
  wire freq_counter_rst_reg;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire [17:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.den_reg ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.dwe_reg ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg ;
  wire \gen_cal_rx_en.mask_user_in_reg ;
  wire \gen_cal_rx_en.rd ;
  wire \gen_cal_rx_en.rd_reg ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg ;
  wire \gen_cal_rx_en.status_store_reg ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg[19] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire gthe4_txprgdivresetdone_sync;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43;
  wire [2:0]i_in_out_reg;
  wire [2:0]i_in_out_reg_0;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire mask_user_in_reg;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire out;
  wire [2:1]p_1_in;
  wire p_2_in4_in;
  wire rd;
  wire rd_reg;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire status_store__0;
  wire status_store_reg;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2] ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire \wait_ctr_reg[11] ;
  wire \wait_ctr_reg[16] ;
  wire wr;
  wire wr_reg;

  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_84 bit_synchronizer_drprst_inst
       (.D(p_1_in),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[1] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\addr_i_reg[1]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .drpaddr_in(drpaddr_in[2:1]),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in(drprst_in),
        .drprst_in_sync(drprst_in_sync),
        .i_in_out_reg_0(bit_synchronizer_drprst_inst_n_2),
        .\timeout_cntr_reg[0] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gte4_drp_arb_85 gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i
       (.D(D),
        .\DADDR_O_reg[9]_0 (\DADDR_O_reg[9] ),
        .\DI_O_reg[15]_0 (\DI_O_reg[15] ),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3),
        .\DRPADDR_reg[8]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4),
        .E(bit_synchronizer_drprst_inst_n_1),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .Q({\DO_USR_O_reg[47] [17],cal_on_tx_dout,\DO_USR_O_reg[47] [16],cal_on_rx_dout,\DO_USR_O_reg[47] [15:0]}),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39),
        .\addr_i_reg[18]_0 (cal_on_rx_drpen_out),
        .\addr_i_reg[18]_1 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\addr_i_reg[27]_0 (cal_on_tx_drpen_out),
        .\addr_i_reg[27]_1 (cal_on_tx_drpaddr_out),
        .\addr_i_reg[2]_0 (bit_synchronizer_drprst_inst_n_2),
        .\addr_i_reg[2]_1 (p_1_in),
        .\addr_i_reg[3]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37),
        .\addr_i_reg[5]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42),
        .\addr_i_reg[6]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36),
        .\addr_i_reg[7]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43),
        .\addr_i_reg[8]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34),
        .\data_i_reg[31]_0 (cal_on_rx_drpdi_out),
        .\data_i_reg[47]_0 (cal_on_tx_drpdi_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_0),
        .\drp_state_reg[2]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6),
        .\drp_state_reg[2]_1 (\drp_state_reg[2] ),
        .\drp_state_reg[4]_0 (\drp_state_reg[4] ),
        .\drp_state_reg[4]_1 (\drp_state_reg[4]_0 ),
        .\drp_state_reg[5]_0 (\drp_state_reg[5] ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_86 gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i
       (.AS(i_in_out_reg_0[1]),
        .\DRPADDR_reg[2] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37),
        .\DRPADDR_reg[6] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38),
        .\DRPDI_reg[15] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .SS(cal_on_rx_reset_in_sync),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .\data_i_reg[15] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3),
        .drpaddr_in({drpaddr_in[8:6],drpaddr_in[4:2]}),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_reg ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17]_0 (\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18]_0 (\gen_cal_rx_en.cpll_cal_state_reg[18] ),
        .\gen_cal_rx_en.daddr_reg[8]_0 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\gen_cal_rx_en.den_reg_0 (\gen_cal_rx_en.den_reg ),
        .\gen_cal_rx_en.di_reg[15]_0 (cal_on_rx_drpdi_out),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.drp_state_reg[6] ),
        .\gen_cal_rx_en.dwe_reg_0 (\gen_cal_rx_en.dwe_reg ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_cal_rx_en.freq_counter_rst_reg ),
        .\gen_cal_rx_en.gtrxreset_int (\gen_cal_rx_en.gtrxreset_int ),
        .\gen_cal_rx_en.gtrxreset_int_reg_0 (\gen_cal_rx_en.gtrxreset_int_reg ),
        .\gen_cal_rx_en.mask_user_in_reg_0 (\gen_cal_rx_en.mask_user_in_reg ),
        .\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [16],cal_on_rx_dout}),
        .\gen_cal_rx_en.rd_reg_0 (\gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.rd_reg_1 (\gen_cal_rx_en.rd_reg ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr_reg[3] ),
        .\gen_cal_rx_en.rxcdrhold_int (\gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxcdrhold_int_reg_0 (\gen_cal_rx_en.rxcdrhold_int_reg ),
        .\gen_cal_rx_en.rxoutclksel_int (\gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 (\gen_cal_rx_en.rxoutclksel_int_reg[2] ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gen_cal_rx_en.rxprogdivreset_int ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg_0 (\gen_cal_rx_en.rxprogdivreset_int_reg ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_reg ),
        .\gen_cal_rx_en.status_store_reg_1 (\gen_cal_rx_en.status_store_reg_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13]_0 (\gen_cal_rx_en.wait_ctr_reg[13] ),
        .\gen_cal_rx_en.wait_ctr_reg[19]_0 (\gen_cal_rx_en.wait_ctr_reg[19] ),
        .\gen_cal_rx_en.wr (\gen_cal_rx_en.wr ),
        .\gen_cal_rx_en.wr_reg_0 (\gen_cal_rx_en.wr_reg ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .i_in_out_reg({i_in_out_reg_0[2],i_in_out_reg_0[0]}),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .out(out),
        .rxcdrhold_in(rxcdrhold_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclksel_in(rxoutclksel_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_87 gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i
       (.AS(i_in_out_reg[1]),
        .\DRPADDR_reg[0] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39),
        .\DRPADDR_reg[3] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\DRPADDR_reg[5] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .Q(Q),
        .USER_TXPRGDIVRESETDONE_OUT_reg_0(USER_TXPRGDIVRESETDONE_OUT_reg),
        .\addr_i_reg[0] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4),
        .\addr_i_reg[7] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_fail_store_reg_0(cal_fail_store_reg),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\cpll_cal_state2_inferred__0/i__carry__0_0 (\cpll_cal_state2_inferred__0/i__carry__0 ),
        .\cpll_cal_state_reg[10]_0 (\cpll_cal_state_reg[10] ),
        .\cpll_cal_state_reg[14]_0 (\cpll_cal_state_reg[14] ),
        .\cpll_cal_state_reg[22]_0 (p_2_in4_in),
        .\cpll_cal_state_reg[4]_0 (cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[5]_0 (\cpll_cal_state_reg[5] ),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .den_reg_0(den_reg),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .\drp_state_reg[6]_0 (\drp_state_reg[6] ),
        .drpaddr_in({drpaddr_in[7],drpaddr_in[5:3],drpaddr_in[1:0]}),
        .drpclk_in(drpclk_in),
        .drpwe_in(drpwe_in),
        .dwe_reg_0(dwe_reg),
        .freq_counter_rst_reg_0(freq_counter_rst_reg),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg(gthe4_txprgdivresetdone_sync),
        .i_in_out_reg_0({i_in_out_reg[2],i_in_out_reg[0]}),
        .in0(in0),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .mask_user_in_reg_0(mask_user_in_reg),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 (\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .\progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [17],cal_on_tx_dout}),
        .rd_reg_0(rd),
        .rd_reg_1(rd_reg),
        .\repeat_ctr_reg[3]_0 (\repeat_ctr_reg[3] ),
        .status_store_reg_0(status_store__0),
        .status_store_reg_1(status_store_reg),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_in(txoutclksel_in),
        .txoutclksel_int(txoutclksel_int),
        .\txoutclksel_int_reg[2]_0 (\txoutclksel_int_reg[2] ),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg_0(txprogdivreset_int_reg),
        .\wait_ctr_reg[11]_0 (\wait_ctr_reg[11] ),
        .\wait_ctr_reg[16]_0 (\wait_ctr_reg[16] ),
        .wr(wr),
        .wr_reg_0(wr_reg));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_88 reset_synchronizer_resetin_rx_inst
       (.cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .drpclk_in(drpclk_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_89 reset_synchronizer_resetin_tx_inst
       (.cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .drpclk_in(drpclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_0
   (gthe4_txprgdivresetdone_sync,
    i_in_out_reg,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    i_in_out_reg_0,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    cal_fail_store__0,
    status_store__0,
    cal_on_tx_reset_in_sync,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_reset_in_sync,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd ,
    \gen_cal_rx_en.status_store_reg ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    done_reg,
    Q,
    \wait_ctr_reg[16] ,
    \wait_ctr_reg[11] ,
    \cpll_cal_state_reg[10] ,
    p_2_in4_in,
    \drp_state_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \gen_cal_rx_en.wait_ctr_reg[13] ,
    \gen_cal_rx_en.wait_ctr_reg[19] ,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    \cpll_cal_state_reg[5] ,
    \cpll_cal_state_reg[14] ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[18] ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \drp_state_reg[5] ,
    \drp_state_reg[4] ,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \drp_state_reg[2] ,
    \drp_state_reg[4]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ,
    \DO_USR_O_reg[47] ,
    drprdy_out,
    \DADDR_O_reg[9] ,
    \DI_O_reg[15] ,
    drprst_in,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    cal_fail_store_reg,
    status_store_reg,
    freq_counter_rst_reg,
    mask_user_in_reg,
    wr_reg,
    rd_reg,
    USER_TXPRGDIVRESETDONE_OUT_reg,
    txprogdivreset_int_reg,
    \txoutclksel_int_reg[2] ,
    den_reg,
    dwe_reg,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.mask_user_in_reg ,
    \gen_cal_rx_en.wr_reg ,
    \gen_cal_rx_en.rd_reg ,
    \gen_cal_rx_en.status_store_reg_0 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2] ,
    \gen_cal_rx_en.den_reg ,
    \gen_cal_rx_en.dwe_reg ,
    \gen_cal_rx_en.gtrxreset_int_reg ,
    \gen_cal_rx_en.rxcdrhold_int_reg ,
    done_reg_0,
    drpdi_in,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    drpen_in,
    drpwe_in,
    rxoutclksel_in,
    GTHE4_CHANNEL_DRPRDY,
    D,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gthe4_txprgdivresetdone_sync;
  output [2:0]i_in_out_reg;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [2:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output cal_fail_store__0;
  output status_store__0;
  output cal_on_tx_reset_in_sync;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_reset_in_sync;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd ;
  output \gen_cal_rx_en.status_store_reg ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output done_reg;
  output [12:0]Q;
  output \wait_ctr_reg[16] ;
  output \wait_ctr_reg[11] ;
  output \cpll_cal_state_reg[10] ;
  output p_2_in4_in;
  output [4:0]\drp_state_reg[6] ;
  output [17:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  output \gen_cal_rx_en.wait_ctr_reg[13] ;
  output \gen_cal_rx_en.wait_ctr_reg[19] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output \cpll_cal_state_reg[5] ;
  output \cpll_cal_state_reg[14] ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \drp_state_reg[5] ;
  output \drp_state_reg[4] ;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output \drp_state_reg[2] ;
  output \drp_state_reg[4]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  output [17:0]\DO_USR_O_reg[47] ;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9] ;
  output [15:0]\DI_O_reg[15] ;
  input [0:0]drprst_in;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input cal_fail_store_reg;
  input status_store_reg;
  input freq_counter_rst_reg;
  input mask_user_in_reg;
  input wr_reg;
  input rd_reg;
  input USER_TXPRGDIVRESETDONE_OUT_reg;
  input txprogdivreset_int_reg;
  input \txoutclksel_int_reg[2] ;
  input den_reg;
  input dwe_reg;
  input \gen_cal_rx_en.cal_fail_store_reg ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;
  input \gen_cal_rx_en.mask_user_in_reg ;
  input \gen_cal_rx_en.wr_reg ;
  input \gen_cal_rx_en.rd_reg ;
  input \gen_cal_rx_en.status_store_reg_0 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  input \gen_cal_rx_en.den_reg ;
  input \gen_cal_rx_en.dwe_reg ;
  input \gen_cal_rx_en.gtrxreset_int_reg ;
  input \gen_cal_rx_en.rxcdrhold_int_reg ;
  input done_reg_0;
  input [15:0]drpdi_in;
  input [9:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [2:0]rxoutclksel_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [15:0]D;
  input cal_on_tx_reset_in;
  input cal_on_rx_reset_in;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;

  wire [15:0]D;
  wire [9:0]\DADDR_O_reg[9] ;
  wire [15:0]\DI_O_reg[15] ;
  wire [17:0]\DO_USR_O_reg[47] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [12:0]Q;
  wire USER_TXPRGDIVRESETDONE_OUT_reg;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire cal_fail_store__0;
  wire cal_fail_store_reg;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [14:0]cal_on_rx_dout;
  wire cal_on_rx_drdy;
  wire [8:2]cal_on_rx_drpaddr_out;
  wire [15:0]cal_on_rx_drpdi_out;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [14:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \cpll_cal_state_reg[10] ;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[5] ;
  wire den_reg;
  wire done_reg;
  wire done_reg_0;
  wire \drp_state_reg[2] ;
  wire \drp_state_reg[4] ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[5] ;
  wire [4:0]\drp_state_reg[6] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire dwe_reg;
  wire freq_counter_rst_reg;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire [17:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.den_reg ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.dwe_reg ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg ;
  wire \gen_cal_rx_en.mask_user_in_reg ;
  wire \gen_cal_rx_en.rd ;
  wire \gen_cal_rx_en.rd_reg ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg ;
  wire \gen_cal_rx_en.status_store_reg ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg[19] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire gthe4_txprgdivresetdone_sync;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43;
  wire [2:0]i_in_out_reg;
  wire [2:0]i_in_out_reg_0;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire mask_user_in_reg;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire out;
  wire [2:1]p_1_in;
  wire p_2_in4_in;
  wire rd;
  wire rd_reg;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire status_store__0;
  wire status_store_reg;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2] ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire \wait_ctr_reg[11] ;
  wire \wait_ctr_reg[16] ;
  wire wr;
  wire wr_reg;

  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_65 bit_synchronizer_drprst_inst
       (.D(p_1_in),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[1] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\addr_i_reg[1]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .drpaddr_in(drpaddr_in[2:1]),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in(drprst_in),
        .drprst_in_sync(drprst_in_sync),
        .i_in_out_reg_0(bit_synchronizer_drprst_inst_n_2),
        .\timeout_cntr_reg[0] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gte4_drp_arb_66 gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i
       (.D(D),
        .\DADDR_O_reg[9]_0 (\DADDR_O_reg[9] ),
        .\DI_O_reg[15]_0 (\DI_O_reg[15] ),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3),
        .\DRPADDR_reg[8]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4),
        .E(bit_synchronizer_drprst_inst_n_1),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .Q({\DO_USR_O_reg[47] [17],cal_on_tx_dout,\DO_USR_O_reg[47] [16],cal_on_rx_dout,\DO_USR_O_reg[47] [15:0]}),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39),
        .\addr_i_reg[18]_0 (cal_on_rx_drpen_out),
        .\addr_i_reg[18]_1 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\addr_i_reg[27]_0 (cal_on_tx_drpen_out),
        .\addr_i_reg[27]_1 (cal_on_tx_drpaddr_out),
        .\addr_i_reg[2]_0 (bit_synchronizer_drprst_inst_n_2),
        .\addr_i_reg[2]_1 (p_1_in),
        .\addr_i_reg[3]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37),
        .\addr_i_reg[5]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42),
        .\addr_i_reg[6]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36),
        .\addr_i_reg[7]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43),
        .\addr_i_reg[8]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34),
        .\data_i_reg[31]_0 (cal_on_rx_drpdi_out),
        .\data_i_reg[47]_0 (cal_on_tx_drpdi_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_0),
        .\drp_state_reg[2]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6),
        .\drp_state_reg[2]_1 (\drp_state_reg[2] ),
        .\drp_state_reg[4]_0 (\drp_state_reg[4] ),
        .\drp_state_reg[4]_1 (\drp_state_reg[4]_0 ),
        .\drp_state_reg[5]_0 (\drp_state_reg[5] ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_67 gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i
       (.AS(i_in_out_reg_0[1]),
        .\DRPADDR_reg[2] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37),
        .\DRPADDR_reg[6] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38),
        .\DRPDI_reg[15] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .SS(cal_on_rx_reset_in_sync),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .\data_i_reg[15] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3),
        .drpaddr_in({drpaddr_in[8:6],drpaddr_in[4:2]}),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_reg ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17]_0 (\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18]_0 (\gen_cal_rx_en.cpll_cal_state_reg[18] ),
        .\gen_cal_rx_en.daddr_reg[8]_0 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\gen_cal_rx_en.den_reg_0 (\gen_cal_rx_en.den_reg ),
        .\gen_cal_rx_en.di_reg[15]_0 (cal_on_rx_drpdi_out),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.drp_state_reg[6] ),
        .\gen_cal_rx_en.dwe_reg_0 (\gen_cal_rx_en.dwe_reg ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_cal_rx_en.freq_counter_rst_reg ),
        .\gen_cal_rx_en.gtrxreset_int (\gen_cal_rx_en.gtrxreset_int ),
        .\gen_cal_rx_en.gtrxreset_int_reg_0 (\gen_cal_rx_en.gtrxreset_int_reg ),
        .\gen_cal_rx_en.mask_user_in_reg_0 (\gen_cal_rx_en.mask_user_in_reg ),
        .\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [16],cal_on_rx_dout}),
        .\gen_cal_rx_en.rd_reg_0 (\gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.rd_reg_1 (\gen_cal_rx_en.rd_reg ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr_reg[3] ),
        .\gen_cal_rx_en.rxcdrhold_int (\gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxcdrhold_int_reg_0 (\gen_cal_rx_en.rxcdrhold_int_reg ),
        .\gen_cal_rx_en.rxoutclksel_int (\gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 (\gen_cal_rx_en.rxoutclksel_int_reg[2] ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gen_cal_rx_en.rxprogdivreset_int ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg_0 (\gen_cal_rx_en.rxprogdivreset_int_reg ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_reg ),
        .\gen_cal_rx_en.status_store_reg_1 (\gen_cal_rx_en.status_store_reg_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13]_0 (\gen_cal_rx_en.wait_ctr_reg[13] ),
        .\gen_cal_rx_en.wait_ctr_reg[19]_0 (\gen_cal_rx_en.wait_ctr_reg[19] ),
        .\gen_cal_rx_en.wr (\gen_cal_rx_en.wr ),
        .\gen_cal_rx_en.wr_reg_0 (\gen_cal_rx_en.wr_reg ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .i_in_out_reg({i_in_out_reg_0[2],i_in_out_reg_0[0]}),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .out(out),
        .rxcdrhold_in(rxcdrhold_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclksel_in(rxoutclksel_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_68 gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i
       (.AS(i_in_out_reg[1]),
        .\DRPADDR_reg[0] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39),
        .\DRPADDR_reg[3] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\DRPADDR_reg[5] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .Q(Q),
        .USER_TXPRGDIVRESETDONE_OUT_reg_0(USER_TXPRGDIVRESETDONE_OUT_reg),
        .\addr_i_reg[0] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4),
        .\addr_i_reg[7] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_fail_store_reg_0(cal_fail_store_reg),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\cpll_cal_state2_inferred__0/i__carry__0_0 (\cpll_cal_state2_inferred__0/i__carry__0 ),
        .\cpll_cal_state_reg[10]_0 (\cpll_cal_state_reg[10] ),
        .\cpll_cal_state_reg[14]_0 (\cpll_cal_state_reg[14] ),
        .\cpll_cal_state_reg[22]_0 (p_2_in4_in),
        .\cpll_cal_state_reg[4]_0 (cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[5]_0 (\cpll_cal_state_reg[5] ),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .den_reg_0(den_reg),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .\drp_state_reg[6]_0 (\drp_state_reg[6] ),
        .drpaddr_in({drpaddr_in[7],drpaddr_in[5:3],drpaddr_in[1:0]}),
        .drpclk_in(drpclk_in),
        .drpwe_in(drpwe_in),
        .dwe_reg_0(dwe_reg),
        .freq_counter_rst_reg_0(freq_counter_rst_reg),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg(gthe4_txprgdivresetdone_sync),
        .i_in_out_reg_0({i_in_out_reg[2],i_in_out_reg[0]}),
        .in0(in0),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .mask_user_in_reg_0(mask_user_in_reg),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 (\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .\progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [17],cal_on_tx_dout}),
        .rd_reg_0(rd),
        .rd_reg_1(rd_reg),
        .\repeat_ctr_reg[3]_0 (\repeat_ctr_reg[3] ),
        .status_store_reg_0(status_store__0),
        .status_store_reg_1(status_store_reg),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_in(txoutclksel_in),
        .txoutclksel_int(txoutclksel_int),
        .\txoutclksel_int_reg[2]_0 (\txoutclksel_int_reg[2] ),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg_0(txprogdivreset_int_reg),
        .\wait_ctr_reg[11]_0 (\wait_ctr_reg[11] ),
        .\wait_ctr_reg[16]_0 (\wait_ctr_reg[16] ),
        .wr(wr),
        .wr_reg_0(wr_reg));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_69 reset_synchronizer_resetin_rx_inst
       (.cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .drpclk_in(drpclk_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_70 reset_synchronizer_resetin_tx_inst
       (.cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .drpclk_in(drpclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_1
   (gthe4_txprgdivresetdone_sync,
    i_in_out_reg,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    i_in_out_reg_0,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    cal_fail_store__0,
    status_store__0,
    cal_on_tx_reset_in_sync,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_reset_in_sync,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd ,
    \gen_cal_rx_en.status_store_reg ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    done_reg,
    Q,
    \wait_ctr_reg[16] ,
    \wait_ctr_reg[11] ,
    \cpll_cal_state_reg[10] ,
    p_2_in4_in,
    \drp_state_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \gen_cal_rx_en.wait_ctr_reg[13] ,
    \gen_cal_rx_en.wait_ctr_reg[19] ,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    \cpll_cal_state_reg[5] ,
    \cpll_cal_state_reg[14] ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[18] ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \drp_state_reg[5] ,
    \drp_state_reg[4] ,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \drp_state_reg[2] ,
    \drp_state_reg[4]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ,
    \DO_USR_O_reg[47] ,
    drprdy_out,
    \DADDR_O_reg[9] ,
    \DI_O_reg[15] ,
    drprst_in,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    cal_fail_store_reg,
    status_store_reg,
    freq_counter_rst_reg,
    mask_user_in_reg,
    wr_reg,
    rd_reg,
    USER_TXPRGDIVRESETDONE_OUT_reg,
    txprogdivreset_int_reg,
    \txoutclksel_int_reg[2] ,
    den_reg,
    dwe_reg,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.mask_user_in_reg ,
    \gen_cal_rx_en.wr_reg ,
    \gen_cal_rx_en.rd_reg ,
    \gen_cal_rx_en.status_store_reg_0 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2] ,
    \gen_cal_rx_en.den_reg ,
    \gen_cal_rx_en.dwe_reg ,
    \gen_cal_rx_en.gtrxreset_int_reg ,
    \gen_cal_rx_en.rxcdrhold_int_reg ,
    done_reg_0,
    drpdi_in,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    drpen_in,
    drpwe_in,
    rxoutclksel_in,
    GTHE4_CHANNEL_DRPRDY,
    D,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gthe4_txprgdivresetdone_sync;
  output [2:0]i_in_out_reg;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [2:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output cal_fail_store__0;
  output status_store__0;
  output cal_on_tx_reset_in_sync;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_reset_in_sync;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd ;
  output \gen_cal_rx_en.status_store_reg ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output done_reg;
  output [12:0]Q;
  output \wait_ctr_reg[16] ;
  output \wait_ctr_reg[11] ;
  output \cpll_cal_state_reg[10] ;
  output p_2_in4_in;
  output [4:0]\drp_state_reg[6] ;
  output [17:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  output \gen_cal_rx_en.wait_ctr_reg[13] ;
  output \gen_cal_rx_en.wait_ctr_reg[19] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output \cpll_cal_state_reg[5] ;
  output \cpll_cal_state_reg[14] ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \drp_state_reg[5] ;
  output \drp_state_reg[4] ;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output \drp_state_reg[2] ;
  output \drp_state_reg[4]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  output [17:0]\DO_USR_O_reg[47] ;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9] ;
  output [15:0]\DI_O_reg[15] ;
  input [0:0]drprst_in;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input cal_fail_store_reg;
  input status_store_reg;
  input freq_counter_rst_reg;
  input mask_user_in_reg;
  input wr_reg;
  input rd_reg;
  input USER_TXPRGDIVRESETDONE_OUT_reg;
  input txprogdivreset_int_reg;
  input \txoutclksel_int_reg[2] ;
  input den_reg;
  input dwe_reg;
  input \gen_cal_rx_en.cal_fail_store_reg ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;
  input \gen_cal_rx_en.mask_user_in_reg ;
  input \gen_cal_rx_en.wr_reg ;
  input \gen_cal_rx_en.rd_reg ;
  input \gen_cal_rx_en.status_store_reg_0 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  input \gen_cal_rx_en.den_reg ;
  input \gen_cal_rx_en.dwe_reg ;
  input \gen_cal_rx_en.gtrxreset_int_reg ;
  input \gen_cal_rx_en.rxcdrhold_int_reg ;
  input done_reg_0;
  input [15:0]drpdi_in;
  input [9:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [2:0]rxoutclksel_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [15:0]D;
  input cal_on_tx_reset_in;
  input cal_on_rx_reset_in;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;

  wire [15:0]D;
  wire [9:0]\DADDR_O_reg[9] ;
  wire [15:0]\DI_O_reg[15] ;
  wire [17:0]\DO_USR_O_reg[47] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [12:0]Q;
  wire USER_TXPRGDIVRESETDONE_OUT_reg;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire cal_fail_store__0;
  wire cal_fail_store_reg;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [14:0]cal_on_rx_dout;
  wire cal_on_rx_drdy;
  wire [8:2]cal_on_rx_drpaddr_out;
  wire [15:0]cal_on_rx_drpdi_out;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [14:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \cpll_cal_state_reg[10] ;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[5] ;
  wire den_reg;
  wire done_reg;
  wire done_reg_0;
  wire \drp_state_reg[2] ;
  wire \drp_state_reg[4] ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[5] ;
  wire [4:0]\drp_state_reg[6] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire dwe_reg;
  wire freq_counter_rst_reg;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire [17:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.den_reg ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.dwe_reg ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg ;
  wire \gen_cal_rx_en.mask_user_in_reg ;
  wire \gen_cal_rx_en.rd ;
  wire \gen_cal_rx_en.rd_reg ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg ;
  wire \gen_cal_rx_en.status_store_reg ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg[19] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire gthe4_txprgdivresetdone_sync;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43;
  wire [2:0]i_in_out_reg;
  wire [2:0]i_in_out_reg_0;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire mask_user_in_reg;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire out;
  wire [2:1]p_1_in;
  wire p_2_in4_in;
  wire rd;
  wire rd_reg;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire status_store__0;
  wire status_store_reg;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2] ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire \wait_ctr_reg[11] ;
  wire \wait_ctr_reg[16] ;
  wire wr;
  wire wr_reg;

  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_46 bit_synchronizer_drprst_inst
       (.D(p_1_in),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[1] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\addr_i_reg[1]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .drpaddr_in(drpaddr_in[2:1]),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in(drprst_in),
        .drprst_in_sync(drprst_in_sync),
        .i_in_out_reg_0(bit_synchronizer_drprst_inst_n_2),
        .\timeout_cntr_reg[0] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gte4_drp_arb_47 gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i
       (.D(D),
        .\DADDR_O_reg[9]_0 (\DADDR_O_reg[9] ),
        .\DI_O_reg[15]_0 (\DI_O_reg[15] ),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3),
        .\DRPADDR_reg[8]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4),
        .E(bit_synchronizer_drprst_inst_n_1),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .Q({\DO_USR_O_reg[47] [17],cal_on_tx_dout,\DO_USR_O_reg[47] [16],cal_on_rx_dout,\DO_USR_O_reg[47] [15:0]}),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39),
        .\addr_i_reg[18]_0 (cal_on_rx_drpen_out),
        .\addr_i_reg[18]_1 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\addr_i_reg[27]_0 (cal_on_tx_drpen_out),
        .\addr_i_reg[27]_1 (cal_on_tx_drpaddr_out),
        .\addr_i_reg[2]_0 (bit_synchronizer_drprst_inst_n_2),
        .\addr_i_reg[2]_1 (p_1_in),
        .\addr_i_reg[3]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37),
        .\addr_i_reg[5]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42),
        .\addr_i_reg[6]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36),
        .\addr_i_reg[7]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43),
        .\addr_i_reg[8]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34),
        .\data_i_reg[31]_0 (cal_on_rx_drpdi_out),
        .\data_i_reg[47]_0 (cal_on_tx_drpdi_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_0),
        .\drp_state_reg[2]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6),
        .\drp_state_reg[2]_1 (\drp_state_reg[2] ),
        .\drp_state_reg[4]_0 (\drp_state_reg[4] ),
        .\drp_state_reg[4]_1 (\drp_state_reg[4]_0 ),
        .\drp_state_reg[5]_0 (\drp_state_reg[5] ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_48 gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i
       (.AS(i_in_out_reg_0[1]),
        .\DRPADDR_reg[2] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37),
        .\DRPADDR_reg[6] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38),
        .\DRPDI_reg[15] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .SS(cal_on_rx_reset_in_sync),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .\data_i_reg[15] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3),
        .drpaddr_in({drpaddr_in[8:6],drpaddr_in[4:2]}),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_reg ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17]_0 (\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18]_0 (\gen_cal_rx_en.cpll_cal_state_reg[18] ),
        .\gen_cal_rx_en.daddr_reg[8]_0 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\gen_cal_rx_en.den_reg_0 (\gen_cal_rx_en.den_reg ),
        .\gen_cal_rx_en.di_reg[15]_0 (cal_on_rx_drpdi_out),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.drp_state_reg[6] ),
        .\gen_cal_rx_en.dwe_reg_0 (\gen_cal_rx_en.dwe_reg ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_cal_rx_en.freq_counter_rst_reg ),
        .\gen_cal_rx_en.gtrxreset_int (\gen_cal_rx_en.gtrxreset_int ),
        .\gen_cal_rx_en.gtrxreset_int_reg_0 (\gen_cal_rx_en.gtrxreset_int_reg ),
        .\gen_cal_rx_en.mask_user_in_reg_0 (\gen_cal_rx_en.mask_user_in_reg ),
        .\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [16],cal_on_rx_dout}),
        .\gen_cal_rx_en.rd_reg_0 (\gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.rd_reg_1 (\gen_cal_rx_en.rd_reg ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr_reg[3] ),
        .\gen_cal_rx_en.rxcdrhold_int (\gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxcdrhold_int_reg_0 (\gen_cal_rx_en.rxcdrhold_int_reg ),
        .\gen_cal_rx_en.rxoutclksel_int (\gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 (\gen_cal_rx_en.rxoutclksel_int_reg[2] ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gen_cal_rx_en.rxprogdivreset_int ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg_0 (\gen_cal_rx_en.rxprogdivreset_int_reg ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_reg ),
        .\gen_cal_rx_en.status_store_reg_1 (\gen_cal_rx_en.status_store_reg_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13]_0 (\gen_cal_rx_en.wait_ctr_reg[13] ),
        .\gen_cal_rx_en.wait_ctr_reg[19]_0 (\gen_cal_rx_en.wait_ctr_reg[19] ),
        .\gen_cal_rx_en.wr (\gen_cal_rx_en.wr ),
        .\gen_cal_rx_en.wr_reg_0 (\gen_cal_rx_en.wr_reg ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .i_in_out_reg({i_in_out_reg_0[2],i_in_out_reg_0[0]}),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .out(out),
        .rxcdrhold_in(rxcdrhold_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclksel_in(rxoutclksel_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_49 gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i
       (.AS(i_in_out_reg[1]),
        .\DRPADDR_reg[0] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39),
        .\DRPADDR_reg[3] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\DRPADDR_reg[5] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .Q(Q),
        .USER_TXPRGDIVRESETDONE_OUT_reg_0(USER_TXPRGDIVRESETDONE_OUT_reg),
        .\addr_i_reg[0] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4),
        .\addr_i_reg[7] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_fail_store_reg_0(cal_fail_store_reg),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\cpll_cal_state2_inferred__0/i__carry__0_0 (\cpll_cal_state2_inferred__0/i__carry__0 ),
        .\cpll_cal_state_reg[10]_0 (\cpll_cal_state_reg[10] ),
        .\cpll_cal_state_reg[14]_0 (\cpll_cal_state_reg[14] ),
        .\cpll_cal_state_reg[22]_0 (p_2_in4_in),
        .\cpll_cal_state_reg[4]_0 (cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[5]_0 (\cpll_cal_state_reg[5] ),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .den_reg_0(den_reg),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .\drp_state_reg[6]_0 (\drp_state_reg[6] ),
        .drpaddr_in({drpaddr_in[7],drpaddr_in[5:3],drpaddr_in[1:0]}),
        .drpclk_in(drpclk_in),
        .drpwe_in(drpwe_in),
        .dwe_reg_0(dwe_reg),
        .freq_counter_rst_reg_0(freq_counter_rst_reg),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg(gthe4_txprgdivresetdone_sync),
        .i_in_out_reg_0({i_in_out_reg[2],i_in_out_reg[0]}),
        .in0(in0),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .mask_user_in_reg_0(mask_user_in_reg),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 (\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .\progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [17],cal_on_tx_dout}),
        .rd_reg_0(rd),
        .rd_reg_1(rd_reg),
        .\repeat_ctr_reg[3]_0 (\repeat_ctr_reg[3] ),
        .status_store_reg_0(status_store__0),
        .status_store_reg_1(status_store_reg),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_in(txoutclksel_in),
        .txoutclksel_int(txoutclksel_int),
        .\txoutclksel_int_reg[2]_0 (\txoutclksel_int_reg[2] ),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg_0(txprogdivreset_int_reg),
        .\wait_ctr_reg[11]_0 (\wait_ctr_reg[11] ),
        .\wait_ctr_reg[16]_0 (\wait_ctr_reg[16] ),
        .wr(wr),
        .wr_reg_0(wr_reg));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_50 reset_synchronizer_resetin_rx_inst
       (.cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .drpclk_in(drpclk_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_51 reset_synchronizer_resetin_tx_inst
       (.cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .drpclk_in(drpclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_2
   (gthe4_txprgdivresetdone_sync,
    i_in_out_reg,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    i_in_out_reg_0,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    cal_fail_store__0,
    status_store__0,
    cal_on_tx_reset_in_sync,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_reset_in_sync,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd ,
    \gen_cal_rx_en.status_store_reg ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    done_reg,
    Q,
    \wait_ctr_reg[16] ,
    \wait_ctr_reg[11] ,
    \cpll_cal_state_reg[10] ,
    p_2_in4_in,
    \drp_state_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \gen_cal_rx_en.wait_ctr_reg[13] ,
    \gen_cal_rx_en.wait_ctr_reg[19] ,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    \cpll_cal_state_reg[5] ,
    \cpll_cal_state_reg[14] ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[18] ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \drp_state_reg[5] ,
    \drp_state_reg[4] ,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \drp_state_reg[2] ,
    \drp_state_reg[4]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ,
    \DO_USR_O_reg[47] ,
    drprdy_out,
    \DADDR_O_reg[9] ,
    \DI_O_reg[15] ,
    drprst_in,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    cal_fail_store_reg,
    status_store_reg,
    freq_counter_rst_reg,
    mask_user_in_reg,
    wr_reg,
    rd_reg,
    USER_TXPRGDIVRESETDONE_OUT_reg,
    txprogdivreset_int_reg,
    \txoutclksel_int_reg[2] ,
    den_reg,
    dwe_reg,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.mask_user_in_reg ,
    \gen_cal_rx_en.wr_reg ,
    \gen_cal_rx_en.rd_reg ,
    \gen_cal_rx_en.status_store_reg_0 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2] ,
    \gen_cal_rx_en.den_reg ,
    \gen_cal_rx_en.dwe_reg ,
    \gen_cal_rx_en.gtrxreset_int_reg ,
    \gen_cal_rx_en.rxcdrhold_int_reg ,
    done_reg_0,
    drpdi_in,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    drpen_in,
    drpwe_in,
    rxoutclksel_in,
    GTHE4_CHANNEL_DRPRDY,
    D,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gthe4_txprgdivresetdone_sync;
  output [2:0]i_in_out_reg;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [2:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output cal_fail_store__0;
  output status_store__0;
  output cal_on_tx_reset_in_sync;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_reset_in_sync;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd ;
  output \gen_cal_rx_en.status_store_reg ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output done_reg;
  output [12:0]Q;
  output \wait_ctr_reg[16] ;
  output \wait_ctr_reg[11] ;
  output \cpll_cal_state_reg[10] ;
  output p_2_in4_in;
  output [4:0]\drp_state_reg[6] ;
  output [17:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  output \gen_cal_rx_en.wait_ctr_reg[13] ;
  output \gen_cal_rx_en.wait_ctr_reg[19] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output \cpll_cal_state_reg[5] ;
  output \cpll_cal_state_reg[14] ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \drp_state_reg[5] ;
  output \drp_state_reg[4] ;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output \drp_state_reg[2] ;
  output \drp_state_reg[4]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  output [17:0]\DO_USR_O_reg[47] ;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9] ;
  output [15:0]\DI_O_reg[15] ;
  input [0:0]drprst_in;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input cal_fail_store_reg;
  input status_store_reg;
  input freq_counter_rst_reg;
  input mask_user_in_reg;
  input wr_reg;
  input rd_reg;
  input USER_TXPRGDIVRESETDONE_OUT_reg;
  input txprogdivreset_int_reg;
  input \txoutclksel_int_reg[2] ;
  input den_reg;
  input dwe_reg;
  input \gen_cal_rx_en.cal_fail_store_reg ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;
  input \gen_cal_rx_en.mask_user_in_reg ;
  input \gen_cal_rx_en.wr_reg ;
  input \gen_cal_rx_en.rd_reg ;
  input \gen_cal_rx_en.status_store_reg_0 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  input \gen_cal_rx_en.den_reg ;
  input \gen_cal_rx_en.dwe_reg ;
  input \gen_cal_rx_en.gtrxreset_int_reg ;
  input \gen_cal_rx_en.rxcdrhold_int_reg ;
  input done_reg_0;
  input [15:0]drpdi_in;
  input [9:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [2:0]rxoutclksel_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [15:0]D;
  input cal_on_tx_reset_in;
  input cal_on_rx_reset_in;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;

  wire [15:0]D;
  wire [9:0]\DADDR_O_reg[9] ;
  wire [15:0]\DI_O_reg[15] ;
  wire [17:0]\DO_USR_O_reg[47] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [12:0]Q;
  wire USER_TXPRGDIVRESETDONE_OUT_reg;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire cal_fail_store__0;
  wire cal_fail_store_reg;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [14:0]cal_on_rx_dout;
  wire cal_on_rx_drdy;
  wire [8:2]cal_on_rx_drpaddr_out;
  wire [15:0]cal_on_rx_drpdi_out;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [14:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \cpll_cal_state_reg[10] ;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[5] ;
  wire den_reg;
  wire done_reg;
  wire done_reg_0;
  wire \drp_state_reg[2] ;
  wire \drp_state_reg[4] ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[5] ;
  wire [4:0]\drp_state_reg[6] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire dwe_reg;
  wire freq_counter_rst_reg;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire [17:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.den_reg ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.dwe_reg ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg ;
  wire \gen_cal_rx_en.mask_user_in_reg ;
  wire \gen_cal_rx_en.rd ;
  wire \gen_cal_rx_en.rd_reg ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg ;
  wire \gen_cal_rx_en.status_store_reg ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg[19] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire gthe4_txprgdivresetdone_sync;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4;
  wire gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42;
  wire gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43;
  wire [2:0]i_in_out_reg;
  wire [2:0]i_in_out_reg_0;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire mask_user_in_reg;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire out;
  wire [2:1]p_1_in;
  wire p_2_in4_in;
  wire rd;
  wire rd_reg;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire status_store__0;
  wire status_store_reg;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2] ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire \wait_ctr_reg[11] ;
  wire \wait_ctr_reg[16] ;
  wire wr;
  wire wr_reg;

  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_31 bit_synchronizer_drprst_inst
       (.D(p_1_in),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[1] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\addr_i_reg[1]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .drpaddr_in(drpaddr_in[2:1]),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in(drprst_in),
        .drprst_in_sync(drprst_in_sync),
        .i_in_out_reg_0(bit_synchronizer_drprst_inst_n_2),
        .\timeout_cntr_reg[0] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gte4_drp_arb gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i
       (.D(D),
        .\DADDR_O_reg[9]_0 (\DADDR_O_reg[9] ),
        .\DI_O_reg[15]_0 (\DI_O_reg[15] ),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3),
        .\DRPADDR_reg[8]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4),
        .E(bit_synchronizer_drprst_inst_n_1),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .Q({\DO_USR_O_reg[47] [17],cal_on_tx_dout,\DO_USR_O_reg[47] [16],cal_on_rx_dout,\DO_USR_O_reg[47] [15:0]}),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39),
        .\addr_i_reg[18]_0 (cal_on_rx_drpen_out),
        .\addr_i_reg[18]_1 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\addr_i_reg[27]_0 (cal_on_tx_drpen_out),
        .\addr_i_reg[27]_1 (cal_on_tx_drpaddr_out),
        .\addr_i_reg[2]_0 (bit_synchronizer_drprst_inst_n_2),
        .\addr_i_reg[2]_1 (p_1_in),
        .\addr_i_reg[3]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37),
        .\addr_i_reg[5]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42),
        .\addr_i_reg[6]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36),
        .\addr_i_reg[7]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43),
        .\addr_i_reg[8]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34),
        .\data_i_reg[31]_0 (cal_on_rx_drpdi_out),
        .\data_i_reg[47]_0 (cal_on_tx_drpdi_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_0),
        .\drp_state_reg[2]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_6),
        .\drp_state_reg[2]_1 (\drp_state_reg[2] ),
        .\drp_state_reg[4]_0 (\drp_state_reg[4] ),
        .\drp_state_reg[4]_1 (\drp_state_reg[4]_0 ),
        .\drp_state_reg[5]_0 (\drp_state_reg[5] ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i
       (.AS(i_in_out_reg_0[1]),
        .\DRPADDR_reg[2] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_37),
        .\DRPADDR_reg[6] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_36),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_38),
        .\DRPDI_reg[15] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_34),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .SS(cal_on_rx_reset_in_sync),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .\data_i_reg[15] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_3),
        .drpaddr_in({drpaddr_in[8:6],drpaddr_in[4:2]}),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_reg ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17]_0 (\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18]_0 (\gen_cal_rx_en.cpll_cal_state_reg[18] ),
        .\gen_cal_rx_en.daddr_reg[8]_0 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\gen_cal_rx_en.den_reg_0 (\gen_cal_rx_en.den_reg ),
        .\gen_cal_rx_en.di_reg[15]_0 (cal_on_rx_drpdi_out),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.drp_state_reg[6] ),
        .\gen_cal_rx_en.dwe_reg_0 (\gen_cal_rx_en.dwe_reg ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_cal_rx_en.freq_counter_rst_reg ),
        .\gen_cal_rx_en.gtrxreset_int (\gen_cal_rx_en.gtrxreset_int ),
        .\gen_cal_rx_en.gtrxreset_int_reg_0 (\gen_cal_rx_en.gtrxreset_int_reg ),
        .\gen_cal_rx_en.mask_user_in_reg_0 (\gen_cal_rx_en.mask_user_in_reg ),
        .\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [16],cal_on_rx_dout}),
        .\gen_cal_rx_en.rd_reg_0 (\gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.rd_reg_1 (\gen_cal_rx_en.rd_reg ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr_reg[3] ),
        .\gen_cal_rx_en.rxcdrhold_int (\gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxcdrhold_int_reg_0 (\gen_cal_rx_en.rxcdrhold_int_reg ),
        .\gen_cal_rx_en.rxoutclksel_int (\gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 (\gen_cal_rx_en.rxoutclksel_int_reg[2] ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gen_cal_rx_en.rxprogdivreset_int ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg_0 (\gen_cal_rx_en.rxprogdivreset_int_reg ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_reg ),
        .\gen_cal_rx_en.status_store_reg_1 (\gen_cal_rx_en.status_store_reg_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13]_0 (\gen_cal_rx_en.wait_ctr_reg[13] ),
        .\gen_cal_rx_en.wait_ctr_reg[19]_0 (\gen_cal_rx_en.wait_ctr_reg[19] ),
        .\gen_cal_rx_en.wr (\gen_cal_rx_en.wr ),
        .\gen_cal_rx_en.wr_reg_0 (\gen_cal_rx_en.wr_reg ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .i_in_out_reg({i_in_out_reg_0[2],i_in_out_reg_0[0]}),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .out(out),
        .rxcdrhold_in(rxcdrhold_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclksel_in(rxoutclksel_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i
       (.AS(i_in_out_reg[1]),
        .\DRPADDR_reg[0] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_39),
        .\DRPADDR_reg[3] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_41),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_40),
        .\DRPADDR_reg[5] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_42),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i_n_43),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .Q(Q),
        .USER_TXPRGDIVRESETDONE_OUT_reg_0(USER_TXPRGDIVRESETDONE_OUT_reg),
        .\addr_i_reg[0] (gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i_n_4),
        .\addr_i_reg[7] (gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i_n_35),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_fail_store_reg_0(cal_fail_store_reg),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\cpll_cal_state2_inferred__0/i__carry__0_0 (\cpll_cal_state2_inferred__0/i__carry__0 ),
        .\cpll_cal_state_reg[10]_0 (\cpll_cal_state_reg[10] ),
        .\cpll_cal_state_reg[14]_0 (\cpll_cal_state_reg[14] ),
        .\cpll_cal_state_reg[22]_0 (p_2_in4_in),
        .\cpll_cal_state_reg[4]_0 (cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[5]_0 (\cpll_cal_state_reg[5] ),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .den_reg_0(den_reg),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .\drp_state_reg[6]_0 (\drp_state_reg[6] ),
        .drpaddr_in({drpaddr_in[7],drpaddr_in[5:3],drpaddr_in[1:0]}),
        .drpclk_in(drpclk_in),
        .drpwe_in(drpwe_in),
        .dwe_reg_0(dwe_reg),
        .freq_counter_rst_reg_0(freq_counter_rst_reg),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg(gthe4_txprgdivresetdone_sync),
        .i_in_out_reg_0({i_in_out_reg[2],i_in_out_reg[0]}),
        .in0(in0),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .mask_user_in_reg_0(mask_user_in_reg),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 (\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .\progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [17],cal_on_tx_dout}),
        .rd_reg_0(rd),
        .rd_reg_1(rd_reg),
        .\repeat_ctr_reg[3]_0 (\repeat_ctr_reg[3] ),
        .status_store_reg_0(status_store__0),
        .status_store_reg_1(status_store_reg),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_in(txoutclksel_in),
        .txoutclksel_int(txoutclksel_int),
        .\txoutclksel_int_reg[2]_0 (\txoutclksel_int_reg[2] ),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg_0(txprogdivreset_int_reg),
        .\wait_ctr_reg[11]_0 (\wait_ctr_reg[11] ),
        .\wait_ctr_reg[16]_0 (\wait_ctr_reg[16] ),
        .wr(wr),
        .wr_reg_0(wr_reg));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_32 reset_synchronizer_resetin_rx_inst
       (.cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .drpclk_in(drpclk_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_33 reset_synchronizer_resetin_tx_inst
       (.cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .drpclk_in(drpclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter
   (cal_on_tx_debug_out,
    rst_in_out_reg,
    D,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    drpclk_in,
    AR,
    txoutclkmon,
    \repeat_ctr_reg[3]_0 ,
    \repeat_ctr_reg[3]_1 ,
    CO,
    \repeat_ctr_reg[3]_2 ,
    Q,
    \cpll_cal_state_reg[21] ,
    cal_fail_store_reg,
    cal_fail_store_reg_0,
    \cpll_cal_state_reg[13] ,
    cpll_cal_state31_out,
    cpll_cal_state30_out);
  output [0:0]cal_on_tx_debug_out;
  output rst_in_out_reg;
  output [1:0]D;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input txoutclkmon;
  input [0:0]\repeat_ctr_reg[3]_0 ;
  input \repeat_ctr_reg[3]_1 ;
  input [0:0]CO;
  input [0:0]\repeat_ctr_reg[3]_2 ;
  input [4:0]Q;
  input [0:0]\cpll_cal_state_reg[21] ;
  input [3:0]cal_fail_store_reg;
  input cal_fail_store_reg_0;
  input \cpll_cal_state_reg[13] ;
  input [17:0]cpll_cal_state31_out;
  input [17:0]cpll_cal_state30_out;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [4:0]Q;
  wire [7:0]S;
  wire [3:0]cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire [17:0]cal_on_tx_cal_freq_cnt;
  wire [0:0]cal_on_tx_debug_out;
  wire clear;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[21]_i_2__2_n_0 ;
  wire \cpll_cal_state_reg[13] ;
  wire [0:0]\cpll_cal_state_reg[21] ;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__5_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire \hold_clk[2]_i_1__5_n_0 ;
  wire \hold_clk[5]_i_1__5_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in;
  wire [15:0]p_0_in__0;
  wire p_1_in;
  wire refclk_cnt0__0_carry__0_n_2;
  wire refclk_cnt0__0_carry__0_n_3;
  wire refclk_cnt0__0_carry__0_n_4;
  wire refclk_cnt0__0_carry__0_n_5;
  wire refclk_cnt0__0_carry__0_n_6;
  wire refclk_cnt0__0_carry__0_n_7;
  wire refclk_cnt0__0_carry_n_0;
  wire refclk_cnt0__0_carry_n_1;
  wire refclk_cnt0__0_carry_n_2;
  wire refclk_cnt0__0_carry_n_3;
  wire refclk_cnt0__0_carry_n_4;
  wire refclk_cnt0__0_carry_n_5;
  wire refclk_cnt0__0_carry_n_6;
  wire refclk_cnt0__0_carry_n_7;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_4__2_n_0 ;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]\repeat_ctr_reg[3]_0 ;
  wire \repeat_ctr_reg[3]_1 ;
  wire [0:0]\repeat_ctr_reg[3]_2 ;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire \state[1]_i_2__5_n_0 ;
  wire \state[2]_i_1__5_n_0 ;
  wire \state[2]_i_2__5_n_0 ;
  wire \state[2]_i_3__5_n_0 ;
  wire \state[2]_i_4__5_n_0 ;
  wire \state[2]_i_5__5_n_0 ;
  wire \state[3]_i_1__5_n_0 ;
  wire \state[3]_i_2__5_n_0 ;
  wire \state[4]_i_1__5_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0__2_n_0;
  wire \testclk_cnt[0]_i_2__5_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__5_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__5_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__5_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__5_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__5_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__5_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [7:6]NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__5_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__5_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    cal_fail_store_i_2__2
       (.I0(CO),
        .I1(\repeat_ctr_reg[3]_2 ),
        .O(\cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    cal_fail_store_i_3__2
       (.I0(cal_fail_store_reg[3]),
        .I1(cal_fail_store_reg_0),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(Q[3]),
        .I5(cal_on_tx_debug_out),
        .O(\repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry__0_i_1__2
       (.I0(cpll_cal_state31_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state31_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry__0_i_2__2
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state31_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state31_out[16]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_10__2
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state31_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state31_out[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_11__2
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state31_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state31_out[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_12__2
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state31_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state31_out[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_13__2
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state31_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state31_out[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_14__2
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state31_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state31_out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_15__2
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state31_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state31_out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_16__2
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state31_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state31_out[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_1__2
       (.I0(cpll_cal_state31_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state31_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_2__2
       (.I0(cpll_cal_state31_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state31_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_3__2
       (.I0(cpll_cal_state31_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state31_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_4__2
       (.I0(cpll_cal_state31_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state31_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_5__2
       (.I0(cpll_cal_state31_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state31_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_6__2
       (.I0(cpll_cal_state31_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state31_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_7__2
       (.I0(cpll_cal_state31_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state31_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_8__2
       (.I0(cpll_cal_state31_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state31_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_9__2
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state31_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state31_out[14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \cpll_cal_state[13]_i_1__2 
       (.I0(\cpll_cal_state_reg[13] ),
        .I1(Q[2]),
        .I2(\cpll_cal_state[21]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(cal_on_tx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \cpll_cal_state[21]_i_1__2 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .I2(\cpll_cal_state[21]_i_2__2_n_0 ),
        .I3(\cpll_cal_state_reg[21] ),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \cpll_cal_state[21]_i_2__2 
       (.I0(\repeat_ctr_reg[3]_2 ),
        .I1(CO),
        .I2(cal_fail_store_reg[1]),
        .I3(cal_fail_store_reg[0]),
        .I4(cal_fail_store_reg[2]),
        .I5(cal_fail_store_reg[3]),
        .O(\cpll_cal_state[21]_i_2__2_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_tx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__5 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_tx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_tx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_tx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_tx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_tx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_tx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_tx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_tx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_tx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_tx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_tx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_tx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_tx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_tx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_tx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_tx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_tx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__5_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_tx_cal_freq_cnt[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__5 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__5 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__5 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__5 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__5 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__5 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__5 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__5_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__5
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state30_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state30_out[16]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__5
       (.I0(cpll_cal_state30_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state30_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__5
       (.I0(cpll_cal_state30_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state30_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__5
       (.I0(cpll_cal_state30_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state30_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__5
       (.I0(cpll_cal_state30_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state30_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__5
       (.I0(cpll_cal_state30_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state30_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__5
       (.I0(cpll_cal_state30_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state30_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__5
       (.I0(cpll_cal_state30_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state30_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16__5
       (.I0(cpll_cal_state30_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state30_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__5
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state30_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state30_out[14]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__5
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state30_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state30_out[12]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__5
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state30_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state30_out[10]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__5
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state30_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state30_out[8]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__5
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state30_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state30_out[6]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__5
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state30_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state30_out[4]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__5
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state30_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state30_out[2]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8__5
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state30_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state30_out[0]),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__5
       (.I0(cpll_cal_state30_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state30_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0__0_carry_n_0,refclk_cnt0__0_carry_n_1,refclk_cnt0__0_carry_n_2,refclk_cnt0__0_carry_n_3,refclk_cnt0__0_carry_n_4,refclk_cnt0__0_carry_n_5,refclk_cnt0__0_carry_n_6,refclk_cnt0__0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry__0
       (.CI(refclk_cnt0__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0__0_carry__0_n_2,refclk_cnt0__0_carry__0_n_3,refclk_cnt0__0_carry__0_n_4,refclk_cnt0__0_carry__0_n_5,refclk_cnt0__0_carry__0_n_6,refclk_cnt0__0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__5 
       (.I0(refclk_cnt_reg[0]),
        .O(p_0_in__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__5 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_1__2 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(\repeat_ctr_reg[3]_1 ),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(\repeat_ctr[3]_i_4__2_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_4__2 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .O(\repeat_ctr[3]_i_4__2_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_40 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__5 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__5_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__5 
       (.I0(\state[1]_i_2__5_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__5_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__5 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__5 
       (.I0(\state[2]_i_2__5_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__5_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__5 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__5_n_0 ),
        .I5(\state[2]_i_5__5_n_0 ),
        .O(\state[2]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__5 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__5 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__5 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__5 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__5_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__5 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__5 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__5_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__5_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__5_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__5_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__2
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__5 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__5_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__5_n_0 ,\testclk_cnt_reg[0]_i_1__5_n_1 ,\testclk_cnt_reg[0]_i_1__5_n_2 ,\testclk_cnt_reg[0]_i_1__5_n_3 ,\testclk_cnt_reg[0]_i_1__5_n_4 ,\testclk_cnt_reg[0]_i_1__5_n_5 ,\testclk_cnt_reg[0]_i_1__5_n_6 ,\testclk_cnt_reg[0]_i_1__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__5_n_8 ,\testclk_cnt_reg[0]_i_1__5_n_9 ,\testclk_cnt_reg[0]_i_1__5_n_10 ,\testclk_cnt_reg[0]_i_1__5_n_11 ,\testclk_cnt_reg[0]_i_1__5_n_12 ,\testclk_cnt_reg[0]_i_1__5_n_13 ,\testclk_cnt_reg[0]_i_1__5_n_14 ,\testclk_cnt_reg[0]_i_1__5_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__5_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__5_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__5_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__5_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__5_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__5_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__5_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__5 
       (.CI(\testclk_cnt_reg[8]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__5_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__5_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__5_n_14 ,\testclk_cnt_reg[16]_i_1__5_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__5_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__5_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__5_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__5_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__5_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__5_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__5_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__5_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__5_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__5 
       (.CI(\testclk_cnt_reg[0]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__5_n_0 ,\testclk_cnt_reg[8]_i_1__5_n_1 ,\testclk_cnt_reg[8]_i_1__5_n_2 ,\testclk_cnt_reg[8]_i_1__5_n_3 ,\testclk_cnt_reg[8]_i_1__5_n_4 ,\testclk_cnt_reg[8]_i_1__5_n_5 ,\testclk_cnt_reg[8]_i_1__5_n_6 ,\testclk_cnt_reg[8]_i_1__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__5_n_8 ,\testclk_cnt_reg[8]_i_1__5_n_9 ,\testclk_cnt_reg[8]_i_1__5_n_10 ,\testclk_cnt_reg[8]_i_1__5_n_11 ,\testclk_cnt_reg[8]_i_1__5_n_12 ,\testclk_cnt_reg[8]_i_1__5_n_13 ,\testclk_cnt_reg[8]_i_1__5_n_14 ,\testclk_cnt_reg[8]_i_1__5_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__5_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_41
   (rst_in_out_reg,
    D,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    drpclk_in,
    AR,
    \gen_cal_rx_en.rxoutclkmon ,
    SS,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    CO,
    \gen_cal_rx_en.repeat_ctr_reg[3]_1 ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    \gen_cal_rx_en.cpll_cal_state31_out ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_cal_rx_en.cpll_cal_state30_out );
  output rst_in_out_reg;
  output [2:0]D;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input \gen_cal_rx_en.rxoutclkmon ;
  input [0:0]SS;
  input \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  input [0:0]CO;
  input [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  input [5:0]Q;
  input [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  input [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  input [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [5:0]Q;
  wire [7:0]S;
  wire [0:0]SS;
  wire [17:0]cal_on_rx_cal_freq_cnt;
  wire [11:11]cal_on_rx_debug_out;
  wire clear;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__6_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[20]_i_2__2_n_0 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_4__2_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire \hold_clk[2]_i_1__6_n_0 ;
  wire \hold_clk[5]_i_1__6_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in__1;
  wire [15:0]p_0_in__2;
  wire p_1_in;
  wire refclk_cnt0__0_carry__0_n_2;
  wire refclk_cnt0__0_carry__0_n_3;
  wire refclk_cnt0__0_carry__0_n_4;
  wire refclk_cnt0__0_carry__0_n_5;
  wire refclk_cnt0__0_carry__0_n_6;
  wire refclk_cnt0__0_carry__0_n_7;
  wire refclk_cnt0__0_carry_n_0;
  wire refclk_cnt0__0_carry_n_1;
  wire refclk_cnt0__0_carry_n_2;
  wire refclk_cnt0__0_carry_n_3;
  wire refclk_cnt0__0_carry_n_4;
  wire refclk_cnt0__0_carry_n_5;
  wire refclk_cnt0__0_carry_n_6;
  wire refclk_cnt0__0_carry_n_7;
  wire [15:0]refclk_cnt_reg;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__6_n_0 ;
  wire \state[1]_i_1__6_n_0 ;
  wire \state[1]_i_2__6_n_0 ;
  wire \state[2]_i_1__6_n_0 ;
  wire \state[2]_i_2__6_n_0 ;
  wire \state[2]_i_3__6_n_0 ;
  wire \state[2]_i_4__6_n_0 ;
  wire \state[2]_i_5__6_n_0 ;
  wire \state[3]_i_1__6_n_0 ;
  wire \state[3]_i_2__6_n_0 ;
  wire \state[4]_i_1__6_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0__2_n_0;
  wire \testclk_cnt[0]_i_2__6_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__6_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__6_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__6_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__6_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__6_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__6_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire [7:6]NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__6_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__6_O_UNCONNECTED ;

  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_rx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__6 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_rx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_rx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_rx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_rx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_rx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_rx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_rx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_rx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_rx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_rx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_rx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_rx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_rx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_rx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_rx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_rx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_rx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__6_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_rx_cal_freq_cnt[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cal_fail_store_i_2__2 
       (.I0(CO),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .O(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    \gen_cal_rx_en.cal_fail_store_i_3__2 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .I1(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(Q[4]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_1__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_2__2 
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_10__2 
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_11__2 
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_12__2 
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_13__2 
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_14__2 
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_15__2 
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_16__2 
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_1__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_2__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_3__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_4__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_5__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_6__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_7__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h22222BB2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_8__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_9__2 
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_1__2 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_1__2 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2__2_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .I4(Q[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_2__2 
       (.I0(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I1(CO),
        .I2(\gen_cal_rx_en.cal_fail_store_reg [1]),
        .I3(\gen_cal_rx_en.cal_fail_store_reg [0]),
        .I4(\gen_cal_rx_en.cal_fail_store_reg [2]),
        .I5(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .O(\gen_cal_rx_en.cpll_cal_state[20]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_1__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2__2_n_0 ),
        .I3(Q[4]),
        .I4(cal_on_rx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_1__2 
       (.I0(SS),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(\gen_cal_rx_en.repeat_ctr[3]_i_4__2_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_4__2 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__6 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__6 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__6 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__6 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__6 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__6 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__6 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__6_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__6
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__6
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__6
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__6
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__6
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__6
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__6
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__6
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    i__carry_i_16__6
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__6
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__6
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__6
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__6
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__6
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__6
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__6
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT5 #(
    .INIT(32'hB22222B2)) 
    i__carry_i_8__6
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__6
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0__0_carry_n_0,refclk_cnt0__0_carry_n_1,refclk_cnt0__0_carry_n_2,refclk_cnt0__0_carry_n_3,refclk_cnt0__0_carry_n_4,refclk_cnt0__0_carry_n_5,refclk_cnt0__0_carry_n_6,refclk_cnt0__0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__2[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry__0
       (.CI(refclk_cnt0__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0__0_carry__0_n_2,refclk_cnt0__0_carry__0_n_3,refclk_cnt0__0_carry__0_n_4,refclk_cnt0__0_carry__0_n_5,refclk_cnt0__0_carry__0_n_6,refclk_cnt0__0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED[7],p_0_in__2[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__6 
       (.I0(refclk_cnt_reg[0]),
        .O(p_0_in__2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__6 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_45 reset_synchronizer_testclk_rst_inst
       (.\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .out(testclk_rst),
        .rst_in_out(rst_in_out));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__6 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__6_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__6 
       (.I0(\state[1]_i_2__6_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__6_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__6 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__6 
       (.I0(\state[2]_i_2__6_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__6_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__6 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__6_n_0 ),
        .I5(\state[2]_i_5__6_n_0 ),
        .O(\state[2]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__6 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__6 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__6 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__6 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__6_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__6 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__6 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__6_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__6_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__6_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__6_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__6_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__2
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__6 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__6_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__6_n_0 ,\testclk_cnt_reg[0]_i_1__6_n_1 ,\testclk_cnt_reg[0]_i_1__6_n_2 ,\testclk_cnt_reg[0]_i_1__6_n_3 ,\testclk_cnt_reg[0]_i_1__6_n_4 ,\testclk_cnt_reg[0]_i_1__6_n_5 ,\testclk_cnt_reg[0]_i_1__6_n_6 ,\testclk_cnt_reg[0]_i_1__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__6_n_8 ,\testclk_cnt_reg[0]_i_1__6_n_9 ,\testclk_cnt_reg[0]_i_1__6_n_10 ,\testclk_cnt_reg[0]_i_1__6_n_11 ,\testclk_cnt_reg[0]_i_1__6_n_12 ,\testclk_cnt_reg[0]_i_1__6_n_13 ,\testclk_cnt_reg[0]_i_1__6_n_14 ,\testclk_cnt_reg[0]_i_1__6_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__6_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__6_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__6_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__6_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__6_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__6_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__6_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__6 
       (.CI(\testclk_cnt_reg[8]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__6_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__6_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__6_n_14 ,\testclk_cnt_reg[16]_i_1__6_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__6_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__6_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__6_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__6_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__6_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__6_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__6_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__6_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__6_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__6 
       (.CI(\testclk_cnt_reg[0]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__6_n_0 ,\testclk_cnt_reg[8]_i_1__6_n_1 ,\testclk_cnt_reg[8]_i_1__6_n_2 ,\testclk_cnt_reg[8]_i_1__6_n_3 ,\testclk_cnt_reg[8]_i_1__6_n_4 ,\testclk_cnt_reg[8]_i_1__6_n_5 ,\testclk_cnt_reg[8]_i_1__6_n_6 ,\testclk_cnt_reg[8]_i_1__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__6_n_8 ,\testclk_cnt_reg[8]_i_1__6_n_9 ,\testclk_cnt_reg[8]_i_1__6_n_10 ,\testclk_cnt_reg[8]_i_1__6_n_11 ,\testclk_cnt_reg[8]_i_1__6_n_12 ,\testclk_cnt_reg[8]_i_1__6_n_13 ,\testclk_cnt_reg[8]_i_1__6_n_14 ,\testclk_cnt_reg[8]_i_1__6_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__2_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__6_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_52
   (cal_on_tx_debug_out,
    rst_in_out_reg,
    D,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    drpclk_in,
    AR,
    txoutclkmon,
    \repeat_ctr_reg[3]_0 ,
    \repeat_ctr_reg[3]_1 ,
    CO,
    \repeat_ctr_reg[3]_2 ,
    Q,
    \cpll_cal_state_reg[21] ,
    cal_fail_store_reg,
    cal_fail_store_reg_0,
    \cpll_cal_state_reg[13] ,
    cpll_cal_state31_out,
    cpll_cal_state30_out);
  output [0:0]cal_on_tx_debug_out;
  output rst_in_out_reg;
  output [1:0]D;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input txoutclkmon;
  input [0:0]\repeat_ctr_reg[3]_0 ;
  input \repeat_ctr_reg[3]_1 ;
  input [0:0]CO;
  input [0:0]\repeat_ctr_reg[3]_2 ;
  input [4:0]Q;
  input [0:0]\cpll_cal_state_reg[21] ;
  input [3:0]cal_fail_store_reg;
  input cal_fail_store_reg_0;
  input \cpll_cal_state_reg[13] ;
  input [17:0]cpll_cal_state31_out;
  input [17:0]cpll_cal_state30_out;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [4:0]Q;
  wire [7:0]S;
  wire [3:0]cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire [17:0]cal_on_tx_cal_freq_cnt;
  wire [0:0]cal_on_tx_debug_out;
  wire clear;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[21]_i_2__1_n_0 ;
  wire \cpll_cal_state_reg[13] ;
  wire [0:0]\cpll_cal_state_reg[21] ;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__3_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire \hold_clk[2]_i_1__3_n_0 ;
  wire \hold_clk[5]_i_1__3_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in;
  wire [15:0]p_0_in__0;
  wire p_1_in;
  wire refclk_cnt0__0_carry__0_n_2;
  wire refclk_cnt0__0_carry__0_n_3;
  wire refclk_cnt0__0_carry__0_n_4;
  wire refclk_cnt0__0_carry__0_n_5;
  wire refclk_cnt0__0_carry__0_n_6;
  wire refclk_cnt0__0_carry__0_n_7;
  wire refclk_cnt0__0_carry_n_0;
  wire refclk_cnt0__0_carry_n_1;
  wire refclk_cnt0__0_carry_n_2;
  wire refclk_cnt0__0_carry_n_3;
  wire refclk_cnt0__0_carry_n_4;
  wire refclk_cnt0__0_carry_n_5;
  wire refclk_cnt0__0_carry_n_6;
  wire refclk_cnt0__0_carry_n_7;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_4__1_n_0 ;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]\repeat_ctr_reg[3]_0 ;
  wire \repeat_ctr_reg[3]_1 ;
  wire [0:0]\repeat_ctr_reg[3]_2 ;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire \state[1]_i_2__3_n_0 ;
  wire \state[2]_i_1__3_n_0 ;
  wire \state[2]_i_2__3_n_0 ;
  wire \state[2]_i_3__3_n_0 ;
  wire \state[2]_i_4__3_n_0 ;
  wire \state[2]_i_5__3_n_0 ;
  wire \state[3]_i_1__3_n_0 ;
  wire \state[3]_i_2__3_n_0 ;
  wire \state[4]_i_1__3_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0__1_n_0;
  wire \testclk_cnt[0]_i_2__3_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__3_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__3_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__3_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__3_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [7:6]NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__3_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    cal_fail_store_i_2__1
       (.I0(CO),
        .I1(\repeat_ctr_reg[3]_2 ),
        .O(\cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    cal_fail_store_i_3__1
       (.I0(cal_fail_store_reg[3]),
        .I1(cal_fail_store_reg_0),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(Q[3]),
        .I5(cal_on_tx_debug_out),
        .O(\repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry__0_i_1__1
       (.I0(cpll_cal_state31_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state31_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry__0_i_2__1
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state31_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state31_out[16]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_10__1
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state31_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state31_out[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_11__1
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state31_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state31_out[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_12__1
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state31_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state31_out[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_13__1
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state31_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state31_out[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_14__1
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state31_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state31_out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_15__1
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state31_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state31_out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_16__1
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state31_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state31_out[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_1__1
       (.I0(cpll_cal_state31_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state31_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_2__1
       (.I0(cpll_cal_state31_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state31_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_3__1
       (.I0(cpll_cal_state31_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state31_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_4__1
       (.I0(cpll_cal_state31_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state31_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_5__1
       (.I0(cpll_cal_state31_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state31_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_6__1
       (.I0(cpll_cal_state31_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state31_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_7__1
       (.I0(cpll_cal_state31_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state31_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_8__1
       (.I0(cpll_cal_state31_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state31_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_9__1
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state31_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state31_out[14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \cpll_cal_state[13]_i_1__1 
       (.I0(\cpll_cal_state_reg[13] ),
        .I1(Q[2]),
        .I2(\cpll_cal_state[21]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(cal_on_tx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \cpll_cal_state[21]_i_1__1 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .I2(\cpll_cal_state[21]_i_2__1_n_0 ),
        .I3(\cpll_cal_state_reg[21] ),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \cpll_cal_state[21]_i_2__1 
       (.I0(\repeat_ctr_reg[3]_2 ),
        .I1(CO),
        .I2(cal_fail_store_reg[1]),
        .I3(cal_fail_store_reg[0]),
        .I4(cal_fail_store_reg[2]),
        .I5(cal_fail_store_reg[3]),
        .O(\cpll_cal_state[21]_i_2__1_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_tx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__3 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_tx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_tx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_tx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_tx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_tx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_tx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_tx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_tx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_tx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_tx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_tx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_tx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_tx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_tx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_tx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_tx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_tx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_tx_cal_freq_cnt[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__3 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__3 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__3 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__3 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__3 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__3_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__3
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state30_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state30_out[16]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__3
       (.I0(cpll_cal_state30_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state30_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__3
       (.I0(cpll_cal_state30_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state30_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__3
       (.I0(cpll_cal_state30_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state30_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__3
       (.I0(cpll_cal_state30_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state30_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__3
       (.I0(cpll_cal_state30_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state30_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__3
       (.I0(cpll_cal_state30_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state30_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__3
       (.I0(cpll_cal_state30_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state30_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16__3
       (.I0(cpll_cal_state30_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state30_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__3
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state30_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state30_out[14]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__3
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state30_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state30_out[12]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__3
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state30_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state30_out[10]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__3
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state30_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state30_out[8]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__3
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state30_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state30_out[6]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__3
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state30_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state30_out[4]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__3
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state30_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state30_out[2]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8__3
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state30_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state30_out[0]),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__3
       (.I0(cpll_cal_state30_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state30_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0__0_carry_n_0,refclk_cnt0__0_carry_n_1,refclk_cnt0__0_carry_n_2,refclk_cnt0__0_carry_n_3,refclk_cnt0__0_carry_n_4,refclk_cnt0__0_carry_n_5,refclk_cnt0__0_carry_n_6,refclk_cnt0__0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry__0
       (.CI(refclk_cnt0__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0__0_carry__0_n_2,refclk_cnt0__0_carry__0_n_3,refclk_cnt0__0_carry__0_n_4,refclk_cnt0__0_carry__0_n_5,refclk_cnt0__0_carry__0_n_6,refclk_cnt0__0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__3 
       (.I0(refclk_cnt_reg[0]),
        .O(p_0_in__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__3 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_1__1 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(\repeat_ctr_reg[3]_1 ),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(\repeat_ctr[3]_i_4__1_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_4__1 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .O(\repeat_ctr[3]_i_4__1_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_59 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__3 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__3_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__3 
       (.I0(\state[1]_i_2__3_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__3_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__3 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__3 
       (.I0(\state[2]_i_2__3_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__3_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__3 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__3_n_0 ),
        .I5(\state[2]_i_5__3_n_0 ),
        .O(\state[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__3 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__3 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__3_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__3 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__3 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__3_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__3_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__3_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__1
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__3 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__3_n_0 ,\testclk_cnt_reg[0]_i_1__3_n_1 ,\testclk_cnt_reg[0]_i_1__3_n_2 ,\testclk_cnt_reg[0]_i_1__3_n_3 ,\testclk_cnt_reg[0]_i_1__3_n_4 ,\testclk_cnt_reg[0]_i_1__3_n_5 ,\testclk_cnt_reg[0]_i_1__3_n_6 ,\testclk_cnt_reg[0]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__3_n_8 ,\testclk_cnt_reg[0]_i_1__3_n_9 ,\testclk_cnt_reg[0]_i_1__3_n_10 ,\testclk_cnt_reg[0]_i_1__3_n_11 ,\testclk_cnt_reg[0]_i_1__3_n_12 ,\testclk_cnt_reg[0]_i_1__3_n_13 ,\testclk_cnt_reg[0]_i_1__3_n_14 ,\testclk_cnt_reg[0]_i_1__3_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__3_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__3_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__3 
       (.CI(\testclk_cnt_reg[8]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__3_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__3_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__3_n_14 ,\testclk_cnt_reg[16]_i_1__3_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__3_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__3 
       (.CI(\testclk_cnt_reg[0]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__3_n_0 ,\testclk_cnt_reg[8]_i_1__3_n_1 ,\testclk_cnt_reg[8]_i_1__3_n_2 ,\testclk_cnt_reg[8]_i_1__3_n_3 ,\testclk_cnt_reg[8]_i_1__3_n_4 ,\testclk_cnt_reg[8]_i_1__3_n_5 ,\testclk_cnt_reg[8]_i_1__3_n_6 ,\testclk_cnt_reg[8]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__3_n_8 ,\testclk_cnt_reg[8]_i_1__3_n_9 ,\testclk_cnt_reg[8]_i_1__3_n_10 ,\testclk_cnt_reg[8]_i_1__3_n_11 ,\testclk_cnt_reg[8]_i_1__3_n_12 ,\testclk_cnt_reg[8]_i_1__3_n_13 ,\testclk_cnt_reg[8]_i_1__3_n_14 ,\testclk_cnt_reg[8]_i_1__3_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_60
   (rst_in_out_reg,
    D,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    drpclk_in,
    AR,
    \gen_cal_rx_en.rxoutclkmon ,
    SS,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    CO,
    \gen_cal_rx_en.repeat_ctr_reg[3]_1 ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    \gen_cal_rx_en.cpll_cal_state31_out ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_cal_rx_en.cpll_cal_state30_out );
  output rst_in_out_reg;
  output [2:0]D;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input \gen_cal_rx_en.rxoutclkmon ;
  input [0:0]SS;
  input \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  input [0:0]CO;
  input [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  input [5:0]Q;
  input [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  input [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  input [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [5:0]Q;
  wire [7:0]S;
  wire [0:0]SS;
  wire [17:0]cal_on_rx_cal_freq_cnt;
  wire [11:11]cal_on_rx_debug_out;
  wire clear;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__4_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[20]_i_2__1_n_0 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire \hold_clk[2]_i_1__4_n_0 ;
  wire \hold_clk[5]_i_1__4_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in__1;
  wire [15:0]p_0_in__2;
  wire p_1_in;
  wire refclk_cnt0__0_carry__0_n_2;
  wire refclk_cnt0__0_carry__0_n_3;
  wire refclk_cnt0__0_carry__0_n_4;
  wire refclk_cnt0__0_carry__0_n_5;
  wire refclk_cnt0__0_carry__0_n_6;
  wire refclk_cnt0__0_carry__0_n_7;
  wire refclk_cnt0__0_carry_n_0;
  wire refclk_cnt0__0_carry_n_1;
  wire refclk_cnt0__0_carry_n_2;
  wire refclk_cnt0__0_carry_n_3;
  wire refclk_cnt0__0_carry_n_4;
  wire refclk_cnt0__0_carry_n_5;
  wire refclk_cnt0__0_carry_n_6;
  wire refclk_cnt0__0_carry_n_7;
  wire [15:0]refclk_cnt_reg;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire \state[1]_i_2__4_n_0 ;
  wire \state[2]_i_1__4_n_0 ;
  wire \state[2]_i_2__4_n_0 ;
  wire \state[2]_i_3__4_n_0 ;
  wire \state[2]_i_4__4_n_0 ;
  wire \state[2]_i_5__4_n_0 ;
  wire \state[3]_i_1__4_n_0 ;
  wire \state[3]_i_2__4_n_0 ;
  wire \state[4]_i_1__4_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0__1_n_0;
  wire \testclk_cnt[0]_i_2__4_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__4_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__4_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__4_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__4_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire [7:6]NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__4_O_UNCONNECTED ;

  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_rx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__4 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_rx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_rx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_rx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_rx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_rx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_rx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_rx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_rx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_rx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_rx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_rx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_rx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_rx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_rx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_rx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_rx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_rx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_rx_cal_freq_cnt[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cal_fail_store_i_2__1 
       (.I0(CO),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .O(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    \gen_cal_rx_en.cal_fail_store_i_3__1 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .I1(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(Q[4]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_2__1 
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_10__1 
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_11__1 
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_12__1 
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_13__1 
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_14__1 
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_15__1 
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_16__1 
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_3__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_4__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_5__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_6__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_7__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h22222BB2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_8__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_9__1 
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_1__1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_1__1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .I4(Q[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_2__1 
       (.I0(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I1(CO),
        .I2(\gen_cal_rx_en.cal_fail_store_reg [1]),
        .I3(\gen_cal_rx_en.cal_fail_store_reg [0]),
        .I4(\gen_cal_rx_en.cal_fail_store_reg [2]),
        .I5(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .O(\gen_cal_rx_en.cpll_cal_state[20]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2__1_n_0 ),
        .I3(Q[4]),
        .I4(cal_on_rx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_1__1 
       (.I0(SS),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(\gen_cal_rx_en.repeat_ctr[3]_i_4__1_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_4__1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__4 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__4 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__4 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__4 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__4 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__4 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__4 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__4_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__4
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    i__carry_i_16__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__4
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__4
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__4
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__4
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__4
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__4
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__4
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT5 #(
    .INIT(32'hB22222B2)) 
    i__carry_i_8__4
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0__0_carry_n_0,refclk_cnt0__0_carry_n_1,refclk_cnt0__0_carry_n_2,refclk_cnt0__0_carry_n_3,refclk_cnt0__0_carry_n_4,refclk_cnt0__0_carry_n_5,refclk_cnt0__0_carry_n_6,refclk_cnt0__0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__2[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry__0
       (.CI(refclk_cnt0__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0__0_carry__0_n_2,refclk_cnt0__0_carry__0_n_3,refclk_cnt0__0_carry__0_n_4,refclk_cnt0__0_carry__0_n_5,refclk_cnt0__0_carry__0_n_6,refclk_cnt0__0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED[7],p_0_in__2[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__4 
       (.I0(refclk_cnt_reg[0]),
        .O(p_0_in__2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__4 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_64 reset_synchronizer_testclk_rst_inst
       (.\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .out(testclk_rst),
        .rst_in_out(rst_in_out));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__4 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__4_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__4 
       (.I0(\state[1]_i_2__4_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__4_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__4 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__4 
       (.I0(\state[2]_i_2__4_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__4_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__4 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__4_n_0 ),
        .I5(\state[2]_i_5__4_n_0 ),
        .O(\state[2]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__4 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__4 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__4 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__4 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__4_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__4 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__4 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__4_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__4_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__4_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__1
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__4 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__4_n_0 ,\testclk_cnt_reg[0]_i_1__4_n_1 ,\testclk_cnt_reg[0]_i_1__4_n_2 ,\testclk_cnt_reg[0]_i_1__4_n_3 ,\testclk_cnt_reg[0]_i_1__4_n_4 ,\testclk_cnt_reg[0]_i_1__4_n_5 ,\testclk_cnt_reg[0]_i_1__4_n_6 ,\testclk_cnt_reg[0]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__4_n_8 ,\testclk_cnt_reg[0]_i_1__4_n_9 ,\testclk_cnt_reg[0]_i_1__4_n_10 ,\testclk_cnt_reg[0]_i_1__4_n_11 ,\testclk_cnt_reg[0]_i_1__4_n_12 ,\testclk_cnt_reg[0]_i_1__4_n_13 ,\testclk_cnt_reg[0]_i_1__4_n_14 ,\testclk_cnt_reg[0]_i_1__4_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__4_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__4 
       (.CI(\testclk_cnt_reg[8]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__4_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__4_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__4_n_14 ,\testclk_cnt_reg[16]_i_1__4_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__4_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__4 
       (.CI(\testclk_cnt_reg[0]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__4_n_0 ,\testclk_cnt_reg[8]_i_1__4_n_1 ,\testclk_cnt_reg[8]_i_1__4_n_2 ,\testclk_cnt_reg[8]_i_1__4_n_3 ,\testclk_cnt_reg[8]_i_1__4_n_4 ,\testclk_cnt_reg[8]_i_1__4_n_5 ,\testclk_cnt_reg[8]_i_1__4_n_6 ,\testclk_cnt_reg[8]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__4_n_8 ,\testclk_cnt_reg[8]_i_1__4_n_9 ,\testclk_cnt_reg[8]_i_1__4_n_10 ,\testclk_cnt_reg[8]_i_1__4_n_11 ,\testclk_cnt_reg[8]_i_1__4_n_12 ,\testclk_cnt_reg[8]_i_1__4_n_13 ,\testclk_cnt_reg[8]_i_1__4_n_14 ,\testclk_cnt_reg[8]_i_1__4_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_71
   (cal_on_tx_debug_out,
    rst_in_out_reg,
    D,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    drpclk_in,
    AR,
    txoutclkmon,
    \repeat_ctr_reg[3]_0 ,
    \repeat_ctr_reg[3]_1 ,
    CO,
    \repeat_ctr_reg[3]_2 ,
    Q,
    \cpll_cal_state_reg[21] ,
    cal_fail_store_reg,
    cal_fail_store_reg_0,
    \cpll_cal_state_reg[13] ,
    cpll_cal_state31_out,
    cpll_cal_state30_out);
  output [0:0]cal_on_tx_debug_out;
  output rst_in_out_reg;
  output [1:0]D;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input txoutclkmon;
  input [0:0]\repeat_ctr_reg[3]_0 ;
  input \repeat_ctr_reg[3]_1 ;
  input [0:0]CO;
  input [0:0]\repeat_ctr_reg[3]_2 ;
  input [4:0]Q;
  input [0:0]\cpll_cal_state_reg[21] ;
  input [3:0]cal_fail_store_reg;
  input cal_fail_store_reg_0;
  input \cpll_cal_state_reg[13] ;
  input [17:0]cpll_cal_state31_out;
  input [17:0]cpll_cal_state30_out;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [4:0]Q;
  wire [7:0]S;
  wire [3:0]cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire [17:0]cal_on_tx_cal_freq_cnt;
  wire [0:0]cal_on_tx_debug_out;
  wire clear;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[21]_i_2__0_n_0 ;
  wire \cpll_cal_state_reg[13] ;
  wire [0:0]\cpll_cal_state_reg[21] ;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__1_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire \hold_clk[2]_i_1__1_n_0 ;
  wire \hold_clk[5]_i_1__1_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in;
  wire [15:0]p_0_in__0;
  wire p_1_in;
  wire refclk_cnt0__0_carry__0_n_2;
  wire refclk_cnt0__0_carry__0_n_3;
  wire refclk_cnt0__0_carry__0_n_4;
  wire refclk_cnt0__0_carry__0_n_5;
  wire refclk_cnt0__0_carry__0_n_6;
  wire refclk_cnt0__0_carry__0_n_7;
  wire refclk_cnt0__0_carry_n_0;
  wire refclk_cnt0__0_carry_n_1;
  wire refclk_cnt0__0_carry_n_2;
  wire refclk_cnt0__0_carry_n_3;
  wire refclk_cnt0__0_carry_n_4;
  wire refclk_cnt0__0_carry_n_5;
  wire refclk_cnt0__0_carry_n_6;
  wire refclk_cnt0__0_carry_n_7;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_4__0_n_0 ;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]\repeat_ctr_reg[3]_0 ;
  wire \repeat_ctr_reg[3]_1 ;
  wire [0:0]\repeat_ctr_reg[3]_2 ;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state[1]_i_2__1_n_0 ;
  wire \state[2]_i_1__1_n_0 ;
  wire \state[2]_i_2__1_n_0 ;
  wire \state[2]_i_3__1_n_0 ;
  wire \state[2]_i_4__1_n_0 ;
  wire \state[2]_i_5__1_n_0 ;
  wire \state[3]_i_1__1_n_0 ;
  wire \state[3]_i_2__1_n_0 ;
  wire \state[4]_i_1__1_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0__0_n_0;
  wire \testclk_cnt[0]_i_2__1_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__1_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__1_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__1_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [7:6]NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    cal_fail_store_i_2__0
       (.I0(CO),
        .I1(\repeat_ctr_reg[3]_2 ),
        .O(\cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    cal_fail_store_i_3__0
       (.I0(cal_fail_store_reg[3]),
        .I1(cal_fail_store_reg_0),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(Q[3]),
        .I5(cal_on_tx_debug_out),
        .O(\repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry__0_i_1__0
       (.I0(cpll_cal_state31_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state31_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry__0_i_2__0
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state31_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state31_out[16]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_10__0
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state31_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state31_out[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_11__0
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state31_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state31_out[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_12__0
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state31_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state31_out[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_13__0
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state31_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state31_out[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_14__0
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state31_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state31_out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_15__0
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state31_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state31_out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_16__0
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state31_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state31_out[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_1__0
       (.I0(cpll_cal_state31_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state31_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_2__0
       (.I0(cpll_cal_state31_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state31_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_3__0
       (.I0(cpll_cal_state31_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state31_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_4__0
       (.I0(cpll_cal_state31_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state31_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_5__0
       (.I0(cpll_cal_state31_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state31_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_6__0
       (.I0(cpll_cal_state31_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state31_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_7__0
       (.I0(cpll_cal_state31_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state31_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_8__0
       (.I0(cpll_cal_state31_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state31_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_9__0
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state31_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state31_out[14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \cpll_cal_state[13]_i_1__0 
       (.I0(\cpll_cal_state_reg[13] ),
        .I1(Q[2]),
        .I2(\cpll_cal_state[21]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(cal_on_tx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \cpll_cal_state[21]_i_1__0 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .I2(\cpll_cal_state[21]_i_2__0_n_0 ),
        .I3(\cpll_cal_state_reg[21] ),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \cpll_cal_state[21]_i_2__0 
       (.I0(\repeat_ctr_reg[3]_2 ),
        .I1(CO),
        .I2(cal_fail_store_reg[1]),
        .I3(cal_fail_store_reg[0]),
        .I4(cal_fail_store_reg[2]),
        .I5(cal_fail_store_reg[3]),
        .O(\cpll_cal_state[21]_i_2__0_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_tx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__1 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_tx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_tx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_tx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_tx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_tx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_tx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_tx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_tx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_tx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_tx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_tx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_tx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_tx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_tx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_tx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_tx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_tx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_tx_cal_freq_cnt[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__1 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__1 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__1 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__1 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__1 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__1_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__1
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state30_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state30_out[16]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__1
       (.I0(cpll_cal_state30_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state30_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__1
       (.I0(cpll_cal_state30_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state30_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__1
       (.I0(cpll_cal_state30_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state30_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__1
       (.I0(cpll_cal_state30_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state30_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__1
       (.I0(cpll_cal_state30_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state30_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__1
       (.I0(cpll_cal_state30_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state30_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__1
       (.I0(cpll_cal_state30_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state30_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16__1
       (.I0(cpll_cal_state30_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state30_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__1
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state30_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state30_out[14]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__1
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state30_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state30_out[12]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__1
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state30_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state30_out[10]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__1
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state30_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state30_out[8]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__1
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state30_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state30_out[6]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__1
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state30_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state30_out[4]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__1
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state30_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state30_out[2]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8__1
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state30_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state30_out[0]),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__1
       (.I0(cpll_cal_state30_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state30_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0__0_carry_n_0,refclk_cnt0__0_carry_n_1,refclk_cnt0__0_carry_n_2,refclk_cnt0__0_carry_n_3,refclk_cnt0__0_carry_n_4,refclk_cnt0__0_carry_n_5,refclk_cnt0__0_carry_n_6,refclk_cnt0__0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry__0
       (.CI(refclk_cnt0__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0__0_carry__0_n_2,refclk_cnt0__0_carry__0_n_3,refclk_cnt0__0_carry__0_n_4,refclk_cnt0__0_carry__0_n_5,refclk_cnt0__0_carry__0_n_6,refclk_cnt0__0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__1 
       (.I0(refclk_cnt_reg[0]),
        .O(p_0_in__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__1 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_1__0 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(\repeat_ctr_reg[3]_1 ),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(\repeat_ctr[3]_i_4__0_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_4__0 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .O(\repeat_ctr[3]_i_4__0_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_78 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__1 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__1_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__1 
       (.I0(\state[1]_i_2__1_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__1_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__1 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__1 
       (.I0(\state[2]_i_2__1_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__1_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__1 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__1_n_0 ),
        .I5(\state[2]_i_5__1_n_0 ),
        .O(\state[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__1 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__1 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__1_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__1 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__1 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__1_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__1 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__1_n_0 ,\testclk_cnt_reg[0]_i_1__1_n_1 ,\testclk_cnt_reg[0]_i_1__1_n_2 ,\testclk_cnt_reg[0]_i_1__1_n_3 ,\testclk_cnt_reg[0]_i_1__1_n_4 ,\testclk_cnt_reg[0]_i_1__1_n_5 ,\testclk_cnt_reg[0]_i_1__1_n_6 ,\testclk_cnt_reg[0]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__1_n_8 ,\testclk_cnt_reg[0]_i_1__1_n_9 ,\testclk_cnt_reg[0]_i_1__1_n_10 ,\testclk_cnt_reg[0]_i_1__1_n_11 ,\testclk_cnt_reg[0]_i_1__1_n_12 ,\testclk_cnt_reg[0]_i_1__1_n_13 ,\testclk_cnt_reg[0]_i_1__1_n_14 ,\testclk_cnt_reg[0]_i_1__1_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__1_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__1 
       (.CI(\testclk_cnt_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__1_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__1_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__1_n_14 ,\testclk_cnt_reg[16]_i_1__1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__1_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__1 
       (.CI(\testclk_cnt_reg[0]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__1_n_0 ,\testclk_cnt_reg[8]_i_1__1_n_1 ,\testclk_cnt_reg[8]_i_1__1_n_2 ,\testclk_cnt_reg[8]_i_1__1_n_3 ,\testclk_cnt_reg[8]_i_1__1_n_4 ,\testclk_cnt_reg[8]_i_1__1_n_5 ,\testclk_cnt_reg[8]_i_1__1_n_6 ,\testclk_cnt_reg[8]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__1_n_8 ,\testclk_cnt_reg[8]_i_1__1_n_9 ,\testclk_cnt_reg[8]_i_1__1_n_10 ,\testclk_cnt_reg[8]_i_1__1_n_11 ,\testclk_cnt_reg[8]_i_1__1_n_12 ,\testclk_cnt_reg[8]_i_1__1_n_13 ,\testclk_cnt_reg[8]_i_1__1_n_14 ,\testclk_cnt_reg[8]_i_1__1_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_79
   (rst_in_out_reg,
    D,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    drpclk_in,
    AR,
    \gen_cal_rx_en.rxoutclkmon ,
    SS,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    CO,
    \gen_cal_rx_en.repeat_ctr_reg[3]_1 ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    \gen_cal_rx_en.cpll_cal_state31_out ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_cal_rx_en.cpll_cal_state30_out );
  output rst_in_out_reg;
  output [2:0]D;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input \gen_cal_rx_en.rxoutclkmon ;
  input [0:0]SS;
  input \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  input [0:0]CO;
  input [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  input [5:0]Q;
  input [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  input [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  input [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [5:0]Q;
  wire [7:0]S;
  wire [0:0]SS;
  wire [17:0]cal_on_rx_cal_freq_cnt;
  wire [11:11]cal_on_rx_debug_out;
  wire clear;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__2_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[20]_i_2__0_n_0 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire \hold_clk[2]_i_1__2_n_0 ;
  wire \hold_clk[5]_i_1__2_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in__1;
  wire [15:0]p_0_in__2;
  wire p_1_in;
  wire refclk_cnt0__0_carry__0_n_2;
  wire refclk_cnt0__0_carry__0_n_3;
  wire refclk_cnt0__0_carry__0_n_4;
  wire refclk_cnt0__0_carry__0_n_5;
  wire refclk_cnt0__0_carry__0_n_6;
  wire refclk_cnt0__0_carry__0_n_7;
  wire refclk_cnt0__0_carry_n_0;
  wire refclk_cnt0__0_carry_n_1;
  wire refclk_cnt0__0_carry_n_2;
  wire refclk_cnt0__0_carry_n_3;
  wire refclk_cnt0__0_carry_n_4;
  wire refclk_cnt0__0_carry_n_5;
  wire refclk_cnt0__0_carry_n_6;
  wire refclk_cnt0__0_carry_n_7;
  wire [15:0]refclk_cnt_reg;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire \state[1]_i_2__2_n_0 ;
  wire \state[2]_i_1__2_n_0 ;
  wire \state[2]_i_2__2_n_0 ;
  wire \state[2]_i_3__2_n_0 ;
  wire \state[2]_i_4__2_n_0 ;
  wire \state[2]_i_5__2_n_0 ;
  wire \state[3]_i_1__2_n_0 ;
  wire \state[3]_i_2__2_n_0 ;
  wire \state[4]_i_1__2_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0__0_n_0;
  wire \testclk_cnt[0]_i_2__2_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__2_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__2_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__2_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__2_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire [7:6]NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__2_O_UNCONNECTED ;

  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_rx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__2 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_rx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_rx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_rx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_rx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_rx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_rx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_rx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_rx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_rx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_rx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_rx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_rx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_rx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_rx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_rx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_rx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_rx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_rx_cal_freq_cnt[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cal_fail_store_i_2__0 
       (.I0(CO),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .O(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    \gen_cal_rx_en.cal_fail_store_i_3__0 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .I1(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(Q[4]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_2__0 
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_10__0 
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_11__0 
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_12__0 
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_13__0 
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_14__0 
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_15__0 
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_16__0 
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_3__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_4__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_5__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_6__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_7__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h22222BB2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_8__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_9__0 
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_1__0 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_1__0 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .I4(Q[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_2__0 
       (.I0(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I1(CO),
        .I2(\gen_cal_rx_en.cal_fail_store_reg [1]),
        .I3(\gen_cal_rx_en.cal_fail_store_reg [0]),
        .I4(\gen_cal_rx_en.cal_fail_store_reg [2]),
        .I5(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .O(\gen_cal_rx_en.cpll_cal_state[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2__0_n_0 ),
        .I3(Q[4]),
        .I4(cal_on_rx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_1__0 
       (.I0(SS),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(\gen_cal_rx_en.repeat_ctr[3]_i_4__0_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_4__0 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__2 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__2 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__2 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__2 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__2 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__2 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__2 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__2_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__2
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    i__carry_i_16__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__2
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__2
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__2
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__2
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__2
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__2
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__2
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT5 #(
    .INIT(32'hB22222B2)) 
    i__carry_i_8__2
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0__0_carry_n_0,refclk_cnt0__0_carry_n_1,refclk_cnt0__0_carry_n_2,refclk_cnt0__0_carry_n_3,refclk_cnt0__0_carry_n_4,refclk_cnt0__0_carry_n_5,refclk_cnt0__0_carry_n_6,refclk_cnt0__0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__2[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry__0
       (.CI(refclk_cnt0__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0__0_carry__0_n_2,refclk_cnt0__0_carry__0_n_3,refclk_cnt0__0_carry__0_n_4,refclk_cnt0__0_carry__0_n_5,refclk_cnt0__0_carry__0_n_6,refclk_cnt0__0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED[7],p_0_in__2[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__2 
       (.I0(refclk_cnt_reg[0]),
        .O(p_0_in__2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__2 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_83 reset_synchronizer_testclk_rst_inst
       (.\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .out(testclk_rst),
        .rst_in_out(rst_in_out));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__2 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__2 
       (.I0(\state[1]_i_2__2_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__2_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__2 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__2 
       (.I0(\state[2]_i_2__2_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__2 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__2_n_0 ),
        .I5(\state[2]_i_5__2_n_0 ),
        .O(\state[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__2 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__2 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__2 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__2 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__2 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__2_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__2_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__2_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__2 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__2_n_0 ,\testclk_cnt_reg[0]_i_1__2_n_1 ,\testclk_cnt_reg[0]_i_1__2_n_2 ,\testclk_cnt_reg[0]_i_1__2_n_3 ,\testclk_cnt_reg[0]_i_1__2_n_4 ,\testclk_cnt_reg[0]_i_1__2_n_5 ,\testclk_cnt_reg[0]_i_1__2_n_6 ,\testclk_cnt_reg[0]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__2_n_8 ,\testclk_cnt_reg[0]_i_1__2_n_9 ,\testclk_cnt_reg[0]_i_1__2_n_10 ,\testclk_cnt_reg[0]_i_1__2_n_11 ,\testclk_cnt_reg[0]_i_1__2_n_12 ,\testclk_cnt_reg[0]_i_1__2_n_13 ,\testclk_cnt_reg[0]_i_1__2_n_14 ,\testclk_cnt_reg[0]_i_1__2_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__2_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__2 
       (.CI(\testclk_cnt_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__2_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__2_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__2_n_14 ,\testclk_cnt_reg[16]_i_1__2_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__2_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__2 
       (.CI(\testclk_cnt_reg[0]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__2_n_0 ,\testclk_cnt_reg[8]_i_1__2_n_1 ,\testclk_cnt_reg[8]_i_1__2_n_2 ,\testclk_cnt_reg[8]_i_1__2_n_3 ,\testclk_cnt_reg[8]_i_1__2_n_4 ,\testclk_cnt_reg[8]_i_1__2_n_5 ,\testclk_cnt_reg[8]_i_1__2_n_6 ,\testclk_cnt_reg[8]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__2_n_8 ,\testclk_cnt_reg[8]_i_1__2_n_9 ,\testclk_cnt_reg[8]_i_1__2_n_10 ,\testclk_cnt_reg[8]_i_1__2_n_11 ,\testclk_cnt_reg[8]_i_1__2_n_12 ,\testclk_cnt_reg[8]_i_1__2_n_13 ,\testclk_cnt_reg[8]_i_1__2_n_14 ,\testclk_cnt_reg[8]_i_1__2_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_90
   (cal_on_tx_debug_out,
    rst_in_out_reg,
    D,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    drpclk_in,
    AR,
    txoutclkmon,
    \repeat_ctr_reg[3]_0 ,
    \repeat_ctr_reg[3]_1 ,
    CO,
    \repeat_ctr_reg[3]_2 ,
    Q,
    \cpll_cal_state_reg[21] ,
    cal_fail_store_reg,
    cal_fail_store_reg_0,
    \cpll_cal_state_reg[13] ,
    cpll_cal_state31_out,
    cpll_cal_state30_out);
  output [0:0]cal_on_tx_debug_out;
  output rst_in_out_reg;
  output [1:0]D;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input txoutclkmon;
  input [0:0]\repeat_ctr_reg[3]_0 ;
  input \repeat_ctr_reg[3]_1 ;
  input [0:0]CO;
  input [0:0]\repeat_ctr_reg[3]_2 ;
  input [4:0]Q;
  input [0:0]\cpll_cal_state_reg[21] ;
  input [3:0]cal_fail_store_reg;
  input cal_fail_store_reg_0;
  input \cpll_cal_state_reg[13] ;
  input [17:0]cpll_cal_state31_out;
  input [17:0]cpll_cal_state30_out;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [4:0]Q;
  wire [7:0]S;
  wire [3:0]cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire [17:0]cal_on_tx_cal_freq_cnt;
  wire [0:0]cal_on_tx_debug_out;
  wire clear;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[21]_i_2_n_0 ;
  wire \cpll_cal_state_reg[13] ;
  wire [0:0]\cpll_cal_state_reg[21] ;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire \hold_clk[2]_i_1_n_0 ;
  wire \hold_clk[5]_i_1_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in;
  wire [15:0]p_0_in__0;
  wire p_1_in;
  wire refclk_cnt0__0_carry__0_n_2;
  wire refclk_cnt0__0_carry__0_n_3;
  wire refclk_cnt0__0_carry__0_n_4;
  wire refclk_cnt0__0_carry__0_n_5;
  wire refclk_cnt0__0_carry__0_n_6;
  wire refclk_cnt0__0_carry__0_n_7;
  wire refclk_cnt0__0_carry_n_0;
  wire refclk_cnt0__0_carry_n_1;
  wire refclk_cnt0__0_carry_n_2;
  wire refclk_cnt0__0_carry_n_3;
  wire refclk_cnt0__0_carry_n_4;
  wire refclk_cnt0__0_carry_n_5;
  wire refclk_cnt0__0_carry_n_6;
  wire refclk_cnt0__0_carry_n_7;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_4_n_0 ;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]\repeat_ctr_reg[3]_0 ;
  wire \repeat_ctr_reg[3]_1 ;
  wire [0:0]\repeat_ctr_reg[3]_2 ;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[4]_i_1_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0_n_0;
  wire \testclk_cnt[0]_i_2_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1_n_0 ;
  wire \testclk_cnt_reg[0]_i_1_n_1 ;
  wire \testclk_cnt_reg[0]_i_1_n_10 ;
  wire \testclk_cnt_reg[0]_i_1_n_11 ;
  wire \testclk_cnt_reg[0]_i_1_n_12 ;
  wire \testclk_cnt_reg[0]_i_1_n_13 ;
  wire \testclk_cnt_reg[0]_i_1_n_14 ;
  wire \testclk_cnt_reg[0]_i_1_n_15 ;
  wire \testclk_cnt_reg[0]_i_1_n_2 ;
  wire \testclk_cnt_reg[0]_i_1_n_3 ;
  wire \testclk_cnt_reg[0]_i_1_n_4 ;
  wire \testclk_cnt_reg[0]_i_1_n_5 ;
  wire \testclk_cnt_reg[0]_i_1_n_6 ;
  wire \testclk_cnt_reg[0]_i_1_n_7 ;
  wire \testclk_cnt_reg[0]_i_1_n_8 ;
  wire \testclk_cnt_reg[0]_i_1_n_9 ;
  wire \testclk_cnt_reg[16]_i_1_n_14 ;
  wire \testclk_cnt_reg[16]_i_1_n_15 ;
  wire \testclk_cnt_reg[16]_i_1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1_n_0 ;
  wire \testclk_cnt_reg[8]_i_1_n_1 ;
  wire \testclk_cnt_reg[8]_i_1_n_10 ;
  wire \testclk_cnt_reg[8]_i_1_n_11 ;
  wire \testclk_cnt_reg[8]_i_1_n_12 ;
  wire \testclk_cnt_reg[8]_i_1_n_13 ;
  wire \testclk_cnt_reg[8]_i_1_n_14 ;
  wire \testclk_cnt_reg[8]_i_1_n_15 ;
  wire \testclk_cnt_reg[8]_i_1_n_2 ;
  wire \testclk_cnt_reg[8]_i_1_n_3 ;
  wire \testclk_cnt_reg[8]_i_1_n_4 ;
  wire \testclk_cnt_reg[8]_i_1_n_5 ;
  wire \testclk_cnt_reg[8]_i_1_n_6 ;
  wire \testclk_cnt_reg[8]_i_1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1_n_8 ;
  wire \testclk_cnt_reg[8]_i_1_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [7:6]NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    cal_fail_store_i_2
       (.I0(CO),
        .I1(\repeat_ctr_reg[3]_2 ),
        .O(\cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    cal_fail_store_i_3
       (.I0(cal_fail_store_reg[3]),
        .I1(cal_fail_store_reg_0),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(Q[3]),
        .I5(cal_on_tx_debug_out),
        .O(\repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry__0_i_1
       (.I0(cpll_cal_state31_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state31_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry__0_i_2
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state31_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state31_out[16]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_1
       (.I0(cpll_cal_state31_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state31_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_10
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state31_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state31_out[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_11
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state31_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state31_out[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_12
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state31_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state31_out[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_13
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state31_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state31_out[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_14
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state31_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state31_out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_15
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state31_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state31_out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_16
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state31_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state31_out[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_2
       (.I0(cpll_cal_state31_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state31_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_3
       (.I0(cpll_cal_state31_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state31_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_4
       (.I0(cpll_cal_state31_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state31_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_5
       (.I0(cpll_cal_state31_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state31_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_6
       (.I0(cpll_cal_state31_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state31_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_7
       (.I0(cpll_cal_state31_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state31_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_8
       (.I0(cpll_cal_state31_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state31_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_9
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state31_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state31_out[14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \cpll_cal_state[13]_i_1 
       (.I0(\cpll_cal_state_reg[13] ),
        .I1(Q[2]),
        .I2(\cpll_cal_state[21]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(cal_on_tx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \cpll_cal_state[21]_i_1 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .I2(\cpll_cal_state[21]_i_2_n_0 ),
        .I3(\cpll_cal_state_reg[21] ),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \cpll_cal_state[21]_i_2 
       (.I0(\repeat_ctr_reg[3]_2 ),
        .I1(CO),
        .I2(cal_fail_store_reg[1]),
        .I3(cal_fail_store_reg[0]),
        .I4(cal_fail_store_reg[2]),
        .I5(cal_fail_store_reg[3]),
        .O(\cpll_cal_state[21]_i_2_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_tx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_tx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_tx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_tx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_tx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_tx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_tx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_tx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_tx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_tx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_tx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_tx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_tx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_tx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_tx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_tx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_tx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_tx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_tx_cal_freq_cnt[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state30_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state30_out[16]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2
       (.I0(cpll_cal_state30_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state30_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state30_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state30_out[14]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10
       (.I0(cpll_cal_state30_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state30_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11
       (.I0(cpll_cal_state30_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state30_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12
       (.I0(cpll_cal_state30_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state30_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13
       (.I0(cpll_cal_state30_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state30_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14
       (.I0(cpll_cal_state30_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state30_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15
       (.I0(cpll_cal_state30_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state30_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16
       (.I0(cpll_cal_state30_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state30_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state30_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state30_out[12]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state30_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state30_out[10]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state30_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state30_out[8]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state30_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state30_out[6]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state30_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state30_out[4]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state30_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state30_out[2]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state30_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state30_out[0]),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9
       (.I0(cpll_cal_state30_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state30_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0__0_carry_n_0,refclk_cnt0__0_carry_n_1,refclk_cnt0__0_carry_n_2,refclk_cnt0__0_carry_n_3,refclk_cnt0__0_carry_n_4,refclk_cnt0__0_carry_n_5,refclk_cnt0__0_carry_n_6,refclk_cnt0__0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry__0
       (.CI(refclk_cnt0__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0__0_carry__0_n_2,refclk_cnt0__0_carry__0_n_3,refclk_cnt0__0_carry__0_n_4,refclk_cnt0__0_carry__0_n_5,refclk_cnt0__0_carry__0_n_6,refclk_cnt0__0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1 
       (.I0(refclk_cnt_reg[0]),
        .O(p_0_in__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_1 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(\repeat_ctr_reg[3]_1 ),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(\repeat_ctr[3]_i_4_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_4 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .O(\repeat_ctr[3]_i_4_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_97 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4_n_0 ),
        .I5(\state[2]_i_5_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1_n_0 ,\testclk_cnt_reg[0]_i_1_n_1 ,\testclk_cnt_reg[0]_i_1_n_2 ,\testclk_cnt_reg[0]_i_1_n_3 ,\testclk_cnt_reg[0]_i_1_n_4 ,\testclk_cnt_reg[0]_i_1_n_5 ,\testclk_cnt_reg[0]_i_1_n_6 ,\testclk_cnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1_n_8 ,\testclk_cnt_reg[0]_i_1_n_9 ,\testclk_cnt_reg[0]_i_1_n_10 ,\testclk_cnt_reg[0]_i_1_n_11 ,\testclk_cnt_reg[0]_i_1_n_12 ,\testclk_cnt_reg[0]_i_1_n_13 ,\testclk_cnt_reg[0]_i_1_n_14 ,\testclk_cnt_reg[0]_i_1_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1 
       (.CI(\testclk_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1_n_14 ,\testclk_cnt_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1 
       (.CI(\testclk_cnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1_n_0 ,\testclk_cnt_reg[8]_i_1_n_1 ,\testclk_cnt_reg[8]_i_1_n_2 ,\testclk_cnt_reg[8]_i_1_n_3 ,\testclk_cnt_reg[8]_i_1_n_4 ,\testclk_cnt_reg[8]_i_1_n_5 ,\testclk_cnt_reg[8]_i_1_n_6 ,\testclk_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1_n_8 ,\testclk_cnt_reg[8]_i_1_n_9 ,\testclk_cnt_reg[8]_i_1_n_10 ,\testclk_cnt_reg[8]_i_1_n_11 ,\testclk_cnt_reg[8]_i_1_n_12 ,\testclk_cnt_reg[8]_i_1_n_13 ,\testclk_cnt_reg[8]_i_1_n_14 ,\testclk_cnt_reg[8]_i_1_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_98
   (rst_in_out_reg,
    D,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    drpclk_in,
    AR,
    \gen_cal_rx_en.rxoutclkmon ,
    SS,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    CO,
    \gen_cal_rx_en.repeat_ctr_reg[3]_1 ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    \gen_cal_rx_en.cpll_cal_state31_out ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_cal_rx_en.cpll_cal_state30_out );
  output rst_in_out_reg;
  output [2:0]D;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input \gen_cal_rx_en.rxoutclkmon ;
  input [0:0]SS;
  input \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  input [0:0]CO;
  input [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  input [5:0]Q;
  input [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  input [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  input [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [5:0]Q;
  wire [7:0]S;
  wire [0:0]SS;
  wire [17:0]cal_on_rx_cal_freq_cnt;
  wire [11:11]cal_on_rx_debug_out;
  wire clear;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__0_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[20]_i_2_n_0 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_4_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire \hold_clk[2]_i_1__0_n_0 ;
  wire \hold_clk[5]_i_1__0_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in__1;
  wire [15:0]p_0_in__2;
  wire p_1_in;
  wire refclk_cnt0__0_carry__0_n_2;
  wire refclk_cnt0__0_carry__0_n_3;
  wire refclk_cnt0__0_carry__0_n_4;
  wire refclk_cnt0__0_carry__0_n_5;
  wire refclk_cnt0__0_carry__0_n_6;
  wire refclk_cnt0__0_carry__0_n_7;
  wire refclk_cnt0__0_carry_n_0;
  wire refclk_cnt0__0_carry_n_1;
  wire refclk_cnt0__0_carry_n_2;
  wire refclk_cnt0__0_carry_n_3;
  wire refclk_cnt0__0_carry_n_4;
  wire refclk_cnt0__0_carry_n_5;
  wire refclk_cnt0__0_carry_n_6;
  wire refclk_cnt0__0_carry_n_7;
  wire [15:0]refclk_cnt_reg;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[2]_i_1__0_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_3__0_n_0 ;
  wire \state[2]_i_4__0_n_0 ;
  wire \state[2]_i_5__0_n_0 ;
  wire \state[3]_i_1__0_n_0 ;
  wire \state[3]_i_2__0_n_0 ;
  wire \state[4]_i_1__0_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0_n_0;
  wire \testclk_cnt[0]_i_2__0_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__0_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__0_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__0_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__0_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire [7:6]NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__0_O_UNCONNECTED ;

  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_rx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__0 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_rx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_rx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_rx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_rx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_rx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_rx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_rx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_rx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_rx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_rx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_rx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_rx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_rx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_rx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_rx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_rx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_rx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_rx_cal_freq_cnt[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cal_fail_store_i_2 
       (.I0(CO),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .O(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    \gen_cal_rx_en.cal_fail_store_i_3 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .I1(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(Q[4]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_2 
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_10 
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_11 
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_12 
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_13 
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_14 
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_15 
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_16 
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_3 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_4 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_5 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_6 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_7 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h22222BB2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_8 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_9 
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .I4(Q[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_2 
       (.I0(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I1(CO),
        .I2(\gen_cal_rx_en.cal_fail_store_reg [1]),
        .I3(\gen_cal_rx_en.cal_fail_store_reg [0]),
        .I4(\gen_cal_rx_en.cal_fail_store_reg [2]),
        .I5(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .O(\gen_cal_rx_en.cpll_cal_state[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(cal_on_rx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_1 
       (.I0(SS),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(\gen_cal_rx_en.repeat_ctr[3]_i_4_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_4 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__0 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__0 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__0 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__0 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__0 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__0 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__0 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__0_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__0
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    i__carry_i_16__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__0
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__0
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__0
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__0
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__0
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__0
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__0
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT5 #(
    .INIT(32'hB22222B2)) 
    i__carry_i_8__0
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0__0_carry_n_0,refclk_cnt0__0_carry_n_1,refclk_cnt0__0_carry_n_2,refclk_cnt0__0_carry_n_3,refclk_cnt0__0_carry_n_4,refclk_cnt0__0_carry_n_5,refclk_cnt0__0_carry_n_6,refclk_cnt0__0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__2[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0__0_carry__0
       (.CI(refclk_cnt0__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0__0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0__0_carry__0_n_2,refclk_cnt0__0_carry__0_n_3,refclk_cnt0__0_carry__0_n_4,refclk_cnt0__0_carry__0_n_5,refclk_cnt0__0_carry__0_n_6,refclk_cnt0__0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0__0_carry__0_O_UNCONNECTED[7],p_0_in__2[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__0 
       (.I0(refclk_cnt_reg[0]),
        .O(p_0_in__2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__0 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_102 reset_synchronizer_testclk_rst_inst
       (.\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .out(testclk_rst),
        .rst_in_out(rst_in_out));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__0 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__0_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__0 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__0_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__0 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__0 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__0_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__0 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__0_n_0 ),
        .I5(\state[2]_i_5__0_n_0 ),
        .O(\state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__0 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__0 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__0 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__0_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__0 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__0 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__0_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__0 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__0_n_0 ,\testclk_cnt_reg[0]_i_1__0_n_1 ,\testclk_cnt_reg[0]_i_1__0_n_2 ,\testclk_cnt_reg[0]_i_1__0_n_3 ,\testclk_cnt_reg[0]_i_1__0_n_4 ,\testclk_cnt_reg[0]_i_1__0_n_5 ,\testclk_cnt_reg[0]_i_1__0_n_6 ,\testclk_cnt_reg[0]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__0_n_8 ,\testclk_cnt_reg[0]_i_1__0_n_9 ,\testclk_cnt_reg[0]_i_1__0_n_10 ,\testclk_cnt_reg[0]_i_1__0_n_11 ,\testclk_cnt_reg[0]_i_1__0_n_12 ,\testclk_cnt_reg[0]_i_1__0_n_13 ,\testclk_cnt_reg[0]_i_1__0_n_14 ,\testclk_cnt_reg[0]_i_1__0_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__0_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__0 
       (.CI(\testclk_cnt_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__0_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__0_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__0_n_14 ,\testclk_cnt_reg[16]_i_1__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__0_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__0 
       (.CI(\testclk_cnt_reg[0]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__0_n_0 ,\testclk_cnt_reg[8]_i_1__0_n_1 ,\testclk_cnt_reg[8]_i_1__0_n_2 ,\testclk_cnt_reg[8]_i_1__0_n_3 ,\testclk_cnt_reg[8]_i_1__0_n_4 ,\testclk_cnt_reg[8]_i_1__0_n_5 ,\testclk_cnt_reg[8]_i_1__0_n_6 ,\testclk_cnt_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__0_n_8 ,\testclk_cnt_reg[8]_i_1__0_n_9 ,\testclk_cnt_reg[8]_i_1__0_n_10 ,\testclk_cnt_reg[8]_i_1__0_n_11 ,\testclk_cnt_reg[8]_i_1__0_n_12 ,\testclk_cnt_reg[8]_i_1__0_n_13 ,\testclk_cnt_reg[8]_i_1__0_n_14 ,\testclk_cnt_reg[8]_i_1__0_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx
   (AS,
    i_in_out_reg,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd_reg_0 ,
    \gen_cal_rx_en.status_store_reg_0 ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    Q,
    \DRPDI_reg[15] ,
    \DRPADDR_reg[2] ,
    \DRPADDR_reg[6] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[8] ,
    \gen_cal_rx_en.wait_ctr_reg[13]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[19]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \gen_cal_rx_en.daddr_reg[8]_0 ,
    \gen_cal_rx_en.di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    drpclk_in,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    SS,
    \gen_cal_rx_en.mask_user_in_reg_0 ,
    \gen_cal_rx_en.wr_reg_0 ,
    \gen_cal_rx_en.rd_reg_1 ,
    \gen_cal_rx_en.status_store_reg_1 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg_0 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ,
    \gen_cal_rx_en.den_reg_0 ,
    \gen_cal_rx_en.dwe_reg_0 ,
    \gen_cal_rx_en.gtrxreset_int_reg_0 ,
    \gen_cal_rx_en.rxcdrhold_int_reg_0 ,
    drpdi_in,
    \data_i_reg[15] ,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    cal_on_rx_drdy,
    rxoutclksel_in,
    \data_i_reg[15]_0 ,
    drpwe_in,
    \gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1);
  output [0:0]AS;
  output [1:0]i_in_out_reg;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd_reg_0 ;
  output \gen_cal_rx_en.status_store_reg_0 ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output [17:0]Q;
  output \DRPDI_reg[15] ;
  output \DRPADDR_reg[2] ;
  output \DRPADDR_reg[6] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[8] ;
  output \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  output \gen_cal_rx_en.wait_ctr_reg[19]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  output \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  output [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  input [0:0]SS;
  input \gen_cal_rx_en.mask_user_in_reg_0 ;
  input \gen_cal_rx_en.wr_reg_0 ;
  input \gen_cal_rx_en.rd_reg_1 ;
  input \gen_cal_rx_en.status_store_reg_1 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  input \gen_cal_rx_en.den_reg_0 ;
  input \gen_cal_rx_en.dwe_reg_0 ;
  input \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  input \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  input [0:0]drpdi_in;
  input \data_i_reg[15] ;
  input [5:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input cal_on_rx_drdy;
  input [2:0]rxoutclksel_in;
  input \data_i_reg[15]_0 ;
  input [0:0]drpwe_in;
  input [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DRPADDR_reg[2] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[6] ;
  wire \DRPADDR_reg[8] ;
  wire \DRPDI_reg[15] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [17:0]Q;
  wire [0:0]SS;
  wire \addr_i[1]_i_4__2_n_0 ;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [3:0]cal_on_rx_debug_out;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire \data_i_reg[15] ;
  wire \data_i_reg[15]_0 ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire [0:0]drpwe_in;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ;
  wire \gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_4__2_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2 ;
  wire \gen_cal_rx_en.cpll_cal_state27_in ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__2_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_19__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_20__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_21__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_22__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_23__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_24__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_25__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_26__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_27__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_28__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_29__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_30__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_31__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_32__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_33__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_34__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[11]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_2__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_3__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_4__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_2__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[1]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[21]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[22]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[23]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_3__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_4__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_5__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_6__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_7__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_8__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[2]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[3]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[4]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[6]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[9]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ;
  wire \gen_cal_rx_en.cpllpd_int_i_1__2_n_0 ;
  wire \gen_cal_rx_en.cpllreset_int_i_1__2_n_0 ;
  wire [7:2]\gen_cal_rx_en.daddr ;
  wire \gen_cal_rx_en.daddr[8]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.daddr[8]_i_2__2_n_0 ;
  wire [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  wire \gen_cal_rx_en.den_reg_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ;
  wire \gen_cal_rx_en.di_msk[13]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.di_msk[14]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_2__2_n_0 ;
  wire \gen_cal_rx_en.di_msk[1]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.di_msk[5]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.di_msk[6]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[0] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[10] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[11] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[12] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[13] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[14] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[15] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[1] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[2] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[3] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[4] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[5] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[6] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[7] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[8] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[9] ;
  wire [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  wire \gen_cal_rx_en.drp_state[0]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.drp_state[1]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.drp_state[2]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.drp_state[3]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.drp_state[4]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.drp_state[5]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.drp_state[6]_i_1__2_n_0 ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[0] ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[3] ;
  wire \gen_cal_rx_en.dwe_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  wire \gen_cal_rx_en.mask_user_in_reg_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__2_n_0 ;
  wire [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ;
  wire \gen_cal_rx_en.rd_reg_0 ;
  wire \gen_cal_rx_en.rd_reg_1 ;
  wire \gen_cal_rx_en.repeat_ctr[0]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[1]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[2]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_2__2_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_3__2_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_9 ;
  wire \gen_cal_rx_en.wait_ctr[0]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_10__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_11__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_12__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_13__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_4__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_6__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_7__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_8__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_9__2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[19]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[0] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[11] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[12] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[14] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[15] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[16] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[18] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[19] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[1] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[20] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[21] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[22] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[23] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[24] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[2] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[3] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[4] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[5] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[6] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[7] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[8] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[9] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg_0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire i__carry__0_i_3__6_n_7;
  wire i__carry__0_i_4__5_n_0;
  wire i__carry__0_i_5__2_n_0;
  wire i__carry_i_17__6_n_0;
  wire i__carry_i_17__6_n_1;
  wire i__carry_i_17__6_n_2;
  wire i__carry_i_17__6_n_3;
  wire i__carry_i_17__6_n_4;
  wire i__carry_i_17__6_n_5;
  wire i__carry_i_17__6_n_6;
  wire i__carry_i_17__6_n_7;
  wire i__carry_i_18__6_n_0;
  wire i__carry_i_18__6_n_1;
  wire i__carry_i_18__6_n_2;
  wire i__carry_i_18__6_n_3;
  wire i__carry_i_18__6_n_4;
  wire i__carry_i_18__6_n_5;
  wire i__carry_i_18__6_n_6;
  wire i__carry_i_18__6_n_7;
  wire i__carry_i_19__2_n_0;
  wire i__carry_i_20__2_n_0;
  wire i__carry_i_21__2_n_0;
  wire i__carry_i_22__2_n_0;
  wire i__carry_i_23__2_n_0;
  wire i__carry_i_24__2_n_0;
  wire i__carry_i_25__2_n_0;
  wire i__carry_i_26__2_n_0;
  wire i__carry_i_27__2_n_0;
  wire i__carry_i_28__2_n_0;
  wire i__carry_i_29__2_n_0;
  wire i__carry_i_30__2_n_0;
  wire i__carry_i_31__2_n_0;
  wire i__carry_i_32__2_n_0;
  wire i__carry_i_33__2_n_0;
  wire i__carry_i_34__2_n_0;
  wire [1:0]i_in_out_reg;
  wire lopt;
  wire lopt_1;
  wire out;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_15_in;
  wire p_16_in;
  wire p_19_in;
  wire p_25_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__2_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__2_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_O_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:7]\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__6_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__6_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_18__6_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h20000000)) 
    \addr_i[1]_i_2__2 
       (.I0(\data_i_reg[15]_0 ),
        .I1(\addr_i[1]_i_4__2_n_0 ),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .O(\DRPADDR_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \addr_i[1]_i_4__2 
       (.I0(drpwe_in),
        .I1(Q[0]),
        .I2(drpaddr_in[1]),
        .I3(Q[17]),
        .O(\addr_i[1]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[4]_i_1__2 
       (.I0(drpaddr_in[2]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_i[6]_i_1__2 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpaddr_in[3]),
        .I2(\data_i_reg[15] ),
        .O(\DRPADDR_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[8]_i_1__2 
       (.I0(drpaddr_in[5]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data_i[15]_i_1__2 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpdi_in),
        .I2(\data_i_reg[15] ),
        .O(\DRPDI_reg[15] ));
  FDRE \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .Q(cal_on_rx_cplllock_out),
        .R(1'b0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_41 \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER 
       (.AR(AS),
        .CO(\gen_cal_rx_en.cpll_cal_state2 ),
        .D({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .Q({Q[11],p_8_in,p_9_in,p_19_in,Q[6],Q[0]}),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }),
        .\freq_cnt_o_reg[15]_1 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .\freq_cnt_o_reg[17]_0 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ),
        .\freq_cnt_o_reg[17]_1 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ),
        .\freq_cnt_o_reg[17]_2 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ),
        .\freq_cnt_o_reg[17]_3 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ),
        .\gen_cal_rx_en.cal_fail_store_reg (cal_on_rx_debug_out),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_i_4__2_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .\gen_cal_rx_en.cpll_cal_state30_out (\gen_cal_rx_en.cpll_cal_state30_out ),
        .\gen_cal_rx_en.cpll_cal_state31_out (\gen_cal_rx_en.cpll_cal_state31_out ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] (\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr[3]_i_3__2_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_1 (\gen_cal_rx_en.cpll_cal_state27_in ),
        .\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .rst_in_out_reg(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_42 \gen_cal_rx_en.bit_synchronizer_cplllock_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[16],Q[0]}),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg (i_in_out_reg[0]),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .i_in_out_reg_0(i_in_out_reg[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_43 \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 }),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q({p_11_in,p_12_in,p_13_in,Q[9]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_44 \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 }),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q({Q[17:16],\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ,Q[15],p_9_in,Q[10],Q[7]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_cal_rx_en.cpll_cal_state_reg[18]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18]_0 (\gen_cal_rx_en.cpll_cal_state[18]_i_2__2_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[25] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.cpll_cal_state[12]_i_2__2_n_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_cal_rx_en.bufg_gt_rxoutclkmon_inst 
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(\gen_cal_rx_en.rxoutclkmon ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_cal_rx_en.cal_fail_store_i_4__2 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.cal_fail_store_i_4__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cal_fail_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .Q(\gen_cal_rx_en.cal_fail_store__0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__2 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__2_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__2_O_UNCONNECTED [7:2],\gen_cal_rx_en.cpll_cal_state31_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__2_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_17__2 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__2_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state31_out [15:8]),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_19__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_20__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_21__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_22__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_23__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_24__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_25__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_26__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_18__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state31_out [7:1],\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__2_O_UNCONNECTED [0]}),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_27__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_28__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_29__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_30__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_31__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_32__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_33__2_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_34__2_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_19__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_19__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_20__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_21__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_21__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_22__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_22__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_23__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_23__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_24__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_24__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_25__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_25__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_26__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_26__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_27__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_27__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_28__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_28__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_29__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_29__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_30__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_30__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_31__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_31__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_32__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_32__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_33__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_33__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_34__2 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_34__2_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state27_in }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_1__2 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_1__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__2_n_0 ),
        .I3(p_16_in),
        .O(\gen_cal_rx_en.cpll_cal_state[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_1__2 
       (.I0(p_16_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(p_15_in),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_2__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_3__2_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_4__2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_6__2_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_4__2_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_3__2_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_3__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_4__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_1__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(p_15_in),
        .I2(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I3(Q[9]),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_2__2 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_10__2_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[1]_i_1__2 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[21]_i_1__2 
       (.I0(Q[11]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[12]),
        .O(\gen_cal_rx_en.cpll_cal_state[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_1__2 
       (.I0(Q[12]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[13]),
        .O(\gen_cal_rx_en.cpll_cal_state[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[23]_i_1__2 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[13]),
        .O(\gen_cal_rx_en.cpll_cal_state[23]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_1__2 
       (.I0(Q[14]),
        .I1(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I2(Q[15]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_2__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[25]_i_3__2_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[25]_i_4__2_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[25]_i_5__2_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_6__2_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_7__2_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_8__2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr_reg[19]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_3__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_4__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_5__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_6__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_7__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_8__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[2]_i_1__2 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[3]_i_1__2 
       (.I0(\gen_cal_rx_en.status_store_reg_0 ),
        .I1(p_25_in),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .O(\gen_cal_rx_en.cpll_cal_state[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[4]_i_1__2 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.cpll_cal_state[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hEAEAFFC0)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\gen_cal_rx_en.status_store_reg_0 ),
        .I2(p_25_in),
        .I3(Q[4]),
        .I4(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_1__2 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_1__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I1(p_19_in),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__2_n_0 ),
        .I3(Q[7]),
        .O(\gen_cal_rx_en.cpll_cal_state[9]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[10]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[11]_i_1__2_n_0 ),
        .Q(p_16_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[12]_i_1__2_n_0 ),
        .Q(p_15_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[13]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ),
        .Q(p_13_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ),
        .Q(p_12_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ),
        .Q(p_11_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ),
        .Q(p_9_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ),
        .Q(p_8_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[21]_i_1__2_n_0 ),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[22]_i_1__2_n_0 ),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[23]_i_1__2_n_0 ),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[24]_i_1__2_n_0 ),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[2]_i_1__2_n_0 ),
        .Q(p_25_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[3]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[4]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[5]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[6]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ),
        .Q(p_19_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[9]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    \gen_cal_rx_en.cpllpd_int_i_1__2 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I3(p_19_in),
        .I4(cal_on_rx_cpllpd_out),
        .O(\gen_cal_rx_en.cpllpd_int_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllpd_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllpd_int_i_1__2_n_0 ),
        .Q(cal_on_rx_cpllpd_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hFF77F800)) 
    \gen_cal_rx_en.cpllreset_int_i_1__2 
       (.I0(p_16_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .I4(cal_on_rx_cpllreset_out),
        .O(\gen_cal_rx_en.cpllreset_int_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllreset_int_i_1__2_n_0 ),
        .Q(cal_on_rx_cpllreset_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cal_rx_en.daddr[2]_i_1__2 
       (.I0(Q[0]),
        .O(\gen_cal_rx_en.daddr [2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.daddr[7]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[11]),
        .I2(Q[3]),
        .I3(Q[13]),
        .I4(Q[0]),
        .O(\gen_cal_rx_en.daddr [7]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_cal_rx_en.daddr[8]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.daddr [7]),
        .O(\gen_cal_rx_en.daddr[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \gen_cal_rx_en.daddr[8]_i_2__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[11]),
        .I3(Q[3]),
        .I4(Q[13]),
        .O(\gen_cal_rx_en.daddr[8]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__2_n_0 ),
        .D(\gen_cal_rx_en.daddr [2]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__2_n_0 ),
        .D(\gen_cal_rx_en.daddr [7]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__2_n_0 ),
        .D(\gen_cal_rx_en.daddr[8]_i_2__2_n_0 ),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.den_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.den_reg_0 ),
        .Q(cal_on_rx_drpen_out),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000003332)) 
    \gen_cal_rx_en.di_msk[12]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[13]),
        .I3(Q[4]),
        .I4(Q[12]),
        .I5(SS),
        .O(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.di_msk[12]_i_2__2 
       (.I0(SS),
        .I1(Q[12]),
        .I2(Q[4]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[13]_i_1__2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[14]_i_1__2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[14]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.di_msk[15]_i_1__2 
       (.I0(Q[4]),
        .I1(SS),
        .O(\gen_cal_rx_en.di_msk[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[15]_i_2__2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[15]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[1]_i_1__2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[5]_i_1__2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[6]_i_1__2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[6]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[13]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__2_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[14]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__2_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[15]_i_2__2_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__2_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[1]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[5]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__2_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[6]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [9]),
        .R(SS));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_cal_rx_en.drp_state[0]_i_1__2 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.drp_state[1]_i_1__2 
       (.I0(\gen_cal_rx_en.rd_reg_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[2]_i_1__2 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_cal_rx_en.drp_state[3]_i_1__2 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .O(\gen_cal_rx_en.drp_state[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \gen_cal_rx_en.drp_state[4]_i_1__2 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[5]_i_1__2 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .O(\gen_cal_rx_en.drp_state[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \gen_cal_rx_en.drp_state[6]_i_1__2 
       (.I0(cal_on_rx_drdy),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .I3(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[6]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[0]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[1]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[2]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[3]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[4]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[5]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[6]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.dwe_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.dwe_reg_0 ),
        .Q(cal_on_rx_drpwe_out),
        .R(SS));
  FDRE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.freq_counter_rst_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .Q(AS),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.gtrxreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.gtrxreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.gtrxreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.mask_user_in_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.mask_user_in_reg_0 ),
        .Q(i_in_out_reg[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'h4440)) 
    \gen_cal_rx_en.progdiv_cfg_store[14]_i_1__2 
       (.I0(SS),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[2]),
        .I3(Q[11]),
        .O(\gen_cal_rx_en.progdiv_cfg_store ));
  LUT6 #(
    .INIT(64'hFFEFFFFF30203000)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [15]),
        .I1(SS),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .I4(Q[11]),
        .I5(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rd_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rd_reg_1 ),
        .Q(\gen_cal_rx_en.rd_reg_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.repeat_ctr[0]_i_1__2 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \gen_cal_rx_en.repeat_ctr[1]_i_1__2 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \gen_cal_rx_en.repeat_ctr[2]_i_1__2 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[1]),
        .I3(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_2__2 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[3]),
        .I2(cal_on_rx_debug_out[2]),
        .I3(cal_on_rx_debug_out[0]),
        .I4(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_3__2 
       (.I0(cal_on_rx_debug_out[3]),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[0]),
        .I3(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_3__2_n_0 ));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[0]_i_1__2_n_0 ),
        .Q(cal_on_rx_debug_out[0]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[1]_i_1__2_n_0 ),
        .Q(cal_on_rx_debug_out[1]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[2]_i_1__2_n_0 ),
        .Q(cal_on_rx_debug_out[2]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[3]_i_2__2_n_0 ),
        .Q(cal_on_rx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxcdrhold_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxcdrhold_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxcdrhold_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ),
        .Q(\gen_cal_rx_en.rxoutclksel_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxprogdivreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxprogdivreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxprogdivreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.status_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.status_store_reg_1 ),
        .Q(\gen_cal_rx_en.status_store_reg_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry 
       (.CI(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry_n_0 ,\gen_cal_rx_en.wait_ctr0_carry_n_1 ,\gen_cal_rx_en.wait_ctr0_carry_n_2 ,\gen_cal_rx_en.wait_ctr0_carry_n_3 ,\gen_cal_rx_en.wait_ctr0_carry_n_4 ,\gen_cal_rx_en.wait_ctr0_carry_n_5 ,\gen_cal_rx_en.wait_ctr0_carry_n_6 ,\gen_cal_rx_en.wait_ctr0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry_n_8 ,\gen_cal_rx_en.wait_ctr0_carry_n_9 ,\gen_cal_rx_en.wait_ctr0_carry_n_10 ,\gen_cal_rx_en.wait_ctr0_carry_n_11 ,\gen_cal_rx_en.wait_ctr0_carry_n_12 ,\gen_cal_rx_en.wait_ctr0_carry_n_13 ,\gen_cal_rx_en.wait_ctr0_carry_n_14 ,\gen_cal_rx_en.wait_ctr0_carry_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__0 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__1 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [7],\gen_cal_rx_en.wait_ctr0_carry__1_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[17] }));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \gen_cal_rx_en.wait_ctr[0]_i_1__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_4__2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_6__2_n_0 ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_7__2_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.wait_ctr[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_10__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[25]_i_7__2_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[25]_i_6__2_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[25]_i_5__2_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_4__2_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_3__2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_11__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_13__2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_11__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_12__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_3__2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_12__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.wait_ctr[24]_i_13__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h0051000000000000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_1__2 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_4__2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_6__2_n_0 ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_7__2_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.wait_ctr[24]_i_2__2 
       (.I0(SS),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_8__2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_9__2_n_0 ),
        .I3(Q[9]),
        .I4(Q[15]),
        .I5(p_19_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h0000222A)) 
    \gen_cal_rx_en.wait_ctr[24]_i_3__2 
       (.I0(Q[10]),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_10__2_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_4__2 
       (.I0(Q[8]),
        .I1(p_15_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \gen_cal_rx_en.wait_ctr[24]_i_5__2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_11__2_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_12__2_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .O(\gen_cal_rx_en.wait_ctr_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.wait_ctr[24]_i_6__2 
       (.I0(p_16_in),
        .I1(Q[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \gen_cal_rx_en.wait_ctr[24]_i_7__2 
       (.I0(p_19_in),
        .I1(Q[15]),
        .I2(Q[9]),
        .I3(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \gen_cal_rx_en.wait_ctr[24]_i_8__2 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_9__2 
       (.I0(p_15_in),
        .I1(Q[8]),
        .I2(p_16_in),
        .I3(Q[7]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_9__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[0]_i_1__2_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_cal_rx_en.wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.wr_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.wr_reg_0 ),
        .Q(\gen_cal_rx_en.wr ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_10 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxoutclksel_in[2]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_11 
       (.I0(rxoutclksel_in[1]),
        .I1(i_in_out_reg[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_12 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxoutclksel_in[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[0]));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(\gen_cal_rx_en.gtrxreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .I3(out),
        .I4(GTHE4_CHANNEL_GTPOWERGOOD),
        .O(GTHE4_CHANNEL_GTRXRESET));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_4 
       (.I0(\gen_cal_rx_en.rxcdrhold_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxcdrhold_in),
        .O(GTHE4_CHANNEL_RXCDRHOLD));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_6 
       (.I0(\gen_cal_rx_en.rxprogdivreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(GTHE4_CHANNEL_RXPROGDIVRESET));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__6
       (.CI(i__carry_i_17__6_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__6_CO_UNCONNECTED[7:1],i__carry__0_i_3__6_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__6_O_UNCONNECTED[7:2],\gen_cal_rx_en.cpll_cal_state30_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__5_n_0,i__carry__0_i_5__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__6
       (.CI(i__carry_i_18__6_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__6_n_0,i__carry_i_17__6_n_1,i__carry_i_17__6_n_2,i__carry_i_17__6_n_3,i__carry_i_17__6_n_4,i__carry_i_17__6_n_5,i__carry_i_17__6_n_6,i__carry_i_17__6_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state30_out [15:8]),
        .S({i__carry_i_19__2_n_0,i__carry_i_20__2_n_0,i__carry_i_21__2_n_0,i__carry_i_22__2_n_0,i__carry_i_23__2_n_0,i__carry_i_24__2_n_0,i__carry_i_25__2_n_0,i__carry_i_26__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__6
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__6_n_0,i__carry_i_18__6_n_1,i__carry_i_18__6_n_2,i__carry_i_18__6_n_3,i__carry_i_18__6_n_4,i__carry_i_18__6_n_5,i__carry_i_18__6_n_6,i__carry_i_18__6_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state30_out [7:1],NLW_i__carry_i_18__6_O_UNCONNECTED[0]}),
        .S({i__carry_i_27__2_n_0,i__carry_i_28__2_n_0,i__carry_i_29__2_n_0,i__carry_i_30__2_n_0,i__carry_i_31__2_n_0,i__carry_i_32__2_n_0,i__carry_i_33__2_n_0,i__carry_i_34__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_48
   (AS,
    i_in_out_reg,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd_reg_0 ,
    \gen_cal_rx_en.status_store_reg_0 ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    Q,
    \DRPDI_reg[15] ,
    \DRPADDR_reg[2] ,
    \DRPADDR_reg[6] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[8] ,
    \gen_cal_rx_en.wait_ctr_reg[13]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[19]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \gen_cal_rx_en.daddr_reg[8]_0 ,
    \gen_cal_rx_en.di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    drpclk_in,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    SS,
    \gen_cal_rx_en.mask_user_in_reg_0 ,
    \gen_cal_rx_en.wr_reg_0 ,
    \gen_cal_rx_en.rd_reg_1 ,
    \gen_cal_rx_en.status_store_reg_1 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg_0 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ,
    \gen_cal_rx_en.den_reg_0 ,
    \gen_cal_rx_en.dwe_reg_0 ,
    \gen_cal_rx_en.gtrxreset_int_reg_0 ,
    \gen_cal_rx_en.rxcdrhold_int_reg_0 ,
    drpdi_in,
    \data_i_reg[15] ,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    cal_on_rx_drdy,
    rxoutclksel_in,
    \data_i_reg[15]_0 ,
    drpwe_in,
    \gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1);
  output [0:0]AS;
  output [1:0]i_in_out_reg;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd_reg_0 ;
  output \gen_cal_rx_en.status_store_reg_0 ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output [17:0]Q;
  output \DRPDI_reg[15] ;
  output \DRPADDR_reg[2] ;
  output \DRPADDR_reg[6] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[8] ;
  output \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  output \gen_cal_rx_en.wait_ctr_reg[19]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  output \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  output [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  input [0:0]SS;
  input \gen_cal_rx_en.mask_user_in_reg_0 ;
  input \gen_cal_rx_en.wr_reg_0 ;
  input \gen_cal_rx_en.rd_reg_1 ;
  input \gen_cal_rx_en.status_store_reg_1 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  input \gen_cal_rx_en.den_reg_0 ;
  input \gen_cal_rx_en.dwe_reg_0 ;
  input \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  input \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  input [0:0]drpdi_in;
  input \data_i_reg[15] ;
  input [5:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input cal_on_rx_drdy;
  input [2:0]rxoutclksel_in;
  input \data_i_reg[15]_0 ;
  input [0:0]drpwe_in;
  input [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DRPADDR_reg[2] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[6] ;
  wire \DRPADDR_reg[8] ;
  wire \DRPDI_reg[15] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [17:0]Q;
  wire [0:0]SS;
  wire \addr_i[1]_i_4__1_n_0 ;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [3:0]cal_on_rx_debug_out;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire \data_i_reg[15] ;
  wire \data_i_reg[15]_0 ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire [0:0]drpwe_in;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ;
  wire \gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2 ;
  wire \gen_cal_rx_en.cpll_cal_state27_in ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_19__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_20__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_21__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_22__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_23__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_24__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_25__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_26__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_27__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_28__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_29__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_30__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_31__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_32__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_33__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_34__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[11]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[21]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[22]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[23]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_7__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_8__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[3]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[4]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[6]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[9]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ;
  wire \gen_cal_rx_en.cpllpd_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpllreset_int_i_1__1_n_0 ;
  wire [7:2]\gen_cal_rx_en.daddr ;
  wire \gen_cal_rx_en.daddr[8]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.daddr[8]_i_2__1_n_0 ;
  wire [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  wire \gen_cal_rx_en.den_reg_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[13]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[14]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[5]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[6]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[0] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[10] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[11] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[12] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[13] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[14] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[15] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[1] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[2] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[3] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[4] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[5] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[6] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[7] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[8] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[9] ;
  wire [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  wire \gen_cal_rx_en.drp_state[0]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[3]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[4]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[5]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[6]_i_1__1_n_0 ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[0] ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[3] ;
  wire \gen_cal_rx_en.dwe_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  wire \gen_cal_rx_en.mask_user_in_reg_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ;
  wire [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ;
  wire \gen_cal_rx_en.rd_reg_0 ;
  wire \gen_cal_rx_en.rd_reg_1 ;
  wire \gen_cal_rx_en.repeat_ctr[0]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_9 ;
  wire \gen_cal_rx_en.wait_ctr[0]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_10__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_11__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_12__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_13__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_8__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_9__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[19]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[0] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[11] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[12] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[14] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[15] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[16] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[18] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[19] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[1] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[20] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[21] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[22] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[23] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[24] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[2] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[3] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[4] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[5] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[6] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[7] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[8] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[9] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg_0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire i__carry__0_i_3__4_n_7;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_5__1_n_0;
  wire i__carry_i_17__4_n_0;
  wire i__carry_i_17__4_n_1;
  wire i__carry_i_17__4_n_2;
  wire i__carry_i_17__4_n_3;
  wire i__carry_i_17__4_n_4;
  wire i__carry_i_17__4_n_5;
  wire i__carry_i_17__4_n_6;
  wire i__carry_i_17__4_n_7;
  wire i__carry_i_18__4_n_0;
  wire i__carry_i_18__4_n_1;
  wire i__carry_i_18__4_n_2;
  wire i__carry_i_18__4_n_3;
  wire i__carry_i_18__4_n_4;
  wire i__carry_i_18__4_n_5;
  wire i__carry_i_18__4_n_6;
  wire i__carry_i_18__4_n_7;
  wire i__carry_i_19__1_n_0;
  wire i__carry_i_20__1_n_0;
  wire i__carry_i_21__1_n_0;
  wire i__carry_i_22__1_n_0;
  wire i__carry_i_23__1_n_0;
  wire i__carry_i_24__1_n_0;
  wire i__carry_i_25__1_n_0;
  wire i__carry_i_26__1_n_0;
  wire i__carry_i_27__1_n_0;
  wire i__carry_i_28__1_n_0;
  wire i__carry_i_29__1_n_0;
  wire i__carry_i_30__1_n_0;
  wire i__carry_i_31__1_n_0;
  wire i__carry_i_32__1_n_0;
  wire i__carry_i_33__1_n_0;
  wire i__carry_i_34__1_n_0;
  wire [1:0]i_in_out_reg;
  wire lopt;
  wire lopt_1;
  wire out;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_15_in;
  wire p_16_in;
  wire p_19_in;
  wire p_25_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_O_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:7]\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__4_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__4_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_18__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h20000000)) 
    \addr_i[1]_i_2__1 
       (.I0(\data_i_reg[15]_0 ),
        .I1(\addr_i[1]_i_4__1_n_0 ),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .O(\DRPADDR_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \addr_i[1]_i_4__1 
       (.I0(drpwe_in),
        .I1(Q[0]),
        .I2(drpaddr_in[1]),
        .I3(Q[17]),
        .O(\addr_i[1]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[4]_i_1__1 
       (.I0(drpaddr_in[2]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_i[6]_i_1__1 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpaddr_in[3]),
        .I2(\data_i_reg[15] ),
        .O(\DRPADDR_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[8]_i_1__1 
       (.I0(drpaddr_in[5]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data_i[15]_i_1__1 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpdi_in),
        .I2(\data_i_reg[15] ),
        .O(\DRPDI_reg[15] ));
  FDRE \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .Q(cal_on_rx_cplllock_out),
        .R(1'b0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_60 \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER 
       (.AR(AS),
        .CO(\gen_cal_rx_en.cpll_cal_state2 ),
        .D({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .Q({Q[11],p_8_in,p_9_in,p_19_in,Q[6],Q[0]}),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }),
        .\freq_cnt_o_reg[15]_1 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .\freq_cnt_o_reg[17]_0 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ),
        .\freq_cnt_o_reg[17]_1 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ),
        .\freq_cnt_o_reg[17]_2 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ),
        .\freq_cnt_o_reg[17]_3 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ),
        .\gen_cal_rx_en.cal_fail_store_reg (cal_on_rx_debug_out),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_i_4__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .\gen_cal_rx_en.cpll_cal_state30_out (\gen_cal_rx_en.cpll_cal_state30_out ),
        .\gen_cal_rx_en.cpll_cal_state31_out (\gen_cal_rx_en.cpll_cal_state31_out ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] (\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr[3]_i_3__1_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_1 (\gen_cal_rx_en.cpll_cal_state27_in ),
        .\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .rst_in_out_reg(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_61 \gen_cal_rx_en.bit_synchronizer_cplllock_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[16],Q[0]}),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg (i_in_out_reg[0]),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .i_in_out_reg_0(i_in_out_reg[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_62 \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 }),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q({p_11_in,p_12_in,p_13_in,Q[9]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_63 \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 }),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q({Q[17:16],\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ,Q[15],p_9_in,Q[10],Q[7]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_cal_rx_en.cpll_cal_state_reg[18]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18]_0 (\gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[25] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_cal_rx_en.bufg_gt_rxoutclkmon_inst 
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(\gen_cal_rx_en.rxoutclkmon ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_cal_rx_en.cal_fail_store_i_4__1 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.cal_fail_store_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cal_fail_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .Q(\gen_cal_rx_en.cal_fail_store__0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED [7:2],\gen_cal_rx_en.cpll_cal_state31_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state31_out [15:8]),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_19__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_20__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_21__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_22__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_23__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_24__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_25__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_26__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state31_out [7:1],\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_O_UNCONNECTED [0]}),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_27__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_28__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_29__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_30__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_31__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_32__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_33__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_34__1_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_19__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_20__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_21__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_22__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_23__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_23__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_24__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_24__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_25__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_25__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_26__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_27__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_28__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_29__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_29__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_30__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_30__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_31__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_31__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_32__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_32__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_33__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_33__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_34__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_34__1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state27_in }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_1__1 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ),
        .I3(p_16_in),
        .O(\gen_cal_rx_en.cpll_cal_state[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_1__1 
       (.I0(p_16_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(p_15_in),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_3__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_4__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_6__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_4__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_3__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_4__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(p_15_in),
        .I2(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I3(Q[9]),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_2__1 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_10__1_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[1]_i_1__1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[21]_i_1__1 
       (.I0(Q[11]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[12]),
        .O(\gen_cal_rx_en.cpll_cal_state[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_1__1 
       (.I0(Q[12]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[13]),
        .O(\gen_cal_rx_en.cpll_cal_state[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[23]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[13]),
        .O(\gen_cal_rx_en.cpll_cal_state[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_1__1 
       (.I0(Q[14]),
        .I1(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I2(Q[15]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[25]_i_3__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[25]_i_4__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[25]_i_5__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_6__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_7__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_8__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr_reg[19]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_3__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_4__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_5__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_6__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_7__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_8__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[2]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[3]_i_1__1 
       (.I0(\gen_cal_rx_en.status_store_reg_0 ),
        .I1(p_25_in),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .O(\gen_cal_rx_en.cpll_cal_state[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[4]_i_1__1 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.cpll_cal_state[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hEAEAFFC0)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\gen_cal_rx_en.status_store_reg_0 ),
        .I2(p_25_in),
        .I3(Q[4]),
        .I4(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I1(p_19_in),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ),
        .I3(Q[7]),
        .O(\gen_cal_rx_en.cpll_cal_state[9]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[10]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[11]_i_1__1_n_0 ),
        .Q(p_16_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[12]_i_1__1_n_0 ),
        .Q(p_15_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[13]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ),
        .Q(p_13_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ),
        .Q(p_12_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ),
        .Q(p_11_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ),
        .Q(p_9_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ),
        .Q(p_8_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[21]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[22]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[23]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[24]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[2]_i_1__1_n_0 ),
        .Q(p_25_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[3]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[4]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[5]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[6]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ),
        .Q(p_19_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[9]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    \gen_cal_rx_en.cpllpd_int_i_1__1 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I3(p_19_in),
        .I4(cal_on_rx_cpllpd_out),
        .O(\gen_cal_rx_en.cpllpd_int_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllpd_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllpd_int_i_1__1_n_0 ),
        .Q(cal_on_rx_cpllpd_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFF77F800)) 
    \gen_cal_rx_en.cpllreset_int_i_1__1 
       (.I0(p_16_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .I4(cal_on_rx_cpllreset_out),
        .O(\gen_cal_rx_en.cpllreset_int_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllreset_int_i_1__1_n_0 ),
        .Q(cal_on_rx_cpllreset_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cal_rx_en.daddr[2]_i_1__1 
       (.I0(Q[0]),
        .O(\gen_cal_rx_en.daddr [2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.daddr[7]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[11]),
        .I2(Q[3]),
        .I3(Q[13]),
        .I4(Q[0]),
        .O(\gen_cal_rx_en.daddr [7]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_cal_rx_en.daddr[8]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.daddr [7]),
        .O(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \gen_cal_rx_en.daddr[8]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[11]),
        .I3(Q[3]),
        .I4(Q[13]),
        .O(\gen_cal_rx_en.daddr[8]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ),
        .D(\gen_cal_rx_en.daddr [2]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ),
        .D(\gen_cal_rx_en.daddr [7]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ),
        .D(\gen_cal_rx_en.daddr[8]_i_2__1_n_0 ),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.den_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.den_reg_0 ),
        .Q(cal_on_rx_drpen_out),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000003332)) 
    \gen_cal_rx_en.di_msk[12]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[13]),
        .I3(Q[4]),
        .I4(Q[12]),
        .I5(SS),
        .O(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.di_msk[12]_i_2__1 
       (.I0(SS),
        .I1(Q[12]),
        .I2(Q[4]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[13]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[14]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[14]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.di_msk[15]_i_1__1 
       (.I0(Q[4]),
        .I1(SS),
        .O(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[15]_i_2__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[15]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[1]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[5]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[6]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[6]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[13]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[14]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[15]_i_2__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[1]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[5]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[6]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [9]),
        .R(SS));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_cal_rx_en.drp_state[0]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.drp_state[1]_i_1__1 
       (.I0(\gen_cal_rx_en.rd_reg_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[2]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_cal_rx_en.drp_state[3]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .O(\gen_cal_rx_en.drp_state[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \gen_cal_rx_en.drp_state[4]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[5]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .O(\gen_cal_rx_en.drp_state[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \gen_cal_rx_en.drp_state[6]_i_1__1 
       (.I0(cal_on_rx_drdy),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .I3(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[6]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[0]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[1]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[2]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[3]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[4]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[5]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[6]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.dwe_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.dwe_reg_0 ),
        .Q(cal_on_rx_drpwe_out),
        .R(SS));
  FDRE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.freq_counter_rst_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .Q(AS),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.gtrxreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.gtrxreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.gtrxreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.mask_user_in_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.mask_user_in_reg_0 ),
        .Q(i_in_out_reg[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'h4440)) 
    \gen_cal_rx_en.progdiv_cfg_store[14]_i_1__1 
       (.I0(SS),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[2]),
        .I3(Q[11]),
        .O(\gen_cal_rx_en.progdiv_cfg_store ));
  LUT6 #(
    .INIT(64'hFFEFFFFF30203000)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [15]),
        .I1(SS),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .I4(Q[11]),
        .I5(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rd_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rd_reg_1 ),
        .Q(\gen_cal_rx_en.rd_reg_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.repeat_ctr[0]_i_1__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \gen_cal_rx_en.repeat_ctr[1]_i_1__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \gen_cal_rx_en.repeat_ctr[2]_i_1__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[1]),
        .I3(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_2__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[3]),
        .I2(cal_on_rx_debug_out[2]),
        .I3(cal_on_rx_debug_out[0]),
        .I4(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_3__1 
       (.I0(cal_on_rx_debug_out[3]),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[0]),
        .I3(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_3__1_n_0 ));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[0]_i_1__1_n_0 ),
        .Q(cal_on_rx_debug_out[0]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[1]_i_1__1_n_0 ),
        .Q(cal_on_rx_debug_out[1]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[2]_i_1__1_n_0 ),
        .Q(cal_on_rx_debug_out[2]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[3]_i_2__1_n_0 ),
        .Q(cal_on_rx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxcdrhold_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxcdrhold_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxcdrhold_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ),
        .Q(\gen_cal_rx_en.rxoutclksel_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxprogdivreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxprogdivreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxprogdivreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.status_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.status_store_reg_1 ),
        .Q(\gen_cal_rx_en.status_store_reg_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry 
       (.CI(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry_n_0 ,\gen_cal_rx_en.wait_ctr0_carry_n_1 ,\gen_cal_rx_en.wait_ctr0_carry_n_2 ,\gen_cal_rx_en.wait_ctr0_carry_n_3 ,\gen_cal_rx_en.wait_ctr0_carry_n_4 ,\gen_cal_rx_en.wait_ctr0_carry_n_5 ,\gen_cal_rx_en.wait_ctr0_carry_n_6 ,\gen_cal_rx_en.wait_ctr0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry_n_8 ,\gen_cal_rx_en.wait_ctr0_carry_n_9 ,\gen_cal_rx_en.wait_ctr0_carry_n_10 ,\gen_cal_rx_en.wait_ctr0_carry_n_11 ,\gen_cal_rx_en.wait_ctr0_carry_n_12 ,\gen_cal_rx_en.wait_ctr0_carry_n_13 ,\gen_cal_rx_en.wait_ctr0_carry_n_14 ,\gen_cal_rx_en.wait_ctr0_carry_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__0 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__1 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [7],\gen_cal_rx_en.wait_ctr0_carry__1_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[17] }));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \gen_cal_rx_en.wait_ctr[0]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.wait_ctr[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_10__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[25]_i_7__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[25]_i_6__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[25]_i_5__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_4__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_11__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_13__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_11__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_12__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_12__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.wait_ctr[24]_i_13__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h0051000000000000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.wait_ctr[24]_i_2__1 
       (.I0(SS),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_8__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_9__1_n_0 ),
        .I3(Q[9]),
        .I4(Q[15]),
        .I5(p_19_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h0000222A)) 
    \gen_cal_rx_en.wait_ctr[24]_i_3__1 
       (.I0(Q[10]),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_10__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_4__1 
       (.I0(Q[8]),
        .I1(p_15_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \gen_cal_rx_en.wait_ctr[24]_i_5__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_11__1_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_12__1_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .O(\gen_cal_rx_en.wait_ctr_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.wait_ctr[24]_i_6__1 
       (.I0(p_16_in),
        .I1(Q[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \gen_cal_rx_en.wait_ctr[24]_i_7__1 
       (.I0(p_19_in),
        .I1(Q[15]),
        .I2(Q[9]),
        .I3(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \gen_cal_rx_en.wait_ctr[24]_i_8__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_9__1 
       (.I0(p_15_in),
        .I1(Q[8]),
        .I2(p_16_in),
        .I3(Q[7]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_9__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[0]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_cal_rx_en.wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.wr_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.wr_reg_0 ),
        .Q(\gen_cal_rx_en.wr ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_10 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxoutclksel_in[2]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_11 
       (.I0(rxoutclksel_in[1]),
        .I1(i_in_out_reg[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_12 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxoutclksel_in[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[0]));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(\gen_cal_rx_en.gtrxreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .I3(out),
        .I4(GTHE4_CHANNEL_GTPOWERGOOD),
        .O(GTHE4_CHANNEL_GTRXRESET));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_4 
       (.I0(\gen_cal_rx_en.rxcdrhold_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxcdrhold_in),
        .O(GTHE4_CHANNEL_RXCDRHOLD));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_6 
       (.I0(\gen_cal_rx_en.rxprogdivreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(GTHE4_CHANNEL_RXPROGDIVRESET));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__4
       (.CI(i__carry_i_17__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__4_CO_UNCONNECTED[7:1],i__carry__0_i_3__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__4_O_UNCONNECTED[7:2],\gen_cal_rx_en.cpll_cal_state30_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__3_n_0,i__carry__0_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__4
       (.CI(i__carry_i_18__4_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__4_n_0,i__carry_i_17__4_n_1,i__carry_i_17__4_n_2,i__carry_i_17__4_n_3,i__carry_i_17__4_n_4,i__carry_i_17__4_n_5,i__carry_i_17__4_n_6,i__carry_i_17__4_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state30_out [15:8]),
        .S({i__carry_i_19__1_n_0,i__carry_i_20__1_n_0,i__carry_i_21__1_n_0,i__carry_i_22__1_n_0,i__carry_i_23__1_n_0,i__carry_i_24__1_n_0,i__carry_i_25__1_n_0,i__carry_i_26__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__4
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__4_n_0,i__carry_i_18__4_n_1,i__carry_i_18__4_n_2,i__carry_i_18__4_n_3,i__carry_i_18__4_n_4,i__carry_i_18__4_n_5,i__carry_i_18__4_n_6,i__carry_i_18__4_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state30_out [7:1],NLW_i__carry_i_18__4_O_UNCONNECTED[0]}),
        .S({i__carry_i_27__1_n_0,i__carry_i_28__1_n_0,i__carry_i_29__1_n_0,i__carry_i_30__1_n_0,i__carry_i_31__1_n_0,i__carry_i_32__1_n_0,i__carry_i_33__1_n_0,i__carry_i_34__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__1_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_67
   (AS,
    i_in_out_reg,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd_reg_0 ,
    \gen_cal_rx_en.status_store_reg_0 ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    Q,
    \DRPDI_reg[15] ,
    \DRPADDR_reg[2] ,
    \DRPADDR_reg[6] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[8] ,
    \gen_cal_rx_en.wait_ctr_reg[13]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[19]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \gen_cal_rx_en.daddr_reg[8]_0 ,
    \gen_cal_rx_en.di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    drpclk_in,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    SS,
    \gen_cal_rx_en.mask_user_in_reg_0 ,
    \gen_cal_rx_en.wr_reg_0 ,
    \gen_cal_rx_en.rd_reg_1 ,
    \gen_cal_rx_en.status_store_reg_1 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg_0 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ,
    \gen_cal_rx_en.den_reg_0 ,
    \gen_cal_rx_en.dwe_reg_0 ,
    \gen_cal_rx_en.gtrxreset_int_reg_0 ,
    \gen_cal_rx_en.rxcdrhold_int_reg_0 ,
    drpdi_in,
    \data_i_reg[15] ,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    cal_on_rx_drdy,
    rxoutclksel_in,
    \data_i_reg[15]_0 ,
    drpwe_in,
    \gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1);
  output [0:0]AS;
  output [1:0]i_in_out_reg;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd_reg_0 ;
  output \gen_cal_rx_en.status_store_reg_0 ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output [17:0]Q;
  output \DRPDI_reg[15] ;
  output \DRPADDR_reg[2] ;
  output \DRPADDR_reg[6] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[8] ;
  output \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  output \gen_cal_rx_en.wait_ctr_reg[19]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  output \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  output [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  input [0:0]SS;
  input \gen_cal_rx_en.mask_user_in_reg_0 ;
  input \gen_cal_rx_en.wr_reg_0 ;
  input \gen_cal_rx_en.rd_reg_1 ;
  input \gen_cal_rx_en.status_store_reg_1 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  input \gen_cal_rx_en.den_reg_0 ;
  input \gen_cal_rx_en.dwe_reg_0 ;
  input \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  input \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  input [0:0]drpdi_in;
  input \data_i_reg[15] ;
  input [5:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input cal_on_rx_drdy;
  input [2:0]rxoutclksel_in;
  input \data_i_reg[15]_0 ;
  input [0:0]drpwe_in;
  input [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DRPADDR_reg[2] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[6] ;
  wire \DRPADDR_reg[8] ;
  wire \DRPDI_reg[15] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [17:0]Q;
  wire [0:0]SS;
  wire \addr_i[1]_i_4__0_n_0 ;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [3:0]cal_on_rx_debug_out;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire \data_i_reg[15] ;
  wire \data_i_reg[15]_0 ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire [0:0]drpwe_in;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ;
  wire \gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2 ;
  wire \gen_cal_rx_en.cpll_cal_state27_in ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_19__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_20__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_21__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_22__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_23__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_24__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_25__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_26__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_27__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_28__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_29__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_30__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_31__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_32__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_33__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_34__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[11]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[21]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[22]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[23]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_7__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_8__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[3]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[4]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[6]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[9]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ;
  wire \gen_cal_rx_en.cpllpd_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpllreset_int_i_1__0_n_0 ;
  wire [7:2]\gen_cal_rx_en.daddr ;
  wire \gen_cal_rx_en.daddr[8]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.daddr[8]_i_2__0_n_0 ;
  wire [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  wire \gen_cal_rx_en.den_reg_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[13]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[14]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[5]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[6]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[0] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[10] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[11] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[12] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[13] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[14] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[15] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[1] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[2] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[3] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[4] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[5] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[6] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[7] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[8] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[9] ;
  wire [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  wire \gen_cal_rx_en.drp_state[0]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[3]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[4]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[5]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[6]_i_1__0_n_0 ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[0] ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[3] ;
  wire \gen_cal_rx_en.dwe_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  wire \gen_cal_rx_en.mask_user_in_reg_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ;
  wire [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ;
  wire \gen_cal_rx_en.rd_reg_0 ;
  wire \gen_cal_rx_en.rd_reg_1 ;
  wire \gen_cal_rx_en.repeat_ctr[0]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_9 ;
  wire \gen_cal_rx_en.wait_ctr[0]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_10__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_11__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_12__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_13__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_8__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_9__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[19]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[0] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[11] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[12] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[14] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[15] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[16] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[18] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[19] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[1] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[20] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[21] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[22] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[23] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[24] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[2] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[3] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[4] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[5] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[6] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[7] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[8] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[9] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg_0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire i__carry__0_i_3__2_n_7;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry_i_17__2_n_0;
  wire i__carry_i_17__2_n_1;
  wire i__carry_i_17__2_n_2;
  wire i__carry_i_17__2_n_3;
  wire i__carry_i_17__2_n_4;
  wire i__carry_i_17__2_n_5;
  wire i__carry_i_17__2_n_6;
  wire i__carry_i_17__2_n_7;
  wire i__carry_i_18__2_n_0;
  wire i__carry_i_18__2_n_1;
  wire i__carry_i_18__2_n_2;
  wire i__carry_i_18__2_n_3;
  wire i__carry_i_18__2_n_4;
  wire i__carry_i_18__2_n_5;
  wire i__carry_i_18__2_n_6;
  wire i__carry_i_18__2_n_7;
  wire i__carry_i_19__0_n_0;
  wire i__carry_i_20__0_n_0;
  wire i__carry_i_21__0_n_0;
  wire i__carry_i_22__0_n_0;
  wire i__carry_i_23__0_n_0;
  wire i__carry_i_24__0_n_0;
  wire i__carry_i_25__0_n_0;
  wire i__carry_i_26__0_n_0;
  wire i__carry_i_27__0_n_0;
  wire i__carry_i_28__0_n_0;
  wire i__carry_i_29__0_n_0;
  wire i__carry_i_30__0_n_0;
  wire i__carry_i_31__0_n_0;
  wire i__carry_i_32__0_n_0;
  wire i__carry_i_33__0_n_0;
  wire i__carry_i_34__0_n_0;
  wire [1:0]i_in_out_reg;
  wire lopt;
  wire lopt_1;
  wire out;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_15_in;
  wire p_16_in;
  wire p_19_in;
  wire p_25_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_O_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:7]\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__2_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__2_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_18__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h20000000)) 
    \addr_i[1]_i_2__0 
       (.I0(\data_i_reg[15]_0 ),
        .I1(\addr_i[1]_i_4__0_n_0 ),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .O(\DRPADDR_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \addr_i[1]_i_4__0 
       (.I0(drpwe_in),
        .I1(Q[0]),
        .I2(drpaddr_in[1]),
        .I3(Q[17]),
        .O(\addr_i[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[4]_i_1__0 
       (.I0(drpaddr_in[2]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_i[6]_i_1__0 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpaddr_in[3]),
        .I2(\data_i_reg[15] ),
        .O(\DRPADDR_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[8]_i_1__0 
       (.I0(drpaddr_in[5]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data_i[15]_i_1__0 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpdi_in),
        .I2(\data_i_reg[15] ),
        .O(\DRPDI_reg[15] ));
  FDRE \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .Q(cal_on_rx_cplllock_out),
        .R(1'b0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_79 \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER 
       (.AR(AS),
        .CO(\gen_cal_rx_en.cpll_cal_state2 ),
        .D({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .Q({Q[11],p_8_in,p_9_in,p_19_in,Q[6],Q[0]}),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }),
        .\freq_cnt_o_reg[15]_1 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .\freq_cnt_o_reg[17]_0 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ),
        .\freq_cnt_o_reg[17]_1 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ),
        .\freq_cnt_o_reg[17]_2 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ),
        .\freq_cnt_o_reg[17]_3 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ),
        .\gen_cal_rx_en.cal_fail_store_reg (cal_on_rx_debug_out),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_i_4__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .\gen_cal_rx_en.cpll_cal_state30_out (\gen_cal_rx_en.cpll_cal_state30_out ),
        .\gen_cal_rx_en.cpll_cal_state31_out (\gen_cal_rx_en.cpll_cal_state31_out ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] (\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr[3]_i_3__0_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_1 (\gen_cal_rx_en.cpll_cal_state27_in ),
        .\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .rst_in_out_reg(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_80 \gen_cal_rx_en.bit_synchronizer_cplllock_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[16],Q[0]}),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg (i_in_out_reg[0]),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .i_in_out_reg_0(i_in_out_reg[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_81 \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 }),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q({p_11_in,p_12_in,p_13_in,Q[9]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_82 \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 }),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q({Q[17:16],\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ,Q[15],p_9_in,Q[10],Q[7]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_cal_rx_en.cpll_cal_state_reg[18]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18]_0 (\gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[25] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_cal_rx_en.bufg_gt_rxoutclkmon_inst 
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(\gen_cal_rx_en.rxoutclkmon ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_cal_rx_en.cal_fail_store_i_4__0 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.cal_fail_store_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cal_fail_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .Q(\gen_cal_rx_en.cal_fail_store__0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED [7:2],\gen_cal_rx_en.cpll_cal_state31_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state31_out [15:8]),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_19__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_20__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_21__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_22__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_23__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_24__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_25__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_26__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state31_out [7:1],\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_O_UNCONNECTED [0]}),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_27__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_28__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_29__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_30__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_31__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_32__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_33__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_34__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_19__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_20__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_21__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_22__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_23__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_24__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_25__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_26__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_27__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_28__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_29__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_29__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_30__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_30__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_31__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_31__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_32__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_33__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_34__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_34__0_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state27_in }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_1__0 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ),
        .I3(p_16_in),
        .O(\gen_cal_rx_en.cpll_cal_state[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_1__0 
       (.I0(p_16_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(p_15_in),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_3__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_4__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_6__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_4__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_3__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_4__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(p_15_in),
        .I2(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I3(Q[9]),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_2__0 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_10__0_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[21]_i_1__0 
       (.I0(Q[11]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[12]),
        .O(\gen_cal_rx_en.cpll_cal_state[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_1__0 
       (.I0(Q[12]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[13]),
        .O(\gen_cal_rx_en.cpll_cal_state[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[23]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[13]),
        .O(\gen_cal_rx_en.cpll_cal_state[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_1__0 
       (.I0(Q[14]),
        .I1(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I2(Q[15]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[25]_i_3__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[25]_i_4__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[25]_i_5__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_6__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_7__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_8__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr_reg[19]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_3__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_4__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_5__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_6__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_7__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_8__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[2]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[3]_i_1__0 
       (.I0(\gen_cal_rx_en.status_store_reg_0 ),
        .I1(p_25_in),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .O(\gen_cal_rx_en.cpll_cal_state[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[4]_i_1__0 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.cpll_cal_state[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hEAEAFFC0)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\gen_cal_rx_en.status_store_reg_0 ),
        .I2(p_25_in),
        .I3(Q[4]),
        .I4(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I1(p_19_in),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ),
        .I3(Q[7]),
        .O(\gen_cal_rx_en.cpll_cal_state[9]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[10]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[11]_i_1__0_n_0 ),
        .Q(p_16_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[12]_i_1__0_n_0 ),
        .Q(p_15_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[13]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ),
        .Q(p_13_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ),
        .Q(p_12_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ),
        .Q(p_11_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ),
        .Q(p_9_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ),
        .Q(p_8_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[21]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[22]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[23]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[24]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[2]_i_1__0_n_0 ),
        .Q(p_25_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[3]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[4]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[5]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[6]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ),
        .Q(p_19_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[9]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    \gen_cal_rx_en.cpllpd_int_i_1__0 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I3(p_19_in),
        .I4(cal_on_rx_cpllpd_out),
        .O(\gen_cal_rx_en.cpllpd_int_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllpd_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllpd_int_i_1__0_n_0 ),
        .Q(cal_on_rx_cpllpd_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFF77F800)) 
    \gen_cal_rx_en.cpllreset_int_i_1__0 
       (.I0(p_16_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .I4(cal_on_rx_cpllreset_out),
        .O(\gen_cal_rx_en.cpllreset_int_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllreset_int_i_1__0_n_0 ),
        .Q(cal_on_rx_cpllreset_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cal_rx_en.daddr[2]_i_1__0 
       (.I0(Q[0]),
        .O(\gen_cal_rx_en.daddr [2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.daddr[7]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[11]),
        .I2(Q[3]),
        .I3(Q[13]),
        .I4(Q[0]),
        .O(\gen_cal_rx_en.daddr [7]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_cal_rx_en.daddr[8]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.daddr [7]),
        .O(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \gen_cal_rx_en.daddr[8]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[11]),
        .I3(Q[3]),
        .I4(Q[13]),
        .O(\gen_cal_rx_en.daddr[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ),
        .D(\gen_cal_rx_en.daddr [2]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ),
        .D(\gen_cal_rx_en.daddr [7]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ),
        .D(\gen_cal_rx_en.daddr[8]_i_2__0_n_0 ),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.den_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.den_reg_0 ),
        .Q(cal_on_rx_drpen_out),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000003332)) 
    \gen_cal_rx_en.di_msk[12]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[13]),
        .I3(Q[4]),
        .I4(Q[12]),
        .I5(SS),
        .O(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.di_msk[12]_i_2__0 
       (.I0(SS),
        .I1(Q[12]),
        .I2(Q[4]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[13]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[14]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[14]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.di_msk[15]_i_1__0 
       (.I0(Q[4]),
        .I1(SS),
        .O(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[15]_i_2__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[1]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[5]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[6]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[6]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[13]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[14]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[15]_i_2__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[1]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[5]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[6]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [9]),
        .R(SS));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_cal_rx_en.drp_state[0]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.drp_state[1]_i_1__0 
       (.I0(\gen_cal_rx_en.rd_reg_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[2]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_cal_rx_en.drp_state[3]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .O(\gen_cal_rx_en.drp_state[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \gen_cal_rx_en.drp_state[4]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[5]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .O(\gen_cal_rx_en.drp_state[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \gen_cal_rx_en.drp_state[6]_i_1__0 
       (.I0(cal_on_rx_drdy),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .I3(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[6]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[0]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[1]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[2]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[3]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[4]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[5]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[6]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.dwe_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.dwe_reg_0 ),
        .Q(cal_on_rx_drpwe_out),
        .R(SS));
  FDRE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.freq_counter_rst_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .Q(AS),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.gtrxreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.gtrxreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.gtrxreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.mask_user_in_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.mask_user_in_reg_0 ),
        .Q(i_in_out_reg[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'h4440)) 
    \gen_cal_rx_en.progdiv_cfg_store[14]_i_1__0 
       (.I0(SS),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[2]),
        .I3(Q[11]),
        .O(\gen_cal_rx_en.progdiv_cfg_store ));
  LUT6 #(
    .INIT(64'hFFEFFFFF30203000)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [15]),
        .I1(SS),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .I4(Q[11]),
        .I5(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rd_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rd_reg_1 ),
        .Q(\gen_cal_rx_en.rd_reg_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.repeat_ctr[0]_i_1__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \gen_cal_rx_en.repeat_ctr[1]_i_1__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \gen_cal_rx_en.repeat_ctr[2]_i_1__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[1]),
        .I3(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_2__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[3]),
        .I2(cal_on_rx_debug_out[2]),
        .I3(cal_on_rx_debug_out[0]),
        .I4(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_3__0 
       (.I0(cal_on_rx_debug_out[3]),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[0]),
        .I3(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_3__0_n_0 ));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[0]_i_1__0_n_0 ),
        .Q(cal_on_rx_debug_out[0]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[1]_i_1__0_n_0 ),
        .Q(cal_on_rx_debug_out[1]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[2]_i_1__0_n_0 ),
        .Q(cal_on_rx_debug_out[2]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[3]_i_2__0_n_0 ),
        .Q(cal_on_rx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxcdrhold_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxcdrhold_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxcdrhold_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ),
        .Q(\gen_cal_rx_en.rxoutclksel_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxprogdivreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxprogdivreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxprogdivreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.status_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.status_store_reg_1 ),
        .Q(\gen_cal_rx_en.status_store_reg_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry 
       (.CI(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry_n_0 ,\gen_cal_rx_en.wait_ctr0_carry_n_1 ,\gen_cal_rx_en.wait_ctr0_carry_n_2 ,\gen_cal_rx_en.wait_ctr0_carry_n_3 ,\gen_cal_rx_en.wait_ctr0_carry_n_4 ,\gen_cal_rx_en.wait_ctr0_carry_n_5 ,\gen_cal_rx_en.wait_ctr0_carry_n_6 ,\gen_cal_rx_en.wait_ctr0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry_n_8 ,\gen_cal_rx_en.wait_ctr0_carry_n_9 ,\gen_cal_rx_en.wait_ctr0_carry_n_10 ,\gen_cal_rx_en.wait_ctr0_carry_n_11 ,\gen_cal_rx_en.wait_ctr0_carry_n_12 ,\gen_cal_rx_en.wait_ctr0_carry_n_13 ,\gen_cal_rx_en.wait_ctr0_carry_n_14 ,\gen_cal_rx_en.wait_ctr0_carry_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__0 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__1 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [7],\gen_cal_rx_en.wait_ctr0_carry__1_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[17] }));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \gen_cal_rx_en.wait_ctr[0]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.wait_ctr[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_10__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[25]_i_7__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[25]_i_6__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[25]_i_5__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_4__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_11__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_13__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_12__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.wait_ctr[24]_i_13__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h0051000000000000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.wait_ctr[24]_i_2__0 
       (.I0(SS),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_8__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_9__0_n_0 ),
        .I3(Q[9]),
        .I4(Q[15]),
        .I5(p_19_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h0000222A)) 
    \gen_cal_rx_en.wait_ctr[24]_i_3__0 
       (.I0(Q[10]),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_10__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_4__0 
       (.I0(Q[8]),
        .I1(p_15_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \gen_cal_rx_en.wait_ctr[24]_i_5__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_11__0_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_12__0_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .O(\gen_cal_rx_en.wait_ctr_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.wait_ctr[24]_i_6__0 
       (.I0(p_16_in),
        .I1(Q[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \gen_cal_rx_en.wait_ctr[24]_i_7__0 
       (.I0(p_19_in),
        .I1(Q[15]),
        .I2(Q[9]),
        .I3(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \gen_cal_rx_en.wait_ctr[24]_i_8__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_9__0 
       (.I0(p_15_in),
        .I1(Q[8]),
        .I2(p_16_in),
        .I3(Q[7]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_9__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[0]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_cal_rx_en.wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.wr_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.wr_reg_0 ),
        .Q(\gen_cal_rx_en.wr ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_10 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxoutclksel_in[2]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_11 
       (.I0(rxoutclksel_in[1]),
        .I1(i_in_out_reg[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_12 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxoutclksel_in[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[0]));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(\gen_cal_rx_en.gtrxreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .I3(out),
        .I4(GTHE4_CHANNEL_GTPOWERGOOD),
        .O(GTHE4_CHANNEL_GTRXRESET));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_4 
       (.I0(\gen_cal_rx_en.rxcdrhold_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxcdrhold_in),
        .O(GTHE4_CHANNEL_RXCDRHOLD));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_6 
       (.I0(\gen_cal_rx_en.rxprogdivreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(GTHE4_CHANNEL_RXPROGDIVRESET));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__2
       (.CI(i__carry_i_17__2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__2_CO_UNCONNECTED[7:1],i__carry__0_i_3__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__2_O_UNCONNECTED[7:2],\gen_cal_rx_en.cpll_cal_state30_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__1_n_0,i__carry__0_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__2
       (.CI(i__carry_i_18__2_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__2_n_0,i__carry_i_17__2_n_1,i__carry_i_17__2_n_2,i__carry_i_17__2_n_3,i__carry_i_17__2_n_4,i__carry_i_17__2_n_5,i__carry_i_17__2_n_6,i__carry_i_17__2_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state30_out [15:8]),
        .S({i__carry_i_19__0_n_0,i__carry_i_20__0_n_0,i__carry_i_21__0_n_0,i__carry_i_22__0_n_0,i__carry_i_23__0_n_0,i__carry_i_24__0_n_0,i__carry_i_25__0_n_0,i__carry_i_26__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__2_n_0,i__carry_i_18__2_n_1,i__carry_i_18__2_n_2,i__carry_i_18__2_n_3,i__carry_i_18__2_n_4,i__carry_i_18__2_n_5,i__carry_i_18__2_n_6,i__carry_i_18__2_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state30_out [7:1],NLW_i__carry_i_18__2_O_UNCONNECTED[0]}),
        .S({i__carry_i_27__0_n_0,i__carry_i_28__0_n_0,i__carry_i_29__0_n_0,i__carry_i_30__0_n_0,i__carry_i_31__0_n_0,i__carry_i_32__0_n_0,i__carry_i_33__0_n_0,i__carry_i_34__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__0_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_86
   (AS,
    i_in_out_reg,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd_reg_0 ,
    \gen_cal_rx_en.status_store_reg_0 ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    Q,
    \DRPDI_reg[15] ,
    \DRPADDR_reg[2] ,
    \DRPADDR_reg[6] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[8] ,
    \gen_cal_rx_en.wait_ctr_reg[13]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[19]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \gen_cal_rx_en.daddr_reg[8]_0 ,
    \gen_cal_rx_en.di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    drpclk_in,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    SS,
    \gen_cal_rx_en.mask_user_in_reg_0 ,
    \gen_cal_rx_en.wr_reg_0 ,
    \gen_cal_rx_en.rd_reg_1 ,
    \gen_cal_rx_en.status_store_reg_1 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg_0 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ,
    \gen_cal_rx_en.den_reg_0 ,
    \gen_cal_rx_en.dwe_reg_0 ,
    \gen_cal_rx_en.gtrxreset_int_reg_0 ,
    \gen_cal_rx_en.rxcdrhold_int_reg_0 ,
    drpdi_in,
    \data_i_reg[15] ,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    cal_on_rx_drdy,
    rxoutclksel_in,
    \data_i_reg[15]_0 ,
    drpwe_in,
    \gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1);
  output [0:0]AS;
  output [1:0]i_in_out_reg;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd_reg_0 ;
  output \gen_cal_rx_en.status_store_reg_0 ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output [17:0]Q;
  output \DRPDI_reg[15] ;
  output \DRPADDR_reg[2] ;
  output \DRPADDR_reg[6] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[8] ;
  output \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  output \gen_cal_rx_en.wait_ctr_reg[19]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  output \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  output [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  input [0:0]SS;
  input \gen_cal_rx_en.mask_user_in_reg_0 ;
  input \gen_cal_rx_en.wr_reg_0 ;
  input \gen_cal_rx_en.rd_reg_1 ;
  input \gen_cal_rx_en.status_store_reg_1 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  input \gen_cal_rx_en.den_reg_0 ;
  input \gen_cal_rx_en.dwe_reg_0 ;
  input \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  input \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  input [0:0]drpdi_in;
  input \data_i_reg[15] ;
  input [5:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input cal_on_rx_drdy;
  input [2:0]rxoutclksel_in;
  input \data_i_reg[15]_0 ;
  input [0:0]drpwe_in;
  input [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DRPADDR_reg[2] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[6] ;
  wire \DRPADDR_reg[8] ;
  wire \DRPDI_reg[15] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [17:0]Q;
  wire [0:0]SS;
  wire \addr_i[1]_i_4_n_0 ;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [3:0]cal_on_rx_debug_out;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire \data_i_reg[15] ;
  wire \data_i_reg[15]_0 ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire [0:0]drpwe_in;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ;
  wire \gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_4_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2 ;
  wire \gen_cal_rx_en.cpll_cal_state27_in ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_19_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_20_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_21_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_22_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_23_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_24_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_25_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_26_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_27_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_28_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_29_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_30_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_31_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_32_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_33_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_34_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[11]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[21]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[22]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[23]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_6_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_7_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_8_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[3]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[4]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[6]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[9]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ;
  wire \gen_cal_rx_en.cpllpd_int_i_1_n_0 ;
  wire \gen_cal_rx_en.cpllreset_int_i_1_n_0 ;
  wire [7:2]\gen_cal_rx_en.daddr ;
  wire \gen_cal_rx_en.daddr[8]_i_1_n_0 ;
  wire \gen_cal_rx_en.daddr[8]_i_2_n_0 ;
  wire [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  wire \gen_cal_rx_en.den_reg_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_2_n_0 ;
  wire \gen_cal_rx_en.di_msk[13]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[14]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_2_n_0 ;
  wire \gen_cal_rx_en.di_msk[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[5]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[6]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[0] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[10] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[11] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[12] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[13] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[14] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[15] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[1] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[2] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[3] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[4] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[5] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[6] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[7] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[8] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[9] ;
  wire [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  wire \gen_cal_rx_en.drp_state[0]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[3]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[4]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[5]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[6]_i_1_n_0 ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[0] ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[3] ;
  wire \gen_cal_rx_en.dwe_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  wire \gen_cal_rx_en.mask_user_in_reg_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ;
  wire [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ;
  wire \gen_cal_rx_en.rd_reg_0 ;
  wire \gen_cal_rx_en.rd_reg_1 ;
  wire \gen_cal_rx_en.repeat_ctr[0]_i_1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_2_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_3_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_9 ;
  wire \gen_cal_rx_en.wait_ctr[0]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_10_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_11_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_12_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_13_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_8_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_9_n_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[19]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[0] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[11] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[12] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[14] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[15] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[16] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[18] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[19] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[1] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[20] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[21] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[22] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[23] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[24] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[2] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[3] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[4] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[5] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[6] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[7] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[8] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[9] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg_0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire i__carry__0_i_3__0_n_7;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry_i_17__0_n_0;
  wire i__carry_i_17__0_n_1;
  wire i__carry_i_17__0_n_2;
  wire i__carry_i_17__0_n_3;
  wire i__carry_i_17__0_n_4;
  wire i__carry_i_17__0_n_5;
  wire i__carry_i_17__0_n_6;
  wire i__carry_i_17__0_n_7;
  wire i__carry_i_18__0_n_0;
  wire i__carry_i_18__0_n_1;
  wire i__carry_i_18__0_n_2;
  wire i__carry_i_18__0_n_3;
  wire i__carry_i_18__0_n_4;
  wire i__carry_i_18__0_n_5;
  wire i__carry_i_18__0_n_6;
  wire i__carry_i_18__0_n_7;
  wire i__carry_i_19_n_0;
  wire i__carry_i_20_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_22_n_0;
  wire i__carry_i_23_n_0;
  wire i__carry_i_24_n_0;
  wire i__carry_i_25_n_0;
  wire i__carry_i_26_n_0;
  wire i__carry_i_27_n_0;
  wire i__carry_i_28_n_0;
  wire i__carry_i_29_n_0;
  wire i__carry_i_30_n_0;
  wire i__carry_i_31_n_0;
  wire i__carry_i_32_n_0;
  wire i__carry_i_33_n_0;
  wire i__carry_i_34_n_0;
  wire [1:0]i_in_out_reg;
  wire lopt;
  wire lopt_1;
  wire out;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_15_in;
  wire p_16_in;
  wire p_19_in;
  wire p_25_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18_O_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:7]\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__0_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__0_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_18__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h20000000)) 
    \addr_i[1]_i_2 
       (.I0(\data_i_reg[15]_0 ),
        .I1(\addr_i[1]_i_4_n_0 ),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .O(\DRPADDR_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \addr_i[1]_i_4 
       (.I0(drpwe_in),
        .I1(Q[0]),
        .I2(drpaddr_in[1]),
        .I3(Q[17]),
        .O(\addr_i[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[4]_i_1 
       (.I0(drpaddr_in[2]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_i[6]_i_1 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpaddr_in[3]),
        .I2(\data_i_reg[15] ),
        .O(\DRPADDR_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[8]_i_1 
       (.I0(drpaddr_in[5]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data_i[15]_i_1 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpdi_in),
        .I2(\data_i_reg[15] ),
        .O(\DRPDI_reg[15] ));
  FDRE \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .Q(cal_on_rx_cplllock_out),
        .R(1'b0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_98 \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER 
       (.AR(AS),
        .CO(\gen_cal_rx_en.cpll_cal_state2 ),
        .D({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .Q({Q[11],p_8_in,p_9_in,p_19_in,Q[6],Q[0]}),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }),
        .\freq_cnt_o_reg[15]_1 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .\freq_cnt_o_reg[17]_0 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ),
        .\freq_cnt_o_reg[17]_1 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ),
        .\freq_cnt_o_reg[17]_2 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ),
        .\freq_cnt_o_reg[17]_3 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ),
        .\gen_cal_rx_en.cal_fail_store_reg (cal_on_rx_debug_out),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_i_4_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .\gen_cal_rx_en.cpll_cal_state30_out (\gen_cal_rx_en.cpll_cal_state30_out ),
        .\gen_cal_rx_en.cpll_cal_state31_out (\gen_cal_rx_en.cpll_cal_state31_out ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] (\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr[3]_i_3_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_1 (\gen_cal_rx_en.cpll_cal_state27_in ),
        .\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .rst_in_out_reg(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_99 \gen_cal_rx_en.bit_synchronizer_cplllock_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[16],Q[0]}),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg (i_in_out_reg[0]),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .i_in_out_reg_0(i_in_out_reg[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_100 \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 }),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q({p_11_in,p_12_in,p_13_in,Q[9]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_101 \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 }),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q({Q[17:16],\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ,Q[15],p_9_in,Q[10],Q[7]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_cal_rx_en.cpll_cal_state_reg[18]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18]_0 (\gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[25] (\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_cal_rx_en.bufg_gt_rxoutclkmon_inst 
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(\gen_cal_rx_en.rxoutclkmon ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_cal_rx_en.cal_fail_store_i_4 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.cal_fail_store_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cal_fail_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .Q(\gen_cal_rx_en.cal_fail_store__0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_O_UNCONNECTED [7:2],\gen_cal_rx_en.cpll_cal_state31_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_17 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state31_out [15:8]),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_19_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_20_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_21_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_22_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_23_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_24_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_25_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state31_out [7:1],\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18_O_UNCONNECTED [0]}),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_27_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_28_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_29_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_30_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_31_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_32_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_33_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_34_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_19 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_20 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_21 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_22 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_23 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_24 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_25 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_26 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_27 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_28 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_29 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_30 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_31 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_32 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_33 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_34 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_34_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state27_in }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_1 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ),
        .I3(p_16_in),
        .O(\gen_cal_rx_en.cpll_cal_state[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_1 
       (.I0(p_16_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(p_15_in),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_3_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_6_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_4_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_3_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_3 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_4 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(p_15_in),
        .I2(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I3(Q[9]),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_2 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_10_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[21]_i_1 
       (.I0(Q[11]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[12]),
        .O(\gen_cal_rx_en.cpll_cal_state[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_1 
       (.I0(Q[12]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[13]),
        .O(\gen_cal_rx_en.cpll_cal_state[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[23]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[13]),
        .O(\gen_cal_rx_en.cpll_cal_state[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_1 
       (.I0(Q[14]),
        .I1(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I2(Q[15]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[25]_i_3_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[25]_i_4_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[25]_i_5_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_6_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_7_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_8_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr_reg[19]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_3 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_4 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_5 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_6 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_7 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_8 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[2]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[3]_i_1 
       (.I0(\gen_cal_rx_en.status_store_reg_0 ),
        .I1(p_25_in),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .O(\gen_cal_rx_en.cpll_cal_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[4]_i_1 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.cpll_cal_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hEAEAFFC0)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_1 
       (.I0(Q[3]),
        .I1(\gen_cal_rx_en.status_store_reg_0 ),
        .I2(p_25_in),
        .I3(Q[4]),
        .I4(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I1(p_19_in),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ),
        .I3(Q[7]),
        .O(\gen_cal_rx_en.cpll_cal_state[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[11]_i_1_n_0 ),
        .Q(p_16_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[12]_i_1_n_0 ),
        .Q(p_15_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[13]_i_1_n_0 ),
        .Q(Q[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ),
        .Q(p_13_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ),
        .Q(p_12_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ),
        .Q(p_11_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ),
        .Q(p_9_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ),
        .Q(p_8_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[21]_i_1_n_0 ),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[22]_i_1_n_0 ),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[23]_i_1_n_0 ),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[24]_i_1_n_0 ),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[2]_i_1_n_0 ),
        .Q(p_25_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[3]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[4]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[5]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[6]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ),
        .Q(p_19_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    \gen_cal_rx_en.cpllpd_int_i_1 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .I3(p_19_in),
        .I4(cal_on_rx_cpllpd_out),
        .O(\gen_cal_rx_en.cpllpd_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllpd_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllpd_int_i_1_n_0 ),
        .Q(cal_on_rx_cpllpd_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFF77F800)) 
    \gen_cal_rx_en.cpllreset_int_i_1 
       (.I0(p_16_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .I4(cal_on_rx_cpllreset_out),
        .O(\gen_cal_rx_en.cpllreset_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllreset_int_i_1_n_0 ),
        .Q(cal_on_rx_cpllreset_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cal_rx_en.daddr[2]_i_1 
       (.I0(Q[0]),
        .O(\gen_cal_rx_en.daddr [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.daddr[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[11]),
        .I2(Q[3]),
        .I3(Q[13]),
        .I4(Q[0]),
        .O(\gen_cal_rx_en.daddr [7]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_cal_rx_en.daddr[8]_i_1 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.daddr [7]),
        .O(\gen_cal_rx_en.daddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \gen_cal_rx_en.daddr[8]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[11]),
        .I3(Q[3]),
        .I4(Q[13]),
        .O(\gen_cal_rx_en.daddr[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1_n_0 ),
        .D(\gen_cal_rx_en.daddr [2]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1_n_0 ),
        .D(\gen_cal_rx_en.daddr [7]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1_n_0 ),
        .D(\gen_cal_rx_en.daddr[8]_i_2_n_0 ),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.den_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.den_reg_0 ),
        .Q(cal_on_rx_drpen_out),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000003332)) 
    \gen_cal_rx_en.di_msk[12]_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[13]),
        .I3(Q[4]),
        .I4(Q[12]),
        .I5(SS),
        .O(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.di_msk[12]_i_2 
       (.I0(SS),
        .I1(Q[12]),
        .I2(Q[4]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[13]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[14]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.di_msk[15]_i_1 
       (.I0(Q[4]),
        .I1(SS),
        .O(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[15]_i_2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[1]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[5]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[6]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .I1(Q[12]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[6]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[13]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[14]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[15]_i_2_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[1]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[5]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[6]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [9]),
        .R(SS));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_cal_rx_en.drp_state[0]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.drp_state[1]_i_1 
       (.I0(\gen_cal_rx_en.rd_reg_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[2]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_cal_rx_en.drp_state[3]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .O(\gen_cal_rx_en.drp_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \gen_cal_rx_en.drp_state[4]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[5]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .O(\gen_cal_rx_en.drp_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \gen_cal_rx_en.drp_state[6]_i_1 
       (.I0(cal_on_rx_drdy),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .I3(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[6]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[0]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[1]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[2]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[3]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[4]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[5]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[6]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.dwe_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.dwe_reg_0 ),
        .Q(cal_on_rx_drpwe_out),
        .R(SS));
  FDRE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.freq_counter_rst_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .Q(AS),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.gtrxreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.gtrxreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.gtrxreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.mask_user_in_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.mask_user_in_reg_0 ),
        .Q(i_in_out_reg[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'h4440)) 
    \gen_cal_rx_en.progdiv_cfg_store[14]_i_1 
       (.I0(SS),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[2]),
        .I3(Q[11]),
        .O(\gen_cal_rx_en.progdiv_cfg_store ));
  LUT6 #(
    .INIT(64'hFFEFFFFF30203000)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [15]),
        .I1(SS),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .I4(Q[11]),
        .I5(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rd_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rd_reg_1 ),
        .Q(\gen_cal_rx_en.rd_reg_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.repeat_ctr[0]_i_1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \gen_cal_rx_en.repeat_ctr[1]_i_1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \gen_cal_rx_en.repeat_ctr[2]_i_1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[1]),
        .I3(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_2 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[3]),
        .I2(cal_on_rx_debug_out[2]),
        .I3(cal_on_rx_debug_out[0]),
        .I4(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_3 
       (.I0(cal_on_rx_debug_out[3]),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[0]),
        .I3(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_3_n_0 ));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[0]_i_1_n_0 ),
        .Q(cal_on_rx_debug_out[0]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[1]_i_1_n_0 ),
        .Q(cal_on_rx_debug_out[1]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[2]_i_1_n_0 ),
        .Q(cal_on_rx_debug_out[2]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[3]_i_2_n_0 ),
        .Q(cal_on_rx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxcdrhold_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxcdrhold_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxcdrhold_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ),
        .Q(\gen_cal_rx_en.rxoutclksel_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxprogdivreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxprogdivreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxprogdivreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.status_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.status_store_reg_1 ),
        .Q(\gen_cal_rx_en.status_store_reg_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry 
       (.CI(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry_n_0 ,\gen_cal_rx_en.wait_ctr0_carry_n_1 ,\gen_cal_rx_en.wait_ctr0_carry_n_2 ,\gen_cal_rx_en.wait_ctr0_carry_n_3 ,\gen_cal_rx_en.wait_ctr0_carry_n_4 ,\gen_cal_rx_en.wait_ctr0_carry_n_5 ,\gen_cal_rx_en.wait_ctr0_carry_n_6 ,\gen_cal_rx_en.wait_ctr0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry_n_8 ,\gen_cal_rx_en.wait_ctr0_carry_n_9 ,\gen_cal_rx_en.wait_ctr0_carry_n_10 ,\gen_cal_rx_en.wait_ctr0_carry_n_11 ,\gen_cal_rx_en.wait_ctr0_carry_n_12 ,\gen_cal_rx_en.wait_ctr0_carry_n_13 ,\gen_cal_rx_en.wait_ctr0_carry_n_14 ,\gen_cal_rx_en.wait_ctr0_carry_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__0 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__1 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [7],\gen_cal_rx_en.wait_ctr0_carry__1_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[17] }));
  LUT6 #(
    .INIT(64'h00000000FFAEFFFF)) 
    \gen_cal_rx_en.wait_ctr[0]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.wait_ctr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0051000000000000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_10 
       (.I0(\gen_cal_rx_en.cpll_cal_state[25]_i_7_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[25]_i_6_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[25]_i_5_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_4_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_3_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_11 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_13_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_12 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[25]_i_3_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.wait_ctr[24]_i_13 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.wait_ctr[24]_i_2 
       (.I0(SS),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_8_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_9_n_0 ),
        .I3(Q[9]),
        .I4(Q[15]),
        .I5(p_19_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h0000222A)) 
    \gen_cal_rx_en.wait_ctr[24]_i_3 
       (.I0(Q[10]),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_10_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_4 
       (.I0(Q[8]),
        .I1(p_15_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \gen_cal_rx_en.wait_ctr[24]_i_5 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_11_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_12_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .O(\gen_cal_rx_en.wait_ctr_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.wait_ctr[24]_i_6 
       (.I0(p_16_in),
        .I1(Q[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \gen_cal_rx_en.wait_ctr[24]_i_7 
       (.I0(p_19_in),
        .I1(Q[15]),
        .I2(Q[9]),
        .I3(\gen_cal_rx_en.wait_ctr_reg[19]_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \gen_cal_rx_en.wait_ctr[24]_i_8 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_9 
       (.I0(p_15_in),
        .I1(Q[8]),
        .I2(p_16_in),
        .I3(Q[7]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_9_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[0]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_cal_rx_en.wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.wr_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.wr_reg_0 ),
        .Q(\gen_cal_rx_en.wr ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_10 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxoutclksel_in[2]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_11 
       (.I0(rxoutclksel_in[1]),
        .I1(i_in_out_reg[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_12 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxoutclksel_in[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[0]));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(\gen_cal_rx_en.gtrxreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .I3(out),
        .I4(GTHE4_CHANNEL_GTPOWERGOOD),
        .O(GTHE4_CHANNEL_GTRXRESET));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_4 
       (.I0(\gen_cal_rx_en.rxcdrhold_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxcdrhold_in),
        .O(GTHE4_CHANNEL_RXCDRHOLD));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_6 
       (.I0(\gen_cal_rx_en.rxprogdivreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(GTHE4_CHANNEL_RXPROGDIVRESET));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__0
       (.CI(i__carry_i_17__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__0_CO_UNCONNECTED[7:1],i__carry__0_i_3__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__0_O_UNCONNECTED[7:2],\gen_cal_rx_en.cpll_cal_state30_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__0
       (.CI(i__carry_i_18__0_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__0_n_0,i__carry_i_17__0_n_1,i__carry_i_17__0_n_2,i__carry_i_17__0_n_3,i__carry_i_17__0_n_4,i__carry_i_17__0_n_5,i__carry_i_17__0_n_6,i__carry_i_17__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state30_out [15:8]),
        .S({i__carry_i_19_n_0,i__carry_i_20_n_0,i__carry_i_21_n_0,i__carry_i_22_n_0,i__carry_i_23_n_0,i__carry_i_24_n_0,i__carry_i_25_n_0,i__carry_i_26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__0_n_0,i__carry_i_18__0_n_1,i__carry_i_18__0_n_2,i__carry_i_18__0_n_3,i__carry_i_18__0_n_4,i__carry_i_18__0_n_5,i__carry_i_18__0_n_6,i__carry_i_18__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state30_out [7:1],NLW_i__carry_i_18__0_O_UNCONNECTED[0]}),
        .S({i__carry_i_27_n_0,i__carry_i_28_n_0,i__carry_i_29_n_0,i__carry_i_30_n_0,i__carry_i_31_n_0,i__carry_i_32_n_0,i__carry_i_33_n_0,i__carry_i_34_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx
   (i_in_out_reg,
    AS,
    i_in_out_reg_0,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    cal_fail_store__0,
    status_store_reg_0,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd_reg_0,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    Q,
    \wait_ctr_reg[16]_0 ,
    \wait_ctr_reg[11]_0 ,
    \cpll_cal_state_reg[10]_0 ,
    \cpll_cal_state_reg[22]_0 ,
    \drp_state_reg[6]_0 ,
    \DRPADDR_reg[0] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[3] ,
    \DRPADDR_reg[5] ,
    \DRPADDR_reg[7] ,
    \repeat_ctr_reg[3]_0 ,
    \cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \cpll_cal_state_reg[5]_0 ,
    \cpll_cal_state_reg[14]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ,
    \daddr_reg[7]_0 ,
    \di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    cal_fail_store_reg_0,
    status_store_reg_1,
    freq_counter_rst_reg_0,
    \cpll_cal_state_reg[4]_0 ,
    mask_user_in_reg_0,
    wr_reg_0,
    rd_reg_1,
    USER_TXPRGDIVRESETDONE_OUT_reg_0,
    txprogdivreset_int_reg_0,
    \txoutclksel_int_reg[2]_0 ,
    den_reg_0,
    dwe_reg_0,
    drpaddr_in,
    \addr_i_reg[7] ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    cal_on_tx_drdy,
    \addr_i_reg[0] ,
    drpwe_in,
    \progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1);
  output i_in_out_reg;
  output [0:0]AS;
  output [1:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output cal_fail_store__0;
  output status_store_reg_0;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd_reg_0;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output [12:0]Q;
  output \wait_ctr_reg[16]_0 ;
  output \wait_ctr_reg[11]_0 ;
  output \cpll_cal_state_reg[10]_0 ;
  output \cpll_cal_state_reg[22]_0 ;
  output [4:0]\drp_state_reg[6]_0 ;
  output \DRPADDR_reg[0] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[3] ;
  output \DRPADDR_reg[5] ;
  output \DRPADDR_reg[7] ;
  output \repeat_ctr_reg[3]_0 ;
  output \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \cpll_cal_state_reg[5]_0 ;
  output \cpll_cal_state_reg[14]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  output [6:0]\daddr_reg[7]_0 ;
  output [15:0]\di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input cal_fail_store_reg_0;
  input status_store_reg_1;
  input freq_counter_rst_reg_0;
  input [0:0]\cpll_cal_state_reg[4]_0 ;
  input mask_user_in_reg_0;
  input wr_reg_0;
  input rd_reg_1;
  input USER_TXPRGDIVRESETDONE_OUT_reg_0;
  input txprogdivreset_int_reg_0;
  input \txoutclksel_int_reg[2]_0 ;
  input den_reg_0;
  input dwe_reg_0;
  input [5:0]drpaddr_in;
  input \addr_i_reg[7] ;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input cal_on_tx_drdy;
  input \addr_i_reg[0] ;
  input [0:0]drpwe_in;
  input [15:0]\progdiv_cfg_store_reg[15]_0 ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DRPADDR_reg[0] ;
  wire \DRPADDR_reg[3] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[5] ;
  wire \DRPADDR_reg[7] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [12:0]Q;
  wire USER_TXPRGDIVRESETDONE_OUT_reg_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_1;
  wire U_TXOUTCLK_FREQ_COUNTER_n_10;
  wire U_TXOUTCLK_FREQ_COUNTER_n_11;
  wire U_TXOUTCLK_FREQ_COUNTER_n_12;
  wire U_TXOUTCLK_FREQ_COUNTER_n_13;
  wire U_TXOUTCLK_FREQ_COUNTER_n_14;
  wire U_TXOUTCLK_FREQ_COUNTER_n_15;
  wire U_TXOUTCLK_FREQ_COUNTER_n_16;
  wire U_TXOUTCLK_FREQ_COUNTER_n_17;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_20;
  wire U_TXOUTCLK_FREQ_COUNTER_n_21;
  wire U_TXOUTCLK_FREQ_COUNTER_n_22;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_6;
  wire U_TXOUTCLK_FREQ_COUNTER_n_7;
  wire U_TXOUTCLK_FREQ_COUNTER_n_8;
  wire U_TXOUTCLK_FREQ_COUNTER_n_9;
  wire \addr_i[2]_i_4__2_n_0 ;
  wire \addr_i[7]_i_2__2_n_0 ;
  wire \addr_i_reg[0] ;
  wire \addr_i_reg[7] ;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store__0;
  wire cal_fail_store_i_4__2_n_0;
  wire cal_fail_store_reg_0;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [11:0]cal_on_tx_debug_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry__0_i_3__2_n_7;
  wire cpll_cal_state2_carry__0_i_4__2_n_0;
  wire cpll_cal_state2_carry__0_i_5__2_n_0;
  wire cpll_cal_state2_carry_i_17__2_n_0;
  wire cpll_cal_state2_carry_i_17__2_n_1;
  wire cpll_cal_state2_carry_i_17__2_n_2;
  wire cpll_cal_state2_carry_i_17__2_n_3;
  wire cpll_cal_state2_carry_i_17__2_n_4;
  wire cpll_cal_state2_carry_i_17__2_n_5;
  wire cpll_cal_state2_carry_i_17__2_n_6;
  wire cpll_cal_state2_carry_i_17__2_n_7;
  wire cpll_cal_state2_carry_i_18__2_n_0;
  wire cpll_cal_state2_carry_i_18__2_n_1;
  wire cpll_cal_state2_carry_i_18__2_n_2;
  wire cpll_cal_state2_carry_i_18__2_n_3;
  wire cpll_cal_state2_carry_i_18__2_n_4;
  wire cpll_cal_state2_carry_i_18__2_n_5;
  wire cpll_cal_state2_carry_i_18__2_n_6;
  wire cpll_cal_state2_carry_i_18__2_n_7;
  wire cpll_cal_state2_carry_i_19__2_n_0;
  wire cpll_cal_state2_carry_i_20__2_n_0;
  wire cpll_cal_state2_carry_i_21__2_n_0;
  wire cpll_cal_state2_carry_i_22__2_n_0;
  wire cpll_cal_state2_carry_i_23__2_n_0;
  wire cpll_cal_state2_carry_i_24__2_n_0;
  wire cpll_cal_state2_carry_i_25__2_n_0;
  wire cpll_cal_state2_carry_i_26__2_n_0;
  wire cpll_cal_state2_carry_i_27__2_n_0;
  wire cpll_cal_state2_carry_i_28__2_n_0;
  wire cpll_cal_state2_carry_i_29__2_n_0;
  wire cpll_cal_state2_carry_i_30__2_n_0;
  wire cpll_cal_state2_carry_i_31__2_n_0;
  wire cpll_cal_state2_carry_i_32__2_n_0;
  wire cpll_cal_state2_carry_i_33__2_n_0;
  wire cpll_cal_state2_carry_i_34__2_n_0;
  wire cpll_cal_state2_carry_n_0;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_4;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire [31:1]cpll_cal_state7_out;
  wire \cpll_cal_state[17]_i_2__2_n_0 ;
  wire \cpll_cal_state[17]_i_3__2_n_0 ;
  wire \cpll_cal_state[17]_i_4__2_n_0 ;
  wire \cpll_cal_state[17]_i_5__2_n_0 ;
  wire \cpll_cal_state[17]_i_6__2_n_0 ;
  wire \cpll_cal_state[17]_i_7__2_n_0 ;
  wire \cpll_cal_state_reg[10]_0 ;
  wire \cpll_cal_state_reg[14]_0 ;
  wire \cpll_cal_state_reg[22]_0 ;
  wire [0:0]\cpll_cal_state_reg[4]_0 ;
  wire \cpll_cal_state_reg[5]_0 ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire cpllpd_int_i_1__2_n_0;
  wire cpllreset_int_i_1__2_n_0;
  wire [4:1]daddr0_in;
  wire \daddr[5]_i_1__6_n_0 ;
  wire \daddr[5]_i_2__2_n_0 ;
  wire \daddr[6]_i_1__6_n_0 ;
  wire \daddr[6]_i_2__2_n_0 ;
  wire \daddr[7]_i_1__5_n_0 ;
  wire \daddr[7]_i_2__2_n_0 ;
  wire [6:0]\daddr_reg[7]_0 ;
  wire den_reg_0;
  wire \di_msk[0]_i_1__2_n_0 ;
  wire \di_msk[10]_i_1__2_n_0 ;
  wire \di_msk[11]_i_1__2_n_0 ;
  wire \di_msk[12]_i_1__2_n_0 ;
  wire \di_msk[12]_i_2__2_n_0 ;
  wire \di_msk[12]_i_3__2_n_0 ;
  wire \di_msk[13]_i_1__2_n_0 ;
  wire \di_msk[13]_i_2__2_n_0 ;
  wire \di_msk[14]_i_1__2_n_0 ;
  wire \di_msk[14]_i_2__2_n_0 ;
  wire \di_msk[15]_i_1__2_n_0 ;
  wire \di_msk[15]_i_2__2_n_0 ;
  wire \di_msk[15]_i_4__2_n_0 ;
  wire \di_msk[1]_i_1__2_n_0 ;
  wire \di_msk[1]_i_2__2_n_0 ;
  wire \di_msk[2]_i_1__2_n_0 ;
  wire \di_msk[3]_i_1__2_n_0 ;
  wire \di_msk[4]_i_1__2_n_0 ;
  wire \di_msk[5]_i_1__2_n_0 ;
  wire \di_msk[5]_i_2__2_n_0 ;
  wire \di_msk[6]_i_1__2_n_0 ;
  wire \di_msk[6]_i_2__2_n_0 ;
  wire \di_msk[7]_i_1__2_n_0 ;
  wire \di_msk[8]_i_1__2_n_0 ;
  wire \di_msk[9]_i_1__2_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [15:0]\di_reg[15]_0 ;
  wire \drp_state[0]_i_1__6_n_0 ;
  wire \drp_state[1]_i_1__5_n_0 ;
  wire \drp_state[2]_i_1__5_n_0 ;
  wire \drp_state[3]_i_1__2_n_0 ;
  wire \drp_state[4]_i_1__5_n_0 ;
  wire \drp_state[5]_i_1__5_n_0 ;
  wire \drp_state[6]_i_1__6_n_0 ;
  wire [4:0]\drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[3] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpwe_in;
  wire dwe_reg_0;
  wire freq_counter_rst_reg_0;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i__carry__0_i_3__5_n_7;
  wire i__carry__0_i_4__6_n_0;
  wire i__carry__0_i_5__6_n_0;
  wire i__carry_i_17__5_n_0;
  wire i__carry_i_17__5_n_1;
  wire i__carry_i_17__5_n_2;
  wire i__carry_i_17__5_n_3;
  wire i__carry_i_17__5_n_4;
  wire i__carry_i_17__5_n_5;
  wire i__carry_i_17__5_n_6;
  wire i__carry_i_17__5_n_7;
  wire i__carry_i_18__5_n_0;
  wire i__carry_i_18__5_n_1;
  wire i__carry_i_18__5_n_2;
  wire i__carry_i_18__5_n_3;
  wire i__carry_i_18__5_n_4;
  wire i__carry_i_18__5_n_5;
  wire i__carry_i_18__5_n_6;
  wire i__carry_i_18__5_n_7;
  wire i__carry_i_19__6_n_0;
  wire i__carry_i_20__6_n_0;
  wire i__carry_i_21__6_n_0;
  wire i__carry_i_22__6_n_0;
  wire i__carry_i_23__6_n_0;
  wire i__carry_i_24__6_n_0;
  wire i__carry_i_25__6_n_0;
  wire i__carry_i_26__6_n_0;
  wire i__carry_i_27__6_n_0;
  wire i__carry_i_28__6_n_0;
  wire i__carry_i_29__6_n_0;
  wire i__carry_i_30__6_n_0;
  wire i__carry_i_31__6_n_0;
  wire i__carry_i_32__6_n_0;
  wire i__carry_i_33__6_n_0;
  wire i__carry_i_34__6_n_0;
  wire i_in_out_reg;
  wire [1:0]i_in_out_reg_0;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire mask_user_in_reg_0;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in_0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_18_in;
  wire p_1_in2_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in8_in;
  wire p_3_in;
  wire p_3_in9_in;
  wire progclk_sel_store;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire progdiv_cfg_store;
  wire \progdiv_cfg_store[15]_i_1__2_n_0 ;
  wire [15:0]\progdiv_cfg_store_reg[15]_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd_reg_0;
  wire rd_reg_1;
  wire \repeat_ctr[0]_i_1__2_n_0 ;
  wire \repeat_ctr[1]_i_1__2_n_0 ;
  wire \repeat_ctr[2]_i_1__2_n_0 ;
  wire \repeat_ctr[3]_i_2__2_n_0 ;
  wire \repeat_ctr[3]_i_3__2_n_0 ;
  wire \repeat_ctr_reg[3]_0 ;
  wire status_store_reg_0;
  wire status_store_reg_1;
  wire [0:0]txoutclk_out;
  wire txoutclkmon;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2]_0 ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_4;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_4;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_4;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1__2_n_0 ;
  wire \wait_ctr[10]_i_1__2_n_0 ;
  wire \wait_ctr[11]_i_1__2_n_0 ;
  wire \wait_ctr[12]_i_1__2_n_0 ;
  wire \wait_ctr[13]_i_1__2_n_0 ;
  wire \wait_ctr[14]_i_1__2_n_0 ;
  wire \wait_ctr[15]_i_1__2_n_0 ;
  wire \wait_ctr[16]_i_1__2_n_0 ;
  wire \wait_ctr[17]_i_1__2_n_0 ;
  wire \wait_ctr[18]_i_1__2_n_0 ;
  wire \wait_ctr[19]_i_1__2_n_0 ;
  wire \wait_ctr[1]_i_1__2_n_0 ;
  wire \wait_ctr[20]_i_1__2_n_0 ;
  wire \wait_ctr[21]_i_1__2_n_0 ;
  wire \wait_ctr[22]_i_1__2_n_0 ;
  wire \wait_ctr[23]_i_1__2_n_0 ;
  wire \wait_ctr[24]_i_10__2_n_0 ;
  wire \wait_ctr[24]_i_11__2_n_0 ;
  wire \wait_ctr[24]_i_12__2_n_0 ;
  wire \wait_ctr[24]_i_13__2_n_0 ;
  wire \wait_ctr[24]_i_1__2_n_0 ;
  wire \wait_ctr[24]_i_2__2_n_0 ;
  wire \wait_ctr[24]_i_3__2_n_0 ;
  wire \wait_ctr[24]_i_6__2_n_0 ;
  wire \wait_ctr[24]_i_7__2_n_0 ;
  wire \wait_ctr[24]_i_8__2_n_0 ;
  wire \wait_ctr[24]_i_9__2_n_0 ;
  wire \wait_ctr[2]_i_1__2_n_0 ;
  wire \wait_ctr[3]_i_1__2_n_0 ;
  wire \wait_ctr[4]_i_1__2_n_0 ;
  wire \wait_ctr[5]_i_1__2_n_0 ;
  wire \wait_ctr[6]_i_1__2_n_0 ;
  wire \wait_ctr[7]_i_1__2_n_0 ;
  wire \wait_ctr[8]_i_1__2_n_0 ;
  wire \wait_ctr[9]_i_1__2_n_0 ;
  wire \wait_ctr_reg[11]_0 ;
  wire \wait_ctr_reg[16]_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_reg_0;
  wire \x0e1_store[14]_i_1__2_n_0 ;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_i_3__2_CO_UNCONNECTED;
  wire [7:2]NLW_cpll_cal_state2_carry__0_i_3__2_O_UNCONNECTED;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__5_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__5_O_UNCONNECTED;
  wire [7:7]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(cal_on_tx_cplllock_out),
        .R(1'b0));
  FDRE USER_TXPRGDIVRESETDONE_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(USER_TXPRGDIVRESETDONE_OUT_reg_0),
        .Q(txprgdivresetdone_out),
        .R(1'b0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter U_TXOUTCLK_FREQ_COUNTER
       (.AR(AS),
        .CO(cpll_cal_state2),
        .D({cpll_cal_state7_out[21],cpll_cal_state7_out[13]}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .Q({p_2_in8_in,p_11_in,p_18_in,Q[5],Q[0]}),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}),
        .cal_fail_store_reg(cal_on_tx_debug_out[3:0]),
        .cal_fail_store_reg_0(cal_fail_store_i_4__2_n_0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .cpll_cal_state30_out(cpll_cal_state30_out),
        .cpll_cal_state31_out(cpll_cal_state31_out),
        .\cpll_cal_state_reg[13] (\wait_ctr_reg[11]_0 ),
        .\cpll_cal_state_reg[21] (\drp_state_reg[6]_0 [4]),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}),
        .\freq_cnt_o_reg[15]_1 ({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .\freq_cnt_o_reg[17]_0 (U_TXOUTCLK_FREQ_COUNTER_n_22),
        .\freq_cnt_o_reg[17]_1 (U_TXOUTCLK_FREQ_COUNTER_n_23),
        .\freq_cnt_o_reg[17]_2 (U_TXOUTCLK_FREQ_COUNTER_n_40),
        .\freq_cnt_o_reg[17]_3 (U_TXOUTCLK_FREQ_COUNTER_n_41),
        .\repeat_ctr_reg[3] (\repeat_ctr_reg[3]_0 ),
        .\repeat_ctr_reg[3]_0 (\cpll_cal_state_reg[4]_0 ),
        .\repeat_ctr_reg[3]_1 (\repeat_ctr[3]_i_3__2_n_0 ),
        .\repeat_ctr_reg[3]_2 (cpll_cal_state26_in),
        .rst_in_out_reg(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .txoutclkmon(txoutclkmon));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_i[0]_i_1__2 
       (.I0(drpaddr_in[0]),
        .I1(\DRPADDR_reg[4] ),
        .O(\DRPADDR_reg[0] ));
  LUT6 #(
    .INIT(64'hFFBFFFFEFFFFFFFF)) 
    \addr_i[2]_i_3__2 
       (.I0(\addr_i[2]_i_4__2_n_0 ),
        .I1(drpaddr_in[3]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\addr_i_reg[0] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \addr_i[2]_i_4__2 
       (.I0(Q[12]),
        .I1(Q[0]),
        .I2(drpwe_in),
        .O(\addr_i[2]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[3]_i_1__2 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[7]_i_2__2_n_0 ),
        .O(\DRPADDR_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[5]_i_1__2 
       (.I0(drpaddr_in[4]),
        .I1(\addr_i[7]_i_2__2_n_0 ),
        .O(\DRPADDR_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \addr_i[7]_i_1__2 
       (.I0(\addr_i[7]_i_2__2_n_0 ),
        .I1(drpaddr_in[5]),
        .I2(\addr_i_reg[7] ),
        .O(\DRPADDR_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \addr_i[7]_i_2__2 
       (.I0(\addr_i_reg[0] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .I5(\addr_i[2]_i_4__2_n_0 ),
        .O(\addr_i[7]_i_2__2_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_34 bit_synchronizer_cplllock_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[11],Q[0]}),
        .USER_CPLLLOCK_OUT_reg(\cpll_cal_state_reg[4]_0 ),
        .USER_CPLLLOCK_OUT_reg_0(i_in_out_reg_0[0]),
        .\cpll_cal_state_reg[0] (bit_synchronizer_cplllock_inst_n_1),
        .drpclk_in(drpclk_in),
        .i_in_out_reg_0(i_in_out_reg_0[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_35 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[0]),
        .txoutclksel_int(txoutclksel_int));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_36 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_37 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[2]),
        .txoutclksel_int(txoutclksel_int));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_38 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state7_out[31:29],cpll_cal_state7_out[20:19]}),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q({Q[12:11],\cpll_cal_state_reg_n_0_[29] ,Q[10],p_11_in,p_12_in,Q[8],Q[6]}),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state_reg[14] (\cpll_cal_state_reg[14]_0 ),
        .\cpll_cal_state_reg[29] (\wait_ctr_reg[11]_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(\cpll_cal_state[17]_i_2__2_n_0 ),
        .i_in_out_reg_0(i_in_out_reg));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_39 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .in0(in0),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (i_in_out_reg_0[0]),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg(bit_synchronizer_txprogdivreset_inst_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_txoutclkmon_inst
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    cal_fail_store_i_4__2
       (.I0(cal_on_tx_debug_out[1]),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[2]),
        .O(cal_fail_store_i_4__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cal_fail_store_reg_0),
        .Q(cal_fail_store__0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_n_0,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,cpll_cal_state2_carry_n_4,cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry__0
       (.CI(cpll_cal_state2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED[7:1],cpll_cal_state2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23}),
        .O(NLW_cpll_cal_state2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry__0_i_3__2
       (.CI(cpll_cal_state2_carry_i_17__2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_i_3__2_CO_UNCONNECTED[7:1],cpll_cal_state2_carry__0_i_3__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_cpll_cal_state2_carry__0_i_3__2_O_UNCONNECTED[7:2],cpll_cal_state31_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpll_cal_state2_carry__0_i_4__2_n_0,cpll_cal_state2_carry__0_i_5__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_4__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(cpll_cal_state2_carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_5__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(cpll_cal_state2_carry__0_i_5__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_17__2
       (.CI(cpll_cal_state2_carry_i_18__2_n_0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_17__2_n_0,cpll_cal_state2_carry_i_17__2_n_1,cpll_cal_state2_carry_i_17__2_n_2,cpll_cal_state2_carry_i_17__2_n_3,cpll_cal_state2_carry_i_17__2_n_4,cpll_cal_state2_carry_i_17__2_n_5,cpll_cal_state2_carry_i_17__2_n_6,cpll_cal_state2_carry_i_17__2_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state31_out[15:8]),
        .S({cpll_cal_state2_carry_i_19__2_n_0,cpll_cal_state2_carry_i_20__2_n_0,cpll_cal_state2_carry_i_21__2_n_0,cpll_cal_state2_carry_i_22__2_n_0,cpll_cal_state2_carry_i_23__2_n_0,cpll_cal_state2_carry_i_24__2_n_0,cpll_cal_state2_carry_i_25__2_n_0,cpll_cal_state2_carry_i_26__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_18__2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_18__2_n_0,cpll_cal_state2_carry_i_18__2_n_1,cpll_cal_state2_carry_i_18__2_n_2,cpll_cal_state2_carry_i_18__2_n_3,cpll_cal_state2_carry_i_18__2_n_4,cpll_cal_state2_carry_i_18__2_n_5,cpll_cal_state2_carry_i_18__2_n_6,cpll_cal_state2_carry_i_18__2_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state31_out[7:0]),
        .S({cpll_cal_state2_carry_i_27__2_n_0,cpll_cal_state2_carry_i_28__2_n_0,cpll_cal_state2_carry_i_29__2_n_0,cpll_cal_state2_carry_i_30__2_n_0,cpll_cal_state2_carry_i_31__2_n_0,cpll_cal_state2_carry_i_32__2_n_0,cpll_cal_state2_carry_i_33__2_n_0,cpll_cal_state2_carry_i_34__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_19__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(cpll_cal_state2_carry_i_19__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_20__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(cpll_cal_state2_carry_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_21__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(cpll_cal_state2_carry_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_22__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(cpll_cal_state2_carry_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_23__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(cpll_cal_state2_carry_i_23__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_24__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(cpll_cal_state2_carry_i_24__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_25__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(cpll_cal_state2_carry_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_26__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(cpll_cal_state2_carry_i_26__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_27__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(cpll_cal_state2_carry_i_27__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_28__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(cpll_cal_state2_carry_i_28__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_29__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(cpll_cal_state2_carry_i_29__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_30__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(cpll_cal_state2_carry_i_30__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_31__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(cpll_cal_state2_carry_i_31__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_32__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(cpll_cal_state2_carry_i_32__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_33__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(cpll_cal_state2_carry_i_33__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_34__2
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(cpll_cal_state2_carry_i_34__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\cpll_cal_state2_inferred__0/i__carry_n_4 ,\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_41}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_40}));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[12]_i_1__2 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .O(cpll_cal_state7_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \cpll_cal_state[14]_i_1__2 
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2__2_n_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(p_18_in),
        .O(cpll_cal_state7_out[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \cpll_cal_state[15]_i_1__2 
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2__2_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \cpll_cal_state[16]_i_1__2 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__2_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \cpll_cal_state[17]_i_1__2 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__2_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[17]));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \cpll_cal_state[17]_i_2__2 
       (.I0(\cpll_cal_state[17]_i_3__2_n_0 ),
        .I1(\cpll_cal_state[17]_i_4__2_n_0 ),
        .I2(\cpll_cal_state[17]_i_5__2_n_0 ),
        .I3(\cpll_cal_state[17]_i_6__2_n_0 ),
        .I4(\cpll_cal_state[17]_i_7__2_n_0 ),
        .O(\cpll_cal_state[17]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpll_cal_state[17]_i_3__2 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .I1(\wait_ctr_reg_n_0_[16] ),
        .I2(\wait_ctr_reg_n_0_[15] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .I4(\wait_ctr_reg_n_0_[13] ),
        .O(\cpll_cal_state[17]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[17]_i_4__2 
       (.I0(\wait_ctr_reg_n_0_[23] ),
        .I1(\wait_ctr_reg_n_0_[24] ),
        .I2(\wait_ctr_reg_n_0_[21] ),
        .I3(\wait_ctr_reg_n_0_[22] ),
        .O(\cpll_cal_state[17]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[17]_i_5__2 
       (.I0(\wait_ctr_reg_n_0_[19] ),
        .I1(\wait_ctr_reg_n_0_[20] ),
        .I2(\wait_ctr_reg_n_0_[17] ),
        .I3(\wait_ctr_reg_n_0_[18] ),
        .O(\cpll_cal_state[17]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \cpll_cal_state[17]_i_6__2 
       (.I0(\wait_ctr_reg_n_0_[10] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .I2(\wait_ctr_reg_n_0_[5] ),
        .I3(\wait_ctr_reg_n_0_[6] ),
        .O(\cpll_cal_state[17]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[17]_i_7__2 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[17]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[18]_i_1__2 
       (.I0(\wait_ctr_reg[11]_0 ),
        .I1(Q[8]),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cpll_cal_state[1]_i_1__2 
       (.I0(Q[0]),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(cpll_cal_state7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[27]_i_1__2 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_3_in),
        .O(cpll_cal_state7_out[27]));
  LUT3 #(
    .INIT(8'hEA)) 
    \cpll_cal_state[28]_i_1__2 
       (.I0(Q[9]),
        .I1(\wait_ctr_reg[11]_0 ),
        .I2(Q[10]),
        .O(cpll_cal_state7_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[2]_i_1__2 
       (.I0(Q[1]),
        .I1(\drp_state_reg[6]_0 [4]),
        .O(cpll_cal_state7_out[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[3]_i_1__2 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_1_in2_in),
        .I2(status_store_reg_0),
        .I3(p_29_in),
        .O(cpll_cal_state7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[5]_i_1__2 
       (.I0(p_29_in),
        .I1(status_store_reg_0),
        .I2(Q[2]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in7_in),
        .O(cpll_cal_state7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[6]_i_1__2 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[2]),
        .O(cpll_cal_state7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[7]_i_1__2 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[3]),
        .I2(status_store_reg_0),
        .I3(p_25_in),
        .O(cpll_cal_state7_out[7]));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[9]_i_1__2 
       (.I0(p_25_in),
        .I1(status_store_reg_0),
        .I2(Q[4]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in3_in),
        .O(cpll_cal_state7_out[9]));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[4]),
        .Q(p_0_in0_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_0_in0_in),
        .Q(p_0_in_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[12]),
        .Q(Q[5]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[13]),
        .Q(p_18_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[14]),
        .Q(Q[6]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[15]),
        .Q(Q[7]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[16]),
        .Q(p_15_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[17]),
        .Q(p_14_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[18]),
        .Q(Q[8]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[19]),
        .Q(p_12_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[1]),
        .Q(Q[1]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[20]),
        .Q(p_11_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[21]),
        .Q(p_2_in8_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in8_in),
        .Q(\cpll_cal_state_reg[22]_0 ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(\cpll_cal_state_reg[22]_0 ),
        .Q(p_2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in),
        .Q(p_2_in1_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in1_in),
        .Q(p_3_in9_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_3_in9_in),
        .Q(p_3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[27]),
        .Q(Q[9]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[28]),
        .Q(Q[10]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[2]),
        .Q(p_29_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[30]),
        .Q(Q[11]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[31]),
        .Q(Q[12]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[3]),
        .Q(p_1_in2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_1_in2_in),
        .Q(p_0_in7_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[5]),
        .Q(Q[2]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[6]),
        .Q(p_25_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[7]),
        .Q(Q[3]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[3]),
        .Q(p_0_in3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[9]),
        .Q(Q[4]),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    cpllpd_int_i_1__2
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2__2_n_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(p_18_in),
        .I4(cal_on_tx_cpllpd_out),
        .O(cpllpd_int_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllpd_int_i_1__2_n_0),
        .Q(cal_on_tx_cpllpd_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    cpllreset_int_i_1__2
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__2_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .I4(cal_on_tx_cpllreset_out),
        .O(cpllreset_int_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1__2_n_0),
        .Q(cal_on_tx_cpllreset_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[1]_i_1__5 
       (.I0(daddr0_in[3]),
        .I1(p_1_in2_in),
        .I2(p_2_in1_in),
        .I3(p_0_in0_in),
        .I4(\daddr[5]_i_2__2_n_0 ),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1__5 
       (.I0(daddr0_in[3]),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(p_0_in3_in),
        .I4(p_3_in),
        .O(daddr0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1__5 
       (.I0(Q[4]),
        .I1(p_2_in8_in),
        .I2(p_3_in9_in),
        .I3(Q[1]),
        .I4(p_0_in7_in),
        .I5(Q[0]),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h8888888A)) 
    \daddr[4]_i_1__5 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2__2_n_0 ),
        .I2(p_1_in2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h5555000155555555)) 
    \daddr[5]_i_1__6 
       (.I0(Q[0]),
        .I1(p_0_in0_in),
        .I2(p_2_in1_in),
        .I3(p_1_in2_in),
        .I4(\daddr[5]_i_2__2_n_0 ),
        .I5(\daddr[6]_i_2__2_n_0 ),
        .O(\daddr[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \daddr[5]_i_2__2 
       (.I0(p_3_in),
        .I1(p_0_in3_in),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[2]),
        .O(\daddr[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__6 
       (.I0(Q[0]),
        .I1(p_3_in),
        .I2(p_0_in3_in),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[2]),
        .I5(\daddr[6]_i_2__2_n_0 ),
        .O(\daddr[6]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2__2 
       (.I0(p_0_in7_in),
        .I1(Q[1]),
        .I2(p_3_in9_in),
        .I3(p_2_in8_in),
        .I4(Q[4]),
        .O(\daddr[6]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \daddr[7]_i_1__5 
       (.I0(daddr0_in[1]),
        .I1(p_0_in_0),
        .I2(p_2_in),
        .I3(Q[3]),
        .O(\daddr[7]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2__2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(p_2_in8_in),
        .I3(p_3_in9_in),
        .I4(Q[1]),
        .I5(p_0_in7_in),
        .O(\daddr[7]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__5_n_0 ),
        .D(daddr0_in[1]),
        .Q(\daddr_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__5_n_0 ),
        .D(daddr0_in[2]),
        .Q(\daddr_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__5_n_0 ),
        .D(daddr0_in[3]),
        .Q(\daddr_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__5_n_0 ),
        .D(daddr0_in[4]),
        .Q(\daddr_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__5_n_0 ),
        .D(\daddr[5]_i_1__6_n_0 ),
        .Q(\daddr_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__5_n_0 ),
        .D(\daddr[6]_i_1__6_n_0 ),
        .Q(\daddr_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__5_n_0 ),
        .D(\daddr[7]_i_2__2_n_0 ),
        .Q(\daddr_reg[7]_0 [6]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(den_reg_0),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[0]_i_1__2 
       (.I0(\di_msk[12]_i_2__2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[0] ),
        .I2(\progdiv_cfg_store_reg_n_0_[0] ),
        .I3(\di_msk[12]_i_3__2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \di_msk[10]_i_1__2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[10] ),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\progclk_sel_store_reg_n_0_[10] ),
        .O(\di_msk[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    \di_msk[11]_i_1__2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[11] ),
        .I3(\progclk_sel_store_reg_n_0_[11] ),
        .I4(\di_msk[12]_i_2__2_n_0 ),
        .I5(p_0_in0_in),
        .O(\di_msk[11]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[12]_i_1__2 
       (.I0(\di_msk[12]_i_2__2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(\di_msk[12]_i_3__2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[12] ),
        .O(\di_msk[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_2__2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .O(\di_msk[12]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_3__2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .O(\di_msk[12]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[13]_i_1__2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(\di_msk[13]_i_2__2_n_0 ),
        .O(\di_msk[13]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[13]_i_2__2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[13] ),
        .I5(p_0_in_0),
        .O(\di_msk[13]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[14]_i_1__2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[14] ),
        .I3(\di_msk[14]_i_2__2_n_0 ),
        .O(\di_msk[14]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[14]_i_2__2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[14] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[14] ),
        .I5(p_0_in_0),
        .O(\di_msk[14]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \di_msk[15]_i_1__2 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\cpll_cal_state_reg[10]_0 ),
        .I2(Q[0]),
        .O(\di_msk[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \di_msk[15]_i_2__2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[15] ),
        .I3(p_0_in7_in),
        .I4(p_0_in_0),
        .O(\di_msk[15]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \di_msk[15]_i_3__2 
       (.I0(p_0_in0_in),
        .I1(p_3_in9_in),
        .I2(p_0_in3_in),
        .I3(p_3_in),
        .I4(\di_msk[12]_i_2__2_n_0 ),
        .I5(\di_msk[15]_i_4__2_n_0 ),
        .O(\cpll_cal_state_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \di_msk[15]_i_4__2 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .O(\di_msk[15]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[1]_i_1__2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(\di_msk[1]_i_2__2_n_0 ),
        .O(\di_msk[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[1]_i_2__2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[1] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[1] ),
        .I5(p_0_in_0),
        .O(\di_msk[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[2]_i_1__2 
       (.I0(\di_msk[12]_i_2__2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[2] ),
        .I2(\progdiv_cfg_store_reg_n_0_[2] ),
        .I3(\di_msk[12]_i_3__2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[2] ),
        .O(\di_msk[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[3]_i_1__2 
       (.I0(\di_msk[12]_i_3__2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[3] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[3] ),
        .I4(\progclk_sel_store_reg_n_0_[3] ),
        .I5(\di_msk[12]_i_2__2_n_0 ),
        .O(\di_msk[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[4]_i_1__2 
       (.I0(\di_msk[12]_i_3__2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[4] ),
        .I2(\progclk_sel_store_reg_n_0_[4] ),
        .I3(\di_msk[12]_i_2__2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[5]_i_1__2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[5] ),
        .I3(\di_msk[5]_i_2__2_n_0 ),
        .O(\di_msk[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[5]_i_2__2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[5] ),
        .I5(p_0_in_0),
        .O(\di_msk[5]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[6]_i_1__2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[6] ),
        .I3(\di_msk[6]_i_2__2_n_0 ),
        .O(\di_msk[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[6]_i_2__2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[6] ),
        .I5(p_0_in_0),
        .O(\di_msk[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[7]_i_1__2 
       (.I0(\di_msk[12]_i_2__2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[7] ),
        .I2(\progdiv_cfg_store_reg_n_0_[7] ),
        .I3(\di_msk[12]_i_3__2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[7] ),
        .O(\di_msk[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[8]_i_1__2 
       (.I0(\di_msk[12]_i_2__2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[8] ),
        .I2(\progdiv_cfg_store_reg_n_0_[8] ),
        .I3(\di_msk[12]_i_3__2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[9]_i_1__2 
       (.I0(\di_msk[12]_i_3__2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[9] ),
        .I2(\progclk_sel_store_reg_n_0_[9] ),
        .I3(\di_msk[12]_i_2__2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_1__2_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[0]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[10]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[11]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[12]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[13]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[14]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[15]_i_2__2_n_0 ),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[1]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[2]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[3]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[4]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[5]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[6]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[7]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[8]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__2_n_0 ),
        .D(\di_msk[9]_i_1__2_n_0 ),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\di_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\di_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\di_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\di_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\di_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\di_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\di_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\di_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\di_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\di_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\di_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\di_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\di_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\di_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\di_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\di_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \drp_state[0]_i_1__6 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1__5 
       (.I0(rd_reg_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[2]_i_1__5 
       (.I0(\drp_state_reg[6]_0 [0]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drp_state[3]_i_1__2 
       (.I0(\drp_state_reg[6]_0 [1]),
        .I1(cal_on_tx_drdy),
        .I2(rd_reg_0),
        .O(\drp_state[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \drp_state[4]_i_1__5 
       (.I0(\drp_state_reg_n_0_[3] ),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[5]_i_1__5 
       (.I0(\drp_state_reg[6]_0 [2]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [3]),
        .O(\drp_state[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \drp_state[6]_i_1__6 
       (.I0(cal_on_tx_drdy),
        .I1(\drp_state_reg[6]_0 [3]),
        .I2(rd_reg_0),
        .I3(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[6]_i_1__6_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state[0]_i_1__6_n_0 ),
        .PRE(\cpll_cal_state_reg[4]_0 ),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[1]_i_1__5_n_0 ),
        .Q(\drp_state_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[2]_i_1__5_n_0 ),
        .Q(\drp_state_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[3]_i_1__2_n_0 ),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[4]_i_1__5_n_0 ),
        .Q(\drp_state_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[5]_i_1__5_n_0 ),
        .Q(\drp_state_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[6]_i_1__6_n_0 ),
        .Q(\drp_state_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(dwe_reg_0),
        .Q(cal_on_tx_drpwe_out));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(freq_counter_rst_reg_0),
        .Q(AS),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__5
       (.CI(i__carry_i_17__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__5_CO_UNCONNECTED[7:1],i__carry__0_i_3__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__5_O_UNCONNECTED[7:2],cpll_cal_state30_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__6_n_0,i__carry__0_i_5__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__5
       (.CI(i__carry_i_18__5_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__5_n_0,i__carry_i_17__5_n_1,i__carry_i_17__5_n_2,i__carry_i_17__5_n_3,i__carry_i_17__5_n_4,i__carry_i_17__5_n_5,i__carry_i_17__5_n_6,i__carry_i_17__5_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state30_out[15:8]),
        .S({i__carry_i_19__6_n_0,i__carry_i_20__6_n_0,i__carry_i_21__6_n_0,i__carry_i_22__6_n_0,i__carry_i_23__6_n_0,i__carry_i_24__6_n_0,i__carry_i_25__6_n_0,i__carry_i_26__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__5
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__5_n_0,i__carry_i_18__5_n_1,i__carry_i_18__5_n_2,i__carry_i_18__5_n_3,i__carry_i_18__5_n_4,i__carry_i_18__5_n_5,i__carry_i_18__5_n_6,i__carry_i_18__5_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state30_out[7:0]),
        .S({i__carry_i_27__6_n_0,i__carry_i_28__6_n_0,i__carry_i_29__6_n_0,i__carry_i_30__6_n_0,i__carry_i_31__6_n_0,i__carry_i_32__6_n_0,i__carry_i_33__6_n_0,i__carry_i_34__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__6
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(mask_user_in_reg_0),
        .Q(i_in_out_reg_0[0]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progclk_sel_store[14]_i_1__2 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(progclk_sel_store));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progdiv_cfg_store[14]_i_1__2 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[3]),
        .O(progdiv_cfg_store));
  LUT6 #(
    .INIT(64'hFFFFEFFF30302000)) 
    \progdiv_cfg_store[15]_i_1__2 
       (.I0(\progdiv_cfg_store_reg[15]_0 [15]),
        .I1(\cpll_cal_state_reg[4]_0 ),
        .I2(\drp_state_reg[6]_0 [4]),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[3]),
        .I5(\progdiv_cfg_store_reg_n_0_[15] ),
        .O(\progdiv_cfg_store[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\progdiv_cfg_store[15]_i_1__2_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2__2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(\cpll_cal_state_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rd_reg_1),
        .Q(rd_reg_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[0]_i_1__2 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \repeat_ctr[1]_i_1__2 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \repeat_ctr[2]_i_1__2 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[1]),
        .I3(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \repeat_ctr[3]_i_2__2 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[3]),
        .I2(cal_on_tx_debug_out[2]),
        .I3(cal_on_tx_debug_out[0]),
        .I4(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_3__2 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_3__2_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[0]_i_1__2_n_0 ),
        .Q(cal_on_tx_debug_out[0]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[1]_i_1__2_n_0 ),
        .Q(cal_on_tx_debug_out[1]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[2]_i_1__2_n_0 ),
        .Q(cal_on_tx_debug_out[2]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[3]_i_2__2_n_0 ),
        .Q(cal_on_tx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(status_store_reg_1),
        .Q(status_store_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int_reg[2]_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txprogdivreset_int_reg_0),
        .Q(txprogdivreset_int),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,wait_ctr0_carry_n_4,wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,wait_ctr0_carry__0_n_4,wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,wait_ctr0_carry__1_n_4,wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \wait_ctr[0]_i_1__2 
       (.I0(\wait_ctr[24]_i_6__2_n_0 ),
        .I1(\wait_ctr[24]_i_8__2_n_0 ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .O(\wait_ctr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[10]_i_1__2 
       (.I0(wait_ctr0_carry__0_n_14),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[11]_i_1__2 
       (.I0(wait_ctr0_carry__0_n_13),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[12]_i_1__2 
       (.I0(wait_ctr0_carry__0_n_12),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[13]_i_1__2 
       (.I0(wait_ctr0_carry__0_n_11),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[14]_i_1__2 
       (.I0(wait_ctr0_carry__0_n_10),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[15]_i_1__2 
       (.I0(wait_ctr0_carry__0_n_9),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[16]_i_1__2 
       (.I0(wait_ctr0_carry__0_n_8),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[16]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[17]_i_1__2 
       (.I0(wait_ctr0_carry__1_n_15),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[18]_i_1__2 
       (.I0(wait_ctr0_carry__1_n_14),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[18]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[19]_i_1__2 
       (.I0(wait_ctr0_carry__1_n_13),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[19]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[1]_i_1__2 
       (.I0(wait_ctr0_carry_n_15),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[20]_i_1__2 
       (.I0(wait_ctr0_carry__1_n_12),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[21]_i_1__2 
       (.I0(wait_ctr0_carry__1_n_11),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[22]_i_1__2 
       (.I0(wait_ctr0_carry__1_n_10),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[23]_i_1__2 
       (.I0(wait_ctr0_carry__1_n_9),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[23]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \wait_ctr[24]_i_10__2 
       (.I0(\wait_ctr_reg_n_0_[13] ),
        .I1(\wait_ctr_reg_n_0_[14] ),
        .I2(\wait_ctr_reg_n_0_[10] ),
        .I3(\wait_ctr_reg_n_0_[11] ),
        .I4(\wait_ctr_reg_n_0_[12] ),
        .I5(\wait_ctr[24]_i_12__2_n_0 ),
        .O(\wait_ctr[24]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wait_ctr[24]_i_11__2 
       (.I0(\cpll_cal_state[17]_i_5__2_n_0 ),
        .I1(\wait_ctr_reg_n_0_[23] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[21] ),
        .I4(\wait_ctr_reg_n_0_[22] ),
        .I5(\cpll_cal_state[17]_i_3__2_n_0 ),
        .O(\wait_ctr[24]_i_11__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_ctr[24]_i_12__2 
       (.I0(\wait_ctr_reg_n_0_[7] ),
        .I1(\wait_ctr_reg_n_0_[8] ),
        .I2(\wait_ctr_reg_n_0_[6] ),
        .I3(\wait_ctr_reg_n_0_[9] ),
        .O(\wait_ctr[24]_i_12__2_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \wait_ctr[24]_i_13__2 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[3] ),
        .I4(\wait_ctr_reg_n_0_[4] ),
        .O(\wait_ctr[24]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222A)) 
    \wait_ctr[24]_i_1__2 
       (.I0(\wait_ctr[24]_i_2__2_n_0 ),
        .I1(\wait_ctr_reg[16]_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(Q[7]),
        .I4(p_14_in),
        .I5(\wait_ctr[24]_i_6__2_n_0 ),
        .O(\wait_ctr[24]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \wait_ctr[24]_i_2__2 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\wait_ctr[24]_i_7__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[24]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[24]_i_3__2 
       (.I0(wait_ctr0_carry__1_n_8),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[24]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h1011)) 
    \wait_ctr[24]_i_4__2 
       (.I0(\wait_ctr[24]_i_9__2_n_0 ),
        .I1(\wait_ctr_reg_n_0_[16] ),
        .I2(\wait_ctr[24]_i_10__2_n_0 ),
        .I3(\wait_ctr_reg_n_0_[15] ),
        .O(\wait_ctr_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wait_ctr[24]_i_5__2 
       (.I0(\wait_ctr[24]_i_11__2_n_0 ),
        .I1(\wait_ctr[24]_i_12__2_n_0 ),
        .I2(\wait_ctr_reg_n_0_[11] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[5] ),
        .I5(\wait_ctr[24]_i_13__2_n_0 ),
        .O(\wait_ctr_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \wait_ctr[24]_i_6__2 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__2_n_0 ),
        .I2(Q[6]),
        .O(\wait_ctr[24]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \wait_ctr[24]_i_7__2 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(p_15_in),
        .O(\wait_ctr[24]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wait_ctr[24]_i_8__2 
       (.I0(p_14_in),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(p_18_in),
        .O(\wait_ctr[24]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_ctr[24]_i_9__2 
       (.I0(\wait_ctr_reg_n_0_[22] ),
        .I1(\wait_ctr_reg_n_0_[21] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[23] ),
        .I4(\cpll_cal_state[17]_i_5__2_n_0 ),
        .O(\wait_ctr[24]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[2]_i_1__2 
       (.I0(wait_ctr0_carry_n_14),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[3]_i_1__2 
       (.I0(wait_ctr0_carry_n_13),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[4]_i_1__2 
       (.I0(wait_ctr0_carry_n_12),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[5]_i_1__2 
       (.I0(wait_ctr0_carry_n_11),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[6]_i_1__2 
       (.I0(wait_ctr0_carry_n_10),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[7]_i_1__2 
       (.I0(wait_ctr0_carry_n_9),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[8]_i_1__2 
       (.I0(wait_ctr0_carry_n_8),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[9]_i_1__2 
       (.I0(wait_ctr0_carry__0_n_15),
        .I1(\wait_ctr[24]_i_6__2_n_0 ),
        .I2(\wait_ctr[24]_i_8__2_n_0 ),
        .O(\wait_ctr[9]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[0]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[10]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[11]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[12]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[13]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[14]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[15]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[16]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[17]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[18]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[19]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[1]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[20]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[21]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[22]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[23]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[24]_i_3__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[2]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[3]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[4]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[5]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[6]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[7]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[8]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__2_n_0 ),
        .D(\wait_ctr[9]_i_1__2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(\wait_ctr[24]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(wr_reg_0),
        .Q(wr),
        .R(\cpll_cal_state_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \x0e1_store[14]_i_1__2 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(Q[4]),
        .I2(\drp_state_reg[6]_0 [4]),
        .O(\x0e1_store[14]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__2_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_49
   (i_in_out_reg,
    AS,
    i_in_out_reg_0,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    cal_fail_store__0,
    status_store_reg_0,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd_reg_0,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    Q,
    \wait_ctr_reg[16]_0 ,
    \wait_ctr_reg[11]_0 ,
    \cpll_cal_state_reg[10]_0 ,
    \cpll_cal_state_reg[22]_0 ,
    \drp_state_reg[6]_0 ,
    \DRPADDR_reg[0] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[3] ,
    \DRPADDR_reg[5] ,
    \DRPADDR_reg[7] ,
    \repeat_ctr_reg[3]_0 ,
    \cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \cpll_cal_state_reg[5]_0 ,
    \cpll_cal_state_reg[14]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ,
    \daddr_reg[7]_0 ,
    \di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    cal_fail_store_reg_0,
    status_store_reg_1,
    freq_counter_rst_reg_0,
    \cpll_cal_state_reg[4]_0 ,
    mask_user_in_reg_0,
    wr_reg_0,
    rd_reg_1,
    USER_TXPRGDIVRESETDONE_OUT_reg_0,
    txprogdivreset_int_reg_0,
    \txoutclksel_int_reg[2]_0 ,
    den_reg_0,
    dwe_reg_0,
    drpaddr_in,
    \addr_i_reg[7] ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    cal_on_tx_drdy,
    \addr_i_reg[0] ,
    drpwe_in,
    \progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1);
  output i_in_out_reg;
  output [0:0]AS;
  output [1:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output cal_fail_store__0;
  output status_store_reg_0;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd_reg_0;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output [12:0]Q;
  output \wait_ctr_reg[16]_0 ;
  output \wait_ctr_reg[11]_0 ;
  output \cpll_cal_state_reg[10]_0 ;
  output \cpll_cal_state_reg[22]_0 ;
  output [4:0]\drp_state_reg[6]_0 ;
  output \DRPADDR_reg[0] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[3] ;
  output \DRPADDR_reg[5] ;
  output \DRPADDR_reg[7] ;
  output \repeat_ctr_reg[3]_0 ;
  output \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \cpll_cal_state_reg[5]_0 ;
  output \cpll_cal_state_reg[14]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  output [6:0]\daddr_reg[7]_0 ;
  output [15:0]\di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input cal_fail_store_reg_0;
  input status_store_reg_1;
  input freq_counter_rst_reg_0;
  input [0:0]\cpll_cal_state_reg[4]_0 ;
  input mask_user_in_reg_0;
  input wr_reg_0;
  input rd_reg_1;
  input USER_TXPRGDIVRESETDONE_OUT_reg_0;
  input txprogdivreset_int_reg_0;
  input \txoutclksel_int_reg[2]_0 ;
  input den_reg_0;
  input dwe_reg_0;
  input [5:0]drpaddr_in;
  input \addr_i_reg[7] ;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input cal_on_tx_drdy;
  input \addr_i_reg[0] ;
  input [0:0]drpwe_in;
  input [15:0]\progdiv_cfg_store_reg[15]_0 ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DRPADDR_reg[0] ;
  wire \DRPADDR_reg[3] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[5] ;
  wire \DRPADDR_reg[7] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [12:0]Q;
  wire USER_TXPRGDIVRESETDONE_OUT_reg_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_1;
  wire U_TXOUTCLK_FREQ_COUNTER_n_10;
  wire U_TXOUTCLK_FREQ_COUNTER_n_11;
  wire U_TXOUTCLK_FREQ_COUNTER_n_12;
  wire U_TXOUTCLK_FREQ_COUNTER_n_13;
  wire U_TXOUTCLK_FREQ_COUNTER_n_14;
  wire U_TXOUTCLK_FREQ_COUNTER_n_15;
  wire U_TXOUTCLK_FREQ_COUNTER_n_16;
  wire U_TXOUTCLK_FREQ_COUNTER_n_17;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_20;
  wire U_TXOUTCLK_FREQ_COUNTER_n_21;
  wire U_TXOUTCLK_FREQ_COUNTER_n_22;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_6;
  wire U_TXOUTCLK_FREQ_COUNTER_n_7;
  wire U_TXOUTCLK_FREQ_COUNTER_n_8;
  wire U_TXOUTCLK_FREQ_COUNTER_n_9;
  wire \addr_i[2]_i_4__1_n_0 ;
  wire \addr_i[7]_i_2__1_n_0 ;
  wire \addr_i_reg[0] ;
  wire \addr_i_reg[7] ;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store__0;
  wire cal_fail_store_i_4__1_n_0;
  wire cal_fail_store_reg_0;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [11:0]cal_on_tx_debug_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry__0_i_3__1_n_7;
  wire cpll_cal_state2_carry__0_i_4__1_n_0;
  wire cpll_cal_state2_carry__0_i_5__1_n_0;
  wire cpll_cal_state2_carry_i_17__1_n_0;
  wire cpll_cal_state2_carry_i_17__1_n_1;
  wire cpll_cal_state2_carry_i_17__1_n_2;
  wire cpll_cal_state2_carry_i_17__1_n_3;
  wire cpll_cal_state2_carry_i_17__1_n_4;
  wire cpll_cal_state2_carry_i_17__1_n_5;
  wire cpll_cal_state2_carry_i_17__1_n_6;
  wire cpll_cal_state2_carry_i_17__1_n_7;
  wire cpll_cal_state2_carry_i_18__1_n_0;
  wire cpll_cal_state2_carry_i_18__1_n_1;
  wire cpll_cal_state2_carry_i_18__1_n_2;
  wire cpll_cal_state2_carry_i_18__1_n_3;
  wire cpll_cal_state2_carry_i_18__1_n_4;
  wire cpll_cal_state2_carry_i_18__1_n_5;
  wire cpll_cal_state2_carry_i_18__1_n_6;
  wire cpll_cal_state2_carry_i_18__1_n_7;
  wire cpll_cal_state2_carry_i_19__1_n_0;
  wire cpll_cal_state2_carry_i_20__1_n_0;
  wire cpll_cal_state2_carry_i_21__1_n_0;
  wire cpll_cal_state2_carry_i_22__1_n_0;
  wire cpll_cal_state2_carry_i_23__1_n_0;
  wire cpll_cal_state2_carry_i_24__1_n_0;
  wire cpll_cal_state2_carry_i_25__1_n_0;
  wire cpll_cal_state2_carry_i_26__1_n_0;
  wire cpll_cal_state2_carry_i_27__1_n_0;
  wire cpll_cal_state2_carry_i_28__1_n_0;
  wire cpll_cal_state2_carry_i_29__1_n_0;
  wire cpll_cal_state2_carry_i_30__1_n_0;
  wire cpll_cal_state2_carry_i_31__1_n_0;
  wire cpll_cal_state2_carry_i_32__1_n_0;
  wire cpll_cal_state2_carry_i_33__1_n_0;
  wire cpll_cal_state2_carry_i_34__1_n_0;
  wire cpll_cal_state2_carry_n_0;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_4;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire [31:1]cpll_cal_state7_out;
  wire \cpll_cal_state[17]_i_2__1_n_0 ;
  wire \cpll_cal_state[17]_i_3__1_n_0 ;
  wire \cpll_cal_state[17]_i_4__1_n_0 ;
  wire \cpll_cal_state[17]_i_5__1_n_0 ;
  wire \cpll_cal_state[17]_i_6__1_n_0 ;
  wire \cpll_cal_state[17]_i_7__1_n_0 ;
  wire \cpll_cal_state_reg[10]_0 ;
  wire \cpll_cal_state_reg[14]_0 ;
  wire \cpll_cal_state_reg[22]_0 ;
  wire [0:0]\cpll_cal_state_reg[4]_0 ;
  wire \cpll_cal_state_reg[5]_0 ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire cpllpd_int_i_1__1_n_0;
  wire cpllreset_int_i_1__1_n_0;
  wire [4:1]daddr0_in;
  wire \daddr[5]_i_1__5_n_0 ;
  wire \daddr[5]_i_2__1_n_0 ;
  wire \daddr[6]_i_1__5_n_0 ;
  wire \daddr[6]_i_2__1_n_0 ;
  wire \daddr[7]_i_1__3_n_0 ;
  wire \daddr[7]_i_2__1_n_0 ;
  wire [6:0]\daddr_reg[7]_0 ;
  wire den_reg_0;
  wire \di_msk[0]_i_1__1_n_0 ;
  wire \di_msk[10]_i_1__1_n_0 ;
  wire \di_msk[11]_i_1__1_n_0 ;
  wire \di_msk[12]_i_1__1_n_0 ;
  wire \di_msk[12]_i_2__1_n_0 ;
  wire \di_msk[12]_i_3__1_n_0 ;
  wire \di_msk[13]_i_1__1_n_0 ;
  wire \di_msk[13]_i_2__1_n_0 ;
  wire \di_msk[14]_i_1__1_n_0 ;
  wire \di_msk[14]_i_2__1_n_0 ;
  wire \di_msk[15]_i_1__1_n_0 ;
  wire \di_msk[15]_i_2__1_n_0 ;
  wire \di_msk[15]_i_4__1_n_0 ;
  wire \di_msk[1]_i_1__1_n_0 ;
  wire \di_msk[1]_i_2__1_n_0 ;
  wire \di_msk[2]_i_1__1_n_0 ;
  wire \di_msk[3]_i_1__1_n_0 ;
  wire \di_msk[4]_i_1__1_n_0 ;
  wire \di_msk[5]_i_1__1_n_0 ;
  wire \di_msk[5]_i_2__1_n_0 ;
  wire \di_msk[6]_i_1__1_n_0 ;
  wire \di_msk[6]_i_2__1_n_0 ;
  wire \di_msk[7]_i_1__1_n_0 ;
  wire \di_msk[8]_i_1__1_n_0 ;
  wire \di_msk[9]_i_1__1_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [15:0]\di_reg[15]_0 ;
  wire \drp_state[0]_i_1__4_n_0 ;
  wire \drp_state[1]_i_1__3_n_0 ;
  wire \drp_state[2]_i_1__3_n_0 ;
  wire \drp_state[3]_i_1__1_n_0 ;
  wire \drp_state[4]_i_1__3_n_0 ;
  wire \drp_state[5]_i_1__3_n_0 ;
  wire \drp_state[6]_i_1__4_n_0 ;
  wire [4:0]\drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[3] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpwe_in;
  wire dwe_reg_0;
  wire freq_counter_rst_reg_0;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i__carry__0_i_3__3_n_7;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__0_i_5__5_n_0;
  wire i__carry_i_17__3_n_0;
  wire i__carry_i_17__3_n_1;
  wire i__carry_i_17__3_n_2;
  wire i__carry_i_17__3_n_3;
  wire i__carry_i_17__3_n_4;
  wire i__carry_i_17__3_n_5;
  wire i__carry_i_17__3_n_6;
  wire i__carry_i_17__3_n_7;
  wire i__carry_i_18__3_n_0;
  wire i__carry_i_18__3_n_1;
  wire i__carry_i_18__3_n_2;
  wire i__carry_i_18__3_n_3;
  wire i__carry_i_18__3_n_4;
  wire i__carry_i_18__3_n_5;
  wire i__carry_i_18__3_n_6;
  wire i__carry_i_18__3_n_7;
  wire i__carry_i_19__5_n_0;
  wire i__carry_i_20__5_n_0;
  wire i__carry_i_21__5_n_0;
  wire i__carry_i_22__5_n_0;
  wire i__carry_i_23__5_n_0;
  wire i__carry_i_24__5_n_0;
  wire i__carry_i_25__5_n_0;
  wire i__carry_i_26__5_n_0;
  wire i__carry_i_27__5_n_0;
  wire i__carry_i_28__5_n_0;
  wire i__carry_i_29__5_n_0;
  wire i__carry_i_30__5_n_0;
  wire i__carry_i_31__5_n_0;
  wire i__carry_i_32__5_n_0;
  wire i__carry_i_33__5_n_0;
  wire i__carry_i_34__5_n_0;
  wire i_in_out_reg;
  wire [1:0]i_in_out_reg_0;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire mask_user_in_reg_0;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in_0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_18_in;
  wire p_1_in2_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in8_in;
  wire p_3_in;
  wire p_3_in9_in;
  wire progclk_sel_store;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire progdiv_cfg_store;
  wire \progdiv_cfg_store[15]_i_1__1_n_0 ;
  wire [15:0]\progdiv_cfg_store_reg[15]_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd_reg_0;
  wire rd_reg_1;
  wire \repeat_ctr[0]_i_1__1_n_0 ;
  wire \repeat_ctr[1]_i_1__1_n_0 ;
  wire \repeat_ctr[2]_i_1__1_n_0 ;
  wire \repeat_ctr[3]_i_2__1_n_0 ;
  wire \repeat_ctr[3]_i_3__1_n_0 ;
  wire \repeat_ctr_reg[3]_0 ;
  wire status_store_reg_0;
  wire status_store_reg_1;
  wire [0:0]txoutclk_out;
  wire txoutclkmon;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2]_0 ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_4;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_4;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_4;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1__1_n_0 ;
  wire \wait_ctr[10]_i_1__1_n_0 ;
  wire \wait_ctr[11]_i_1__1_n_0 ;
  wire \wait_ctr[12]_i_1__1_n_0 ;
  wire \wait_ctr[13]_i_1__1_n_0 ;
  wire \wait_ctr[14]_i_1__1_n_0 ;
  wire \wait_ctr[15]_i_1__1_n_0 ;
  wire \wait_ctr[16]_i_1__1_n_0 ;
  wire \wait_ctr[17]_i_1__1_n_0 ;
  wire \wait_ctr[18]_i_1__1_n_0 ;
  wire \wait_ctr[19]_i_1__1_n_0 ;
  wire \wait_ctr[1]_i_1__1_n_0 ;
  wire \wait_ctr[20]_i_1__1_n_0 ;
  wire \wait_ctr[21]_i_1__1_n_0 ;
  wire \wait_ctr[22]_i_1__1_n_0 ;
  wire \wait_ctr[23]_i_1__1_n_0 ;
  wire \wait_ctr[24]_i_10__1_n_0 ;
  wire \wait_ctr[24]_i_11__1_n_0 ;
  wire \wait_ctr[24]_i_12__1_n_0 ;
  wire \wait_ctr[24]_i_13__1_n_0 ;
  wire \wait_ctr[24]_i_1__1_n_0 ;
  wire \wait_ctr[24]_i_2__1_n_0 ;
  wire \wait_ctr[24]_i_3__1_n_0 ;
  wire \wait_ctr[24]_i_6__1_n_0 ;
  wire \wait_ctr[24]_i_7__1_n_0 ;
  wire \wait_ctr[24]_i_8__1_n_0 ;
  wire \wait_ctr[24]_i_9__1_n_0 ;
  wire \wait_ctr[2]_i_1__1_n_0 ;
  wire \wait_ctr[3]_i_1__1_n_0 ;
  wire \wait_ctr[4]_i_1__1_n_0 ;
  wire \wait_ctr[5]_i_1__1_n_0 ;
  wire \wait_ctr[6]_i_1__1_n_0 ;
  wire \wait_ctr[7]_i_1__1_n_0 ;
  wire \wait_ctr[8]_i_1__1_n_0 ;
  wire \wait_ctr[9]_i_1__1_n_0 ;
  wire \wait_ctr_reg[11]_0 ;
  wire \wait_ctr_reg[16]_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_reg_0;
  wire \x0e1_store[14]_i_1__1_n_0 ;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED;
  wire [7:2]NLW_cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__3_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__3_O_UNCONNECTED;
  wire [7:7]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(cal_on_tx_cplllock_out),
        .R(1'b0));
  FDRE USER_TXPRGDIVRESETDONE_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(USER_TXPRGDIVRESETDONE_OUT_reg_0),
        .Q(txprgdivresetdone_out),
        .R(1'b0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_52 U_TXOUTCLK_FREQ_COUNTER
       (.AR(AS),
        .CO(cpll_cal_state2),
        .D({cpll_cal_state7_out[21],cpll_cal_state7_out[13]}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .Q({p_2_in8_in,p_11_in,p_18_in,Q[5],Q[0]}),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}),
        .cal_fail_store_reg(cal_on_tx_debug_out[3:0]),
        .cal_fail_store_reg_0(cal_fail_store_i_4__1_n_0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .cpll_cal_state30_out(cpll_cal_state30_out),
        .cpll_cal_state31_out(cpll_cal_state31_out),
        .\cpll_cal_state_reg[13] (\wait_ctr_reg[11]_0 ),
        .\cpll_cal_state_reg[21] (\drp_state_reg[6]_0 [4]),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}),
        .\freq_cnt_o_reg[15]_1 ({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .\freq_cnt_o_reg[17]_0 (U_TXOUTCLK_FREQ_COUNTER_n_22),
        .\freq_cnt_o_reg[17]_1 (U_TXOUTCLK_FREQ_COUNTER_n_23),
        .\freq_cnt_o_reg[17]_2 (U_TXOUTCLK_FREQ_COUNTER_n_40),
        .\freq_cnt_o_reg[17]_3 (U_TXOUTCLK_FREQ_COUNTER_n_41),
        .\repeat_ctr_reg[3] (\repeat_ctr_reg[3]_0 ),
        .\repeat_ctr_reg[3]_0 (\cpll_cal_state_reg[4]_0 ),
        .\repeat_ctr_reg[3]_1 (\repeat_ctr[3]_i_3__1_n_0 ),
        .\repeat_ctr_reg[3]_2 (cpll_cal_state26_in),
        .rst_in_out_reg(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .txoutclkmon(txoutclkmon));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_i[0]_i_1__1 
       (.I0(drpaddr_in[0]),
        .I1(\DRPADDR_reg[4] ),
        .O(\DRPADDR_reg[0] ));
  LUT6 #(
    .INIT(64'hFFBFFFFEFFFFFFFF)) 
    \addr_i[2]_i_3__1 
       (.I0(\addr_i[2]_i_4__1_n_0 ),
        .I1(drpaddr_in[3]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\addr_i_reg[0] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \addr_i[2]_i_4__1 
       (.I0(Q[12]),
        .I1(Q[0]),
        .I2(drpwe_in),
        .O(\addr_i[2]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[3]_i_1__1 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[7]_i_2__1_n_0 ),
        .O(\DRPADDR_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[5]_i_1__1 
       (.I0(drpaddr_in[4]),
        .I1(\addr_i[7]_i_2__1_n_0 ),
        .O(\DRPADDR_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \addr_i[7]_i_1__1 
       (.I0(\addr_i[7]_i_2__1_n_0 ),
        .I1(drpaddr_in[5]),
        .I2(\addr_i_reg[7] ),
        .O(\DRPADDR_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \addr_i[7]_i_2__1 
       (.I0(\addr_i_reg[0] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .I5(\addr_i[2]_i_4__1_n_0 ),
        .O(\addr_i[7]_i_2__1_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_53 bit_synchronizer_cplllock_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[11],Q[0]}),
        .USER_CPLLLOCK_OUT_reg(\cpll_cal_state_reg[4]_0 ),
        .USER_CPLLLOCK_OUT_reg_0(i_in_out_reg_0[0]),
        .\cpll_cal_state_reg[0] (bit_synchronizer_cplllock_inst_n_1),
        .drpclk_in(drpclk_in),
        .i_in_out_reg_0(i_in_out_reg_0[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_54 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[0]),
        .txoutclksel_int(txoutclksel_int));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_55 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_56 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[2]),
        .txoutclksel_int(txoutclksel_int));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_57 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state7_out[31:29],cpll_cal_state7_out[20:19]}),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q({Q[12:11],\cpll_cal_state_reg_n_0_[29] ,Q[10],p_11_in,p_12_in,Q[8],Q[6]}),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state_reg[14] (\cpll_cal_state_reg[14]_0 ),
        .\cpll_cal_state_reg[29] (\wait_ctr_reg[11]_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(\cpll_cal_state[17]_i_2__1_n_0 ),
        .i_in_out_reg_0(i_in_out_reg));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_58 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .in0(in0),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (i_in_out_reg_0[0]),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg(bit_synchronizer_txprogdivreset_inst_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_txoutclkmon_inst
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    cal_fail_store_i_4__1
       (.I0(cal_on_tx_debug_out[1]),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[2]),
        .O(cal_fail_store_i_4__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cal_fail_store_reg_0),
        .Q(cal_fail_store__0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_n_0,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,cpll_cal_state2_carry_n_4,cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry__0
       (.CI(cpll_cal_state2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED[7:1],cpll_cal_state2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23}),
        .O(NLW_cpll_cal_state2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry__0_i_3__1
       (.CI(cpll_cal_state2_carry_i_17__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED[7:1],cpll_cal_state2_carry__0_i_3__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED[7:2],cpll_cal_state31_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpll_cal_state2_carry__0_i_4__1_n_0,cpll_cal_state2_carry__0_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_4__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(cpll_cal_state2_carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_5__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(cpll_cal_state2_carry__0_i_5__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_17__1
       (.CI(cpll_cal_state2_carry_i_18__1_n_0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_17__1_n_0,cpll_cal_state2_carry_i_17__1_n_1,cpll_cal_state2_carry_i_17__1_n_2,cpll_cal_state2_carry_i_17__1_n_3,cpll_cal_state2_carry_i_17__1_n_4,cpll_cal_state2_carry_i_17__1_n_5,cpll_cal_state2_carry_i_17__1_n_6,cpll_cal_state2_carry_i_17__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state31_out[15:8]),
        .S({cpll_cal_state2_carry_i_19__1_n_0,cpll_cal_state2_carry_i_20__1_n_0,cpll_cal_state2_carry_i_21__1_n_0,cpll_cal_state2_carry_i_22__1_n_0,cpll_cal_state2_carry_i_23__1_n_0,cpll_cal_state2_carry_i_24__1_n_0,cpll_cal_state2_carry_i_25__1_n_0,cpll_cal_state2_carry_i_26__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_18__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_18__1_n_0,cpll_cal_state2_carry_i_18__1_n_1,cpll_cal_state2_carry_i_18__1_n_2,cpll_cal_state2_carry_i_18__1_n_3,cpll_cal_state2_carry_i_18__1_n_4,cpll_cal_state2_carry_i_18__1_n_5,cpll_cal_state2_carry_i_18__1_n_6,cpll_cal_state2_carry_i_18__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state31_out[7:0]),
        .S({cpll_cal_state2_carry_i_27__1_n_0,cpll_cal_state2_carry_i_28__1_n_0,cpll_cal_state2_carry_i_29__1_n_0,cpll_cal_state2_carry_i_30__1_n_0,cpll_cal_state2_carry_i_31__1_n_0,cpll_cal_state2_carry_i_32__1_n_0,cpll_cal_state2_carry_i_33__1_n_0,cpll_cal_state2_carry_i_34__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_19__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(cpll_cal_state2_carry_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_20__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(cpll_cal_state2_carry_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_21__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(cpll_cal_state2_carry_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_22__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(cpll_cal_state2_carry_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_23__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(cpll_cal_state2_carry_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_24__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(cpll_cal_state2_carry_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_25__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(cpll_cal_state2_carry_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_26__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(cpll_cal_state2_carry_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_27__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(cpll_cal_state2_carry_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_28__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(cpll_cal_state2_carry_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_29__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(cpll_cal_state2_carry_i_29__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_30__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(cpll_cal_state2_carry_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_31__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(cpll_cal_state2_carry_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_32__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(cpll_cal_state2_carry_i_32__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_33__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(cpll_cal_state2_carry_i_33__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_34__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(cpll_cal_state2_carry_i_34__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\cpll_cal_state2_inferred__0/i__carry_n_4 ,\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_41}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_40}));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[12]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .O(cpll_cal_state7_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \cpll_cal_state[14]_i_1__1 
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2__1_n_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(p_18_in),
        .O(cpll_cal_state7_out[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \cpll_cal_state[15]_i_1__1 
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2__1_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \cpll_cal_state[16]_i_1__1 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__1_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \cpll_cal_state[17]_i_1__1 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__1_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[17]));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \cpll_cal_state[17]_i_2__1 
       (.I0(\cpll_cal_state[17]_i_3__1_n_0 ),
        .I1(\cpll_cal_state[17]_i_4__1_n_0 ),
        .I2(\cpll_cal_state[17]_i_5__1_n_0 ),
        .I3(\cpll_cal_state[17]_i_6__1_n_0 ),
        .I4(\cpll_cal_state[17]_i_7__1_n_0 ),
        .O(\cpll_cal_state[17]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpll_cal_state[17]_i_3__1 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .I1(\wait_ctr_reg_n_0_[16] ),
        .I2(\wait_ctr_reg_n_0_[15] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .I4(\wait_ctr_reg_n_0_[13] ),
        .O(\cpll_cal_state[17]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[17]_i_4__1 
       (.I0(\wait_ctr_reg_n_0_[23] ),
        .I1(\wait_ctr_reg_n_0_[24] ),
        .I2(\wait_ctr_reg_n_0_[21] ),
        .I3(\wait_ctr_reg_n_0_[22] ),
        .O(\cpll_cal_state[17]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[17]_i_5__1 
       (.I0(\wait_ctr_reg_n_0_[19] ),
        .I1(\wait_ctr_reg_n_0_[20] ),
        .I2(\wait_ctr_reg_n_0_[17] ),
        .I3(\wait_ctr_reg_n_0_[18] ),
        .O(\cpll_cal_state[17]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \cpll_cal_state[17]_i_6__1 
       (.I0(\wait_ctr_reg_n_0_[10] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .I2(\wait_ctr_reg_n_0_[5] ),
        .I3(\wait_ctr_reg_n_0_[6] ),
        .O(\cpll_cal_state[17]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[17]_i_7__1 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[17]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[18]_i_1__1 
       (.I0(\wait_ctr_reg[11]_0 ),
        .I1(Q[8]),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cpll_cal_state[1]_i_1__1 
       (.I0(Q[0]),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(cpll_cal_state7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[27]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_3_in),
        .O(cpll_cal_state7_out[27]));
  LUT3 #(
    .INIT(8'hEA)) 
    \cpll_cal_state[28]_i_1__1 
       (.I0(Q[9]),
        .I1(\wait_ctr_reg[11]_0 ),
        .I2(Q[10]),
        .O(cpll_cal_state7_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[2]_i_1__1 
       (.I0(Q[1]),
        .I1(\drp_state_reg[6]_0 [4]),
        .O(cpll_cal_state7_out[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[3]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_1_in2_in),
        .I2(status_store_reg_0),
        .I3(p_29_in),
        .O(cpll_cal_state7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[5]_i_1__1 
       (.I0(p_29_in),
        .I1(status_store_reg_0),
        .I2(Q[2]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in7_in),
        .O(cpll_cal_state7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[6]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[2]),
        .O(cpll_cal_state7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[7]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[3]),
        .I2(status_store_reg_0),
        .I3(p_25_in),
        .O(cpll_cal_state7_out[7]));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[9]_i_1__1 
       (.I0(p_25_in),
        .I1(status_store_reg_0),
        .I2(Q[4]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in3_in),
        .O(cpll_cal_state7_out[9]));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[4]),
        .Q(p_0_in0_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_0_in0_in),
        .Q(p_0_in_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[12]),
        .Q(Q[5]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[13]),
        .Q(p_18_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[14]),
        .Q(Q[6]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[15]),
        .Q(Q[7]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[16]),
        .Q(p_15_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[17]),
        .Q(p_14_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[18]),
        .Q(Q[8]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[19]),
        .Q(p_12_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[1]),
        .Q(Q[1]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[20]),
        .Q(p_11_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[21]),
        .Q(p_2_in8_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in8_in),
        .Q(\cpll_cal_state_reg[22]_0 ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(\cpll_cal_state_reg[22]_0 ),
        .Q(p_2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in),
        .Q(p_2_in1_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in1_in),
        .Q(p_3_in9_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_3_in9_in),
        .Q(p_3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[27]),
        .Q(Q[9]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[28]),
        .Q(Q[10]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[2]),
        .Q(p_29_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[30]),
        .Q(Q[11]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[31]),
        .Q(Q[12]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[3]),
        .Q(p_1_in2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_1_in2_in),
        .Q(p_0_in7_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[5]),
        .Q(Q[2]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[6]),
        .Q(p_25_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[7]),
        .Q(Q[3]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[3]),
        .Q(p_0_in3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[9]),
        .Q(Q[4]),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    cpllpd_int_i_1__1
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2__1_n_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(p_18_in),
        .I4(cal_on_tx_cpllpd_out),
        .O(cpllpd_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllpd_int_i_1__1_n_0),
        .Q(cal_on_tx_cpllpd_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    cpllreset_int_i_1__1
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__1_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .I4(cal_on_tx_cpllreset_out),
        .O(cpllreset_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1__1_n_0),
        .Q(cal_on_tx_cpllreset_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[1]_i_1__3 
       (.I0(daddr0_in[3]),
        .I1(p_1_in2_in),
        .I2(p_2_in1_in),
        .I3(p_0_in0_in),
        .I4(\daddr[5]_i_2__1_n_0 ),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1__3 
       (.I0(daddr0_in[3]),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(p_0_in3_in),
        .I4(p_3_in),
        .O(daddr0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1__3 
       (.I0(Q[4]),
        .I1(p_2_in8_in),
        .I2(p_3_in9_in),
        .I3(Q[1]),
        .I4(p_0_in7_in),
        .I5(Q[0]),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h8888888A)) 
    \daddr[4]_i_1__3 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2__1_n_0 ),
        .I2(p_1_in2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h5555000155555555)) 
    \daddr[5]_i_1__5 
       (.I0(Q[0]),
        .I1(p_0_in0_in),
        .I2(p_2_in1_in),
        .I3(p_1_in2_in),
        .I4(\daddr[5]_i_2__1_n_0 ),
        .I5(\daddr[6]_i_2__1_n_0 ),
        .O(\daddr[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \daddr[5]_i_2__1 
       (.I0(p_3_in),
        .I1(p_0_in3_in),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[2]),
        .O(\daddr[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__5 
       (.I0(Q[0]),
        .I1(p_3_in),
        .I2(p_0_in3_in),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[2]),
        .I5(\daddr[6]_i_2__1_n_0 ),
        .O(\daddr[6]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(Q[1]),
        .I2(p_3_in9_in),
        .I3(p_2_in8_in),
        .I4(Q[4]),
        .O(\daddr[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \daddr[7]_i_1__3 
       (.I0(daddr0_in[1]),
        .I1(p_0_in_0),
        .I2(p_2_in),
        .I3(Q[3]),
        .O(\daddr[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(p_2_in8_in),
        .I3(p_3_in9_in),
        .I4(Q[1]),
        .I5(p_0_in7_in),
        .O(\daddr[7]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[1]),
        .Q(\daddr_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[2]),
        .Q(\daddr_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[3]),
        .Q(\daddr_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[4]),
        .Q(\daddr_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(\daddr[5]_i_1__5_n_0 ),
        .Q(\daddr_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(\daddr[6]_i_1__5_n_0 ),
        .Q(\daddr_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(\daddr[7]_i_2__1_n_0 ),
        .Q(\daddr_reg[7]_0 [6]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(den_reg_0),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[0]_i_1__1 
       (.I0(\di_msk[12]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[0] ),
        .I2(\progdiv_cfg_store_reg_n_0_[0] ),
        .I3(\di_msk[12]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \di_msk[10]_i_1__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[10] ),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\progclk_sel_store_reg_n_0_[10] ),
        .O(\di_msk[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    \di_msk[11]_i_1__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[11] ),
        .I3(\progclk_sel_store_reg_n_0_[11] ),
        .I4(\di_msk[12]_i_2__1_n_0 ),
        .I5(p_0_in0_in),
        .O(\di_msk[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[12]_i_1__1 
       (.I0(\di_msk[12]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(\di_msk[12]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[12] ),
        .O(\di_msk[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .O(\di_msk[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_3__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .O(\di_msk[12]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[13]_i_1__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(\di_msk[13]_i_2__1_n_0 ),
        .O(\di_msk[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[13]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[13] ),
        .I5(p_0_in_0),
        .O(\di_msk[13]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[14]_i_1__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[14] ),
        .I3(\di_msk[14]_i_2__1_n_0 ),
        .O(\di_msk[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[14]_i_2__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[14] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[14] ),
        .I5(p_0_in_0),
        .O(\di_msk[14]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \di_msk[15]_i_1__1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\cpll_cal_state_reg[10]_0 ),
        .I2(Q[0]),
        .O(\di_msk[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \di_msk[15]_i_2__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[15] ),
        .I3(p_0_in7_in),
        .I4(p_0_in_0),
        .O(\di_msk[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \di_msk[15]_i_3__1 
       (.I0(p_0_in0_in),
        .I1(p_3_in9_in),
        .I2(p_0_in3_in),
        .I3(p_3_in),
        .I4(\di_msk[12]_i_2__1_n_0 ),
        .I5(\di_msk[15]_i_4__1_n_0 ),
        .O(\cpll_cal_state_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \di_msk[15]_i_4__1 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .O(\di_msk[15]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[1]_i_1__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(\di_msk[1]_i_2__1_n_0 ),
        .O(\di_msk[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[1]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[1] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[1] ),
        .I5(p_0_in_0),
        .O(\di_msk[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[2]_i_1__1 
       (.I0(\di_msk[12]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[2] ),
        .I2(\progdiv_cfg_store_reg_n_0_[2] ),
        .I3(\di_msk[12]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[2] ),
        .O(\di_msk[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[3]_i_1__1 
       (.I0(\di_msk[12]_i_3__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[3] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[3] ),
        .I4(\progclk_sel_store_reg_n_0_[3] ),
        .I5(\di_msk[12]_i_2__1_n_0 ),
        .O(\di_msk[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[4]_i_1__1 
       (.I0(\di_msk[12]_i_3__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[4] ),
        .I2(\progclk_sel_store_reg_n_0_[4] ),
        .I3(\di_msk[12]_i_2__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[5]_i_1__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[5] ),
        .I3(\di_msk[5]_i_2__1_n_0 ),
        .O(\di_msk[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[5]_i_2__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[5] ),
        .I5(p_0_in_0),
        .O(\di_msk[5]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[6]_i_1__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[6] ),
        .I3(\di_msk[6]_i_2__1_n_0 ),
        .O(\di_msk[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[6]_i_2__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[6] ),
        .I5(p_0_in_0),
        .O(\di_msk[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[7]_i_1__1 
       (.I0(\di_msk[12]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[7] ),
        .I2(\progdiv_cfg_store_reg_n_0_[7] ),
        .I3(\di_msk[12]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[7] ),
        .O(\di_msk[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[8]_i_1__1 
       (.I0(\di_msk[12]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[8] ),
        .I2(\progdiv_cfg_store_reg_n_0_[8] ),
        .I3(\di_msk[12]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[9]_i_1__1 
       (.I0(\di_msk[12]_i_3__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[9] ),
        .I2(\progclk_sel_store_reg_n_0_[9] ),
        .I3(\di_msk[12]_i_2__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_1__1_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[0]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[10]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[11]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[12]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[13]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[14]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[15]_i_2__1_n_0 ),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[1]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[2]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[3]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[4]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[5]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[6]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[7]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[8]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[9]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\di_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\di_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\di_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\di_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\di_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\di_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\di_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\di_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\di_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\di_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\di_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\di_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\di_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\di_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\di_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\di_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \drp_state[0]_i_1__4 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1__3 
       (.I0(rd_reg_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[2]_i_1__3 
       (.I0(\drp_state_reg[6]_0 [0]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drp_state[3]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [1]),
        .I1(cal_on_tx_drdy),
        .I2(rd_reg_0),
        .O(\drp_state[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \drp_state[4]_i_1__3 
       (.I0(\drp_state_reg_n_0_[3] ),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[5]_i_1__3 
       (.I0(\drp_state_reg[6]_0 [2]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [3]),
        .O(\drp_state[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \drp_state[6]_i_1__4 
       (.I0(cal_on_tx_drdy),
        .I1(\drp_state_reg[6]_0 [3]),
        .I2(rd_reg_0),
        .I3(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[6]_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state[0]_i_1__4_n_0 ),
        .PRE(\cpll_cal_state_reg[4]_0 ),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[1]_i_1__3_n_0 ),
        .Q(\drp_state_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[2]_i_1__3_n_0 ),
        .Q(\drp_state_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[3]_i_1__1_n_0 ),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[4]_i_1__3_n_0 ),
        .Q(\drp_state_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[5]_i_1__3_n_0 ),
        .Q(\drp_state_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[6]_i_1__4_n_0 ),
        .Q(\drp_state_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(dwe_reg_0),
        .Q(cal_on_tx_drpwe_out));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(freq_counter_rst_reg_0),
        .Q(AS),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__3
       (.CI(i__carry_i_17__3_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__3_CO_UNCONNECTED[7:1],i__carry__0_i_3__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__3_O_UNCONNECTED[7:2],cpll_cal_state30_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__4_n_0,i__carry__0_i_5__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__3
       (.CI(i__carry_i_18__3_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__3_n_0,i__carry_i_17__3_n_1,i__carry_i_17__3_n_2,i__carry_i_17__3_n_3,i__carry_i_17__3_n_4,i__carry_i_17__3_n_5,i__carry_i_17__3_n_6,i__carry_i_17__3_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state30_out[15:8]),
        .S({i__carry_i_19__5_n_0,i__carry_i_20__5_n_0,i__carry_i_21__5_n_0,i__carry_i_22__5_n_0,i__carry_i_23__5_n_0,i__carry_i_24__5_n_0,i__carry_i_25__5_n_0,i__carry_i_26__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__3_n_0,i__carry_i_18__3_n_1,i__carry_i_18__3_n_2,i__carry_i_18__3_n_3,i__carry_i_18__3_n_4,i__carry_i_18__3_n_5,i__carry_i_18__3_n_6,i__carry_i_18__3_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state30_out[7:0]),
        .S({i__carry_i_27__5_n_0,i__carry_i_28__5_n_0,i__carry_i_29__5_n_0,i__carry_i_30__5_n_0,i__carry_i_31__5_n_0,i__carry_i_32__5_n_0,i__carry_i_33__5_n_0,i__carry_i_34__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(mask_user_in_reg_0),
        .Q(i_in_out_reg_0[0]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progclk_sel_store[14]_i_1__1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(progclk_sel_store));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progdiv_cfg_store[14]_i_1__1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[3]),
        .O(progdiv_cfg_store));
  LUT6 #(
    .INIT(64'hFFFFEFFF30302000)) 
    \progdiv_cfg_store[15]_i_1__1 
       (.I0(\progdiv_cfg_store_reg[15]_0 [15]),
        .I1(\cpll_cal_state_reg[4]_0 ),
        .I2(\drp_state_reg[6]_0 [4]),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[3]),
        .I5(\progdiv_cfg_store_reg_n_0_[15] ),
        .O(\progdiv_cfg_store[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(\cpll_cal_state_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rd_reg_1),
        .Q(rd_reg_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[0]_i_1__1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \repeat_ctr[1]_i_1__1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \repeat_ctr[2]_i_1__1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[1]),
        .I3(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \repeat_ctr[3]_i_2__1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[3]),
        .I2(cal_on_tx_debug_out[2]),
        .I3(cal_on_tx_debug_out[0]),
        .I4(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_3__1 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_3__1_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[0]_i_1__1_n_0 ),
        .Q(cal_on_tx_debug_out[0]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[1]_i_1__1_n_0 ),
        .Q(cal_on_tx_debug_out[1]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[2]_i_1__1_n_0 ),
        .Q(cal_on_tx_debug_out[2]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[3]_i_2__1_n_0 ),
        .Q(cal_on_tx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(status_store_reg_1),
        .Q(status_store_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int_reg[2]_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txprogdivreset_int_reg_0),
        .Q(txprogdivreset_int),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,wait_ctr0_carry_n_4,wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,wait_ctr0_carry__0_n_4,wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,wait_ctr0_carry__1_n_4,wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \wait_ctr[0]_i_1__1 
       (.I0(\wait_ctr[24]_i_6__1_n_0 ),
        .I1(\wait_ctr[24]_i_8__1_n_0 ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .O(\wait_ctr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[10]_i_1__1 
       (.I0(wait_ctr0_carry__0_n_14),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[11]_i_1__1 
       (.I0(wait_ctr0_carry__0_n_13),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[12]_i_1__1 
       (.I0(wait_ctr0_carry__0_n_12),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[13]_i_1__1 
       (.I0(wait_ctr0_carry__0_n_11),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[14]_i_1__1 
       (.I0(wait_ctr0_carry__0_n_10),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[15]_i_1__1 
       (.I0(wait_ctr0_carry__0_n_9),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[16]_i_1__1 
       (.I0(wait_ctr0_carry__0_n_8),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[17]_i_1__1 
       (.I0(wait_ctr0_carry__1_n_15),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[18]_i_1__1 
       (.I0(wait_ctr0_carry__1_n_14),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[19]_i_1__1 
       (.I0(wait_ctr0_carry__1_n_13),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[1]_i_1__1 
       (.I0(wait_ctr0_carry_n_15),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[20]_i_1__1 
       (.I0(wait_ctr0_carry__1_n_12),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[21]_i_1__1 
       (.I0(wait_ctr0_carry__1_n_11),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[22]_i_1__1 
       (.I0(wait_ctr0_carry__1_n_10),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[23]_i_1__1 
       (.I0(wait_ctr0_carry__1_n_9),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[23]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \wait_ctr[24]_i_10__1 
       (.I0(\wait_ctr_reg_n_0_[13] ),
        .I1(\wait_ctr_reg_n_0_[14] ),
        .I2(\wait_ctr_reg_n_0_[10] ),
        .I3(\wait_ctr_reg_n_0_[11] ),
        .I4(\wait_ctr_reg_n_0_[12] ),
        .I5(\wait_ctr[24]_i_12__1_n_0 ),
        .O(\wait_ctr[24]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wait_ctr[24]_i_11__1 
       (.I0(\cpll_cal_state[17]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg_n_0_[23] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[21] ),
        .I4(\wait_ctr_reg_n_0_[22] ),
        .I5(\cpll_cal_state[17]_i_3__1_n_0 ),
        .O(\wait_ctr[24]_i_11__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_ctr[24]_i_12__1 
       (.I0(\wait_ctr_reg_n_0_[7] ),
        .I1(\wait_ctr_reg_n_0_[8] ),
        .I2(\wait_ctr_reg_n_0_[6] ),
        .I3(\wait_ctr_reg_n_0_[9] ),
        .O(\wait_ctr[24]_i_12__1_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \wait_ctr[24]_i_13__1 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[3] ),
        .I4(\wait_ctr_reg_n_0_[4] ),
        .O(\wait_ctr[24]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222A)) 
    \wait_ctr[24]_i_1__1 
       (.I0(\wait_ctr[24]_i_2__1_n_0 ),
        .I1(\wait_ctr_reg[16]_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(Q[7]),
        .I4(p_14_in),
        .I5(\wait_ctr[24]_i_6__1_n_0 ),
        .O(\wait_ctr[24]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \wait_ctr[24]_i_2__1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\wait_ctr[24]_i_7__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[24]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[24]_i_3__1 
       (.I0(wait_ctr0_carry__1_n_8),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[24]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h1011)) 
    \wait_ctr[24]_i_4__1 
       (.I0(\wait_ctr[24]_i_9__1_n_0 ),
        .I1(\wait_ctr_reg_n_0_[16] ),
        .I2(\wait_ctr[24]_i_10__1_n_0 ),
        .I3(\wait_ctr_reg_n_0_[15] ),
        .O(\wait_ctr_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wait_ctr[24]_i_5__1 
       (.I0(\wait_ctr[24]_i_11__1_n_0 ),
        .I1(\wait_ctr[24]_i_12__1_n_0 ),
        .I2(\wait_ctr_reg_n_0_[11] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[5] ),
        .I5(\wait_ctr[24]_i_13__1_n_0 ),
        .O(\wait_ctr_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \wait_ctr[24]_i_6__1 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__1_n_0 ),
        .I2(Q[6]),
        .O(\wait_ctr[24]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \wait_ctr[24]_i_7__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(p_15_in),
        .O(\wait_ctr[24]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wait_ctr[24]_i_8__1 
       (.I0(p_14_in),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(p_18_in),
        .O(\wait_ctr[24]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_ctr[24]_i_9__1 
       (.I0(\wait_ctr_reg_n_0_[22] ),
        .I1(\wait_ctr_reg_n_0_[21] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[23] ),
        .I4(\cpll_cal_state[17]_i_5__1_n_0 ),
        .O(\wait_ctr[24]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[2]_i_1__1 
       (.I0(wait_ctr0_carry_n_14),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[3]_i_1__1 
       (.I0(wait_ctr0_carry_n_13),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[4]_i_1__1 
       (.I0(wait_ctr0_carry_n_12),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[5]_i_1__1 
       (.I0(wait_ctr0_carry_n_11),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[6]_i_1__1 
       (.I0(wait_ctr0_carry_n_10),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[7]_i_1__1 
       (.I0(wait_ctr0_carry_n_9),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[8]_i_1__1 
       (.I0(wait_ctr0_carry_n_8),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[9]_i_1__1 
       (.I0(wait_ctr0_carry__0_n_15),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(\wait_ctr[24]_i_8__1_n_0 ),
        .O(\wait_ctr[9]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[0]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[10]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[11]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[12]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[13]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[14]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[15]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[16]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[17]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[18]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[19]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[1]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[20]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[21]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[22]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[23]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[24]_i_3__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[2]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[3]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[4]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[5]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[6]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[7]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[8]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[9]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(wr_reg_0),
        .Q(wr),
        .R(\cpll_cal_state_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \x0e1_store[14]_i_1__1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(Q[4]),
        .I2(\drp_state_reg[6]_0 [4]),
        .O(\x0e1_store[14]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_68
   (i_in_out_reg,
    AS,
    i_in_out_reg_0,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    cal_fail_store__0,
    status_store_reg_0,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd_reg_0,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    Q,
    \wait_ctr_reg[16]_0 ,
    \wait_ctr_reg[11]_0 ,
    \cpll_cal_state_reg[10]_0 ,
    \cpll_cal_state_reg[22]_0 ,
    \drp_state_reg[6]_0 ,
    \DRPADDR_reg[0] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[3] ,
    \DRPADDR_reg[5] ,
    \DRPADDR_reg[7] ,
    \repeat_ctr_reg[3]_0 ,
    \cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \cpll_cal_state_reg[5]_0 ,
    \cpll_cal_state_reg[14]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ,
    \daddr_reg[7]_0 ,
    \di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    cal_fail_store_reg_0,
    status_store_reg_1,
    freq_counter_rst_reg_0,
    \cpll_cal_state_reg[4]_0 ,
    mask_user_in_reg_0,
    wr_reg_0,
    rd_reg_1,
    USER_TXPRGDIVRESETDONE_OUT_reg_0,
    txprogdivreset_int_reg_0,
    \txoutclksel_int_reg[2]_0 ,
    den_reg_0,
    dwe_reg_0,
    drpaddr_in,
    \addr_i_reg[7] ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    cal_on_tx_drdy,
    \addr_i_reg[0] ,
    drpwe_in,
    \progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1);
  output i_in_out_reg;
  output [0:0]AS;
  output [1:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output cal_fail_store__0;
  output status_store_reg_0;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd_reg_0;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output [12:0]Q;
  output \wait_ctr_reg[16]_0 ;
  output \wait_ctr_reg[11]_0 ;
  output \cpll_cal_state_reg[10]_0 ;
  output \cpll_cal_state_reg[22]_0 ;
  output [4:0]\drp_state_reg[6]_0 ;
  output \DRPADDR_reg[0] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[3] ;
  output \DRPADDR_reg[5] ;
  output \DRPADDR_reg[7] ;
  output \repeat_ctr_reg[3]_0 ;
  output \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \cpll_cal_state_reg[5]_0 ;
  output \cpll_cal_state_reg[14]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  output [6:0]\daddr_reg[7]_0 ;
  output [15:0]\di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input cal_fail_store_reg_0;
  input status_store_reg_1;
  input freq_counter_rst_reg_0;
  input [0:0]\cpll_cal_state_reg[4]_0 ;
  input mask_user_in_reg_0;
  input wr_reg_0;
  input rd_reg_1;
  input USER_TXPRGDIVRESETDONE_OUT_reg_0;
  input txprogdivreset_int_reg_0;
  input \txoutclksel_int_reg[2]_0 ;
  input den_reg_0;
  input dwe_reg_0;
  input [5:0]drpaddr_in;
  input \addr_i_reg[7] ;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input cal_on_tx_drdy;
  input \addr_i_reg[0] ;
  input [0:0]drpwe_in;
  input [15:0]\progdiv_cfg_store_reg[15]_0 ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DRPADDR_reg[0] ;
  wire \DRPADDR_reg[3] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[5] ;
  wire \DRPADDR_reg[7] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [12:0]Q;
  wire USER_TXPRGDIVRESETDONE_OUT_reg_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_1;
  wire U_TXOUTCLK_FREQ_COUNTER_n_10;
  wire U_TXOUTCLK_FREQ_COUNTER_n_11;
  wire U_TXOUTCLK_FREQ_COUNTER_n_12;
  wire U_TXOUTCLK_FREQ_COUNTER_n_13;
  wire U_TXOUTCLK_FREQ_COUNTER_n_14;
  wire U_TXOUTCLK_FREQ_COUNTER_n_15;
  wire U_TXOUTCLK_FREQ_COUNTER_n_16;
  wire U_TXOUTCLK_FREQ_COUNTER_n_17;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_20;
  wire U_TXOUTCLK_FREQ_COUNTER_n_21;
  wire U_TXOUTCLK_FREQ_COUNTER_n_22;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_6;
  wire U_TXOUTCLK_FREQ_COUNTER_n_7;
  wire U_TXOUTCLK_FREQ_COUNTER_n_8;
  wire U_TXOUTCLK_FREQ_COUNTER_n_9;
  wire \addr_i[2]_i_4__0_n_0 ;
  wire \addr_i[7]_i_2__0_n_0 ;
  wire \addr_i_reg[0] ;
  wire \addr_i_reg[7] ;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store__0;
  wire cal_fail_store_i_4__0_n_0;
  wire cal_fail_store_reg_0;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [11:0]cal_on_tx_debug_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry__0_i_3__0_n_7;
  wire cpll_cal_state2_carry__0_i_4__0_n_0;
  wire cpll_cal_state2_carry__0_i_5__0_n_0;
  wire cpll_cal_state2_carry_i_17__0_n_0;
  wire cpll_cal_state2_carry_i_17__0_n_1;
  wire cpll_cal_state2_carry_i_17__0_n_2;
  wire cpll_cal_state2_carry_i_17__0_n_3;
  wire cpll_cal_state2_carry_i_17__0_n_4;
  wire cpll_cal_state2_carry_i_17__0_n_5;
  wire cpll_cal_state2_carry_i_17__0_n_6;
  wire cpll_cal_state2_carry_i_17__0_n_7;
  wire cpll_cal_state2_carry_i_18__0_n_0;
  wire cpll_cal_state2_carry_i_18__0_n_1;
  wire cpll_cal_state2_carry_i_18__0_n_2;
  wire cpll_cal_state2_carry_i_18__0_n_3;
  wire cpll_cal_state2_carry_i_18__0_n_4;
  wire cpll_cal_state2_carry_i_18__0_n_5;
  wire cpll_cal_state2_carry_i_18__0_n_6;
  wire cpll_cal_state2_carry_i_18__0_n_7;
  wire cpll_cal_state2_carry_i_19__0_n_0;
  wire cpll_cal_state2_carry_i_20__0_n_0;
  wire cpll_cal_state2_carry_i_21__0_n_0;
  wire cpll_cal_state2_carry_i_22__0_n_0;
  wire cpll_cal_state2_carry_i_23__0_n_0;
  wire cpll_cal_state2_carry_i_24__0_n_0;
  wire cpll_cal_state2_carry_i_25__0_n_0;
  wire cpll_cal_state2_carry_i_26__0_n_0;
  wire cpll_cal_state2_carry_i_27__0_n_0;
  wire cpll_cal_state2_carry_i_28__0_n_0;
  wire cpll_cal_state2_carry_i_29__0_n_0;
  wire cpll_cal_state2_carry_i_30__0_n_0;
  wire cpll_cal_state2_carry_i_31__0_n_0;
  wire cpll_cal_state2_carry_i_32__0_n_0;
  wire cpll_cal_state2_carry_i_33__0_n_0;
  wire cpll_cal_state2_carry_i_34__0_n_0;
  wire cpll_cal_state2_carry_n_0;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_4;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire [31:1]cpll_cal_state7_out;
  wire \cpll_cal_state[17]_i_2__0_n_0 ;
  wire \cpll_cal_state[17]_i_3__0_n_0 ;
  wire \cpll_cal_state[17]_i_4__0_n_0 ;
  wire \cpll_cal_state[17]_i_5__0_n_0 ;
  wire \cpll_cal_state[17]_i_6__0_n_0 ;
  wire \cpll_cal_state[17]_i_7__0_n_0 ;
  wire \cpll_cal_state_reg[10]_0 ;
  wire \cpll_cal_state_reg[14]_0 ;
  wire \cpll_cal_state_reg[22]_0 ;
  wire [0:0]\cpll_cal_state_reg[4]_0 ;
  wire \cpll_cal_state_reg[5]_0 ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire cpllpd_int_i_1__0_n_0;
  wire cpllreset_int_i_1__0_n_0;
  wire [4:1]daddr0_in;
  wire \daddr[5]_i_1__4_n_0 ;
  wire \daddr[5]_i_2__0_n_0 ;
  wire \daddr[6]_i_1__4_n_0 ;
  wire \daddr[6]_i_2__0_n_0 ;
  wire \daddr[7]_i_1__1_n_0 ;
  wire \daddr[7]_i_2__0_n_0 ;
  wire [6:0]\daddr_reg[7]_0 ;
  wire den_reg_0;
  wire \di_msk[0]_i_1__0_n_0 ;
  wire \di_msk[10]_i_1__0_n_0 ;
  wire \di_msk[11]_i_1__0_n_0 ;
  wire \di_msk[12]_i_1__0_n_0 ;
  wire \di_msk[12]_i_2__0_n_0 ;
  wire \di_msk[12]_i_3__0_n_0 ;
  wire \di_msk[13]_i_1__0_n_0 ;
  wire \di_msk[13]_i_2__0_n_0 ;
  wire \di_msk[14]_i_1__0_n_0 ;
  wire \di_msk[14]_i_2__0_n_0 ;
  wire \di_msk[15]_i_1__0_n_0 ;
  wire \di_msk[15]_i_2__0_n_0 ;
  wire \di_msk[15]_i_4__0_n_0 ;
  wire \di_msk[1]_i_1__0_n_0 ;
  wire \di_msk[1]_i_2__0_n_0 ;
  wire \di_msk[2]_i_1__0_n_0 ;
  wire \di_msk[3]_i_1__0_n_0 ;
  wire \di_msk[4]_i_1__0_n_0 ;
  wire \di_msk[5]_i_1__0_n_0 ;
  wire \di_msk[5]_i_2__0_n_0 ;
  wire \di_msk[6]_i_1__0_n_0 ;
  wire \di_msk[6]_i_2__0_n_0 ;
  wire \di_msk[7]_i_1__0_n_0 ;
  wire \di_msk[8]_i_1__0_n_0 ;
  wire \di_msk[9]_i_1__0_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [15:0]\di_reg[15]_0 ;
  wire \drp_state[0]_i_1__2_n_0 ;
  wire \drp_state[1]_i_1__1_n_0 ;
  wire \drp_state[2]_i_1__1_n_0 ;
  wire \drp_state[3]_i_1__0_n_0 ;
  wire \drp_state[4]_i_1__1_n_0 ;
  wire \drp_state[5]_i_1__1_n_0 ;
  wire \drp_state[6]_i_1__2_n_0 ;
  wire [4:0]\drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[3] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpwe_in;
  wire dwe_reg_0;
  wire freq_counter_rst_reg_0;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i__carry__0_i_3__1_n_7;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_5__4_n_0;
  wire i__carry_i_17__1_n_0;
  wire i__carry_i_17__1_n_1;
  wire i__carry_i_17__1_n_2;
  wire i__carry_i_17__1_n_3;
  wire i__carry_i_17__1_n_4;
  wire i__carry_i_17__1_n_5;
  wire i__carry_i_17__1_n_6;
  wire i__carry_i_17__1_n_7;
  wire i__carry_i_18__1_n_0;
  wire i__carry_i_18__1_n_1;
  wire i__carry_i_18__1_n_2;
  wire i__carry_i_18__1_n_3;
  wire i__carry_i_18__1_n_4;
  wire i__carry_i_18__1_n_5;
  wire i__carry_i_18__1_n_6;
  wire i__carry_i_18__1_n_7;
  wire i__carry_i_19__4_n_0;
  wire i__carry_i_20__4_n_0;
  wire i__carry_i_21__4_n_0;
  wire i__carry_i_22__4_n_0;
  wire i__carry_i_23__4_n_0;
  wire i__carry_i_24__4_n_0;
  wire i__carry_i_25__4_n_0;
  wire i__carry_i_26__4_n_0;
  wire i__carry_i_27__4_n_0;
  wire i__carry_i_28__4_n_0;
  wire i__carry_i_29__4_n_0;
  wire i__carry_i_30__4_n_0;
  wire i__carry_i_31__4_n_0;
  wire i__carry_i_32__4_n_0;
  wire i__carry_i_33__4_n_0;
  wire i__carry_i_34__4_n_0;
  wire i_in_out_reg;
  wire [1:0]i_in_out_reg_0;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire mask_user_in_reg_0;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in_0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_18_in;
  wire p_1_in2_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in8_in;
  wire p_3_in;
  wire p_3_in9_in;
  wire progclk_sel_store;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire progdiv_cfg_store;
  wire \progdiv_cfg_store[15]_i_1__0_n_0 ;
  wire [15:0]\progdiv_cfg_store_reg[15]_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd_reg_0;
  wire rd_reg_1;
  wire \repeat_ctr[0]_i_1__0_n_0 ;
  wire \repeat_ctr[1]_i_1__0_n_0 ;
  wire \repeat_ctr[2]_i_1__0_n_0 ;
  wire \repeat_ctr[3]_i_2__0_n_0 ;
  wire \repeat_ctr[3]_i_3__0_n_0 ;
  wire \repeat_ctr_reg[3]_0 ;
  wire status_store_reg_0;
  wire status_store_reg_1;
  wire [0:0]txoutclk_out;
  wire txoutclkmon;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2]_0 ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_4;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_4;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_4;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1__0_n_0 ;
  wire \wait_ctr[10]_i_1__0_n_0 ;
  wire \wait_ctr[11]_i_1__0_n_0 ;
  wire \wait_ctr[12]_i_1__0_n_0 ;
  wire \wait_ctr[13]_i_1__0_n_0 ;
  wire \wait_ctr[14]_i_1__0_n_0 ;
  wire \wait_ctr[15]_i_1__0_n_0 ;
  wire \wait_ctr[16]_i_1__0_n_0 ;
  wire \wait_ctr[17]_i_1__0_n_0 ;
  wire \wait_ctr[18]_i_1__0_n_0 ;
  wire \wait_ctr[19]_i_1__0_n_0 ;
  wire \wait_ctr[1]_i_1__0_n_0 ;
  wire \wait_ctr[20]_i_1__0_n_0 ;
  wire \wait_ctr[21]_i_1__0_n_0 ;
  wire \wait_ctr[22]_i_1__0_n_0 ;
  wire \wait_ctr[23]_i_1__0_n_0 ;
  wire \wait_ctr[24]_i_10__0_n_0 ;
  wire \wait_ctr[24]_i_11__0_n_0 ;
  wire \wait_ctr[24]_i_12__0_n_0 ;
  wire \wait_ctr[24]_i_13__0_n_0 ;
  wire \wait_ctr[24]_i_1__0_n_0 ;
  wire \wait_ctr[24]_i_2__0_n_0 ;
  wire \wait_ctr[24]_i_3__0_n_0 ;
  wire \wait_ctr[24]_i_6__0_n_0 ;
  wire \wait_ctr[24]_i_7__0_n_0 ;
  wire \wait_ctr[24]_i_8__0_n_0 ;
  wire \wait_ctr[24]_i_9__0_n_0 ;
  wire \wait_ctr[2]_i_1__0_n_0 ;
  wire \wait_ctr[3]_i_1__0_n_0 ;
  wire \wait_ctr[4]_i_1__0_n_0 ;
  wire \wait_ctr[5]_i_1__0_n_0 ;
  wire \wait_ctr[6]_i_1__0_n_0 ;
  wire \wait_ctr[7]_i_1__0_n_0 ;
  wire \wait_ctr[8]_i_1__0_n_0 ;
  wire \wait_ctr[9]_i_1__0_n_0 ;
  wire \wait_ctr_reg[11]_0 ;
  wire \wait_ctr_reg[16]_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_reg_0;
  wire \x0e1_store[14]_i_1__0_n_0 ;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED;
  wire [7:2]NLW_cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__1_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__1_O_UNCONNECTED;
  wire [7:7]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(cal_on_tx_cplllock_out),
        .R(1'b0));
  FDRE USER_TXPRGDIVRESETDONE_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(USER_TXPRGDIVRESETDONE_OUT_reg_0),
        .Q(txprgdivresetdone_out),
        .R(1'b0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_71 U_TXOUTCLK_FREQ_COUNTER
       (.AR(AS),
        .CO(cpll_cal_state2),
        .D({cpll_cal_state7_out[21],cpll_cal_state7_out[13]}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .Q({p_2_in8_in,p_11_in,p_18_in,Q[5],Q[0]}),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}),
        .cal_fail_store_reg(cal_on_tx_debug_out[3:0]),
        .cal_fail_store_reg_0(cal_fail_store_i_4__0_n_0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .cpll_cal_state30_out(cpll_cal_state30_out),
        .cpll_cal_state31_out(cpll_cal_state31_out),
        .\cpll_cal_state_reg[13] (\wait_ctr_reg[11]_0 ),
        .\cpll_cal_state_reg[21] (\drp_state_reg[6]_0 [4]),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}),
        .\freq_cnt_o_reg[15]_1 ({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .\freq_cnt_o_reg[17]_0 (U_TXOUTCLK_FREQ_COUNTER_n_22),
        .\freq_cnt_o_reg[17]_1 (U_TXOUTCLK_FREQ_COUNTER_n_23),
        .\freq_cnt_o_reg[17]_2 (U_TXOUTCLK_FREQ_COUNTER_n_40),
        .\freq_cnt_o_reg[17]_3 (U_TXOUTCLK_FREQ_COUNTER_n_41),
        .\repeat_ctr_reg[3] (\repeat_ctr_reg[3]_0 ),
        .\repeat_ctr_reg[3]_0 (\cpll_cal_state_reg[4]_0 ),
        .\repeat_ctr_reg[3]_1 (\repeat_ctr[3]_i_3__0_n_0 ),
        .\repeat_ctr_reg[3]_2 (cpll_cal_state26_in),
        .rst_in_out_reg(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .txoutclkmon(txoutclkmon));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_i[0]_i_1__0 
       (.I0(drpaddr_in[0]),
        .I1(\DRPADDR_reg[4] ),
        .O(\DRPADDR_reg[0] ));
  LUT6 #(
    .INIT(64'hFFBFFFFEFFFFFFFF)) 
    \addr_i[2]_i_3__0 
       (.I0(\addr_i[2]_i_4__0_n_0 ),
        .I1(drpaddr_in[3]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\addr_i_reg[0] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \addr_i[2]_i_4__0 
       (.I0(Q[12]),
        .I1(Q[0]),
        .I2(drpwe_in),
        .O(\addr_i[2]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[3]_i_1__0 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[7]_i_2__0_n_0 ),
        .O(\DRPADDR_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[5]_i_1__0 
       (.I0(drpaddr_in[4]),
        .I1(\addr_i[7]_i_2__0_n_0 ),
        .O(\DRPADDR_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \addr_i[7]_i_1__0 
       (.I0(\addr_i[7]_i_2__0_n_0 ),
        .I1(drpaddr_in[5]),
        .I2(\addr_i_reg[7] ),
        .O(\DRPADDR_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \addr_i[7]_i_2__0 
       (.I0(\addr_i_reg[0] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .I5(\addr_i[2]_i_4__0_n_0 ),
        .O(\addr_i[7]_i_2__0_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_72 bit_synchronizer_cplllock_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[11],Q[0]}),
        .USER_CPLLLOCK_OUT_reg(\cpll_cal_state_reg[4]_0 ),
        .USER_CPLLLOCK_OUT_reg_0(i_in_out_reg_0[0]),
        .\cpll_cal_state_reg[0] (bit_synchronizer_cplllock_inst_n_1),
        .drpclk_in(drpclk_in),
        .i_in_out_reg_0(i_in_out_reg_0[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_73 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[0]),
        .txoutclksel_int(txoutclksel_int));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_74 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_75 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[2]),
        .txoutclksel_int(txoutclksel_int));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_76 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state7_out[31:29],cpll_cal_state7_out[20:19]}),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q({Q[12:11],\cpll_cal_state_reg_n_0_[29] ,Q[10],p_11_in,p_12_in,Q[8],Q[6]}),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state_reg[14] (\cpll_cal_state_reg[14]_0 ),
        .\cpll_cal_state_reg[29] (\wait_ctr_reg[11]_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(\cpll_cal_state[17]_i_2__0_n_0 ),
        .i_in_out_reg_0(i_in_out_reg));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_77 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .in0(in0),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (i_in_out_reg_0[0]),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg(bit_synchronizer_txprogdivreset_inst_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_txoutclkmon_inst
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    cal_fail_store_i_4__0
       (.I0(cal_on_tx_debug_out[1]),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[2]),
        .O(cal_fail_store_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cal_fail_store_reg_0),
        .Q(cal_fail_store__0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_n_0,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,cpll_cal_state2_carry_n_4,cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry__0
       (.CI(cpll_cal_state2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED[7:1],cpll_cal_state2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23}),
        .O(NLW_cpll_cal_state2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry__0_i_3__0
       (.CI(cpll_cal_state2_carry_i_17__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED[7:1],cpll_cal_state2_carry__0_i_3__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED[7:2],cpll_cal_state31_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpll_cal_state2_carry__0_i_4__0_n_0,cpll_cal_state2_carry__0_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_4__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(cpll_cal_state2_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_5__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(cpll_cal_state2_carry__0_i_5__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_17__0
       (.CI(cpll_cal_state2_carry_i_18__0_n_0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_17__0_n_0,cpll_cal_state2_carry_i_17__0_n_1,cpll_cal_state2_carry_i_17__0_n_2,cpll_cal_state2_carry_i_17__0_n_3,cpll_cal_state2_carry_i_17__0_n_4,cpll_cal_state2_carry_i_17__0_n_5,cpll_cal_state2_carry_i_17__0_n_6,cpll_cal_state2_carry_i_17__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state31_out[15:8]),
        .S({cpll_cal_state2_carry_i_19__0_n_0,cpll_cal_state2_carry_i_20__0_n_0,cpll_cal_state2_carry_i_21__0_n_0,cpll_cal_state2_carry_i_22__0_n_0,cpll_cal_state2_carry_i_23__0_n_0,cpll_cal_state2_carry_i_24__0_n_0,cpll_cal_state2_carry_i_25__0_n_0,cpll_cal_state2_carry_i_26__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_18__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_18__0_n_0,cpll_cal_state2_carry_i_18__0_n_1,cpll_cal_state2_carry_i_18__0_n_2,cpll_cal_state2_carry_i_18__0_n_3,cpll_cal_state2_carry_i_18__0_n_4,cpll_cal_state2_carry_i_18__0_n_5,cpll_cal_state2_carry_i_18__0_n_6,cpll_cal_state2_carry_i_18__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state31_out[7:0]),
        .S({cpll_cal_state2_carry_i_27__0_n_0,cpll_cal_state2_carry_i_28__0_n_0,cpll_cal_state2_carry_i_29__0_n_0,cpll_cal_state2_carry_i_30__0_n_0,cpll_cal_state2_carry_i_31__0_n_0,cpll_cal_state2_carry_i_32__0_n_0,cpll_cal_state2_carry_i_33__0_n_0,cpll_cal_state2_carry_i_34__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_19__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(cpll_cal_state2_carry_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_20__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(cpll_cal_state2_carry_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_21__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(cpll_cal_state2_carry_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_22__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(cpll_cal_state2_carry_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_23__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(cpll_cal_state2_carry_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_24__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(cpll_cal_state2_carry_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_25__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(cpll_cal_state2_carry_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_26__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(cpll_cal_state2_carry_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_27__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(cpll_cal_state2_carry_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_28__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(cpll_cal_state2_carry_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_29__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(cpll_cal_state2_carry_i_29__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_30__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(cpll_cal_state2_carry_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_31__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(cpll_cal_state2_carry_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_32__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(cpll_cal_state2_carry_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_33__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(cpll_cal_state2_carry_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_34__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(cpll_cal_state2_carry_i_34__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\cpll_cal_state2_inferred__0/i__carry_n_4 ,\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_41}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_40}));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[12]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .O(cpll_cal_state7_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \cpll_cal_state[14]_i_1__0 
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2__0_n_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(p_18_in),
        .O(cpll_cal_state7_out[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \cpll_cal_state[15]_i_1__0 
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2__0_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \cpll_cal_state[16]_i_1__0 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__0_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \cpll_cal_state[17]_i_1__0 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__0_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[17]));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \cpll_cal_state[17]_i_2__0 
       (.I0(\cpll_cal_state[17]_i_3__0_n_0 ),
        .I1(\cpll_cal_state[17]_i_4__0_n_0 ),
        .I2(\cpll_cal_state[17]_i_5__0_n_0 ),
        .I3(\cpll_cal_state[17]_i_6__0_n_0 ),
        .I4(\cpll_cal_state[17]_i_7__0_n_0 ),
        .O(\cpll_cal_state[17]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpll_cal_state[17]_i_3__0 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .I1(\wait_ctr_reg_n_0_[16] ),
        .I2(\wait_ctr_reg_n_0_[15] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .I4(\wait_ctr_reg_n_0_[13] ),
        .O(\cpll_cal_state[17]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[17]_i_4__0 
       (.I0(\wait_ctr_reg_n_0_[23] ),
        .I1(\wait_ctr_reg_n_0_[24] ),
        .I2(\wait_ctr_reg_n_0_[21] ),
        .I3(\wait_ctr_reg_n_0_[22] ),
        .O(\cpll_cal_state[17]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[17]_i_5__0 
       (.I0(\wait_ctr_reg_n_0_[19] ),
        .I1(\wait_ctr_reg_n_0_[20] ),
        .I2(\wait_ctr_reg_n_0_[17] ),
        .I3(\wait_ctr_reg_n_0_[18] ),
        .O(\cpll_cal_state[17]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \cpll_cal_state[17]_i_6__0 
       (.I0(\wait_ctr_reg_n_0_[10] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .I2(\wait_ctr_reg_n_0_[5] ),
        .I3(\wait_ctr_reg_n_0_[6] ),
        .O(\cpll_cal_state[17]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[17]_i_7__0 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[17]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[18]_i_1__0 
       (.I0(\wait_ctr_reg[11]_0 ),
        .I1(Q[8]),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cpll_cal_state[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(cpll_cal_state7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[27]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_3_in),
        .O(cpll_cal_state7_out[27]));
  LUT3 #(
    .INIT(8'hEA)) 
    \cpll_cal_state[28]_i_1__0 
       (.I0(Q[9]),
        .I1(\wait_ctr_reg[11]_0 ),
        .I2(Q[10]),
        .O(cpll_cal_state7_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[2]_i_1__0 
       (.I0(Q[1]),
        .I1(\drp_state_reg[6]_0 [4]),
        .O(cpll_cal_state7_out[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[3]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_1_in2_in),
        .I2(status_store_reg_0),
        .I3(p_29_in),
        .O(cpll_cal_state7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[5]_i_1__0 
       (.I0(p_29_in),
        .I1(status_store_reg_0),
        .I2(Q[2]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in7_in),
        .O(cpll_cal_state7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[6]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[2]),
        .O(cpll_cal_state7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[7]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[3]),
        .I2(status_store_reg_0),
        .I3(p_25_in),
        .O(cpll_cal_state7_out[7]));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[9]_i_1__0 
       (.I0(p_25_in),
        .I1(status_store_reg_0),
        .I2(Q[4]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in3_in),
        .O(cpll_cal_state7_out[9]));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[4]),
        .Q(p_0_in0_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_0_in0_in),
        .Q(p_0_in_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[12]),
        .Q(Q[5]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[13]),
        .Q(p_18_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[14]),
        .Q(Q[6]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[15]),
        .Q(Q[7]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[16]),
        .Q(p_15_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[17]),
        .Q(p_14_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[18]),
        .Q(Q[8]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[19]),
        .Q(p_12_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[1]),
        .Q(Q[1]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[20]),
        .Q(p_11_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[21]),
        .Q(p_2_in8_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in8_in),
        .Q(\cpll_cal_state_reg[22]_0 ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(\cpll_cal_state_reg[22]_0 ),
        .Q(p_2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in),
        .Q(p_2_in1_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in1_in),
        .Q(p_3_in9_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_3_in9_in),
        .Q(p_3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[27]),
        .Q(Q[9]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[28]),
        .Q(Q[10]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[2]),
        .Q(p_29_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[30]),
        .Q(Q[11]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[31]),
        .Q(Q[12]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[3]),
        .Q(p_1_in2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_1_in2_in),
        .Q(p_0_in7_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[5]),
        .Q(Q[2]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[6]),
        .Q(p_25_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[7]),
        .Q(Q[3]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[3]),
        .Q(p_0_in3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[9]),
        .Q(Q[4]),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    cpllpd_int_i_1__0
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2__0_n_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(p_18_in),
        .I4(cal_on_tx_cpllpd_out),
        .O(cpllpd_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllpd_int_i_1__0_n_0),
        .Q(cal_on_tx_cpllpd_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    cpllreset_int_i_1__0
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__0_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .I4(cal_on_tx_cpllreset_out),
        .O(cpllreset_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1__0_n_0),
        .Q(cal_on_tx_cpllreset_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[1]_i_1__1 
       (.I0(daddr0_in[3]),
        .I1(p_1_in2_in),
        .I2(p_2_in1_in),
        .I3(p_0_in0_in),
        .I4(\daddr[5]_i_2__0_n_0 ),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1__1 
       (.I0(daddr0_in[3]),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(p_0_in3_in),
        .I4(p_3_in),
        .O(daddr0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1__1 
       (.I0(Q[4]),
        .I1(p_2_in8_in),
        .I2(p_3_in9_in),
        .I3(Q[1]),
        .I4(p_0_in7_in),
        .I5(Q[0]),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h8888888A)) 
    \daddr[4]_i_1__1 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2__0_n_0 ),
        .I2(p_1_in2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h5555000155555555)) 
    \daddr[5]_i_1__4 
       (.I0(Q[0]),
        .I1(p_0_in0_in),
        .I2(p_2_in1_in),
        .I3(p_1_in2_in),
        .I4(\daddr[5]_i_2__0_n_0 ),
        .I5(\daddr[6]_i_2__0_n_0 ),
        .O(\daddr[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \daddr[5]_i_2__0 
       (.I0(p_3_in),
        .I1(p_0_in3_in),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[2]),
        .O(\daddr[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__4 
       (.I0(Q[0]),
        .I1(p_3_in),
        .I2(p_0_in3_in),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[2]),
        .I5(\daddr[6]_i_2__0_n_0 ),
        .O(\daddr[6]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(Q[1]),
        .I2(p_3_in9_in),
        .I3(p_2_in8_in),
        .I4(Q[4]),
        .O(\daddr[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \daddr[7]_i_1__1 
       (.I0(daddr0_in[1]),
        .I1(p_0_in_0),
        .I2(p_2_in),
        .I3(Q[3]),
        .O(\daddr[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(p_2_in8_in),
        .I3(p_3_in9_in),
        .I4(Q[1]),
        .I5(p_0_in7_in),
        .O(\daddr[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[1]),
        .Q(\daddr_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[2]),
        .Q(\daddr_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[3]),
        .Q(\daddr_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[4]),
        .Q(\daddr_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(\daddr[5]_i_1__4_n_0 ),
        .Q(\daddr_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(\daddr[6]_i_1__4_n_0 ),
        .Q(\daddr_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(\daddr[7]_i_2__0_n_0 ),
        .Q(\daddr_reg[7]_0 [6]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(den_reg_0),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[0]_i_1__0 
       (.I0(\di_msk[12]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[0] ),
        .I2(\progdiv_cfg_store_reg_n_0_[0] ),
        .I3(\di_msk[12]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \di_msk[10]_i_1__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[10] ),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\progclk_sel_store_reg_n_0_[10] ),
        .O(\di_msk[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    \di_msk[11]_i_1__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[11] ),
        .I3(\progclk_sel_store_reg_n_0_[11] ),
        .I4(\di_msk[12]_i_2__0_n_0 ),
        .I5(p_0_in0_in),
        .O(\di_msk[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[12]_i_1__0 
       (.I0(\di_msk[12]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(\di_msk[12]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[12] ),
        .O(\di_msk[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .O(\di_msk[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_3__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .O(\di_msk[12]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[13]_i_1__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(\di_msk[13]_i_2__0_n_0 ),
        .O(\di_msk[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[13]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[13] ),
        .I5(p_0_in_0),
        .O(\di_msk[13]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[14]_i_1__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[14] ),
        .I3(\di_msk[14]_i_2__0_n_0 ),
        .O(\di_msk[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[14]_i_2__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[14] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[14] ),
        .I5(p_0_in_0),
        .O(\di_msk[14]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \di_msk[15]_i_1__0 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\cpll_cal_state_reg[10]_0 ),
        .I2(Q[0]),
        .O(\di_msk[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \di_msk[15]_i_2__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[15] ),
        .I3(p_0_in7_in),
        .I4(p_0_in_0),
        .O(\di_msk[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \di_msk[15]_i_3__0 
       (.I0(p_0_in0_in),
        .I1(p_3_in9_in),
        .I2(p_0_in3_in),
        .I3(p_3_in),
        .I4(\di_msk[12]_i_2__0_n_0 ),
        .I5(\di_msk[15]_i_4__0_n_0 ),
        .O(\cpll_cal_state_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \di_msk[15]_i_4__0 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .O(\di_msk[15]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[1]_i_1__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(\di_msk[1]_i_2__0_n_0 ),
        .O(\di_msk[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[1]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[1] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[1] ),
        .I5(p_0_in_0),
        .O(\di_msk[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[2]_i_1__0 
       (.I0(\di_msk[12]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[2] ),
        .I2(\progdiv_cfg_store_reg_n_0_[2] ),
        .I3(\di_msk[12]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[2] ),
        .O(\di_msk[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[3]_i_1__0 
       (.I0(\di_msk[12]_i_3__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[3] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[3] ),
        .I4(\progclk_sel_store_reg_n_0_[3] ),
        .I5(\di_msk[12]_i_2__0_n_0 ),
        .O(\di_msk[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[4]_i_1__0 
       (.I0(\di_msk[12]_i_3__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[4] ),
        .I2(\progclk_sel_store_reg_n_0_[4] ),
        .I3(\di_msk[12]_i_2__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[5]_i_1__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[5] ),
        .I3(\di_msk[5]_i_2__0_n_0 ),
        .O(\di_msk[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[5]_i_2__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[5] ),
        .I5(p_0_in_0),
        .O(\di_msk[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[6]_i_1__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[6] ),
        .I3(\di_msk[6]_i_2__0_n_0 ),
        .O(\di_msk[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[6]_i_2__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[6] ),
        .I5(p_0_in_0),
        .O(\di_msk[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[7]_i_1__0 
       (.I0(\di_msk[12]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[7] ),
        .I2(\progdiv_cfg_store_reg_n_0_[7] ),
        .I3(\di_msk[12]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[7] ),
        .O(\di_msk[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[8]_i_1__0 
       (.I0(\di_msk[12]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[8] ),
        .I2(\progdiv_cfg_store_reg_n_0_[8] ),
        .I3(\di_msk[12]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[9]_i_1__0 
       (.I0(\di_msk[12]_i_3__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[9] ),
        .I2(\progclk_sel_store_reg_n_0_[9] ),
        .I3(\di_msk[12]_i_2__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_1__0_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[0]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[10]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[11]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[12]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[13]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[14]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[15]_i_2__0_n_0 ),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[1]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[2]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[3]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[4]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[5]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[6]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[7]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[8]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[9]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\di_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\di_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\di_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\di_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\di_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\di_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\di_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\di_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\di_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\di_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\di_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\di_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\di_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\di_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\di_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\di_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \drp_state[0]_i_1__2 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1__1 
       (.I0(rd_reg_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[2]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [0]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drp_state[3]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [1]),
        .I1(cal_on_tx_drdy),
        .I2(rd_reg_0),
        .O(\drp_state[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \drp_state[4]_i_1__1 
       (.I0(\drp_state_reg_n_0_[3] ),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[5]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [2]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [3]),
        .O(\drp_state[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \drp_state[6]_i_1__2 
       (.I0(cal_on_tx_drdy),
        .I1(\drp_state_reg[6]_0 [3]),
        .I2(rd_reg_0),
        .I3(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[6]_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state[0]_i_1__2_n_0 ),
        .PRE(\cpll_cal_state_reg[4]_0 ),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[1]_i_1__1_n_0 ),
        .Q(\drp_state_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[2]_i_1__1_n_0 ),
        .Q(\drp_state_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[3]_i_1__0_n_0 ),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[4]_i_1__1_n_0 ),
        .Q(\drp_state_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[5]_i_1__1_n_0 ),
        .Q(\drp_state_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[6]_i_1__2_n_0 ),
        .Q(\drp_state_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(dwe_reg_0),
        .Q(cal_on_tx_drpwe_out));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(freq_counter_rst_reg_0),
        .Q(AS),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__1
       (.CI(i__carry_i_17__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__1_CO_UNCONNECTED[7:1],i__carry__0_i_3__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__1_O_UNCONNECTED[7:2],cpll_cal_state30_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__2_n_0,i__carry__0_i_5__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__1
       (.CI(i__carry_i_18__1_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__1_n_0,i__carry_i_17__1_n_1,i__carry_i_17__1_n_2,i__carry_i_17__1_n_3,i__carry_i_17__1_n_4,i__carry_i_17__1_n_5,i__carry_i_17__1_n_6,i__carry_i_17__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state30_out[15:8]),
        .S({i__carry_i_19__4_n_0,i__carry_i_20__4_n_0,i__carry_i_21__4_n_0,i__carry_i_22__4_n_0,i__carry_i_23__4_n_0,i__carry_i_24__4_n_0,i__carry_i_25__4_n_0,i__carry_i_26__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__1_n_0,i__carry_i_18__1_n_1,i__carry_i_18__1_n_2,i__carry_i_18__1_n_3,i__carry_i_18__1_n_4,i__carry_i_18__1_n_5,i__carry_i_18__1_n_6,i__carry_i_18__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state30_out[7:0]),
        .S({i__carry_i_27__4_n_0,i__carry_i_28__4_n_0,i__carry_i_29__4_n_0,i__carry_i_30__4_n_0,i__carry_i_31__4_n_0,i__carry_i_32__4_n_0,i__carry_i_33__4_n_0,i__carry_i_34__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(mask_user_in_reg_0),
        .Q(i_in_out_reg_0[0]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progclk_sel_store[14]_i_1__0 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(progclk_sel_store));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progdiv_cfg_store[14]_i_1__0 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[3]),
        .O(progdiv_cfg_store));
  LUT6 #(
    .INIT(64'hFFFFEFFF30302000)) 
    \progdiv_cfg_store[15]_i_1__0 
       (.I0(\progdiv_cfg_store_reg[15]_0 [15]),
        .I1(\cpll_cal_state_reg[4]_0 ),
        .I2(\drp_state_reg[6]_0 [4]),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[3]),
        .I5(\progdiv_cfg_store_reg_n_0_[15] ),
        .O(\progdiv_cfg_store[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(\cpll_cal_state_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rd_reg_1),
        .Q(rd_reg_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[0]_i_1__0 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \repeat_ctr[1]_i_1__0 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \repeat_ctr[2]_i_1__0 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[1]),
        .I3(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \repeat_ctr[3]_i_2__0 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[3]),
        .I2(cal_on_tx_debug_out[2]),
        .I3(cal_on_tx_debug_out[0]),
        .I4(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_3__0 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_3__0_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[0]_i_1__0_n_0 ),
        .Q(cal_on_tx_debug_out[0]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[1]_i_1__0_n_0 ),
        .Q(cal_on_tx_debug_out[1]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[2]_i_1__0_n_0 ),
        .Q(cal_on_tx_debug_out[2]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[3]_i_2__0_n_0 ),
        .Q(cal_on_tx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(status_store_reg_1),
        .Q(status_store_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int_reg[2]_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txprogdivreset_int_reg_0),
        .Q(txprogdivreset_int),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,wait_ctr0_carry_n_4,wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,wait_ctr0_carry__0_n_4,wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,wait_ctr0_carry__1_n_4,wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \wait_ctr[0]_i_1__0 
       (.I0(\wait_ctr[24]_i_6__0_n_0 ),
        .I1(\wait_ctr[24]_i_8__0_n_0 ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .O(\wait_ctr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[10]_i_1__0 
       (.I0(wait_ctr0_carry__0_n_14),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[11]_i_1__0 
       (.I0(wait_ctr0_carry__0_n_13),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[12]_i_1__0 
       (.I0(wait_ctr0_carry__0_n_12),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[13]_i_1__0 
       (.I0(wait_ctr0_carry__0_n_11),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[14]_i_1__0 
       (.I0(wait_ctr0_carry__0_n_10),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[15]_i_1__0 
       (.I0(wait_ctr0_carry__0_n_9),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[16]_i_1__0 
       (.I0(wait_ctr0_carry__0_n_8),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[17]_i_1__0 
       (.I0(wait_ctr0_carry__1_n_15),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[18]_i_1__0 
       (.I0(wait_ctr0_carry__1_n_14),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[19]_i_1__0 
       (.I0(wait_ctr0_carry__1_n_13),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[1]_i_1__0 
       (.I0(wait_ctr0_carry_n_15),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[20]_i_1__0 
       (.I0(wait_ctr0_carry__1_n_12),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[21]_i_1__0 
       (.I0(wait_ctr0_carry__1_n_11),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[22]_i_1__0 
       (.I0(wait_ctr0_carry__1_n_10),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[23]_i_1__0 
       (.I0(wait_ctr0_carry__1_n_9),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \wait_ctr[24]_i_10__0 
       (.I0(\wait_ctr_reg_n_0_[13] ),
        .I1(\wait_ctr_reg_n_0_[14] ),
        .I2(\wait_ctr_reg_n_0_[10] ),
        .I3(\wait_ctr_reg_n_0_[11] ),
        .I4(\wait_ctr_reg_n_0_[12] ),
        .I5(\wait_ctr[24]_i_12__0_n_0 ),
        .O(\wait_ctr[24]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wait_ctr[24]_i_11__0 
       (.I0(\cpll_cal_state[17]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg_n_0_[23] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[21] ),
        .I4(\wait_ctr_reg_n_0_[22] ),
        .I5(\cpll_cal_state[17]_i_3__0_n_0 ),
        .O(\wait_ctr[24]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_ctr[24]_i_12__0 
       (.I0(\wait_ctr_reg_n_0_[7] ),
        .I1(\wait_ctr_reg_n_0_[8] ),
        .I2(\wait_ctr_reg_n_0_[6] ),
        .I3(\wait_ctr_reg_n_0_[9] ),
        .O(\wait_ctr[24]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \wait_ctr[24]_i_13__0 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[3] ),
        .I4(\wait_ctr_reg_n_0_[4] ),
        .O(\wait_ctr[24]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222A)) 
    \wait_ctr[24]_i_1__0 
       (.I0(\wait_ctr[24]_i_2__0_n_0 ),
        .I1(\wait_ctr_reg[16]_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(Q[7]),
        .I4(p_14_in),
        .I5(\wait_ctr[24]_i_6__0_n_0 ),
        .O(\wait_ctr[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \wait_ctr[24]_i_2__0 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\wait_ctr[24]_i_7__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[24]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[24]_i_3__0 
       (.I0(wait_ctr0_carry__1_n_8),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[24]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h1011)) 
    \wait_ctr[24]_i_4__0 
       (.I0(\wait_ctr[24]_i_9__0_n_0 ),
        .I1(\wait_ctr_reg_n_0_[16] ),
        .I2(\wait_ctr[24]_i_10__0_n_0 ),
        .I3(\wait_ctr_reg_n_0_[15] ),
        .O(\wait_ctr_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wait_ctr[24]_i_5__0 
       (.I0(\wait_ctr[24]_i_11__0_n_0 ),
        .I1(\wait_ctr[24]_i_12__0_n_0 ),
        .I2(\wait_ctr_reg_n_0_[11] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[5] ),
        .I5(\wait_ctr[24]_i_13__0_n_0 ),
        .O(\wait_ctr_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \wait_ctr[24]_i_6__0 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2__0_n_0 ),
        .I2(Q[6]),
        .O(\wait_ctr[24]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \wait_ctr[24]_i_7__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(p_15_in),
        .O(\wait_ctr[24]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wait_ctr[24]_i_8__0 
       (.I0(p_14_in),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(p_18_in),
        .O(\wait_ctr[24]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_ctr[24]_i_9__0 
       (.I0(\wait_ctr_reg_n_0_[22] ),
        .I1(\wait_ctr_reg_n_0_[21] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[23] ),
        .I4(\cpll_cal_state[17]_i_5__0_n_0 ),
        .O(\wait_ctr[24]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[2]_i_1__0 
       (.I0(wait_ctr0_carry_n_14),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[3]_i_1__0 
       (.I0(wait_ctr0_carry_n_13),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[4]_i_1__0 
       (.I0(wait_ctr0_carry_n_12),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[5]_i_1__0 
       (.I0(wait_ctr0_carry_n_11),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[6]_i_1__0 
       (.I0(wait_ctr0_carry_n_10),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[7]_i_1__0 
       (.I0(wait_ctr0_carry_n_9),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[8]_i_1__0 
       (.I0(wait_ctr0_carry_n_8),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[9]_i_1__0 
       (.I0(wait_ctr0_carry__0_n_15),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(\wait_ctr[24]_i_8__0_n_0 ),
        .O(\wait_ctr[9]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[0]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[10]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[11]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[12]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[13]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[14]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[15]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[16]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[17]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[18]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[19]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[1]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[20]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[21]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[22]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[23]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[24]_i_3__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[2]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[3]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[4]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[5]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[6]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[7]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[8]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[9]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(wr_reg_0),
        .Q(wr),
        .R(\cpll_cal_state_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \x0e1_store[14]_i_1__0 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(Q[4]),
        .I2(\drp_state_reg[6]_0 [4]),
        .O(\x0e1_store[14]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_87
   (i_in_out_reg,
    AS,
    i_in_out_reg_0,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    cal_fail_store__0,
    status_store_reg_0,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd_reg_0,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    Q,
    \wait_ctr_reg[16]_0 ,
    \wait_ctr_reg[11]_0 ,
    \cpll_cal_state_reg[10]_0 ,
    \cpll_cal_state_reg[22]_0 ,
    \drp_state_reg[6]_0 ,
    \DRPADDR_reg[0] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[3] ,
    \DRPADDR_reg[5] ,
    \DRPADDR_reg[7] ,
    \repeat_ctr_reg[3]_0 ,
    \cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \cpll_cal_state_reg[5]_0 ,
    \cpll_cal_state_reg[14]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ,
    \daddr_reg[7]_0 ,
    \di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    cal_fail_store_reg_0,
    status_store_reg_1,
    freq_counter_rst_reg_0,
    \cpll_cal_state_reg[4]_0 ,
    mask_user_in_reg_0,
    wr_reg_0,
    rd_reg_1,
    USER_TXPRGDIVRESETDONE_OUT_reg_0,
    txprogdivreset_int_reg_0,
    \txoutclksel_int_reg[2]_0 ,
    den_reg_0,
    dwe_reg_0,
    drpaddr_in,
    \addr_i_reg[7] ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    cal_on_tx_drdy,
    \addr_i_reg[0] ,
    drpwe_in,
    \progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1);
  output i_in_out_reg;
  output [0:0]AS;
  output [1:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output cal_fail_store__0;
  output status_store_reg_0;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd_reg_0;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output [12:0]Q;
  output \wait_ctr_reg[16]_0 ;
  output \wait_ctr_reg[11]_0 ;
  output \cpll_cal_state_reg[10]_0 ;
  output \cpll_cal_state_reg[22]_0 ;
  output [4:0]\drp_state_reg[6]_0 ;
  output \DRPADDR_reg[0] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[3] ;
  output \DRPADDR_reg[5] ;
  output \DRPADDR_reg[7] ;
  output \repeat_ctr_reg[3]_0 ;
  output \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \cpll_cal_state_reg[5]_0 ;
  output \cpll_cal_state_reg[14]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  output [6:0]\daddr_reg[7]_0 ;
  output [15:0]\di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input cal_fail_store_reg_0;
  input status_store_reg_1;
  input freq_counter_rst_reg_0;
  input [0:0]\cpll_cal_state_reg[4]_0 ;
  input mask_user_in_reg_0;
  input wr_reg_0;
  input rd_reg_1;
  input USER_TXPRGDIVRESETDONE_OUT_reg_0;
  input txprogdivreset_int_reg_0;
  input \txoutclksel_int_reg[2]_0 ;
  input den_reg_0;
  input dwe_reg_0;
  input [5:0]drpaddr_in;
  input \addr_i_reg[7] ;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input cal_on_tx_drdy;
  input \addr_i_reg[0] ;
  input [0:0]drpwe_in;
  input [15:0]\progdiv_cfg_store_reg[15]_0 ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DRPADDR_reg[0] ;
  wire \DRPADDR_reg[3] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[5] ;
  wire \DRPADDR_reg[7] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [12:0]Q;
  wire USER_TXPRGDIVRESETDONE_OUT_reg_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_1;
  wire U_TXOUTCLK_FREQ_COUNTER_n_10;
  wire U_TXOUTCLK_FREQ_COUNTER_n_11;
  wire U_TXOUTCLK_FREQ_COUNTER_n_12;
  wire U_TXOUTCLK_FREQ_COUNTER_n_13;
  wire U_TXOUTCLK_FREQ_COUNTER_n_14;
  wire U_TXOUTCLK_FREQ_COUNTER_n_15;
  wire U_TXOUTCLK_FREQ_COUNTER_n_16;
  wire U_TXOUTCLK_FREQ_COUNTER_n_17;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_20;
  wire U_TXOUTCLK_FREQ_COUNTER_n_21;
  wire U_TXOUTCLK_FREQ_COUNTER_n_22;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_6;
  wire U_TXOUTCLK_FREQ_COUNTER_n_7;
  wire U_TXOUTCLK_FREQ_COUNTER_n_8;
  wire U_TXOUTCLK_FREQ_COUNTER_n_9;
  wire \addr_i[2]_i_4_n_0 ;
  wire \addr_i[7]_i_2_n_0 ;
  wire \addr_i_reg[0] ;
  wire \addr_i_reg[7] ;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store__0;
  wire cal_fail_store_i_4_n_0;
  wire cal_fail_store_reg_0;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [11:0]cal_on_tx_debug_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry__0_i_3_n_7;
  wire cpll_cal_state2_carry__0_i_4_n_0;
  wire cpll_cal_state2_carry__0_i_5_n_0;
  wire cpll_cal_state2_carry_i_17_n_0;
  wire cpll_cal_state2_carry_i_17_n_1;
  wire cpll_cal_state2_carry_i_17_n_2;
  wire cpll_cal_state2_carry_i_17_n_3;
  wire cpll_cal_state2_carry_i_17_n_4;
  wire cpll_cal_state2_carry_i_17_n_5;
  wire cpll_cal_state2_carry_i_17_n_6;
  wire cpll_cal_state2_carry_i_17_n_7;
  wire cpll_cal_state2_carry_i_18_n_0;
  wire cpll_cal_state2_carry_i_18_n_1;
  wire cpll_cal_state2_carry_i_18_n_2;
  wire cpll_cal_state2_carry_i_18_n_3;
  wire cpll_cal_state2_carry_i_18_n_4;
  wire cpll_cal_state2_carry_i_18_n_5;
  wire cpll_cal_state2_carry_i_18_n_6;
  wire cpll_cal_state2_carry_i_18_n_7;
  wire cpll_cal_state2_carry_i_19_n_0;
  wire cpll_cal_state2_carry_i_20_n_0;
  wire cpll_cal_state2_carry_i_21_n_0;
  wire cpll_cal_state2_carry_i_22_n_0;
  wire cpll_cal_state2_carry_i_23_n_0;
  wire cpll_cal_state2_carry_i_24_n_0;
  wire cpll_cal_state2_carry_i_25_n_0;
  wire cpll_cal_state2_carry_i_26_n_0;
  wire cpll_cal_state2_carry_i_27_n_0;
  wire cpll_cal_state2_carry_i_28_n_0;
  wire cpll_cal_state2_carry_i_29_n_0;
  wire cpll_cal_state2_carry_i_30_n_0;
  wire cpll_cal_state2_carry_i_31_n_0;
  wire cpll_cal_state2_carry_i_32_n_0;
  wire cpll_cal_state2_carry_i_33_n_0;
  wire cpll_cal_state2_carry_i_34_n_0;
  wire cpll_cal_state2_carry_n_0;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_4;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire [31:1]cpll_cal_state7_out;
  wire \cpll_cal_state[17]_i_2_n_0 ;
  wire \cpll_cal_state[17]_i_3_n_0 ;
  wire \cpll_cal_state[17]_i_4_n_0 ;
  wire \cpll_cal_state[17]_i_5_n_0 ;
  wire \cpll_cal_state[17]_i_6_n_0 ;
  wire \cpll_cal_state[17]_i_7_n_0 ;
  wire \cpll_cal_state_reg[10]_0 ;
  wire \cpll_cal_state_reg[14]_0 ;
  wire \cpll_cal_state_reg[22]_0 ;
  wire [0:0]\cpll_cal_state_reg[4]_0 ;
  wire \cpll_cal_state_reg[5]_0 ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire cpllpd_int_i_1_n_0;
  wire cpllreset_int_i_1_n_0;
  wire [4:1]daddr0_in;
  wire \daddr[5]_i_1__3_n_0 ;
  wire \daddr[5]_i_2_n_0 ;
  wire \daddr[6]_i_1__3_n_0 ;
  wire \daddr[6]_i_2_n_0 ;
  wire \daddr[7]_i_1_n_0 ;
  wire \daddr[7]_i_2_n_0 ;
  wire [6:0]\daddr_reg[7]_0 ;
  wire den_reg_0;
  wire \di_msk[0]_i_1_n_0 ;
  wire \di_msk[10]_i_1_n_0 ;
  wire \di_msk[11]_i_1_n_0 ;
  wire \di_msk[12]_i_1_n_0 ;
  wire \di_msk[12]_i_2_n_0 ;
  wire \di_msk[12]_i_3_n_0 ;
  wire \di_msk[13]_i_1_n_0 ;
  wire \di_msk[13]_i_2_n_0 ;
  wire \di_msk[14]_i_1_n_0 ;
  wire \di_msk[14]_i_2_n_0 ;
  wire \di_msk[15]_i_1_n_0 ;
  wire \di_msk[15]_i_2_n_0 ;
  wire \di_msk[15]_i_4_n_0 ;
  wire \di_msk[1]_i_1_n_0 ;
  wire \di_msk[1]_i_2_n_0 ;
  wire \di_msk[2]_i_1_n_0 ;
  wire \di_msk[3]_i_1_n_0 ;
  wire \di_msk[4]_i_1_n_0 ;
  wire \di_msk[5]_i_1_n_0 ;
  wire \di_msk[5]_i_2_n_0 ;
  wire \di_msk[6]_i_1_n_0 ;
  wire \di_msk[6]_i_2_n_0 ;
  wire \di_msk[7]_i_1_n_0 ;
  wire \di_msk[8]_i_1_n_0 ;
  wire \di_msk[9]_i_1_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [15:0]\di_reg[15]_0 ;
  wire \drp_state[0]_i_1__0_n_0 ;
  wire \drp_state[1]_i_1_n_0 ;
  wire \drp_state[2]_i_1_n_0 ;
  wire \drp_state[3]_i_1_n_0 ;
  wire \drp_state[4]_i_1_n_0 ;
  wire \drp_state[5]_i_1_n_0 ;
  wire \drp_state[6]_i_1__0_n_0 ;
  wire [4:0]\drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[3] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpwe_in;
  wire dwe_reg_0;
  wire freq_counter_rst_reg_0;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i__carry__0_i_3_n_7;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_5__3_n_0;
  wire i__carry_i_17_n_0;
  wire i__carry_i_17_n_1;
  wire i__carry_i_17_n_2;
  wire i__carry_i_17_n_3;
  wire i__carry_i_17_n_4;
  wire i__carry_i_17_n_5;
  wire i__carry_i_17_n_6;
  wire i__carry_i_17_n_7;
  wire i__carry_i_18_n_0;
  wire i__carry_i_18_n_1;
  wire i__carry_i_18_n_2;
  wire i__carry_i_18_n_3;
  wire i__carry_i_18_n_4;
  wire i__carry_i_18_n_5;
  wire i__carry_i_18_n_6;
  wire i__carry_i_18_n_7;
  wire i__carry_i_19__3_n_0;
  wire i__carry_i_20__3_n_0;
  wire i__carry_i_21__3_n_0;
  wire i__carry_i_22__3_n_0;
  wire i__carry_i_23__3_n_0;
  wire i__carry_i_24__3_n_0;
  wire i__carry_i_25__3_n_0;
  wire i__carry_i_26__3_n_0;
  wire i__carry_i_27__3_n_0;
  wire i__carry_i_28__3_n_0;
  wire i__carry_i_29__3_n_0;
  wire i__carry_i_30__3_n_0;
  wire i__carry_i_31__3_n_0;
  wire i__carry_i_32__3_n_0;
  wire i__carry_i_33__3_n_0;
  wire i__carry_i_34__3_n_0;
  wire i_in_out_reg;
  wire [1:0]i_in_out_reg_0;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire mask_user_in_reg_0;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in_0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_18_in;
  wire p_1_in2_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in8_in;
  wire p_3_in;
  wire p_3_in9_in;
  wire progclk_sel_store;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire progdiv_cfg_store;
  wire \progdiv_cfg_store[15]_i_1_n_0 ;
  wire [15:0]\progdiv_cfg_store_reg[15]_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd_reg_0;
  wire rd_reg_1;
  wire \repeat_ctr[0]_i_1_n_0 ;
  wire \repeat_ctr[1]_i_1_n_0 ;
  wire \repeat_ctr[2]_i_1_n_0 ;
  wire \repeat_ctr[3]_i_2_n_0 ;
  wire \repeat_ctr[3]_i_3_n_0 ;
  wire \repeat_ctr_reg[3]_0 ;
  wire status_store_reg_0;
  wire status_store_reg_1;
  wire [0:0]txoutclk_out;
  wire txoutclkmon;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2]_0 ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_4;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_4;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_4;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1_n_0 ;
  wire \wait_ctr[10]_i_1_n_0 ;
  wire \wait_ctr[11]_i_1_n_0 ;
  wire \wait_ctr[12]_i_1_n_0 ;
  wire \wait_ctr[13]_i_1_n_0 ;
  wire \wait_ctr[14]_i_1_n_0 ;
  wire \wait_ctr[15]_i_1_n_0 ;
  wire \wait_ctr[16]_i_1_n_0 ;
  wire \wait_ctr[17]_i_1_n_0 ;
  wire \wait_ctr[18]_i_1_n_0 ;
  wire \wait_ctr[19]_i_1_n_0 ;
  wire \wait_ctr[1]_i_1_n_0 ;
  wire \wait_ctr[20]_i_1_n_0 ;
  wire \wait_ctr[21]_i_1_n_0 ;
  wire \wait_ctr[22]_i_1_n_0 ;
  wire \wait_ctr[23]_i_1_n_0 ;
  wire \wait_ctr[24]_i_10_n_0 ;
  wire \wait_ctr[24]_i_11_n_0 ;
  wire \wait_ctr[24]_i_12_n_0 ;
  wire \wait_ctr[24]_i_13_n_0 ;
  wire \wait_ctr[24]_i_1_n_0 ;
  wire \wait_ctr[24]_i_2_n_0 ;
  wire \wait_ctr[24]_i_3_n_0 ;
  wire \wait_ctr[24]_i_6_n_0 ;
  wire \wait_ctr[24]_i_7_n_0 ;
  wire \wait_ctr[24]_i_8_n_0 ;
  wire \wait_ctr[24]_i_9_n_0 ;
  wire \wait_ctr[2]_i_1_n_0 ;
  wire \wait_ctr[3]_i_1_n_0 ;
  wire \wait_ctr[4]_i_1_n_0 ;
  wire \wait_ctr[5]_i_1_n_0 ;
  wire \wait_ctr[6]_i_1_n_0 ;
  wire \wait_ctr[7]_i_1_n_0 ;
  wire \wait_ctr[8]_i_1_n_0 ;
  wire \wait_ctr[9]_i_1_n_0 ;
  wire \wait_ctr_reg[11]_0 ;
  wire \wait_ctr_reg[16]_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_reg_0;
  wire \x0e1_store[14]_i_1_n_0 ;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED;
  wire [7:2]NLW_cpll_cal_state2_carry__0_i_3_O_UNCONNECTED;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3_O_UNCONNECTED;
  wire [7:7]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(cal_on_tx_cplllock_out),
        .R(1'b0));
  FDRE USER_TXPRGDIVRESETDONE_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(USER_TXPRGDIVRESETDONE_OUT_reg_0),
        .Q(txprgdivresetdone_out),
        .R(1'b0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_freq_counter_90 U_TXOUTCLK_FREQ_COUNTER
       (.AR(AS),
        .CO(cpll_cal_state2),
        .D({cpll_cal_state7_out[21],cpll_cal_state7_out[13]}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .Q({p_2_in8_in,p_11_in,p_18_in,Q[5],Q[0]}),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}),
        .cal_fail_store_reg(cal_on_tx_debug_out[3:0]),
        .cal_fail_store_reg_0(cal_fail_store_i_4_n_0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .cpll_cal_state30_out(cpll_cal_state30_out),
        .cpll_cal_state31_out(cpll_cal_state31_out),
        .\cpll_cal_state_reg[13] (\wait_ctr_reg[11]_0 ),
        .\cpll_cal_state_reg[21] (\drp_state_reg[6]_0 [4]),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}),
        .\freq_cnt_o_reg[15]_1 ({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .\freq_cnt_o_reg[17]_0 (U_TXOUTCLK_FREQ_COUNTER_n_22),
        .\freq_cnt_o_reg[17]_1 (U_TXOUTCLK_FREQ_COUNTER_n_23),
        .\freq_cnt_o_reg[17]_2 (U_TXOUTCLK_FREQ_COUNTER_n_40),
        .\freq_cnt_o_reg[17]_3 (U_TXOUTCLK_FREQ_COUNTER_n_41),
        .\repeat_ctr_reg[3] (\repeat_ctr_reg[3]_0 ),
        .\repeat_ctr_reg[3]_0 (\cpll_cal_state_reg[4]_0 ),
        .\repeat_ctr_reg[3]_1 (\repeat_ctr[3]_i_3_n_0 ),
        .\repeat_ctr_reg[3]_2 (cpll_cal_state26_in),
        .rst_in_out_reg(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .txoutclkmon(txoutclkmon));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_i[0]_i_1 
       (.I0(drpaddr_in[0]),
        .I1(\DRPADDR_reg[4] ),
        .O(\DRPADDR_reg[0] ));
  LUT6 #(
    .INIT(64'hFFBFFFFEFFFFFFFF)) 
    \addr_i[2]_i_3 
       (.I0(\addr_i[2]_i_4_n_0 ),
        .I1(drpaddr_in[3]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\addr_i_reg[0] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \addr_i[2]_i_4 
       (.I0(Q[12]),
        .I1(Q[0]),
        .I2(drpwe_in),
        .O(\addr_i[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[3]_i_1 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[7]_i_2_n_0 ),
        .O(\DRPADDR_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[5]_i_1 
       (.I0(drpaddr_in[4]),
        .I1(\addr_i[7]_i_2_n_0 ),
        .O(\DRPADDR_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \addr_i[7]_i_1 
       (.I0(\addr_i[7]_i_2_n_0 ),
        .I1(drpaddr_in[5]),
        .I2(\addr_i_reg[7] ),
        .O(\DRPADDR_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \addr_i[7]_i_2 
       (.I0(\addr_i_reg[0] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .I5(\addr_i[2]_i_4_n_0 ),
        .O(\addr_i[7]_i_2_n_0 ));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_91 bit_synchronizer_cplllock_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[11],Q[0]}),
        .USER_CPLLLOCK_OUT_reg(\cpll_cal_state_reg[4]_0 ),
        .USER_CPLLLOCK_OUT_reg_0(i_in_out_reg_0[0]),
        .\cpll_cal_state_reg[0] (bit_synchronizer_cplllock_inst_n_1),
        .drpclk_in(drpclk_in),
        .i_in_out_reg_0(i_in_out_reg_0[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_92 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[0]),
        .txoutclksel_int(txoutclksel_int));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_93 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[1]));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_94 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (i_in_out_reg_0[0]),
        .txoutclksel_in(txoutclksel_in[2]),
        .txoutclksel_int(txoutclksel_int));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_95 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state7_out[31:29],cpll_cal_state7_out[20:19]}),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q({Q[12:11],\cpll_cal_state_reg_n_0_[29] ,Q[10],p_11_in,p_12_in,Q[8],Q[6]}),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state_reg[14] (\cpll_cal_state_reg[14]_0 ),
        .\cpll_cal_state_reg[29] (\wait_ctr_reg[11]_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(\cpll_cal_state[17]_i_2_n_0 ),
        .i_in_out_reg_0(i_in_out_reg));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_96 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .in0(in0),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (i_in_out_reg_0[0]),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg(bit_synchronizer_txprogdivreset_inst_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_txoutclkmon_inst
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    cal_fail_store_i_4
       (.I0(cal_on_tx_debug_out[1]),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[2]),
        .O(cal_fail_store_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cal_fail_store_reg_0),
        .Q(cal_fail_store__0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_n_0,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,cpll_cal_state2_carry_n_4,cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry__0
       (.CI(cpll_cal_state2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED[7:1],cpll_cal_state2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23}),
        .O(NLW_cpll_cal_state2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry__0_i_3
       (.CI(cpll_cal_state2_carry_i_17_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED[7:1],cpll_cal_state2_carry__0_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_cpll_cal_state2_carry__0_i_3_O_UNCONNECTED[7:2],cpll_cal_state31_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpll_cal_state2_carry__0_i_4_n_0,cpll_cal_state2_carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_4
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(cpll_cal_state2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_5
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(cpll_cal_state2_carry__0_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_17
       (.CI(cpll_cal_state2_carry_i_18_n_0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_17_n_0,cpll_cal_state2_carry_i_17_n_1,cpll_cal_state2_carry_i_17_n_2,cpll_cal_state2_carry_i_17_n_3,cpll_cal_state2_carry_i_17_n_4,cpll_cal_state2_carry_i_17_n_5,cpll_cal_state2_carry_i_17_n_6,cpll_cal_state2_carry_i_17_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state31_out[15:8]),
        .S({cpll_cal_state2_carry_i_19_n_0,cpll_cal_state2_carry_i_20_n_0,cpll_cal_state2_carry_i_21_n_0,cpll_cal_state2_carry_i_22_n_0,cpll_cal_state2_carry_i_23_n_0,cpll_cal_state2_carry_i_24_n_0,cpll_cal_state2_carry_i_25_n_0,cpll_cal_state2_carry_i_26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_18
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_18_n_0,cpll_cal_state2_carry_i_18_n_1,cpll_cal_state2_carry_i_18_n_2,cpll_cal_state2_carry_i_18_n_3,cpll_cal_state2_carry_i_18_n_4,cpll_cal_state2_carry_i_18_n_5,cpll_cal_state2_carry_i_18_n_6,cpll_cal_state2_carry_i_18_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state31_out[7:0]),
        .S({cpll_cal_state2_carry_i_27_n_0,cpll_cal_state2_carry_i_28_n_0,cpll_cal_state2_carry_i_29_n_0,cpll_cal_state2_carry_i_30_n_0,cpll_cal_state2_carry_i_31_n_0,cpll_cal_state2_carry_i_32_n_0,cpll_cal_state2_carry_i_33_n_0,cpll_cal_state2_carry_i_34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_19
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(cpll_cal_state2_carry_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_20
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(cpll_cal_state2_carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_21
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(cpll_cal_state2_carry_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_22
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(cpll_cal_state2_carry_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_23
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(cpll_cal_state2_carry_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_24
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(cpll_cal_state2_carry_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_25
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(cpll_cal_state2_carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_26
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(cpll_cal_state2_carry_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_27
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(cpll_cal_state2_carry_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_28
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(cpll_cal_state2_carry_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_29
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(cpll_cal_state2_carry_i_29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_30
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(cpll_cal_state2_carry_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_31
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(cpll_cal_state2_carry_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_32
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(cpll_cal_state2_carry_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_33
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(cpll_cal_state2_carry_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_34
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(cpll_cal_state2_carry_i_34_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\cpll_cal_state2_inferred__0/i__carry_n_4 ,\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_41}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_40}));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[12]_i_1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .O(cpll_cal_state7_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \cpll_cal_state[14]_i_1 
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(p_18_in),
        .O(cpll_cal_state7_out[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \cpll_cal_state[15]_i_1 
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \cpll_cal_state[16]_i_1 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \cpll_cal_state[17]_i_1 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[17]));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \cpll_cal_state[17]_i_2 
       (.I0(\cpll_cal_state[17]_i_3_n_0 ),
        .I1(\cpll_cal_state[17]_i_4_n_0 ),
        .I2(\cpll_cal_state[17]_i_5_n_0 ),
        .I3(\cpll_cal_state[17]_i_6_n_0 ),
        .I4(\cpll_cal_state[17]_i_7_n_0 ),
        .O(\cpll_cal_state[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpll_cal_state[17]_i_3 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .I1(\wait_ctr_reg_n_0_[16] ),
        .I2(\wait_ctr_reg_n_0_[15] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .I4(\wait_ctr_reg_n_0_[13] ),
        .O(\cpll_cal_state[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[17]_i_4 
       (.I0(\wait_ctr_reg_n_0_[23] ),
        .I1(\wait_ctr_reg_n_0_[24] ),
        .I2(\wait_ctr_reg_n_0_[21] ),
        .I3(\wait_ctr_reg_n_0_[22] ),
        .O(\cpll_cal_state[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[17]_i_5 
       (.I0(\wait_ctr_reg_n_0_[19] ),
        .I1(\wait_ctr_reg_n_0_[20] ),
        .I2(\wait_ctr_reg_n_0_[17] ),
        .I3(\wait_ctr_reg_n_0_[18] ),
        .O(\cpll_cal_state[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \cpll_cal_state[17]_i_6 
       (.I0(\wait_ctr_reg_n_0_[10] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .I2(\wait_ctr_reg_n_0_[5] ),
        .I3(\wait_ctr_reg_n_0_[6] ),
        .O(\cpll_cal_state[17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[17]_i_7 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[18]_i_1 
       (.I0(\wait_ctr_reg[11]_0 ),
        .I1(Q[8]),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cpll_cal_state[1]_i_1 
       (.I0(Q[0]),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(cpll_cal_state7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[27]_i_1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_3_in),
        .O(cpll_cal_state7_out[27]));
  LUT3 #(
    .INIT(8'hEA)) 
    \cpll_cal_state[28]_i_1 
       (.I0(Q[9]),
        .I1(\wait_ctr_reg[11]_0 ),
        .I2(Q[10]),
        .O(cpll_cal_state7_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[2]_i_1 
       (.I0(Q[1]),
        .I1(\drp_state_reg[6]_0 [4]),
        .O(cpll_cal_state7_out[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[3]_i_1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_1_in2_in),
        .I2(status_store_reg_0),
        .I3(p_29_in),
        .O(cpll_cal_state7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[5]_i_1 
       (.I0(p_29_in),
        .I1(status_store_reg_0),
        .I2(Q[2]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in7_in),
        .O(cpll_cal_state7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[6]_i_1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[2]),
        .O(cpll_cal_state7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[7]_i_1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[3]),
        .I2(status_store_reg_0),
        .I3(p_25_in),
        .O(cpll_cal_state7_out[7]));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[9]_i_1 
       (.I0(p_25_in),
        .I1(status_store_reg_0),
        .I2(Q[4]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in3_in),
        .O(cpll_cal_state7_out[9]));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[4]),
        .Q(p_0_in0_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_0_in0_in),
        .Q(p_0_in_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[12]),
        .Q(Q[5]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[13]),
        .Q(p_18_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[14]),
        .Q(Q[6]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[15]),
        .Q(Q[7]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[16]),
        .Q(p_15_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[17]),
        .Q(p_14_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[18]),
        .Q(Q[8]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[19]),
        .Q(p_12_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[1]),
        .Q(Q[1]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[20]),
        .Q(p_11_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[21]),
        .Q(p_2_in8_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in8_in),
        .Q(\cpll_cal_state_reg[22]_0 ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(\cpll_cal_state_reg[22]_0 ),
        .Q(p_2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in),
        .Q(p_2_in1_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in1_in),
        .Q(p_3_in9_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_3_in9_in),
        .Q(p_3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[27]),
        .Q(Q[9]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[28]),
        .Q(Q[10]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[2]),
        .Q(p_29_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[30]),
        .Q(Q[11]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[31]),
        .Q(Q[12]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[3]),
        .Q(p_1_in2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_1_in2_in),
        .Q(p_0_in7_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[5]),
        .Q(Q[2]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[6]),
        .Q(p_25_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[7]),
        .Q(Q[3]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[3]),
        .Q(p_0_in3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[9]),
        .Q(Q[4]),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    cpllpd_int_i_1
       (.I0(Q[6]),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(p_18_in),
        .I4(cal_on_tx_cpllpd_out),
        .O(cpllpd_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllpd_int_i_1_n_0),
        .Q(cal_on_tx_cpllpd_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFF778F00)) 
    cpllreset_int_i_1
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr_reg[16]_0 ),
        .I3(Q[7]),
        .I4(cal_on_tx_cpllreset_out),
        .O(cpllreset_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1_n_0),
        .Q(cal_on_tx_cpllreset_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[1]_i_1 
       (.I0(daddr0_in[3]),
        .I1(p_1_in2_in),
        .I2(p_2_in1_in),
        .I3(p_0_in0_in),
        .I4(\daddr[5]_i_2_n_0 ),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1 
       (.I0(daddr0_in[3]),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(p_0_in3_in),
        .I4(p_3_in),
        .O(daddr0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1 
       (.I0(Q[4]),
        .I1(p_2_in8_in),
        .I2(p_3_in9_in),
        .I3(Q[1]),
        .I4(p_0_in7_in),
        .I5(Q[0]),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h8888888A)) 
    \daddr[4]_i_1 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2_n_0 ),
        .I2(p_1_in2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h5555000155555555)) 
    \daddr[5]_i_1__3 
       (.I0(Q[0]),
        .I1(p_0_in0_in),
        .I2(p_2_in1_in),
        .I3(p_1_in2_in),
        .I4(\daddr[5]_i_2_n_0 ),
        .I5(\daddr[6]_i_2_n_0 ),
        .O(\daddr[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \daddr[5]_i_2 
       (.I0(p_3_in),
        .I1(p_0_in3_in),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[2]),
        .O(\daddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__3 
       (.I0(Q[0]),
        .I1(p_3_in),
        .I2(p_0_in3_in),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[2]),
        .I5(\daddr[6]_i_2_n_0 ),
        .O(\daddr[6]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2 
       (.I0(p_0_in7_in),
        .I1(Q[1]),
        .I2(p_3_in9_in),
        .I3(p_2_in8_in),
        .I4(Q[4]),
        .O(\daddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \daddr[7]_i_1 
       (.I0(daddr0_in[1]),
        .I1(p_0_in_0),
        .I2(p_2_in),
        .I3(Q[3]),
        .O(\daddr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(p_2_in8_in),
        .I3(p_3_in9_in),
        .I4(Q[1]),
        .I5(p_0_in7_in),
        .O(\daddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[1]),
        .Q(\daddr_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[2]),
        .Q(\daddr_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[3]),
        .Q(\daddr_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[4]),
        .Q(\daddr_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[5]_i_1__3_n_0 ),
        .Q(\daddr_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[6]_i_1__3_n_0 ),
        .Q(\daddr_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[7]_i_2_n_0 ),
        .Q(\daddr_reg[7]_0 [6]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(den_reg_0),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[0]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[0] ),
        .I2(\progdiv_cfg_store_reg_n_0_[0] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \di_msk[10]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[10] ),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\progclk_sel_store_reg_n_0_[10] ),
        .O(\di_msk[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    \di_msk[11]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[11] ),
        .I3(\progclk_sel_store_reg_n_0_[11] ),
        .I4(\di_msk[12]_i_2_n_0 ),
        .I5(p_0_in0_in),
        .O(\di_msk[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[12]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[12] ),
        .O(\di_msk[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .O(\di_msk[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_3 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .O(\di_msk[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[13]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(\di_msk[13]_i_2_n_0 ),
        .O(\di_msk[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[13]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[13] ),
        .I5(p_0_in_0),
        .O(\di_msk[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[14]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[14] ),
        .I3(\di_msk[14]_i_2_n_0 ),
        .O(\di_msk[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[14]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[14] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[14] ),
        .I5(p_0_in_0),
        .O(\di_msk[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \di_msk[15]_i_1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\cpll_cal_state_reg[10]_0 ),
        .I2(Q[0]),
        .O(\di_msk[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \di_msk[15]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[15] ),
        .I3(p_0_in7_in),
        .I4(p_0_in_0),
        .O(\di_msk[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \di_msk[15]_i_3 
       (.I0(p_0_in0_in),
        .I1(p_3_in9_in),
        .I2(p_0_in3_in),
        .I3(p_3_in),
        .I4(\di_msk[12]_i_2_n_0 ),
        .I5(\di_msk[15]_i_4_n_0 ),
        .O(\cpll_cal_state_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \di_msk[15]_i_4 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .O(\di_msk[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[1]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(\di_msk[1]_i_2_n_0 ),
        .O(\di_msk[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[1]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[1] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[1] ),
        .I5(p_0_in_0),
        .O(\di_msk[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[2]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[2] ),
        .I2(\progdiv_cfg_store_reg_n_0_[2] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[2] ),
        .O(\di_msk[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[3]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[3] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[3] ),
        .I4(\progclk_sel_store_reg_n_0_[3] ),
        .I5(\di_msk[12]_i_2_n_0 ),
        .O(\di_msk[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[4]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[4] ),
        .I2(\progclk_sel_store_reg_n_0_[4] ),
        .I3(\di_msk[12]_i_2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[5]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[5] ),
        .I3(\di_msk[5]_i_2_n_0 ),
        .O(\di_msk[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[5]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[5] ),
        .I5(p_0_in_0),
        .O(\di_msk[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[6]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[6] ),
        .I3(\di_msk[6]_i_2_n_0 ),
        .O(\di_msk[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[6]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[6] ),
        .I5(p_0_in_0),
        .O(\di_msk[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[7]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[7] ),
        .I2(\progdiv_cfg_store_reg_n_0_[7] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[7] ),
        .O(\di_msk[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[8]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[8] ),
        .I2(\progdiv_cfg_store_reg_n_0_[8] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[9]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[9] ),
        .I2(\progclk_sel_store_reg_n_0_[9] ),
        .I3(\di_msk[12]_i_2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_1_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[0]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[10]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[11]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[12]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[13]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[14]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[15]_i_2_n_0 ),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[1]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[2]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[3]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[4]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[5]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[6]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[7]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[8]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[9]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\di_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\di_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\di_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\di_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\di_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\di_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\di_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\di_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\di_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\di_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\di_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\di_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\di_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\di_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\di_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\di_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \drp_state[0]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1 
       (.I0(rd_reg_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[2]_i_1 
       (.I0(\drp_state_reg[6]_0 [0]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drp_state[3]_i_1 
       (.I0(\drp_state_reg[6]_0 [1]),
        .I1(cal_on_tx_drdy),
        .I2(rd_reg_0),
        .O(\drp_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \drp_state[4]_i_1 
       (.I0(\drp_state_reg_n_0_[3] ),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[5]_i_1 
       (.I0(\drp_state_reg[6]_0 [2]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [3]),
        .O(\drp_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \drp_state[6]_i_1__0 
       (.I0(cal_on_tx_drdy),
        .I1(\drp_state_reg[6]_0 [3]),
        .I2(rd_reg_0),
        .I3(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[6]_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state[0]_i_1__0_n_0 ),
        .PRE(\cpll_cal_state_reg[4]_0 ),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[1]_i_1_n_0 ),
        .Q(\drp_state_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[2]_i_1_n_0 ),
        .Q(\drp_state_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[3]_i_1_n_0 ),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[4]_i_1_n_0 ),
        .Q(\drp_state_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[5]_i_1_n_0 ),
        .Q(\drp_state_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[6]_i_1__0_n_0 ),
        .Q(\drp_state_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(dwe_reg_0),
        .Q(cal_on_tx_drpwe_out));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(freq_counter_rst_reg_0),
        .Q(AS),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3
       (.CI(i__carry_i_17_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3_CO_UNCONNECTED[7:1],i__carry__0_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3_O_UNCONNECTED[7:2],cpll_cal_state30_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__0_n_0,i__carry__0_i_5__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17
       (.CI(i__carry_i_18_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17_n_0,i__carry_i_17_n_1,i__carry_i_17_n_2,i__carry_i_17_n_3,i__carry_i_17_n_4,i__carry_i_17_n_5,i__carry_i_17_n_6,i__carry_i_17_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state30_out[15:8]),
        .S({i__carry_i_19__3_n_0,i__carry_i_20__3_n_0,i__carry_i_21__3_n_0,i__carry_i_22__3_n_0,i__carry_i_23__3_n_0,i__carry_i_24__3_n_0,i__carry_i_25__3_n_0,i__carry_i_26__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18_n_0,i__carry_i_18_n_1,i__carry_i_18_n_2,i__carry_i_18_n_3,i__carry_i_18_n_4,i__carry_i_18_n_5,i__carry_i_18_n_6,i__carry_i_18_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state30_out[7:0]),
        .S({i__carry_i_27__3_n_0,i__carry_i_28__3_n_0,i__carry_i_29__3_n_0,i__carry_i_30__3_n_0,i__carry_i_31__3_n_0,i__carry_i_32__3_n_0,i__carry_i_33__3_n_0,i__carry_i_34__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(mask_user_in_reg_0),
        .Q(i_in_out_reg_0[0]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progclk_sel_store[14]_i_1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(progclk_sel_store));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progdiv_cfg_store[14]_i_1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[3]),
        .O(progdiv_cfg_store));
  LUT6 #(
    .INIT(64'hFFFFEFFF30302000)) 
    \progdiv_cfg_store[15]_i_1 
       (.I0(\progdiv_cfg_store_reg[15]_0 [15]),
        .I1(\cpll_cal_state_reg[4]_0 ),
        .I2(\drp_state_reg[6]_0 [4]),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[3]),
        .I5(\progdiv_cfg_store_reg_n_0_[15] ),
        .O(\progdiv_cfg_store[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\progdiv_cfg_store[15]_i_1_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(\cpll_cal_state_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rd_reg_1),
        .Q(rd_reg_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[0]_i_1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \repeat_ctr[1]_i_1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \repeat_ctr[2]_i_1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[1]),
        .I3(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \repeat_ctr[3]_i_2 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[3]),
        .I2(cal_on_tx_debug_out[2]),
        .I3(cal_on_tx_debug_out[0]),
        .I4(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_3 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_3_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[0]_i_1_n_0 ),
        .Q(cal_on_tx_debug_out[0]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[1]_i_1_n_0 ),
        .Q(cal_on_tx_debug_out[1]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[2]_i_1_n_0 ),
        .Q(cal_on_tx_debug_out[2]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[3]_i_2_n_0 ),
        .Q(cal_on_tx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(status_store_reg_1),
        .Q(status_store_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int_reg[2]_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txprogdivreset_int_reg_0),
        .Q(txprogdivreset_int),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,wait_ctr0_carry_n_4,wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,wait_ctr0_carry__0_n_4,wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,wait_ctr0_carry__1_n_4,wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \wait_ctr[0]_i_1 
       (.I0(\wait_ctr[24]_i_6_n_0 ),
        .I1(\wait_ctr[24]_i_8_n_0 ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .O(\wait_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[10]_i_1 
       (.I0(wait_ctr0_carry__0_n_14),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[11]_i_1 
       (.I0(wait_ctr0_carry__0_n_13),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[12]_i_1 
       (.I0(wait_ctr0_carry__0_n_12),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[13]_i_1 
       (.I0(wait_ctr0_carry__0_n_11),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[14]_i_1 
       (.I0(wait_ctr0_carry__0_n_10),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[15]_i_1 
       (.I0(wait_ctr0_carry__0_n_9),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[16]_i_1 
       (.I0(wait_ctr0_carry__0_n_8),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[17]_i_1 
       (.I0(wait_ctr0_carry__1_n_15),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[18]_i_1 
       (.I0(wait_ctr0_carry__1_n_14),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[19]_i_1 
       (.I0(wait_ctr0_carry__1_n_13),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[1]_i_1 
       (.I0(wait_ctr0_carry_n_15),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[20]_i_1 
       (.I0(wait_ctr0_carry__1_n_12),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[21]_i_1 
       (.I0(wait_ctr0_carry__1_n_11),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[22]_i_1 
       (.I0(wait_ctr0_carry__1_n_10),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[23]_i_1 
       (.I0(wait_ctr0_carry__1_n_9),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222A)) 
    \wait_ctr[24]_i_1 
       (.I0(\wait_ctr[24]_i_2_n_0 ),
        .I1(\wait_ctr_reg[16]_0 ),
        .I2(\wait_ctr_reg[11]_0 ),
        .I3(Q[7]),
        .I4(p_14_in),
        .I5(\wait_ctr[24]_i_6_n_0 ),
        .O(\wait_ctr[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \wait_ctr[24]_i_10 
       (.I0(\wait_ctr_reg_n_0_[13] ),
        .I1(\wait_ctr_reg_n_0_[14] ),
        .I2(\wait_ctr_reg_n_0_[10] ),
        .I3(\wait_ctr_reg_n_0_[11] ),
        .I4(\wait_ctr_reg_n_0_[12] ),
        .I5(\wait_ctr[24]_i_12_n_0 ),
        .O(\wait_ctr[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wait_ctr[24]_i_11 
       (.I0(\cpll_cal_state[17]_i_5_n_0 ),
        .I1(\wait_ctr_reg_n_0_[23] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[21] ),
        .I4(\wait_ctr_reg_n_0_[22] ),
        .I5(\cpll_cal_state[17]_i_3_n_0 ),
        .O(\wait_ctr[24]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_ctr[24]_i_12 
       (.I0(\wait_ctr_reg_n_0_[7] ),
        .I1(\wait_ctr_reg_n_0_[8] ),
        .I2(\wait_ctr_reg_n_0_[6] ),
        .I3(\wait_ctr_reg_n_0_[9] ),
        .O(\wait_ctr[24]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \wait_ctr[24]_i_13 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[3] ),
        .I4(\wait_ctr_reg_n_0_[4] ),
        .O(\wait_ctr[24]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \wait_ctr[24]_i_2 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\wait_ctr[24]_i_7_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[24]_i_3 
       (.I0(wait_ctr0_carry__1_n_8),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1011)) 
    \wait_ctr[24]_i_4 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(\wait_ctr_reg_n_0_[16] ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .I3(\wait_ctr_reg_n_0_[15] ),
        .O(\wait_ctr_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wait_ctr[24]_i_5 
       (.I0(\wait_ctr[24]_i_11_n_0 ),
        .I1(\wait_ctr[24]_i_12_n_0 ),
        .I2(\wait_ctr_reg_n_0_[11] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[5] ),
        .I5(\wait_ctr[24]_i_13_n_0 ),
        .O(\wait_ctr_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \wait_ctr[24]_i_6 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(Q[6]),
        .O(\wait_ctr[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \wait_ctr[24]_i_7 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(p_15_in),
        .O(\wait_ctr[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wait_ctr[24]_i_8 
       (.I0(p_14_in),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(p_18_in),
        .O(\wait_ctr[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_ctr[24]_i_9 
       (.I0(\wait_ctr_reg_n_0_[22] ),
        .I1(\wait_ctr_reg_n_0_[21] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[23] ),
        .I4(\cpll_cal_state[17]_i_5_n_0 ),
        .O(\wait_ctr[24]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[2]_i_1 
       (.I0(wait_ctr0_carry_n_14),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[3]_i_1 
       (.I0(wait_ctr0_carry_n_13),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[4]_i_1 
       (.I0(wait_ctr0_carry_n_12),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[5]_i_1 
       (.I0(wait_ctr0_carry_n_11),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[6]_i_1 
       (.I0(wait_ctr0_carry_n_10),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[7]_i_1 
       (.I0(wait_ctr0_carry_n_9),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[8]_i_1 
       (.I0(wait_ctr0_carry_n_8),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[9]_i_1 
       (.I0(wait_ctr0_carry__0_n_15),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[9]_i_1_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[0]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[10]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[11]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[12]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[13]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[14]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[15]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[16]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[17]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[18]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[19]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[1]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[20]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[21]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[22]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[23]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[24]_i_3_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[2]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[3]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[4]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[5]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[6]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[7]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[8]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[9]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(wr_reg_0),
        .Q(wr),
        .R(\cpll_cal_state_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \x0e1_store[14]_i_1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(Q[4]),
        .I2(\drp_state_reg[6]_0 [4]),
        .O(\x0e1_store[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood
   (out,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXPD,
    GTHE4_CHANNEL_RXRATEMODE,
    GTHE4_CHANNEL_RXPMARESET,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ,
    rxrate_in,
    rxpd_in,
    rxratemode_in,
    rxpmareset_in,
    i_in_meta_reg);
  output out;
  output [2:0]GTHE4_CHANNEL_RXRATE;
  output [1:0]GTHE4_CHANNEL_RXPD;
  output [0:0]GTHE4_CHANNEL_RXRATEMODE;
  output [0:0]GTHE4_CHANNEL_RXPMARESET;
  input [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  input [2:0]rxrate_in;
  input [1:0]rxpd_in;
  input [0:0]rxratemode_in;
  input [0:0]rxpmareset_in;
  input [0:0]i_in_meta_reg;

  wire [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [1:0]GTHE4_CHANNEL_RXPD;
  wire [0:0]GTHE4_CHANNEL_RXPMARESET;
  wire [2:0]GTHE4_CHANNEL_RXRATE;
  wire [0:0]GTHE4_CHANNEL_RXRATEMODE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;
  wire [0:0]i_in_meta_reg;
  wire [1:0]rxpd_in;
  wire [0:0]rxpmareset_in;
  wire [2:0]rxrate_in;
  wire [0:0]rxratemode_in;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_13 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[2]),
        .O(GTHE4_CHANNEL_RXRATE[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_14 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[1]),
        .O(GTHE4_CHANNEL_RXRATE[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_15 
       (.I0(rxrate_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATE[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_5 
       (.I0(rxpmareset_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .I2(i_in_meta_reg),
        .O(GTHE4_CHANNEL_RXPMARESET));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_7 
       (.I0(rxratemode_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATEMODE));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_8 
       (.I0(rxpd_in[1]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_9 
       (.I0(rxpd_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[0]));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood_3
   (out,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXPD,
    GTHE4_CHANNEL_RXRATEMODE,
    GTHE4_CHANNEL_RXPMARESET,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ,
    rxrate_in,
    rxpd_in,
    rxratemode_in,
    rxpmareset_in,
    i_in_meta_reg);
  output out;
  output [2:0]GTHE4_CHANNEL_RXRATE;
  output [1:0]GTHE4_CHANNEL_RXPD;
  output [0:0]GTHE4_CHANNEL_RXRATEMODE;
  output [0:0]GTHE4_CHANNEL_RXPMARESET;
  input [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  input [2:0]rxrate_in;
  input [1:0]rxpd_in;
  input [0:0]rxratemode_in;
  input [0:0]rxpmareset_in;
  input [0:0]i_in_meta_reg;

  wire [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [1:0]GTHE4_CHANNEL_RXPD;
  wire [0:0]GTHE4_CHANNEL_RXPMARESET;
  wire [2:0]GTHE4_CHANNEL_RXRATE;
  wire [0:0]GTHE4_CHANNEL_RXRATEMODE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;
  wire [0:0]i_in_meta_reg;
  wire [1:0]rxpd_in;
  wire [0:0]rxpmareset_in;
  wire [2:0]rxrate_in;
  wire [0:0]rxratemode_in;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_13 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[2]),
        .O(GTHE4_CHANNEL_RXRATE[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_14 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[1]),
        .O(GTHE4_CHANNEL_RXRATE[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_15 
       (.I0(rxrate_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATE[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_5 
       (.I0(rxpmareset_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .I2(i_in_meta_reg),
        .O(GTHE4_CHANNEL_RXPMARESET));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_7 
       (.I0(rxratemode_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATEMODE));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_8 
       (.I0(rxpd_in[1]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_9 
       (.I0(rxpd_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[0]));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood_4
   (out,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXPD,
    GTHE4_CHANNEL_RXRATEMODE,
    GTHE4_CHANNEL_RXPMARESET,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ,
    rxrate_in,
    rxpd_in,
    rxratemode_in,
    rxpmareset_in,
    i_in_meta_reg);
  output out;
  output [2:0]GTHE4_CHANNEL_RXRATE;
  output [1:0]GTHE4_CHANNEL_RXPD;
  output [0:0]GTHE4_CHANNEL_RXRATEMODE;
  output [0:0]GTHE4_CHANNEL_RXPMARESET;
  input [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  input [2:0]rxrate_in;
  input [1:0]rxpd_in;
  input [0:0]rxratemode_in;
  input [0:0]rxpmareset_in;
  input [0:0]i_in_meta_reg;

  wire [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [1:0]GTHE4_CHANNEL_RXPD;
  wire [0:0]GTHE4_CHANNEL_RXPMARESET;
  wire [2:0]GTHE4_CHANNEL_RXRATE;
  wire [0:0]GTHE4_CHANNEL_RXRATEMODE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;
  wire [0:0]i_in_meta_reg;
  wire [1:0]rxpd_in;
  wire [0:0]rxpmareset_in;
  wire [2:0]rxrate_in;
  wire [0:0]rxratemode_in;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_13 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[2]),
        .O(GTHE4_CHANNEL_RXRATE[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_14 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[1]),
        .O(GTHE4_CHANNEL_RXRATE[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_15 
       (.I0(rxrate_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATE[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_5 
       (.I0(rxpmareset_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .I2(i_in_meta_reg),
        .O(GTHE4_CHANNEL_RXPMARESET));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_7 
       (.I0(rxratemode_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATEMODE));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_8 
       (.I0(rxpd_in[1]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_9 
       (.I0(rxpd_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[0]));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gthe4_delay_powergood_5
   (out,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXPD,
    GTHE4_CHANNEL_RXRATEMODE,
    GTHE4_CHANNEL_RXPMARESET,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ,
    rxrate_in,
    rxpd_in,
    rxratemode_in,
    rxpmareset_in,
    i_in_meta_reg);
  output out;
  output [2:0]GTHE4_CHANNEL_RXRATE;
  output [1:0]GTHE4_CHANNEL_RXPD;
  output [0:0]GTHE4_CHANNEL_RXRATEMODE;
  output [0:0]GTHE4_CHANNEL_RXPMARESET;
  input [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  input [2:0]rxrate_in;
  input [1:0]rxpd_in;
  input [0:0]rxratemode_in;
  input [0:0]rxpmareset_in;
  input [0:0]i_in_meta_reg;

  wire [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [1:0]GTHE4_CHANNEL_RXPD;
  wire [0:0]GTHE4_CHANNEL_RXPMARESET;
  wire [2:0]GTHE4_CHANNEL_RXRATE;
  wire [0:0]GTHE4_CHANNEL_RXRATEMODE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;
  wire [0:0]i_in_meta_reg;
  wire [1:0]rxpd_in;
  wire [0:0]rxpmareset_in;
  wire [2:0]rxrate_in;
  wire [0:0]rxratemode_in;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_13 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[2]),
        .O(GTHE4_CHANNEL_RXRATE[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_14 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[1]),
        .O(GTHE4_CHANNEL_RXRATE[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_15 
       (.I0(rxrate_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATE[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_5 
       (.I0(rxpmareset_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .I2(i_in_meta_reg),
        .O(GTHE4_CHANNEL_RXPMARESET));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_7 
       (.I0(rxratemode_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATEMODE));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_8 
       (.I0(rxpd_in[1]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST_i_9 
       (.I0(rxpd_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[0]));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_gtwiz_reset" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_gtwiz_reset
   (rst_in_out_reg,
    gtwiz_reset_tx_done_out,
    i_in_out_reg,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll1reset_out,
    GTHE4_CHANNEL_GTTXRESET,
    GTHE4_CHANNEL_TXUSERRDY,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    GTHE4_CHANNEL_RXUSERRDY,
    cal_on_rx_reset_in,
    cal_on_tx_reset_in,
    pllreset_rx_out_reg_0,
    pllreset_rx_out_reg_1,
    pllreset_rx_out_reg_2,
    pllreset_rx_out_reg_3,
    pllreset_rx_out_reg_4,
    pllreset_rx_out_reg_5,
    in0,
    gtwiz_userclk_tx_active_in,
    qpll1lock_out,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    txusrclk2_in,
    rxusrclk2_in,
    cpllreset_in,
    rxpllclksel_in,
    txpllclksel_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output rst_in_out_reg;
  output [0:0]gtwiz_reset_tx_done_out;
  output i_in_out_reg;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  output [0:0]GTHE4_CHANNEL_GTTXRESET;
  output [0:0]GTHE4_CHANNEL_TXUSERRDY;
  output \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  output \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  output [0:0]GTHE4_CHANNEL_RXUSERRDY;
  output cal_on_rx_reset_in;
  output cal_on_tx_reset_in;
  output pllreset_rx_out_reg_0;
  output pllreset_rx_out_reg_1;
  output pllreset_rx_out_reg_2;
  output pllreset_rx_out_reg_3;
  output pllreset_rx_out_reg_4;
  output pllreset_rx_out_reg_5;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]qpll1lock_out;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]txusrclk2_in;
  input [0:0]rxusrclk2_in;
  input [3:0]cpllreset_in;
  input [7:0]rxpllclksel_in;
  input [7:0]txpllclksel_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [3:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire bit_synchronizer_rxcdrlock_inst_n_3;
  wire cal_on_rx_reset_in;
  wire cal_on_tx_reset_in;
  wire [3:0]cpllreset_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [3:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll1reset_out;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire i_in_meta_reg_0;
  wire i_in_out_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire [2:0]p_1_in;
  wire pllreset_rx_out_reg_0;
  wire pllreset_rx_out_reg_1;
  wire pllreset_rx_out_reg_2;
  wire pllreset_rx_out_reg_3;
  wire pllreset_rx_out_reg_4;
  wire pllreset_rx_out_reg_5;
  wire [0:0]qpll1lock_out;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire rst_in_out_reg;
  wire [7:0]rxpllclksel_in;
  wire [0:0]rxusrclk2_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [7:0]txpllclksel_in;
  wire [0:0]txusrclk2_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF7000000FFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_13 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_14 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_15 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_16 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_17 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_18 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_19 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTHE4_CHANNEL_TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_20 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_3),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_21 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .GTHE4_CHANNEL_GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .qpll1lock_out(qpll1lock_out),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_bit_synchronizer_22 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_3),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg_0),
        .i_in_out_reg_0(i_in_out_reg),
        .i_in_out_reg_1(bit_synchronizer_rxcdrlock_inst_n_2),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(GTHE4_CHANNEL_GTTXRESET),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(gtwiz_reset_qpll1reset_out),
        .R(1'b0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_23 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTHE4_CHANNEL_RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_24 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_25 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_26 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll1reset_out(gtwiz_reset_qpll1reset_out),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_27 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_28 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk2_in(rxusrclk2_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_inv_synchronizer_29 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .txusrclk2_in(txusrclk2_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_30 reset_synchronizer_txprogdivreset_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rst_in0(rst_in0),
        .rst_in_out_reg_0(rst_in_out_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    rst_in_meta_i_1
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[0]),
        .I2(rxpllclksel_in[0]),
        .I3(rxpllclksel_in[1]),
        .I4(txpllclksel_in[0]),
        .I5(txpllclksel_in[1]),
        .O(cal_on_rx_reset_in));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    rst_in_meta_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[0]),
        .I2(rxpllclksel_in[0]),
        .I3(rxpllclksel_in[1]),
        .I4(txpllclksel_in[0]),
        .I5(txpllclksel_in[1]),
        .O(cal_on_tx_reset_in));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    rst_in_meta_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[1]),
        .I2(rxpllclksel_in[2]),
        .I3(rxpllclksel_in[3]),
        .I4(txpllclksel_in[2]),
        .I5(txpllclksel_in[3]),
        .O(pllreset_rx_out_reg_0));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    rst_in_meta_i_1__2
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[1]),
        .I2(rxpllclksel_in[2]),
        .I3(rxpllclksel_in[3]),
        .I4(txpllclksel_in[2]),
        .I5(txpllclksel_in[3]),
        .O(pllreset_rx_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    rst_in_meta_i_1__3
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[2]),
        .I2(rxpllclksel_in[4]),
        .I3(rxpllclksel_in[5]),
        .I4(txpllclksel_in[4]),
        .I5(txpllclksel_in[5]),
        .O(pllreset_rx_out_reg_2));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    rst_in_meta_i_1__4
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[2]),
        .I2(rxpllclksel_in[4]),
        .I3(rxpllclksel_in[5]),
        .I4(txpllclksel_in[4]),
        .I5(txpllclksel_in[5]),
        .O(pllreset_rx_out_reg_3));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    rst_in_meta_i_1__5
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[3]),
        .I2(rxpllclksel_in[6]),
        .I3(rxpllclksel_in[7]),
        .I4(txpllclksel_in[6]),
        .I5(txpllclksel_in[7]),
        .O(pllreset_rx_out_reg_4));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    rst_in_meta_i_1__6
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[3]),
        .I2(rxpllclksel_in[6]),
        .I3(rxpllclksel_in[7]),
        .I4(txpllclksel_in[6]),
        .I5(txpllclksel_in[7]),
        .O(pllreset_rx_out_reg_5));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_1),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTHE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[4]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ),
        .I1(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_6 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_7 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[5]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_8 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[18]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_9 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[0]),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[1]),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[2]),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTHE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_inv_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk2_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk2_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_inv_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_inv_synchronizer_29
   (gtwiz_reset_tx_done_out,
    txusrclk2_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk2_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer
   (gtwiz_reset_all_sync,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_102
   (rst_in_out,
    \gen_cal_rx_en.rxoutclkmon ,
    out);
  output rst_in_out;
  input \gen_cal_rx_en.rxoutclkmon ;
  input out;

  wire \gen_cal_rx_en.rxoutclkmon ;
  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_23
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTHE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rst_in_meta_i_1__9
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(gtwiz_reset_rx_pll_and_datapath_in),
        .I3(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTHE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_24
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_2;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__11
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_2),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_2),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_2),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_2),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_25
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_out_reg_0,
    gtwiz_reset_rx_pll_and_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire in0;
  wire p_0_in_1;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__10
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_0_in_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_0_in_1),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_0_in_1),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_0_in_1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_0_in_1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_0_in_1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_26
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_qpll1reset_out,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    rst_in_out_reg_0);
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input [0:0]gtwiz_reset_qpll1reset_out;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input rst_in_out_reg_0;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll1reset_out;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(gtwiz_reset_qpll1reset_out),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1__7
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(gtwiz_reset_tx_pll_and_datapath_in),
        .I2(rst_in_out_reg_0),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_27
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_28
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_out_reg_0,
    gtwiz_reset_tx_pll_and_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire in0;
  wire p_1_in_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__8
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_tx_pll_and_datapath_in),
        .O(p_1_in_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_1_in_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_1_in_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_1_in_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_1_in_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_1_in_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_30
   (rst_in_out_reg_0,
    gtwiz_reset_clk_freerun_in,
    rst_in0);
  output rst_in_out_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(rst_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_32
   (cal_on_rx_reset_in_sync,
    drpclk_in,
    cal_on_rx_reset_in);
  output cal_on_rx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_rx_reset_in;

  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_rx_reset_in),
        .Q(cal_on_rx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_33
   (cal_on_tx_reset_in_sync,
    drpclk_in,
    cal_on_tx_reset_in);
  output cal_on_tx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in;

  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_tx_reset_in),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_40
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_45
   (rst_in_out,
    \gen_cal_rx_en.rxoutclkmon ,
    out);
  output rst_in_out;
  input \gen_cal_rx_en.rxoutclkmon ;
  input out;

  wire \gen_cal_rx_en.rxoutclkmon ;
  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_50
   (cal_on_rx_reset_in_sync,
    drpclk_in,
    cal_on_rx_reset_in);
  output cal_on_rx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_rx_reset_in;

  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_rx_reset_in),
        .Q(cal_on_rx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_51
   (cal_on_tx_reset_in_sync,
    drpclk_in,
    cal_on_tx_reset_in);
  output cal_on_tx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in;

  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_tx_reset_in),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_59
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_64
   (rst_in_out,
    \gen_cal_rx_en.rxoutclkmon ,
    out);
  output rst_in_out;
  input \gen_cal_rx_en.rxoutclkmon ;
  input out;

  wire \gen_cal_rx_en.rxoutclkmon ;
  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_69
   (cal_on_rx_reset_in_sync,
    drpclk_in,
    cal_on_rx_reset_in);
  output cal_on_rx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_rx_reset_in;

  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_rx_reset_in),
        .Q(cal_on_rx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_70
   (cal_on_tx_reset_in_sync,
    drpclk_in,
    cal_on_tx_reset_in);
  output cal_on_tx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in;

  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_tx_reset_in),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_78
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_83
   (rst_in_out,
    \gen_cal_rx_en.rxoutclkmon ,
    out);
  output rst_in_out;
  input \gen_cal_rx_en.rxoutclkmon ;
  input out;

  wire \gen_cal_rx_en.rxoutclkmon ;
  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_88
   (cal_on_rx_reset_in_sync,
    drpclk_in,
    cal_on_rx_reset_in);
  output cal_on_rx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_rx_reset_in;

  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_rx_reset_in),
        .Q(cal_on_rx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_89
   (cal_on_tx_reset_in_sync,
    drpclk_in,
    cal_on_tx_reset_in);
  output cal_on_tx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in;

  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_tx_reset_in),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_8_reset_synchronizer" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_gtwizard_ultrascale_v1_7_8_reset_synchronizer_97
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_5_axi4lite" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_axi4lite
   (gtwiz_reset_all_in,
    irq,
    axi_wready_reg_0,
    axi_awready_reg_0,
    axi_arready_reg_0,
    vid_phy_axi4lite_bvalid,
    axi_rvalid_reg_0,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[4]_0 ,
    \axi_araddr_reg[4]_1 ,
    \axi_araddr_reg[7]_0 ,
    \axi_araddr_reg[5]_1 ,
    \axi_araddr_reg[9]_0 ,
    \axi_araddr_reg[9]_1 ,
    \axi_araddr_reg[9]_2 ,
    \axi_araddr_reg[9]_3 ,
    D,
    \slv_reg_0x60_reg[31]_0 ,
    vid_phy_axi4lite_rdata,
    \drp_txn_available_q_reg[4]_0 ,
    E,
    vid_phy_axi4lite_aclk,
    Q,
    vid_phy_axi4lite_wdata,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_aresetn,
    src_in,
    DRP_Rsp_Rd_Toggle_reg,
    DRP_Rsp_Rd_Toggle_reg_0,
    DRP_Rsp_Rd_Toggle_reg_1,
    DRP_Rsp_Rd_Toggle_reg_2,
    rx_sym_err_cntr_read_0_toggle_reg,
    rx_sym_err_cntr_read_1_toggle_reg,
    rx_sym_err_cntr_read_2_toggle_reg,
    rx_sym_err_cntr_read_3_toggle_reg,
    vid_phy_axi4lite_bready,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_rready,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_araddr);
  output gtwiz_reset_all_in;
  output irq;
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output axi_arready_reg_0;
  output vid_phy_axi4lite_bvalid;
  output axi_rvalid_reg_0;
  output \axi_araddr_reg[5]_0 ;
  output \axi_araddr_reg[4]_0 ;
  output \axi_araddr_reg[4]_1 ;
  output \axi_araddr_reg[7]_0 ;
  output \axi_araddr_reg[5]_1 ;
  output \axi_araddr_reg[9]_0 ;
  output \axi_araddr_reg[9]_1 ;
  output \axi_araddr_reg[9]_2 ;
  output \axi_araddr_reg[9]_3 ;
  output [295:0]D;
  output [29:0]\slv_reg_0x60_reg[31]_0 ;
  output [31:0]vid_phy_axi4lite_rdata;
  output [4:0]\drp_txn_available_q_reg[4]_0 ;
  output [0:0]E;
  input vid_phy_axi4lite_aclk;
  input [144:0]Q;
  input [31:0]vid_phy_axi4lite_wdata;
  input vid_phy_axi4lite_wvalid;
  input vid_phy_axi4lite_awvalid;
  input vid_phy_axi4lite_aresetn;
  input src_in;
  input DRP_Rsp_Rd_Toggle_reg;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input DRP_Rsp_Rd_Toggle_reg_1;
  input DRP_Rsp_Rd_Toggle_reg_2;
  input rx_sym_err_cntr_read_0_toggle_reg;
  input rx_sym_err_cntr_read_1_toggle_reg;
  input rx_sym_err_cntr_read_2_toggle_reg;
  input rx_sym_err_cntr_read_3_toggle_reg;
  input vid_phy_axi4lite_bready;
  input vid_phy_axi4lite_arvalid;
  input vid_phy_axi4lite_rready;
  input [7:0]vid_phy_axi4lite_awaddr;
  input [7:0]vid_phy_axi4lite_araddr;

  wire [295:0]D;
  wire DRP_Rsp_Rd_Toggle_i_2__0_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__1_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__2_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__3_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3__0_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3__1_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3__2_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3_n_0;
  wire DRP_Rsp_Rd_Toggle_i_4_n_0;
  wire DRP_Rsp_Rd_Toggle_i_6_n_0;
  wire DRP_Rsp_Rd_Toggle_i_8_n_0;
  wire DRP_Rsp_Rd_Toggle_reg;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Rsp_Rd_Toggle_reg_1;
  wire DRP_Rsp_Rd_Toggle_reg_2;
  wire DRP_Rsp_Rd_Toggle_reg_i_5_n_0;
  wire [0:0]E;
  wire [144:0]Q;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire \axi_araddr_reg[4]_0 ;
  wire \axi_araddr_reg[4]_1 ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire \axi_araddr_reg[7]_0 ;
  wire \axi_araddr_reg[9]_0 ;
  wire \axi_araddr_reg[9]_1 ;
  wire \axi_araddr_reg[9]_2 ;
  wire \axi_araddr_reg[9]_3 ;
  wire \axi_araddr_reg_n_0_[2] ;
  wire \axi_araddr_reg_n_0_[3] ;
  wire \axi_araddr_reg_n_0_[4] ;
  wire \axi_araddr_reg_n_0_[5] ;
  wire \axi_araddr_reg_n_0_[6] ;
  wire \axi_araddr_reg_n_0_[7] ;
  wire \axi_araddr_reg_n_0_[8] ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_10_n_0 ;
  wire \axi_rdata[0]_i_11_n_0 ;
  wire \axi_rdata[0]_i_14_n_0 ;
  wire \axi_rdata[0]_i_15_n_0 ;
  wire \axi_rdata[0]_i_16_n_0 ;
  wire \axi_rdata[0]_i_18_n_0 ;
  wire \axi_rdata[0]_i_19_n_0 ;
  wire \axi_rdata[0]_i_20_n_0 ;
  wire \axi_rdata[0]_i_21_n_0 ;
  wire \axi_rdata[0]_i_22_n_0 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_6_n_0 ;
  wire \axi_rdata[0]_i_7_n_0 ;
  wire \axi_rdata[0]_i_9_n_0 ;
  wire \axi_rdata[10]_i_10_n_0 ;
  wire \axi_rdata[10]_i_11_n_0 ;
  wire \axi_rdata[10]_i_12_n_0 ;
  wire \axi_rdata[10]_i_13_n_0 ;
  wire \axi_rdata[10]_i_16_n_0 ;
  wire \axi_rdata[10]_i_17_n_0 ;
  wire \axi_rdata[10]_i_18_n_0 ;
  wire \axi_rdata[10]_i_19_n_0 ;
  wire \axi_rdata[10]_i_20_n_0 ;
  wire \axi_rdata[10]_i_21_n_0 ;
  wire \axi_rdata[10]_i_22_n_0 ;
  wire \axi_rdata[10]_i_23_n_0 ;
  wire \axi_rdata[10]_i_24_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[10]_i_8_n_0 ;
  wire \axi_rdata[10]_i_9_n_0 ;
  wire \axi_rdata[11]_i_10_n_0 ;
  wire \axi_rdata[11]_i_11_n_0 ;
  wire \axi_rdata[11]_i_14_n_0 ;
  wire \axi_rdata[11]_i_15_n_0 ;
  wire \axi_rdata[11]_i_16_n_0 ;
  wire \axi_rdata[11]_i_17_n_0 ;
  wire \axi_rdata[11]_i_18_n_0 ;
  wire \axi_rdata[11]_i_19_n_0 ;
  wire \axi_rdata[11]_i_20_n_0 ;
  wire \axi_rdata[11]_i_21_n_0 ;
  wire \axi_rdata[11]_i_22_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[11]_i_8_n_0 ;
  wire \axi_rdata[11]_i_9_n_0 ;
  wire \axi_rdata[12]_i_10_n_0 ;
  wire \axi_rdata[12]_i_11_n_0 ;
  wire \axi_rdata[12]_i_14_n_0 ;
  wire \axi_rdata[12]_i_15_n_0 ;
  wire \axi_rdata[12]_i_16_n_0 ;
  wire \axi_rdata[12]_i_17_n_0 ;
  wire \axi_rdata[12]_i_18_n_0 ;
  wire \axi_rdata[12]_i_19_n_0 ;
  wire \axi_rdata[12]_i_20_n_0 ;
  wire \axi_rdata[12]_i_21_n_0 ;
  wire \axi_rdata[12]_i_22_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_5_n_0 ;
  wire \axi_rdata[12]_i_6_n_0 ;
  wire \axi_rdata[12]_i_7_n_0 ;
  wire \axi_rdata[12]_i_8_n_0 ;
  wire \axi_rdata[12]_i_9_n_0 ;
  wire \axi_rdata[13]_i_10_n_0 ;
  wire \axi_rdata[13]_i_11_n_0 ;
  wire \axi_rdata[13]_i_12_n_0 ;
  wire \axi_rdata[13]_i_13_n_0 ;
  wire \axi_rdata[13]_i_14_n_0 ;
  wire \axi_rdata[13]_i_15_n_0 ;
  wire \axi_rdata[13]_i_16_n_0 ;
  wire \axi_rdata[13]_i_17_n_0 ;
  wire \axi_rdata[13]_i_18_n_0 ;
  wire \axi_rdata[13]_i_19_n_0 ;
  wire \axi_rdata[13]_i_20_n_0 ;
  wire \axi_rdata[13]_i_21_n_0 ;
  wire \axi_rdata[13]_i_22_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[13]_i_5_n_0 ;
  wire \axi_rdata[13]_i_6_n_0 ;
  wire \axi_rdata[13]_i_7_n_0 ;
  wire \axi_rdata[14]_i_10_n_0 ;
  wire \axi_rdata[14]_i_11_n_0 ;
  wire \axi_rdata[14]_i_12_n_0 ;
  wire \axi_rdata[14]_i_13_n_0 ;
  wire \axi_rdata[14]_i_14_n_0 ;
  wire \axi_rdata[14]_i_15_n_0 ;
  wire \axi_rdata[14]_i_16_n_0 ;
  wire \axi_rdata[14]_i_17_n_0 ;
  wire \axi_rdata[14]_i_18_n_0 ;
  wire \axi_rdata[14]_i_19_n_0 ;
  wire \axi_rdata[14]_i_20_n_0 ;
  wire \axi_rdata[14]_i_21_n_0 ;
  wire \axi_rdata[14]_i_22_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[14]_i_5_n_0 ;
  wire \axi_rdata[14]_i_6_n_0 ;
  wire \axi_rdata[14]_i_7_n_0 ;
  wire \axi_rdata[15]_i_12_n_0 ;
  wire \axi_rdata[15]_i_13_n_0 ;
  wire \axi_rdata[15]_i_14_n_0 ;
  wire \axi_rdata[15]_i_15_n_0 ;
  wire \axi_rdata[15]_i_16_n_0 ;
  wire \axi_rdata[15]_i_17_n_0 ;
  wire \axi_rdata[15]_i_18_n_0 ;
  wire \axi_rdata[15]_i_19_n_0 ;
  wire \axi_rdata[15]_i_20_n_0 ;
  wire \axi_rdata[15]_i_21_n_0 ;
  wire \axi_rdata[15]_i_22_n_0 ;
  wire \axi_rdata[15]_i_23_n_0 ;
  wire \axi_rdata[15]_i_24_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[15]_i_5_n_0 ;
  wire \axi_rdata[15]_i_6_n_0 ;
  wire \axi_rdata[15]_i_7_n_0 ;
  wire \axi_rdata[15]_i_8_n_0 ;
  wire \axi_rdata[15]_i_9_n_0 ;
  wire \axi_rdata[16]_i_10_n_0 ;
  wire \axi_rdata[16]_i_11_n_0 ;
  wire \axi_rdata[16]_i_14_n_0 ;
  wire \axi_rdata[16]_i_17_n_0 ;
  wire \axi_rdata[16]_i_18_n_0 ;
  wire \axi_rdata[16]_i_19_n_0 ;
  wire \axi_rdata[16]_i_20_n_0 ;
  wire \axi_rdata[16]_i_21_n_0 ;
  wire \axi_rdata[16]_i_22_n_0 ;
  wire \axi_rdata[16]_i_23_n_0 ;
  wire \axi_rdata[16]_i_24_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[16]_i_5_n_0 ;
  wire \axi_rdata[16]_i_6_n_0 ;
  wire \axi_rdata[16]_i_7_n_0 ;
  wire \axi_rdata[16]_i_9_n_0 ;
  wire \axi_rdata[17]_i_12_n_0 ;
  wire \axi_rdata[17]_i_13_n_0 ;
  wire \axi_rdata[17]_i_14_n_0 ;
  wire \axi_rdata[17]_i_15_n_0 ;
  wire \axi_rdata[17]_i_16_n_0 ;
  wire \axi_rdata[17]_i_17_n_0 ;
  wire \axi_rdata[17]_i_18_n_0 ;
  wire \axi_rdata[17]_i_19_n_0 ;
  wire \axi_rdata[17]_i_20_n_0 ;
  wire \axi_rdata[17]_i_21_n_0 ;
  wire \axi_rdata[17]_i_22_n_0 ;
  wire \axi_rdata[17]_i_23_n_0 ;
  wire \axi_rdata[17]_i_24_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[17]_i_5_n_0 ;
  wire \axi_rdata[17]_i_6_n_0 ;
  wire \axi_rdata[17]_i_7_n_0 ;
  wire \axi_rdata[17]_i_8_n_0 ;
  wire \axi_rdata[17]_i_9_n_0 ;
  wire \axi_rdata[18]_i_10_n_0 ;
  wire \axi_rdata[18]_i_11_n_0 ;
  wire \axi_rdata[18]_i_12_n_0 ;
  wire \axi_rdata[18]_i_13_n_0 ;
  wire \axi_rdata[18]_i_14_n_0 ;
  wire \axi_rdata[18]_i_15_n_0 ;
  wire \axi_rdata[18]_i_16_n_0 ;
  wire \axi_rdata[18]_i_17_n_0 ;
  wire \axi_rdata[18]_i_18_n_0 ;
  wire \axi_rdata[18]_i_19_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[18]_i_5_n_0 ;
  wire \axi_rdata[18]_i_6_n_0 ;
  wire \axi_rdata[18]_i_7_n_0 ;
  wire \axi_rdata[18]_i_8_n_0 ;
  wire \axi_rdata[18]_i_9_n_0 ;
  wire \axi_rdata[19]_i_10_n_0 ;
  wire \axi_rdata[19]_i_11_n_0 ;
  wire \axi_rdata[19]_i_12_n_0 ;
  wire \axi_rdata[19]_i_13_n_0 ;
  wire \axi_rdata[19]_i_14_n_0 ;
  wire \axi_rdata[19]_i_15_n_0 ;
  wire \axi_rdata[19]_i_16_n_0 ;
  wire \axi_rdata[19]_i_17_n_0 ;
  wire \axi_rdata[19]_i_18_n_0 ;
  wire \axi_rdata[19]_i_19_n_0 ;
  wire \axi_rdata[19]_i_20_n_0 ;
  wire \axi_rdata[19]_i_21_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_5_n_0 ;
  wire \axi_rdata[19]_i_6_n_0 ;
  wire \axi_rdata[19]_i_7_n_0 ;
  wire \axi_rdata[1]_i_10_n_0 ;
  wire \axi_rdata[1]_i_11_n_0 ;
  wire \axi_rdata[1]_i_12_n_0 ;
  wire \axi_rdata[1]_i_15_n_0 ;
  wire \axi_rdata[1]_i_16_n_0 ;
  wire \axi_rdata[1]_i_17_n_0 ;
  wire \axi_rdata[1]_i_18_n_0 ;
  wire \axi_rdata[1]_i_19_n_0 ;
  wire \axi_rdata[1]_i_20_n_0 ;
  wire \axi_rdata[1]_i_22_n_0 ;
  wire \axi_rdata[1]_i_23_n_0 ;
  wire \axi_rdata[1]_i_6_n_0 ;
  wire \axi_rdata[1]_i_7_n_0 ;
  wire \axi_rdata[1]_i_8_n_0 ;
  wire \axi_rdata[1]_i_9_n_0 ;
  wire \axi_rdata[20]_i_10_n_0 ;
  wire \axi_rdata[20]_i_11_n_0 ;
  wire \axi_rdata[20]_i_12_n_0 ;
  wire \axi_rdata[20]_i_13_n_0 ;
  wire \axi_rdata[20]_i_14_n_0 ;
  wire \axi_rdata[20]_i_15_n_0 ;
  wire \axi_rdata[20]_i_16_n_0 ;
  wire \axi_rdata[20]_i_17_n_0 ;
  wire \axi_rdata[20]_i_18_n_0 ;
  wire \axi_rdata[20]_i_19_n_0 ;
  wire \axi_rdata[20]_i_20_n_0 ;
  wire \axi_rdata[20]_i_21_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[20]_i_5_n_0 ;
  wire \axi_rdata[20]_i_6_n_0 ;
  wire \axi_rdata[20]_i_7_n_0 ;
  wire \axi_rdata[21]_i_10_n_0 ;
  wire \axi_rdata[21]_i_11_n_0 ;
  wire \axi_rdata[21]_i_12_n_0 ;
  wire \axi_rdata[21]_i_13_n_0 ;
  wire \axi_rdata[21]_i_14_n_0 ;
  wire \axi_rdata[21]_i_15_n_0 ;
  wire \axi_rdata[21]_i_16_n_0 ;
  wire \axi_rdata[21]_i_17_n_0 ;
  wire \axi_rdata[21]_i_18_n_0 ;
  wire \axi_rdata[21]_i_19_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[21]_i_5_n_0 ;
  wire \axi_rdata[21]_i_6_n_0 ;
  wire \axi_rdata[21]_i_7_n_0 ;
  wire \axi_rdata[21]_i_8_n_0 ;
  wire \axi_rdata[21]_i_9_n_0 ;
  wire \axi_rdata[22]_i_10_n_0 ;
  wire \axi_rdata[22]_i_11_n_0 ;
  wire \axi_rdata[22]_i_12_n_0 ;
  wire \axi_rdata[22]_i_13_n_0 ;
  wire \axi_rdata[22]_i_14_n_0 ;
  wire \axi_rdata[22]_i_15_n_0 ;
  wire \axi_rdata[22]_i_16_n_0 ;
  wire \axi_rdata[22]_i_17_n_0 ;
  wire \axi_rdata[22]_i_18_n_0 ;
  wire \axi_rdata[22]_i_19_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[22]_i_5_n_0 ;
  wire \axi_rdata[22]_i_6_n_0 ;
  wire \axi_rdata[22]_i_7_n_0 ;
  wire \axi_rdata[22]_i_8_n_0 ;
  wire \axi_rdata[22]_i_9_n_0 ;
  wire \axi_rdata[23]_i_10_n_0 ;
  wire \axi_rdata[23]_i_11_n_0 ;
  wire \axi_rdata[23]_i_12_n_0 ;
  wire \axi_rdata[23]_i_13_n_0 ;
  wire \axi_rdata[23]_i_14_n_0 ;
  wire \axi_rdata[23]_i_15_n_0 ;
  wire \axi_rdata[23]_i_16_n_0 ;
  wire \axi_rdata[23]_i_17_n_0 ;
  wire \axi_rdata[23]_i_18_n_0 ;
  wire \axi_rdata[23]_i_19_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[23]_i_5_n_0 ;
  wire \axi_rdata[23]_i_6_n_0 ;
  wire \axi_rdata[23]_i_7_n_0 ;
  wire \axi_rdata[23]_i_8_n_0 ;
  wire \axi_rdata[23]_i_9_n_0 ;
  wire \axi_rdata[24]_i_10_n_0 ;
  wire \axi_rdata[24]_i_11_n_0 ;
  wire \axi_rdata[24]_i_12_n_0 ;
  wire \axi_rdata[24]_i_13_n_0 ;
  wire \axi_rdata[24]_i_14_n_0 ;
  wire \axi_rdata[24]_i_15_n_0 ;
  wire \axi_rdata[24]_i_16_n_0 ;
  wire \axi_rdata[24]_i_17_n_0 ;
  wire \axi_rdata[24]_i_18_n_0 ;
  wire \axi_rdata[24]_i_19_n_0 ;
  wire \axi_rdata[24]_i_20_n_0 ;
  wire \axi_rdata[24]_i_21_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[24]_i_5_n_0 ;
  wire \axi_rdata[24]_i_6_n_0 ;
  wire \axi_rdata[24]_i_7_n_0 ;
  wire \axi_rdata[25]_i_10_n_0 ;
  wire \axi_rdata[25]_i_11_n_0 ;
  wire \axi_rdata[25]_i_12_n_0 ;
  wire \axi_rdata[25]_i_13_n_0 ;
  wire \axi_rdata[25]_i_14_n_0 ;
  wire \axi_rdata[25]_i_15_n_0 ;
  wire \axi_rdata[25]_i_16_n_0 ;
  wire \axi_rdata[25]_i_17_n_0 ;
  wire \axi_rdata[25]_i_18_n_0 ;
  wire \axi_rdata[25]_i_19_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[25]_i_5_n_0 ;
  wire \axi_rdata[25]_i_6_n_0 ;
  wire \axi_rdata[25]_i_7_n_0 ;
  wire \axi_rdata[25]_i_8_n_0 ;
  wire \axi_rdata[25]_i_9_n_0 ;
  wire \axi_rdata[26]_i_10_n_0 ;
  wire \axi_rdata[26]_i_11_n_0 ;
  wire \axi_rdata[26]_i_12_n_0 ;
  wire \axi_rdata[26]_i_13_n_0 ;
  wire \axi_rdata[26]_i_14_n_0 ;
  wire \axi_rdata[26]_i_15_n_0 ;
  wire \axi_rdata[26]_i_16_n_0 ;
  wire \axi_rdata[26]_i_17_n_0 ;
  wire \axi_rdata[26]_i_18_n_0 ;
  wire \axi_rdata[26]_i_19_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[26]_i_5_n_0 ;
  wire \axi_rdata[26]_i_6_n_0 ;
  wire \axi_rdata[26]_i_7_n_0 ;
  wire \axi_rdata[26]_i_8_n_0 ;
  wire \axi_rdata[26]_i_9_n_0 ;
  wire \axi_rdata[27]_i_10_n_0 ;
  wire \axi_rdata[27]_i_11_n_0 ;
  wire \axi_rdata[27]_i_12_n_0 ;
  wire \axi_rdata[27]_i_13_n_0 ;
  wire \axi_rdata[27]_i_14_n_0 ;
  wire \axi_rdata[27]_i_15_n_0 ;
  wire \axi_rdata[27]_i_16_n_0 ;
  wire \axi_rdata[27]_i_17_n_0 ;
  wire \axi_rdata[27]_i_18_n_0 ;
  wire \axi_rdata[27]_i_19_n_0 ;
  wire \axi_rdata[27]_i_20_n_0 ;
  wire \axi_rdata[27]_i_21_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_5_n_0 ;
  wire \axi_rdata[27]_i_6_n_0 ;
  wire \axi_rdata[27]_i_7_n_0 ;
  wire \axi_rdata[28]_i_10_n_0 ;
  wire \axi_rdata[28]_i_11_n_0 ;
  wire \axi_rdata[28]_i_12_n_0 ;
  wire \axi_rdata[28]_i_15_n_0 ;
  wire \axi_rdata[28]_i_16_n_0 ;
  wire \axi_rdata[28]_i_17_n_0 ;
  wire \axi_rdata[28]_i_18_n_0 ;
  wire \axi_rdata[28]_i_19_n_0 ;
  wire \axi_rdata[28]_i_20_n_0 ;
  wire \axi_rdata[28]_i_21_n_0 ;
  wire \axi_rdata[28]_i_22_n_0 ;
  wire \axi_rdata[28]_i_23_n_0 ;
  wire \axi_rdata[28]_i_24_n_0 ;
  wire \axi_rdata[28]_i_25_n_0 ;
  wire \axi_rdata[28]_i_26_n_0 ;
  wire \axi_rdata[28]_i_27_n_0 ;
  wire \axi_rdata[28]_i_28_n_0 ;
  wire \axi_rdata[28]_i_29_n_0 ;
  wire \axi_rdata[28]_i_31_n_0 ;
  wire \axi_rdata[28]_i_32_n_0 ;
  wire \axi_rdata[28]_i_33_n_0 ;
  wire \axi_rdata[28]_i_34_n_0 ;
  wire \axi_rdata[28]_i_35_n_0 ;
  wire \axi_rdata[28]_i_36_n_0 ;
  wire \axi_rdata[28]_i_37_n_0 ;
  wire \axi_rdata[28]_i_38_n_0 ;
  wire \axi_rdata[28]_i_39_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[28]_i_40_n_0 ;
  wire \axi_rdata[28]_i_41_n_0 ;
  wire \axi_rdata[28]_i_42_n_0 ;
  wire \axi_rdata[28]_i_43_n_0 ;
  wire \axi_rdata[28]_i_44_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[28]_i_6_n_0 ;
  wire \axi_rdata[28]_i_7_n_0 ;
  wire \axi_rdata[28]_i_8_n_0 ;
  wire \axi_rdata[28]_i_9_n_0 ;
  wire \axi_rdata[29]_i_10_n_0 ;
  wire \axi_rdata[29]_i_11_n_0 ;
  wire \axi_rdata[29]_i_12_n_0 ;
  wire \axi_rdata[29]_i_13_n_0 ;
  wire \axi_rdata[29]_i_14_n_0 ;
  wire \axi_rdata[29]_i_15_n_0 ;
  wire \axi_rdata[29]_i_16_n_0 ;
  wire \axi_rdata[29]_i_17_n_0 ;
  wire \axi_rdata[29]_i_18_n_0 ;
  wire \axi_rdata[29]_i_19_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[29]_i_5_n_0 ;
  wire \axi_rdata[29]_i_6_n_0 ;
  wire \axi_rdata[29]_i_7_n_0 ;
  wire \axi_rdata[29]_i_8_n_0 ;
  wire \axi_rdata[29]_i_9_n_0 ;
  wire \axi_rdata[2]_i_10_n_0 ;
  wire \axi_rdata[2]_i_11_n_0 ;
  wire \axi_rdata[2]_i_12_n_0 ;
  wire \axi_rdata[2]_i_15_n_0 ;
  wire \axi_rdata[2]_i_16_n_0 ;
  wire \axi_rdata[2]_i_17_n_0 ;
  wire \axi_rdata[2]_i_18_n_0 ;
  wire \axi_rdata[2]_i_19_n_0 ;
  wire \axi_rdata[2]_i_20_n_0 ;
  wire \axi_rdata[2]_i_22_n_0 ;
  wire \axi_rdata[2]_i_23_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_7_n_0 ;
  wire \axi_rdata[2]_i_8_n_0 ;
  wire \axi_rdata[2]_i_9_n_0 ;
  wire \axi_rdata[30]_i_10_n_0 ;
  wire \axi_rdata[30]_i_11_n_0 ;
  wire \axi_rdata[30]_i_12_n_0 ;
  wire \axi_rdata[30]_i_13_n_0 ;
  wire \axi_rdata[30]_i_14_n_0 ;
  wire \axi_rdata[30]_i_15_n_0 ;
  wire \axi_rdata[30]_i_16_n_0 ;
  wire \axi_rdata[30]_i_17_n_0 ;
  wire \axi_rdata[30]_i_18_n_0 ;
  wire \axi_rdata[30]_i_19_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[30]_i_5_n_0 ;
  wire \axi_rdata[30]_i_6_n_0 ;
  wire \axi_rdata[30]_i_7_n_0 ;
  wire \axi_rdata[30]_i_8_n_0 ;
  wire \axi_rdata[30]_i_9_n_0 ;
  wire \axi_rdata[31]_i_10_n_0 ;
  wire \axi_rdata[31]_i_11_n_0 ;
  wire \axi_rdata[31]_i_12_n_0 ;
  wire \axi_rdata[31]_i_13_n_0 ;
  wire \axi_rdata[31]_i_14_n_0 ;
  wire \axi_rdata[31]_i_15_n_0 ;
  wire \axi_rdata[31]_i_16_n_0 ;
  wire \axi_rdata[31]_i_17_n_0 ;
  wire \axi_rdata[31]_i_18_n_0 ;
  wire \axi_rdata[31]_i_19_n_0 ;
  wire \axi_rdata[31]_i_20_n_0 ;
  wire \axi_rdata[31]_i_21_n_0 ;
  wire \axi_rdata[31]_i_22_n_0 ;
  wire \axi_rdata[31]_i_23_n_0 ;
  wire \axi_rdata[31]_i_24_n_0 ;
  wire \axi_rdata[31]_i_25_n_0 ;
  wire \axi_rdata[31]_i_26_n_0 ;
  wire \axi_rdata[31]_i_27_n_0 ;
  wire \axi_rdata[31]_i_28_n_0 ;
  wire \axi_rdata[31]_i_29_n_0 ;
  wire \axi_rdata[31]_i_30_n_0 ;
  wire \axi_rdata[31]_i_31_n_0 ;
  wire \axi_rdata[31]_i_32_n_0 ;
  wire \axi_rdata[31]_i_33_n_0 ;
  wire \axi_rdata[31]_i_35_n_0 ;
  wire \axi_rdata[31]_i_36_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[31]_i_7_n_0 ;
  wire \axi_rdata[31]_i_8_n_0 ;
  wire \axi_rdata[31]_i_9_n_0 ;
  wire \axi_rdata[3]_i_10_n_0 ;
  wire \axi_rdata[3]_i_11_n_0 ;
  wire \axi_rdata[3]_i_14_n_0 ;
  wire \axi_rdata[3]_i_17_n_0 ;
  wire \axi_rdata[3]_i_18_n_0 ;
  wire \axi_rdata[3]_i_19_n_0 ;
  wire \axi_rdata[3]_i_20_n_0 ;
  wire \axi_rdata[3]_i_21_n_0 ;
  wire \axi_rdata[3]_i_23_n_0 ;
  wire \axi_rdata[3]_i_24_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[3]_i_9_n_0 ;
  wire \axi_rdata[4]_i_10_n_0 ;
  wire \axi_rdata[4]_i_11_n_0 ;
  wire \axi_rdata[4]_i_14_n_0 ;
  wire \axi_rdata[4]_i_17_n_0 ;
  wire \axi_rdata[4]_i_18_n_0 ;
  wire \axi_rdata[4]_i_19_n_0 ;
  wire \axi_rdata[4]_i_20_n_0 ;
  wire \axi_rdata[4]_i_21_n_0 ;
  wire \axi_rdata[4]_i_23_n_0 ;
  wire \axi_rdata[4]_i_24_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[4]_i_9_n_0 ;
  wire \axi_rdata[5]_i_10_n_0 ;
  wire \axi_rdata[5]_i_11_n_0 ;
  wire \axi_rdata[5]_i_13_n_0 ;
  wire \axi_rdata[5]_i_14_n_0 ;
  wire \axi_rdata[5]_i_15_n_0 ;
  wire \axi_rdata[5]_i_16_n_0 ;
  wire \axi_rdata[5]_i_17_n_0 ;
  wire \axi_rdata[5]_i_18_n_0 ;
  wire \axi_rdata[5]_i_19_n_0 ;
  wire \axi_rdata[5]_i_20_n_0 ;
  wire \axi_rdata[5]_i_21_n_0 ;
  wire \axi_rdata[5]_i_22_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[6]_i_10_n_0 ;
  wire \axi_rdata[6]_i_11_n_0 ;
  wire \axi_rdata[6]_i_12_n_0 ;
  wire \axi_rdata[6]_i_13_n_0 ;
  wire \axi_rdata[6]_i_14_n_0 ;
  wire \axi_rdata[6]_i_15_n_0 ;
  wire \axi_rdata[6]_i_16_n_0 ;
  wire \axi_rdata[6]_i_17_n_0 ;
  wire \axi_rdata[6]_i_18_n_0 ;
  wire \axi_rdata[6]_i_19_n_0 ;
  wire \axi_rdata[6]_i_20_n_0 ;
  wire \axi_rdata[6]_i_21_n_0 ;
  wire \axi_rdata[6]_i_22_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[7]_i_12_n_0 ;
  wire \axi_rdata[7]_i_13_n_0 ;
  wire \axi_rdata[7]_i_14_n_0 ;
  wire \axi_rdata[7]_i_15_n_0 ;
  wire \axi_rdata[7]_i_16_n_0 ;
  wire \axi_rdata[7]_i_17_n_0 ;
  wire \axi_rdata[7]_i_18_n_0 ;
  wire \axi_rdata[7]_i_19_n_0 ;
  wire \axi_rdata[7]_i_20_n_0 ;
  wire \axi_rdata[7]_i_21_n_0 ;
  wire \axi_rdata[7]_i_22_n_0 ;
  wire \axi_rdata[7]_i_23_n_0 ;
  wire \axi_rdata[7]_i_24_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[7]_i_8_n_0 ;
  wire \axi_rdata[7]_i_9_n_0 ;
  wire \axi_rdata[8]_i_10_n_0 ;
  wire \axi_rdata[8]_i_11_n_0 ;
  wire \axi_rdata[8]_i_14_n_0 ;
  wire \axi_rdata[8]_i_15_n_0 ;
  wire \axi_rdata[8]_i_16_n_0 ;
  wire \axi_rdata[8]_i_17_n_0 ;
  wire \axi_rdata[8]_i_18_n_0 ;
  wire \axi_rdata[8]_i_19_n_0 ;
  wire \axi_rdata[8]_i_20_n_0 ;
  wire \axi_rdata[8]_i_21_n_0 ;
  wire \axi_rdata[8]_i_22_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[8]_i_8_n_0 ;
  wire \axi_rdata[8]_i_9_n_0 ;
  wire \axi_rdata[9]_i_10_n_0 ;
  wire \axi_rdata[9]_i_11_n_0 ;
  wire \axi_rdata[9]_i_13_n_0 ;
  wire \axi_rdata[9]_i_14_n_0 ;
  wire \axi_rdata[9]_i_15_n_0 ;
  wire \axi_rdata[9]_i_16_n_0 ;
  wire \axi_rdata[9]_i_17_n_0 ;
  wire \axi_rdata[9]_i_18_n_0 ;
  wire \axi_rdata[9]_i_19_n_0 ;
  wire \axi_rdata[9]_i_20_n_0 ;
  wire \axi_rdata[9]_i_21_n_0 ;
  wire \axi_rdata[9]_i_22_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata[9]_i_7_n_0 ;
  wire \axi_rdata_reg[0]_i_12_n_0 ;
  wire \axi_rdata_reg[0]_i_13_n_0 ;
  wire \axi_rdata_reg[0]_i_4_n_0 ;
  wire \axi_rdata_reg[10]_i_14_n_0 ;
  wire \axi_rdata_reg[10]_i_15_n_0 ;
  wire \axi_rdata_reg[10]_i_3_n_0 ;
  wire \axi_rdata_reg[10]_i_5_n_0 ;
  wire \axi_rdata_reg[10]_i_6_n_0 ;
  wire \axi_rdata_reg[11]_i_12_n_0 ;
  wire \axi_rdata_reg[11]_i_13_n_0 ;
  wire \axi_rdata_reg[11]_i_4_n_0 ;
  wire \axi_rdata_reg[12]_i_12_n_0 ;
  wire \axi_rdata_reg[12]_i_13_n_0 ;
  wire \axi_rdata_reg[12]_i_4_n_0 ;
  wire \axi_rdata_reg[13]_i_2_n_0 ;
  wire \axi_rdata_reg[13]_i_8_n_0 ;
  wire \axi_rdata_reg[13]_i_9_n_0 ;
  wire \axi_rdata_reg[14]_i_2_n_0 ;
  wire \axi_rdata_reg[14]_i_8_n_0 ;
  wire \axi_rdata_reg[14]_i_9_n_0 ;
  wire \axi_rdata_reg[15]_i_10_n_0 ;
  wire \axi_rdata_reg[15]_i_11_n_0 ;
  wire \axi_rdata_reg[15]_i_2_n_0 ;
  wire \axi_rdata_reg[16]_i_12_n_0 ;
  wire \axi_rdata_reg[16]_i_13_n_0 ;
  wire \axi_rdata_reg[16]_i_15_n_0 ;
  wire \axi_rdata_reg[16]_i_16_n_0 ;
  wire \axi_rdata_reg[16]_i_4_n_0 ;
  wire \axi_rdata_reg[16]_i_8_n_0 ;
  wire \axi_rdata_reg[17]_i_10_n_0 ;
  wire \axi_rdata_reg[17]_i_11_n_0 ;
  wire \axi_rdata_reg[17]_i_2_n_0 ;
  wire \axi_rdata_reg[19]_i_2_n_0 ;
  wire \axi_rdata_reg[19]_i_4_n_0 ;
  wire \axi_rdata_reg[19]_i_8_n_0 ;
  wire \axi_rdata_reg[19]_i_9_n_0 ;
  wire \axi_rdata_reg[1]_i_14_n_0 ;
  wire \axi_rdata_reg[1]_i_3_n_0 ;
  wire \axi_rdata_reg[1]_i_4_n_0 ;
  wire \axi_rdata_reg[20]_i_2_n_0 ;
  wire \axi_rdata_reg[20]_i_4_n_0 ;
  wire \axi_rdata_reg[20]_i_8_n_0 ;
  wire \axi_rdata_reg[20]_i_9_n_0 ;
  wire \axi_rdata_reg[24]_i_2_n_0 ;
  wire \axi_rdata_reg[24]_i_4_n_0 ;
  wire \axi_rdata_reg[24]_i_8_n_0 ;
  wire \axi_rdata_reg[24]_i_9_n_0 ;
  wire \axi_rdata_reg[27]_i_2_n_0 ;
  wire \axi_rdata_reg[27]_i_4_n_0 ;
  wire \axi_rdata_reg[27]_i_8_n_0 ;
  wire \axi_rdata_reg[27]_i_9_n_0 ;
  wire \axi_rdata_reg[28]_i_13_n_0 ;
  wire \axi_rdata_reg[28]_i_14_n_0 ;
  wire \axi_rdata_reg[28]_i_2_n_0 ;
  wire \axi_rdata_reg[28]_i_30_n_0 ;
  wire \axi_rdata_reg[28]_i_5_n_0 ;
  wire \axi_rdata_reg[2]_i_14_n_0 ;
  wire \axi_rdata_reg[2]_i_3_n_0 ;
  wire \axi_rdata_reg[2]_i_4_n_0 ;
  wire \axi_rdata_reg[31]_i_34_n_0 ;
  wire \axi_rdata_reg[3]_i_12_n_0 ;
  wire \axi_rdata_reg[3]_i_13_n_0 ;
  wire \axi_rdata_reg[3]_i_16_n_0 ;
  wire \axi_rdata_reg[3]_i_4_n_0 ;
  wire \axi_rdata_reg[4]_i_12_n_0 ;
  wire \axi_rdata_reg[4]_i_13_n_0 ;
  wire \axi_rdata_reg[4]_i_16_n_0 ;
  wire \axi_rdata_reg[4]_i_4_n_0 ;
  wire \axi_rdata_reg[5]_i_8_n_0 ;
  wire \axi_rdata_reg[5]_i_9_n_0 ;
  wire \axi_rdata_reg[6]_i_2_n_0 ;
  wire \axi_rdata_reg[6]_i_8_n_0 ;
  wire \axi_rdata_reg[6]_i_9_n_0 ;
  wire \axi_rdata_reg[7]_i_10_n_0 ;
  wire \axi_rdata_reg[7]_i_11_n_0 ;
  wire \axi_rdata_reg[7]_i_2_n_0 ;
  wire \axi_rdata_reg[8]_i_12_n_0 ;
  wire \axi_rdata_reg[8]_i_13_n_0 ;
  wire \axi_rdata_reg[8]_i_4_n_0 ;
  wire \axi_rdata_reg[9]_i_8_n_0 ;
  wire \axi_rdata_reg[9]_i_9_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_rvalid_reg_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire drp_rsp_read0__0;
  wire [4:0]drp_txn_available_q;
  wire \drp_txn_available_q[3]_i_2_n_0 ;
  wire \drp_txn_available_q[4]_i_2_n_0 ;
  wire [4:0]\drp_txn_available_q_reg[4]_0 ;
  wire gt_allch_cpll_lock;
  wire gt_allch_txalign_done;
  wire gt_status_cpll_lock_updated_q;
  wire gt_status_qpll1_lock_updated_q;
  wire gt_status_qpll_lock_updated_q;
  wire gt_status_rx_resetdone_updated_q;
  wire gt_status_rx_resetdone_updated_w;
  wire gt_status_tx_alignment_updated_q;
  wire gt_status_tx_resetdone_updated_q;
  wire gt_status_tx_resetdone_updated_w;
  wire gtwiz_reset_all_in;
  wire i_reg_clkdet_run;
  wire i_reg_clkdet_rx_freq_rst_reg_n_0;
  wire i_reg_clkdet_rx_tmr_clr;
  wire i_reg_clkdet_rx_tmr_clr_reg_n_0;
  wire i_reg_clkdet_rx_tmr_ld;
  wire i_reg_clkdet_tx_freq_rst_reg_n_0;
  wire i_reg_clkdet_tx_tmr_clr;
  wire i_reg_clkdet_tx_tmr_clr_reg_n_0;
  wire [31:0]imr;
  wire [31:0]imr_reg;
  wire irq;
  wire mmcm_tx_usrclk_lock_event_updated_q;
  wire p_17_in;
  wire [7:7]p_1_in;
  wire [8:0]p_209_in;
  wire p_210_in;
  wire p_211_in;
  wire [8:0]p_216_in;
  wire p_217_in;
  wire p_218_in;
  wire [7:0]p_221_in;
  wire [36:0]p_223_in;
  wire [11:0]p_2_in;
  wire [11:0]p_3_in;
  wire p_9_in;
  wire [16:16]reg_data_out;
  wire [31:0]reg_data_out__0;
  wire rx_sym_err_cntr_read_0_toggle_i_2_n_0;
  wire rx_sym_err_cntr_read_0_toggle_i_3_n_0;
  wire rx_sym_err_cntr_read_0_toggle_i_4_n_0;
  wire rx_sym_err_cntr_read_0_toggle_reg;
  wire rx_sym_err_cntr_read_1_toggle_reg;
  wire rx_sym_err_cntr_read_2_toggle_i_2_n_0;
  wire rx_sym_err_cntr_read_2_toggle_i_3_n_0;
  wire rx_sym_err_cntr_read_2_toggle_reg;
  wire rx_sym_err_cntr_read_3_toggle_reg;
  wire [7:0]sel0;
  wire \slv_reg_0x100[31]_i_1_n_0 ;
  wire \slv_reg_0x100[31]_i_2_n_0 ;
  wire \slv_reg_0x100_reg_n_0_[0] ;
  wire \slv_reg_0x100_reg_n_0_[16] ;
  wire \slv_reg_0x100_reg_n_0_[24] ;
  wire \slv_reg_0x100_reg_n_0_[8] ;
  wire [31:29]slv_reg_0x108;
  wire \slv_reg_0x108[31]_i_1_n_0 ;
  wire \slv_reg_0x108_reg_n_0_[10] ;
  wire \slv_reg_0x108_reg_n_0_[11] ;
  wire \slv_reg_0x108_reg_n_0_[12] ;
  wire \slv_reg_0x108_reg_n_0_[13] ;
  wire \slv_reg_0x108_reg_n_0_[14] ;
  wire \slv_reg_0x108_reg_n_0_[15] ;
  wire \slv_reg_0x108_reg_n_0_[17] ;
  wire \slv_reg_0x108_reg_n_0_[18] ;
  wire \slv_reg_0x108_reg_n_0_[19] ;
  wire \slv_reg_0x108_reg_n_0_[1] ;
  wire \slv_reg_0x108_reg_n_0_[20] ;
  wire \slv_reg_0x108_reg_n_0_[21] ;
  wire \slv_reg_0x108_reg_n_0_[22] ;
  wire \slv_reg_0x108_reg_n_0_[23] ;
  wire \slv_reg_0x108_reg_n_0_[25] ;
  wire \slv_reg_0x108_reg_n_0_[26] ;
  wire \slv_reg_0x108_reg_n_0_[27] ;
  wire \slv_reg_0x108_reg_n_0_[28] ;
  wire \slv_reg_0x108_reg_n_0_[2] ;
  wire \slv_reg_0x108_reg_n_0_[3] ;
  wire \slv_reg_0x108_reg_n_0_[4] ;
  wire \slv_reg_0x108_reg_n_0_[5] ;
  wire \slv_reg_0x108_reg_n_0_[6] ;
  wire \slv_reg_0x108_reg_n_0_[7] ;
  wire \slv_reg_0x108_reg_n_0_[9] ;
  wire \slv_reg_0x10C[31]_i_1_n_0 ;
  wire \slv_reg_0x10C_reg_n_0_[0] ;
  wire \slv_reg_0x10C_reg_n_0_[10] ;
  wire \slv_reg_0x10C_reg_n_0_[11] ;
  wire \slv_reg_0x10C_reg_n_0_[12] ;
  wire \slv_reg_0x10C_reg_n_0_[13] ;
  wire \slv_reg_0x10C_reg_n_0_[14] ;
  wire \slv_reg_0x10C_reg_n_0_[15] ;
  wire \slv_reg_0x10C_reg_n_0_[16] ;
  wire \slv_reg_0x10C_reg_n_0_[17] ;
  wire \slv_reg_0x10C_reg_n_0_[18] ;
  wire \slv_reg_0x10C_reg_n_0_[19] ;
  wire \slv_reg_0x10C_reg_n_0_[1] ;
  wire \slv_reg_0x10C_reg_n_0_[20] ;
  wire \slv_reg_0x10C_reg_n_0_[21] ;
  wire \slv_reg_0x10C_reg_n_0_[22] ;
  wire \slv_reg_0x10C_reg_n_0_[23] ;
  wire \slv_reg_0x10C_reg_n_0_[24] ;
  wire \slv_reg_0x10C_reg_n_0_[25] ;
  wire \slv_reg_0x10C_reg_n_0_[26] ;
  wire \slv_reg_0x10C_reg_n_0_[27] ;
  wire \slv_reg_0x10C_reg_n_0_[28] ;
  wire \slv_reg_0x10C_reg_n_0_[29] ;
  wire \slv_reg_0x10C_reg_n_0_[2] ;
  wire \slv_reg_0x10C_reg_n_0_[30] ;
  wire \slv_reg_0x10C_reg_n_0_[31] ;
  wire \slv_reg_0x10C_reg_n_0_[3] ;
  wire \slv_reg_0x10C_reg_n_0_[4] ;
  wire \slv_reg_0x10C_reg_n_0_[5] ;
  wire \slv_reg_0x10C_reg_n_0_[6] ;
  wire \slv_reg_0x10C_reg_n_0_[7] ;
  wire \slv_reg_0x10C_reg_n_0_[8] ;
  wire \slv_reg_0x10C_reg_n_0_[9] ;
  wire \slv_reg_0x10[31]_i_1_n_0 ;
  wire \slv_reg_0x10[31]_i_2_n_0 ;
  wire \slv_reg_0x10[31]_i_3_n_0 ;
  wire \slv_reg_0x10_reg_n_0_[11] ;
  wire \slv_reg_0x10_reg_n_0_[12] ;
  wire \slv_reg_0x10_reg_n_0_[13] ;
  wire \slv_reg_0x10_reg_n_0_[14] ;
  wire \slv_reg_0x10_reg_n_0_[15] ;
  wire \slv_reg_0x10_reg_n_0_[16] ;
  wire \slv_reg_0x10_reg_n_0_[17] ;
  wire \slv_reg_0x10_reg_n_0_[18] ;
  wire \slv_reg_0x10_reg_n_0_[19] ;
  wire \slv_reg_0x10_reg_n_0_[20] ;
  wire \slv_reg_0x10_reg_n_0_[21] ;
  wire \slv_reg_0x10_reg_n_0_[22] ;
  wire \slv_reg_0x10_reg_n_0_[23] ;
  wire \slv_reg_0x10_reg_n_0_[3] ;
  wire \slv_reg_0x10_reg_n_0_[7] ;
  wire slv_reg_0x110;
  wire \slv_reg_0x110[31]_i_1_n_0 ;
  wire \slv_reg_0x110[31]_i_2_n_0 ;
  wire \slv_reg_0x110_reg_n_0_[0] ;
  wire \slv_reg_0x110_reg_n_0_[10] ;
  wire \slv_reg_0x110_reg_n_0_[1] ;
  wire \slv_reg_0x110_reg_n_0_[2] ;
  wire \slv_reg_0x110_reg_n_0_[30] ;
  wire \slv_reg_0x110_reg_n_0_[31] ;
  wire \slv_reg_0x110_reg_n_0_[3] ;
  wire \slv_reg_0x110_reg_n_0_[4] ;
  wire \slv_reg_0x110_reg_n_0_[5] ;
  wire \slv_reg_0x110_reg_n_0_[6] ;
  wire \slv_reg_0x110_reg_n_0_[7] ;
  wire \slv_reg_0x110_reg_n_0_[9] ;
  wire slv_reg_0x114;
  wire \slv_reg_0x114[31]_i_1_n_0 ;
  wire \slv_reg_0x114_reg_n_0_[0] ;
  wire \slv_reg_0x114_reg_n_0_[10] ;
  wire \slv_reg_0x114_reg_n_0_[1] ;
  wire \slv_reg_0x114_reg_n_0_[2] ;
  wire \slv_reg_0x114_reg_n_0_[30] ;
  wire \slv_reg_0x114_reg_n_0_[31] ;
  wire \slv_reg_0x114_reg_n_0_[3] ;
  wire \slv_reg_0x114_reg_n_0_[4] ;
  wire \slv_reg_0x114_reg_n_0_[5] ;
  wire \slv_reg_0x114_reg_n_0_[6] ;
  wire \slv_reg_0x114_reg_n_0_[7] ;
  wire \slv_reg_0x114_reg_n_0_[9] ;
  wire slv_reg_0x11C;
  wire \slv_reg_0x11C[9]_i_1_n_0 ;
  wire \slv_reg_0x11C_reg_n_0_[0] ;
  wire \slv_reg_0x11C_reg_n_0_[1] ;
  wire \slv_reg_0x11C_reg_n_0_[2] ;
  wire \slv_reg_0x11C_reg_n_0_[3] ;
  wire \slv_reg_0x11C_reg_n_0_[4] ;
  wire \slv_reg_0x11C_reg_n_0_[5] ;
  wire \slv_reg_0x11C_reg_n_0_[9] ;
  wire [31:2]slv_reg_0x120;
  wire \slv_reg_0x120[31]_i_1_n_0 ;
  wire \slv_reg_0x124[31]_i_1_n_0 ;
  wire \slv_reg_0x124_reg_n_0_[10] ;
  wire \slv_reg_0x124_reg_n_0_[11] ;
  wire \slv_reg_0x124_reg_n_0_[14] ;
  wire \slv_reg_0x124_reg_n_0_[15] ;
  wire \slv_reg_0x124_reg_n_0_[16] ;
  wire \slv_reg_0x124_reg_n_0_[17] ;
  wire \slv_reg_0x124_reg_n_0_[18] ;
  wire \slv_reg_0x124_reg_n_0_[19] ;
  wire \slv_reg_0x124_reg_n_0_[20] ;
  wire \slv_reg_0x124_reg_n_0_[21] ;
  wire \slv_reg_0x124_reg_n_0_[22] ;
  wire \slv_reg_0x124_reg_n_0_[23] ;
  wire \slv_reg_0x124_reg_n_0_[24] ;
  wire \slv_reg_0x124_reg_n_0_[25] ;
  wire \slv_reg_0x124_reg_n_0_[26] ;
  wire \slv_reg_0x124_reg_n_0_[27] ;
  wire \slv_reg_0x124_reg_n_0_[28] ;
  wire \slv_reg_0x124_reg_n_0_[29] ;
  wire \slv_reg_0x124_reg_n_0_[30] ;
  wire \slv_reg_0x124_reg_n_0_[31] ;
  wire \slv_reg_0x124_reg_n_0_[9] ;
  wire [31:4]slv_reg_0x134;
  wire \slv_reg_0x134[31]_i_1_n_0 ;
  wire [31:2]slv_reg_0x138;
  wire \slv_reg_0x138[31]_i_1_n_0 ;
  wire \slv_reg_0x138_reg_n_0_[0] ;
  wire \slv_reg_0x138_reg_n_0_[1] ;
  wire [31:3]slv_reg_0x14;
  wire [31:2]slv_reg_0x140;
  wire \slv_reg_0x140[31]_i_1_n_0 ;
  wire \slv_reg_0x144[31]_i_1_n_0 ;
  wire \slv_reg_0x144_reg_n_0_[10] ;
  wire \slv_reg_0x144_reg_n_0_[11] ;
  wire \slv_reg_0x144_reg_n_0_[14] ;
  wire \slv_reg_0x144_reg_n_0_[15] ;
  wire \slv_reg_0x144_reg_n_0_[16] ;
  wire \slv_reg_0x144_reg_n_0_[17] ;
  wire \slv_reg_0x144_reg_n_0_[18] ;
  wire \slv_reg_0x144_reg_n_0_[19] ;
  wire \slv_reg_0x144_reg_n_0_[20] ;
  wire \slv_reg_0x144_reg_n_0_[21] ;
  wire \slv_reg_0x144_reg_n_0_[22] ;
  wire \slv_reg_0x144_reg_n_0_[23] ;
  wire \slv_reg_0x144_reg_n_0_[24] ;
  wire \slv_reg_0x144_reg_n_0_[25] ;
  wire \slv_reg_0x144_reg_n_0_[26] ;
  wire \slv_reg_0x144_reg_n_0_[27] ;
  wire \slv_reg_0x144_reg_n_0_[28] ;
  wire \slv_reg_0x144_reg_n_0_[29] ;
  wire \slv_reg_0x144_reg_n_0_[30] ;
  wire \slv_reg_0x144_reg_n_0_[31] ;
  wire \slv_reg_0x144_reg_n_0_[9] ;
  wire \slv_reg_0x14[31]_i_1_n_0 ;
  wire \slv_reg_0x14[31]_i_2_n_0 ;
  wire \slv_reg_0x14_reg_n_0_[1] ;
  wire \slv_reg_0x14_reg_n_0_[2] ;
  wire [31:4]slv_reg_0x154;
  wire \slv_reg_0x154[31]_i_1_n_0 ;
  wire [31:2]slv_reg_0x158;
  wire \slv_reg_0x158[31]_i_1_n_0 ;
  wire \slv_reg_0x158_reg_n_0_[0] ;
  wire \slv_reg_0x158_reg_n_0_[1] ;
  wire \slv_reg_0x1C[31]_i_1_n_0 ;
  wire \slv_reg_0x1C_reg_n_0_[11] ;
  wire \slv_reg_0x1C_reg_n_0_[12] ;
  wire \slv_reg_0x1C_reg_n_0_[13] ;
  wire \slv_reg_0x1C_reg_n_0_[14] ;
  wire \slv_reg_0x1C_reg_n_0_[15] ;
  wire \slv_reg_0x1C_reg_n_0_[16] ;
  wire \slv_reg_0x1C_reg_n_0_[19] ;
  wire \slv_reg_0x1C_reg_n_0_[20] ;
  wire \slv_reg_0x1C_reg_n_0_[21] ;
  wire \slv_reg_0x1C_reg_n_0_[22] ;
  wire \slv_reg_0x1C_reg_n_0_[23] ;
  wire \slv_reg_0x1C_reg_n_0_[24] ;
  wire \slv_reg_0x1C_reg_n_0_[27] ;
  wire \slv_reg_0x1C_reg_n_0_[28] ;
  wire \slv_reg_0x1C_reg_n_0_[29] ;
  wire \slv_reg_0x1C_reg_n_0_[30] ;
  wire \slv_reg_0x1C_reg_n_0_[31] ;
  wire \slv_reg_0x1C_reg_n_0_[3] ;
  wire \slv_reg_0x1C_reg_n_0_[4] ;
  wire \slv_reg_0x1C_reg_n_0_[5] ;
  wire \slv_reg_0x1C_reg_n_0_[6] ;
  wire \slv_reg_0x1C_reg_n_0_[8] ;
  wire [31:13]slv_reg_0x200;
  wire \slv_reg_0x200[31]_i_1_n_0 ;
  wire \slv_reg_0x208[31]_i_1_n_0 ;
  wire \slv_reg_0x208[31]_i_2_n_0 ;
  wire \slv_reg_0x208_reg_n_0_[0] ;
  wire \slv_reg_0x208_reg_n_0_[10] ;
  wire \slv_reg_0x208_reg_n_0_[11] ;
  wire \slv_reg_0x208_reg_n_0_[12] ;
  wire \slv_reg_0x208_reg_n_0_[13] ;
  wire \slv_reg_0x208_reg_n_0_[14] ;
  wire \slv_reg_0x208_reg_n_0_[15] ;
  wire \slv_reg_0x208_reg_n_0_[16] ;
  wire \slv_reg_0x208_reg_n_0_[17] ;
  wire \slv_reg_0x208_reg_n_0_[18] ;
  wire \slv_reg_0x208_reg_n_0_[19] ;
  wire \slv_reg_0x208_reg_n_0_[1] ;
  wire \slv_reg_0x208_reg_n_0_[20] ;
  wire \slv_reg_0x208_reg_n_0_[21] ;
  wire \slv_reg_0x208_reg_n_0_[22] ;
  wire \slv_reg_0x208_reg_n_0_[23] ;
  wire \slv_reg_0x208_reg_n_0_[24] ;
  wire \slv_reg_0x208_reg_n_0_[25] ;
  wire \slv_reg_0x208_reg_n_0_[26] ;
  wire \slv_reg_0x208_reg_n_0_[27] ;
  wire \slv_reg_0x208_reg_n_0_[28] ;
  wire \slv_reg_0x208_reg_n_0_[29] ;
  wire \slv_reg_0x208_reg_n_0_[2] ;
  wire \slv_reg_0x208_reg_n_0_[30] ;
  wire \slv_reg_0x208_reg_n_0_[31] ;
  wire \slv_reg_0x208_reg_n_0_[3] ;
  wire \slv_reg_0x208_reg_n_0_[4] ;
  wire \slv_reg_0x208_reg_n_0_[5] ;
  wire \slv_reg_0x208_reg_n_0_[6] ;
  wire \slv_reg_0x208_reg_n_0_[7] ;
  wire \slv_reg_0x208_reg_n_0_[8] ;
  wire \slv_reg_0x208_reg_n_0_[9] ;
  wire \slv_reg_0x214[31]_i_1_n_0 ;
  wire \slv_reg_0x214_reg_n_0_[0] ;
  wire \slv_reg_0x214_reg_n_0_[10] ;
  wire \slv_reg_0x214_reg_n_0_[11] ;
  wire \slv_reg_0x214_reg_n_0_[12] ;
  wire \slv_reg_0x214_reg_n_0_[13] ;
  wire \slv_reg_0x214_reg_n_0_[14] ;
  wire \slv_reg_0x214_reg_n_0_[15] ;
  wire \slv_reg_0x214_reg_n_0_[16] ;
  wire \slv_reg_0x214_reg_n_0_[17] ;
  wire \slv_reg_0x214_reg_n_0_[18] ;
  wire \slv_reg_0x214_reg_n_0_[19] ;
  wire \slv_reg_0x214_reg_n_0_[1] ;
  wire \slv_reg_0x214_reg_n_0_[20] ;
  wire \slv_reg_0x214_reg_n_0_[21] ;
  wire \slv_reg_0x214_reg_n_0_[22] ;
  wire \slv_reg_0x214_reg_n_0_[23] ;
  wire \slv_reg_0x214_reg_n_0_[24] ;
  wire \slv_reg_0x214_reg_n_0_[25] ;
  wire \slv_reg_0x214_reg_n_0_[26] ;
  wire \slv_reg_0x214_reg_n_0_[27] ;
  wire \slv_reg_0x214_reg_n_0_[28] ;
  wire \slv_reg_0x214_reg_n_0_[29] ;
  wire \slv_reg_0x214_reg_n_0_[2] ;
  wire \slv_reg_0x214_reg_n_0_[30] ;
  wire \slv_reg_0x214_reg_n_0_[31] ;
  wire \slv_reg_0x214_reg_n_0_[3] ;
  wire \slv_reg_0x214_reg_n_0_[4] ;
  wire \slv_reg_0x214_reg_n_0_[5] ;
  wire \slv_reg_0x214_reg_n_0_[6] ;
  wire \slv_reg_0x214_reg_n_0_[7] ;
  wire \slv_reg_0x214_reg_n_0_[8] ;
  wire \slv_reg_0x214_reg_n_0_[9] ;
  wire \slv_reg_0x218[31]_i_1_n_0 ;
  wire \slv_reg_0x218_reg_n_0_[0] ;
  wire \slv_reg_0x218_reg_n_0_[10] ;
  wire \slv_reg_0x218_reg_n_0_[11] ;
  wire \slv_reg_0x218_reg_n_0_[12] ;
  wire \slv_reg_0x218_reg_n_0_[13] ;
  wire \slv_reg_0x218_reg_n_0_[14] ;
  wire \slv_reg_0x218_reg_n_0_[15] ;
  wire \slv_reg_0x218_reg_n_0_[16] ;
  wire \slv_reg_0x218_reg_n_0_[17] ;
  wire \slv_reg_0x218_reg_n_0_[18] ;
  wire \slv_reg_0x218_reg_n_0_[19] ;
  wire \slv_reg_0x218_reg_n_0_[1] ;
  wire \slv_reg_0x218_reg_n_0_[20] ;
  wire \slv_reg_0x218_reg_n_0_[21] ;
  wire \slv_reg_0x218_reg_n_0_[22] ;
  wire \slv_reg_0x218_reg_n_0_[23] ;
  wire \slv_reg_0x218_reg_n_0_[24] ;
  wire \slv_reg_0x218_reg_n_0_[25] ;
  wire \slv_reg_0x218_reg_n_0_[26] ;
  wire \slv_reg_0x218_reg_n_0_[27] ;
  wire \slv_reg_0x218_reg_n_0_[28] ;
  wire \slv_reg_0x218_reg_n_0_[29] ;
  wire \slv_reg_0x218_reg_n_0_[2] ;
  wire \slv_reg_0x218_reg_n_0_[30] ;
  wire \slv_reg_0x218_reg_n_0_[31] ;
  wire \slv_reg_0x218_reg_n_0_[3] ;
  wire \slv_reg_0x218_reg_n_0_[4] ;
  wire \slv_reg_0x218_reg_n_0_[5] ;
  wire \slv_reg_0x218_reg_n_0_[6] ;
  wire \slv_reg_0x218_reg_n_0_[7] ;
  wire \slv_reg_0x218_reg_n_0_[8] ;
  wire \slv_reg_0x218_reg_n_0_[9] ;
  wire \slv_reg_0x24[31]_i_1_n_0 ;
  wire \slv_reg_0x24_reg_n_0_[10] ;
  wire \slv_reg_0x24_reg_n_0_[11] ;
  wire \slv_reg_0x24_reg_n_0_[12] ;
  wire \slv_reg_0x24_reg_n_0_[14] ;
  wire \slv_reg_0x24_reg_n_0_[15] ;
  wire \slv_reg_0x24_reg_n_0_[16] ;
  wire \slv_reg_0x24_reg_n_0_[18] ;
  wire \slv_reg_0x24_reg_n_0_[19] ;
  wire \slv_reg_0x24_reg_n_0_[20] ;
  wire \slv_reg_0x24_reg_n_0_[22] ;
  wire \slv_reg_0x24_reg_n_0_[23] ;
  wire \slv_reg_0x24_reg_n_0_[24] ;
  wire \slv_reg_0x24_reg_n_0_[26] ;
  wire \slv_reg_0x24_reg_n_0_[27] ;
  wire \slv_reg_0x24_reg_n_0_[28] ;
  wire \slv_reg_0x24_reg_n_0_[2] ;
  wire \slv_reg_0x24_reg_n_0_[30] ;
  wire \slv_reg_0x24_reg_n_0_[31] ;
  wire \slv_reg_0x24_reg_n_0_[3] ;
  wire \slv_reg_0x24_reg_n_0_[4] ;
  wire \slv_reg_0x24_reg_n_0_[6] ;
  wire \slv_reg_0x24_reg_n_0_[8] ;
  wire [31:2]slv_reg_0x2C;
  wire \slv_reg_0x2C[31]_i_1_n_0 ;
  wire \slv_reg_0x2C_reg_n_0_[0] ;
  wire \slv_reg_0x2C_reg_n_0_[1] ;
  wire [31:31]slv_reg_0x30;
  wire [31:2]slv_reg_0x300;
  wire \slv_reg_0x300[31]_i_1_n_0 ;
  wire \slv_reg_0x300_reg_n_0_[0] ;
  wire \slv_reg_0x300_reg_n_0_[1] ;
  wire \slv_reg_0x308[31]_i_1_n_0 ;
  wire [31:5]slv_reg_0x30C;
  wire \slv_reg_0x30C[31]_i_1_n_0 ;
  wire \slv_reg_0x30[31]_i_1_n_0 ;
  wire \slv_reg_0x30[31]_i_2_n_0 ;
  wire \slv_reg_0x30_reg_n_0_[0] ;
  wire \slv_reg_0x30_reg_n_0_[10] ;
  wire \slv_reg_0x30_reg_n_0_[13] ;
  wire \slv_reg_0x30_reg_n_0_[14] ;
  wire \slv_reg_0x30_reg_n_0_[15] ;
  wire \slv_reg_0x30_reg_n_0_[16] ;
  wire \slv_reg_0x30_reg_n_0_[17] ;
  wire \slv_reg_0x30_reg_n_0_[18] ;
  wire \slv_reg_0x30_reg_n_0_[21] ;
  wire \slv_reg_0x30_reg_n_0_[22] ;
  wire \slv_reg_0x30_reg_n_0_[23] ;
  wire \slv_reg_0x30_reg_n_0_[24] ;
  wire \slv_reg_0x30_reg_n_0_[25] ;
  wire \slv_reg_0x30_reg_n_0_[26] ;
  wire \slv_reg_0x30_reg_n_0_[29] ;
  wire \slv_reg_0x30_reg_n_0_[30] ;
  wire \slv_reg_0x30_reg_n_0_[5] ;
  wire \slv_reg_0x30_reg_n_0_[6] ;
  wire \slv_reg_0x30_reg_n_0_[7] ;
  wire \slv_reg_0x30_reg_n_0_[8] ;
  wire \slv_reg_0x30_reg_n_0_[9] ;
  wire [31:27]slv_reg_0x38;
  wire \slv_reg_0x38[31]_i_1_n_0 ;
  wire \slv_reg_0x38[31]_i_2_n_0 ;
  wire \slv_reg_0x38_reg_n_0_[11] ;
  wire \slv_reg_0x38_reg_n_0_[12] ;
  wire \slv_reg_0x38_reg_n_0_[13] ;
  wire \slv_reg_0x38_reg_n_0_[14] ;
  wire \slv_reg_0x38_reg_n_0_[15] ;
  wire \slv_reg_0x38_reg_n_0_[19] ;
  wire \slv_reg_0x38_reg_n_0_[20] ;
  wire \slv_reg_0x38_reg_n_0_[21] ;
  wire \slv_reg_0x38_reg_n_0_[22] ;
  wire \slv_reg_0x38_reg_n_0_[23] ;
  wire \slv_reg_0x38_reg_n_0_[3] ;
  wire \slv_reg_0x38_reg_n_0_[4] ;
  wire \slv_reg_0x38_reg_n_0_[5] ;
  wire \slv_reg_0x38_reg_n_0_[6] ;
  wire \slv_reg_0x38_reg_n_0_[7] ;
  wire [31:0]slv_reg_0x3C;
  wire \slv_reg_0x3C[31]_i_1_n_0 ;
  wire \slv_reg_0x40[31]_i_1_n_0 ;
  wire \slv_reg_0x40_reg_n_0_[14] ;
  wire \slv_reg_0x40_reg_n_0_[15] ;
  wire \slv_reg_0x44[31]_i_1_n_0 ;
  wire \slv_reg_0x44_reg_n_0_[14] ;
  wire \slv_reg_0x44_reg_n_0_[15] ;
  wire \slv_reg_0x48[31]_i_1_n_0 ;
  wire \slv_reg_0x48_reg_n_0_[14] ;
  wire \slv_reg_0x48_reg_n_0_[15] ;
  wire \slv_reg_0x4C[31]_i_1_n_0 ;
  wire \slv_reg_0x4C_reg_n_0_[14] ;
  wire \slv_reg_0x4C_reg_n_0_[15] ;
  wire \slv_reg_0x60[31]_i_1_n_0 ;
  wire [29:0]\slv_reg_0x60_reg[31]_0 ;
  wire \slv_reg_0x60_reg_n_0_[14] ;
  wire \slv_reg_0x60_reg_n_0_[15] ;
  wire [31:18]slv_reg_0x68;
  wire \slv_reg_0x68[31]_i_1_n_0 ;
  wire [31:18]slv_reg_0x6C;
  wire \slv_reg_0x6C[31]_i_1_n_0 ;
  wire [31:31]slv_reg_0x70;
  wire \slv_reg_0x70[31]_i_1_n_0 ;
  wire \slv_reg_0x70_reg_n_0_[0] ;
  wire \slv_reg_0x70_reg_n_0_[10] ;
  wire \slv_reg_0x70_reg_n_0_[11] ;
  wire \slv_reg_0x70_reg_n_0_[12] ;
  wire \slv_reg_0x70_reg_n_0_[13] ;
  wire \slv_reg_0x70_reg_n_0_[14] ;
  wire \slv_reg_0x70_reg_n_0_[15] ;
  wire \slv_reg_0x70_reg_n_0_[16] ;
  wire \slv_reg_0x70_reg_n_0_[17] ;
  wire \slv_reg_0x70_reg_n_0_[18] ;
  wire \slv_reg_0x70_reg_n_0_[19] ;
  wire \slv_reg_0x70_reg_n_0_[1] ;
  wire \slv_reg_0x70_reg_n_0_[20] ;
  wire \slv_reg_0x70_reg_n_0_[21] ;
  wire \slv_reg_0x70_reg_n_0_[22] ;
  wire \slv_reg_0x70_reg_n_0_[23] ;
  wire \slv_reg_0x70_reg_n_0_[24] ;
  wire \slv_reg_0x70_reg_n_0_[25] ;
  wire \slv_reg_0x70_reg_n_0_[26] ;
  wire \slv_reg_0x70_reg_n_0_[27] ;
  wire \slv_reg_0x70_reg_n_0_[28] ;
  wire \slv_reg_0x70_reg_n_0_[29] ;
  wire \slv_reg_0x70_reg_n_0_[2] ;
  wire \slv_reg_0x70_reg_n_0_[30] ;
  wire \slv_reg_0x70_reg_n_0_[3] ;
  wire \slv_reg_0x70_reg_n_0_[4] ;
  wire \slv_reg_0x70_reg_n_0_[5] ;
  wire \slv_reg_0x70_reg_n_0_[6] ;
  wire \slv_reg_0x70_reg_n_0_[7] ;
  wire \slv_reg_0x70_reg_n_0_[8] ;
  wire \slv_reg_0x70_reg_n_0_[9] ;
  wire \slv_reg_0x74[31]_i_1_n_0 ;
  wire \slv_reg_0x74_reg_n_0_[0] ;
  wire \slv_reg_0x74_reg_n_0_[10] ;
  wire \slv_reg_0x74_reg_n_0_[11] ;
  wire \slv_reg_0x74_reg_n_0_[12] ;
  wire \slv_reg_0x74_reg_n_0_[13] ;
  wire \slv_reg_0x74_reg_n_0_[14] ;
  wire \slv_reg_0x74_reg_n_0_[15] ;
  wire \slv_reg_0x74_reg_n_0_[16] ;
  wire \slv_reg_0x74_reg_n_0_[17] ;
  wire \slv_reg_0x74_reg_n_0_[18] ;
  wire \slv_reg_0x74_reg_n_0_[19] ;
  wire \slv_reg_0x74_reg_n_0_[1] ;
  wire \slv_reg_0x74_reg_n_0_[20] ;
  wire \slv_reg_0x74_reg_n_0_[21] ;
  wire \slv_reg_0x74_reg_n_0_[22] ;
  wire \slv_reg_0x74_reg_n_0_[23] ;
  wire \slv_reg_0x74_reg_n_0_[24] ;
  wire \slv_reg_0x74_reg_n_0_[25] ;
  wire \slv_reg_0x74_reg_n_0_[26] ;
  wire \slv_reg_0x74_reg_n_0_[27] ;
  wire \slv_reg_0x74_reg_n_0_[28] ;
  wire \slv_reg_0x74_reg_n_0_[29] ;
  wire \slv_reg_0x74_reg_n_0_[2] ;
  wire \slv_reg_0x74_reg_n_0_[30] ;
  wire \slv_reg_0x74_reg_n_0_[31] ;
  wire \slv_reg_0x74_reg_n_0_[3] ;
  wire \slv_reg_0x74_reg_n_0_[4] ;
  wire \slv_reg_0x74_reg_n_0_[5] ;
  wire \slv_reg_0x74_reg_n_0_[6] ;
  wire \slv_reg_0x74_reg_n_0_[7] ;
  wire \slv_reg_0x74_reg_n_0_[8] ;
  wire \slv_reg_0x74_reg_n_0_[9] ;
  wire \slv_reg_0x7C[31]_i_1_n_0 ;
  wire \slv_reg_0x7C_reg_n_0_[0] ;
  wire \slv_reg_0x7C_reg_n_0_[16] ;
  wire \slv_reg_0x7C_reg_n_0_[17] ;
  wire \slv_reg_0x7C_reg_n_0_[18] ;
  wire \slv_reg_0x7C_reg_n_0_[19] ;
  wire \slv_reg_0x7C_reg_n_0_[1] ;
  wire \slv_reg_0x7C_reg_n_0_[20] ;
  wire \slv_reg_0x7C_reg_n_0_[21] ;
  wire \slv_reg_0x7C_reg_n_0_[2] ;
  wire \slv_reg_0x7C_reg_n_0_[3] ;
  wire \slv_reg_0x7C_reg_n_0_[4] ;
  wire \slv_reg_0x7C_reg_n_0_[5] ;
  wire \slv_reg_0x80[31]_i_1_n_0 ;
  wire \slv_reg_0x80[31]_i_2_n_0 ;
  wire \slv_reg_0x80[31]_i_3_n_0 ;
  wire \slv_reg_0x80_reg_n_0_[0] ;
  wire \slv_reg_0x80_reg_n_0_[16] ;
  wire \slv_reg_0x80_reg_n_0_[17] ;
  wire \slv_reg_0x80_reg_n_0_[18] ;
  wire \slv_reg_0x80_reg_n_0_[19] ;
  wire \slv_reg_0x80_reg_n_0_[1] ;
  wire \slv_reg_0x80_reg_n_0_[20] ;
  wire \slv_reg_0x80_reg_n_0_[21] ;
  wire \slv_reg_0x80_reg_n_0_[2] ;
  wire \slv_reg_0x80_reg_n_0_[3] ;
  wire \slv_reg_0x80_reg_n_0_[4] ;
  wire \slv_reg_0x80_reg_n_0_[5] ;
  wire [31:13]slv_reg_0xC;
  wire \slv_reg_0xC[31]_i_1_n_0 ;
  wire \slv_reg_0xC[31]_i_2_n_0 ;
  wire \slv_reg_0xC_reg_n_0_[0] ;
  wire \slv_reg_0xC_reg_n_0_[10] ;
  wire \slv_reg_0xC_reg_n_0_[11] ;
  wire \slv_reg_0xC_reg_n_0_[12] ;
  wire \slv_reg_0xC_reg_n_0_[1] ;
  wire \slv_reg_0xC_reg_n_0_[2] ;
  wire \slv_reg_0xC_reg_n_0_[3] ;
  wire \slv_reg_0xC_reg_n_0_[4] ;
  wire \slv_reg_0xC_reg_n_0_[5] ;
  wire \slv_reg_0xC_reg_n_0_[6] ;
  wire \slv_reg_0xC_reg_n_0_[7] ;
  wire \slv_reg_0xC_reg_n_0_[8] ;
  wire \slv_reg_0xC_reg_n_0_[9] ;
  wire slv_reg_rden;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire [7:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_arvalid;
  wire [7:0]vid_phy_axi4lite_awaddr;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wvalid;
  wire wr_en_2_idr;
  wire wr_en_2_ier;
  wire wr_en_2_isr;
  wire wr_en_2_isr_i_2_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    DRP_Rsp_Rd_Toggle_i_1
       (.I0(drp_rsp_read0__0),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(DRP_Rsp_Rd_Toggle_i_3__1_n_0),
        .I3(DRP_Rsp_Rd_Toggle_i_4_n_0),
        .I4(p_1_in),
        .I5(src_in),
        .O(\axi_araddr_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000008)) 
    DRP_Rsp_Rd_Toggle_i_1__0
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(drp_rsp_read0__0),
        .I2(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I3(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I4(p_1_in),
        .I5(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_araddr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000008)) 
    DRP_Rsp_Rd_Toggle_i_1__1
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(drp_rsp_read0__0),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .I4(p_1_in),
        .I5(DRP_Rsp_Rd_Toggle_reg_0),
        .O(\axi_araddr_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    DRP_Rsp_Rd_Toggle_i_1__2
       (.I0(DRP_Rsp_Rd_Toggle_i_2__3_n_0),
        .I1(DRP_Rsp_Rd_Toggle_i_3__2_n_0),
        .I2(drp_rsp_read0__0),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(p_1_in),
        .I5(DRP_Rsp_Rd_Toggle_reg_1),
        .O(\axi_araddr_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000008)) 
    DRP_Rsp_Rd_Toggle_i_1__3
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(drp_rsp_read0__0),
        .I2(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I3(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I4(p_1_in),
        .I5(DRP_Rsp_Rd_Toggle_reg_2),
        .O(\axi_araddr_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    DRP_Rsp_Rd_Toggle_i_2
       (.I0(DRP_Rsp_Rd_Toggle_reg_i_5_n_0),
        .I1(\axi_rdata[10]_i_4_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_i_6_n_0),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata[16]_i_3_n_0 ),
        .I5(p_17_in),
        .O(drp_rsp_read0__0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h7)) 
    DRP_Rsp_Rd_Toggle_i_2__0
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h7)) 
    DRP_Rsp_Rd_Toggle_i_2__1
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    DRP_Rsp_Rd_Toggle_i_2__2
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    DRP_Rsp_Rd_Toggle_i_2__3
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    DRP_Rsp_Rd_Toggle_i_3
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    DRP_Rsp_Rd_Toggle_i_3__0
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h7)) 
    DRP_Rsp_Rd_Toggle_i_3__1
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .O(DRP_Rsp_Rd_Toggle_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'hE)) 
    DRP_Rsp_Rd_Toggle_i_3__2
       (.I0(\axi_araddr_reg_n_0_[8] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .O(DRP_Rsp_Rd_Toggle_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    DRP_Rsp_Rd_Toggle_i_4
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_4_n_0));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    DRP_Rsp_Rd_Toggle_i_6
       (.I0(\axi_rdata_reg[16]_i_4_n_0 ),
        .I1(\axi_rdata[31]_i_11_n_0 ),
        .I2(\axi_rdata[31]_i_24_n_0 ),
        .I3(\axi_rdata[16]_i_14_n_0 ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(DRP_Rsp_Rd_Toggle_i_8_n_0),
        .O(DRP_Rsp_Rd_Toggle_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    DRP_Rsp_Rd_Toggle_i_7
       (.I0(vid_phy_axi4lite_rready),
        .I1(axi_rvalid_reg_0),
        .O(p_17_in));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    DRP_Rsp_Rd_Toggle_i_8
       (.I0(\slv_reg_0x10_reg_n_0_[16] ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0xC[16]),
        .O(DRP_Rsp_Rd_Toggle_i_8_n_0));
  MUXF7 DRP_Rsp_Rd_Toggle_reg_i_5
       (.I0(\axi_rdata[16]_i_7_n_0 ),
        .I1(\axi_rdata[16]_i_6_n_0 ),
        .O(DRP_Rsp_Rd_Toggle_reg_i_5_n_0),
        .S(\axi_rdata[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F808F8F8F8)) 
    aw_en_i_1
       (.I0(vid_phy_axi4lite_bready),
        .I1(vid_phy_axi4lite_bvalid),
        .I2(aw_en_reg_n_0),
        .I3(vid_phy_axi4lite_wvalid),
        .I4(vid_phy_axi4lite_awvalid),
        .I5(axi_awready_reg_0),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(gtwiz_reset_all_in));
  FDRE \axi_araddr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \axi_araddr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(\axi_araddr_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \axi_araddr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[2]),
        .Q(\axi_araddr_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \axi_araddr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[3]),
        .Q(\axi_araddr_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \axi_araddr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[4]),
        .Q(\axi_araddr_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \axi_araddr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[5]),
        .Q(\axi_araddr_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \axi_araddr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[6]),
        .Q(\axi_araddr_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \axi_araddr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[7]),
        .Q(p_1_in),
        .R(gtwiz_reset_all_in));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(vid_phy_axi4lite_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(gtwiz_reset_all_in));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_awaddr[9]_i_1 
       (.I0(axi_awready_reg_0),
        .I1(vid_phy_axi4lite_awvalid),
        .I2(vid_phy_axi4lite_wvalid),
        .O(p_9_in));
  FDRE \axi_awaddr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[0]),
        .Q(sel0[0]),
        .R(gtwiz_reset_all_in));
  FDRE \axi_awaddr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[1]),
        .Q(sel0[1]),
        .R(gtwiz_reset_all_in));
  FDRE \axi_awaddr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[2]),
        .Q(sel0[2]),
        .R(gtwiz_reset_all_in));
  FDRE \axi_awaddr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[3]),
        .Q(sel0[3]),
        .R(gtwiz_reset_all_in));
  FDRE \axi_awaddr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[4]),
        .Q(sel0[4]),
        .R(gtwiz_reset_all_in));
  FDRE \axi_awaddr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[5]),
        .Q(sel0[5]),
        .R(gtwiz_reset_all_in));
  FDRE \axi_awaddr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[6]),
        .Q(sel0[6]),
        .R(gtwiz_reset_all_in));
  FDRE \axi_awaddr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[7]),
        .Q(sel0[7]),
        .R(gtwiz_reset_all_in));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_2
       (.I0(aw_en_reg_n_0),
        .I1(vid_phy_axi4lite_wvalid),
        .I2(vid_phy_axi4lite_awvalid),
        .I3(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(gtwiz_reset_all_in));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(vid_phy_axi4lite_bready),
        .I1(vid_phy_axi4lite_bvalid),
        .I2(vid_phy_axi4lite_awvalid),
        .I3(vid_phy_axi4lite_wvalid),
        .I4(axi_wready_reg_0),
        .I5(axi_awready_reg_0),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(vid_phy_axi4lite_bvalid),
        .R(gtwiz_reset_all_in));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[0]_i_10 
       (.I0(\axi_rdata[7]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[0] ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[0]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[0] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(i_reg_clkdet_run),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(\slv_reg_0x158_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_14 
       (.I0(Q[2]),
        .I1(D[18]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(Q[141]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(D[17]),
        .O(\axi_rdata[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[0]_i_15 
       (.I0(D[240]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_216_in[0]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(p_2_in[0]),
        .O(\axi_rdata[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[0]_i_16 
       (.I0(\slv_reg_0x138_reg_n_0_[0] ),
        .I1(D[236]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(p_209_in[0]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[0]_i_18 
       (.I0(D[230]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_19 
       (.I0(Q[40]),
        .I1(Q[22]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[139]),
        .I4(\axi_rdata[17]_i_8_n_0 ),
        .I5(D[112]),
        .O(\axi_rdata[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_2 
       (.I0(\axi_rdata_reg[0]_i_4_n_0 ),
        .I1(\axi_rdata[0]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[0]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[0]_i_7_n_0 ),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_20 
       (.I0(Q[94]),
        .I1(\slv_reg_0x60_reg[31]_0 [0]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[76]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(Q[58]),
        .O(\axi_rdata[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_21 
       (.I0(\slv_reg_0x74_reg_n_0_[0] ),
        .I1(\slv_reg_0x70_reg_n_0_[0] ),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[266]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[248]),
        .O(\axi_rdata[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[0]_i_22 
       (.I0(\slv_reg_0x80_reg_n_0_[0] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\slv_reg_0x7C_reg_n_0_[0] ),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(Q[112]),
        .O(\axi_rdata[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[0]_i_5 
       (.I0(\axi_rdata[0]_i_14_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[0]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_6 
       (.I0(D[85]),
        .I1(D[58]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(slv_reg_0x3C[0]),
        .I4(\axi_rdata[17]_i_8_n_0 ),
        .I5(D[46]),
        .O(\axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[0] ),
        .I1(\slv_reg_0x2C_reg_n_0_[0] ),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[10]),
        .I4(\axi_rdata[17]_i_8_n_0 ),
        .I5(D[27]),
        .O(\axi_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[0]_i_9 
       (.I0(\slv_reg_0x300_reg_n_0_[0] ),
        .I1(p_223_in[0]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(p_223_in[32]),
        .I5(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata[10]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_3_n_0 ),
        .I2(\axi_rdata_reg[10]_i_3_n_0 ),
        .I3(\axi_rdata[10]_i_4_n_0 ),
        .I4(\axi_rdata_reg[10]_i_5_n_0 ),
        .O(reg_data_out__0[10]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[10]_i_10 
       (.I0(\axi_rdata[10]_i_16_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[8]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_11 
       (.I0(\axi_rdata[10]_i_17_n_0 ),
        .I1(\axi_rdata[10]_i_18_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[10]_i_19_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[10]_i_20_n_0 ),
        .O(\axi_rdata[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_12 
       (.I0(\slv_reg_0x30_reg_n_0_[10] ),
        .I1(slv_reg_0x2C[10]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[15]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(\slv_reg_0x24_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_13 
       (.I0(D[288]),
        .I1(D[285]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(slv_reg_0x3C[10]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[51]),
        .O(\axi_rdata[10]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[10]_i_16 
       (.I0(Q[15]),
        .I1(D[22]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x14[10]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[10]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[10]_i_17 
       (.I0(D[190]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(D[170]),
        .O(\axi_rdata[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_18 
       (.I0(\slv_reg_0x74_reg_n_0_[10] ),
        .I1(\slv_reg_0x70_reg_n_0_[10] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[276]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[258]),
        .O(\axi_rdata[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_19 
       (.I0(Q[104]),
        .I1(\slv_reg_0x60_reg[31]_0 [10]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[86]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(Q[68]),
        .O(\axi_rdata[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_2 
       (.I0(\axi_rdata_reg[10]_i_6_n_0 ),
        .I1(\axi_rdata[10]_i_7_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[10]_i_8_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[10]_i_9_n_0 ),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_20 
       (.I0(Q[50]),
        .I1(Q[32]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[294]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[291]),
        .O(\axi_rdata[10]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[10]_i_21 
       (.I0(\slv_reg_0x108_reg_n_0_[10] ),
        .I1(Q[128]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(D[213]),
        .O(\axi_rdata[10]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[10]_i_22 
       (.I0(p_3_in[10]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(imr_reg[10]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[10]_i_23 
       (.I0(slv_reg_0x138[10]),
        .I1(slv_reg_0x134[10]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[10] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[10]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[10]_i_24 
       (.I0(slv_reg_0x154[10]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[10] ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(p_2_in[10]),
        .O(\axi_rdata[10]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[10]_i_4 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[10]_i_7 
       (.I0(slv_reg_0x300[10]),
        .I1(p_223_in[10]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[10]),
        .I5(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[10]_i_8 
       (.I0(\axi_rdata[15]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[10] ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[10]_i_9 
       (.I0(\slv_reg_0x208_reg_n_0_[10] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(p_221_in[5]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x158[10]),
        .O(\axi_rdata[10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[11]_i_10 
       (.I0(\axi_rdata[15]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[11] ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[11]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[11] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(p_221_in[6]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x158[11]),
        .O(\axi_rdata[11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[11]_i_14 
       (.I0(\slv_reg_0x1C_reg_n_0_[11] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[11]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[11]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[11]_i_15 
       (.I0(slv_reg_0x154[11]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[11] ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(p_2_in[11]),
        .O(\axi_rdata[11]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[11]_i_16 
       (.I0(slv_reg_0x138[11]),
        .I1(slv_reg_0x134[11]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[11] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[11]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[11]_i_17 
       (.I0(p_3_in[11]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[11] ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[11]_i_18 
       (.I0(\slv_reg_0x108_reg_n_0_[11] ),
        .I1(Q[129]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(D[214]),
        .O(\axi_rdata[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_19 
       (.I0(Q[51]),
        .I1(Q[33]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[295]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[292]),
        .O(\axi_rdata[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_2 
       (.I0(\axi_rdata_reg[11]_i_4_n_0 ),
        .I1(\axi_rdata[11]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[11]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[11]_i_7_n_0 ),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_20 
       (.I0(Q[105]),
        .I1(\slv_reg_0x60_reg[31]_0 [11]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[87]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(Q[69]),
        .O(\axi_rdata[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_21 
       (.I0(\slv_reg_0x74_reg_n_0_[11] ),
        .I1(\slv_reg_0x70_reg_n_0_[11] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[277]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[259]),
        .O(\axi_rdata[11]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[11]_i_22 
       (.I0(D[191]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(D[171]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(Q[116]),
        .O(\axi_rdata[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_3 
       (.I0(\axi_rdata[11]_i_8_n_0 ),
        .I1(\axi_rdata[11]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[11]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[11]_i_11_n_0 ),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[11]_i_5 
       (.I0(\axi_rdata[11]_i_14_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[11] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_6 
       (.I0(D[289]),
        .I1(D[286]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(slv_reg_0x3C[11]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[11]_i_7 
       (.I0(D[40]),
        .I1(slv_reg_0x2C[11]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[11] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_8 
       (.I0(\axi_rdata[11]_i_15_n_0 ),
        .I1(\axi_rdata[11]_i_16_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[11]_i_17_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[11]_i_18_n_0 ),
        .O(\axi_rdata[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[11]_i_9 
       (.I0(slv_reg_0x300[11]),
        .I1(p_223_in[11]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[11]),
        .I5(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[12]_i_10 
       (.I0(\axi_rdata[15]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[12] ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[12]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[12] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(p_221_in[7]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x158[12]),
        .O(\axi_rdata[12]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[12]_i_14 
       (.I0(\slv_reg_0x1C_reg_n_0_[12] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[12]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[12]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[12]_i_15 
       (.I0(slv_reg_0x154[12]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(p_217_in),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x140[12]),
        .O(\axi_rdata[12]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[12]_i_16 
       (.I0(slv_reg_0x138[12]),
        .I1(slv_reg_0x134[12]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(p_210_in),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[12]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[12]_i_17 
       (.I0(slv_reg_0x120[12]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[12] ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[12]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[12]_i_18 
       (.I0(\slv_reg_0x108_reg_n_0_[12] ),
        .I1(Q[137]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(D[215]),
        .O(\axi_rdata[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_19 
       (.I0(Q[52]),
        .I1(Q[34]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[148]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[121]),
        .O(\axi_rdata[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_2 
       (.I0(\axi_rdata_reg[12]_i_4_n_0 ),
        .I1(\axi_rdata[12]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[12]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[12]_i_7_n_0 ),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_20 
       (.I0(Q[106]),
        .I1(\slv_reg_0x60_reg[31]_0 [12]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[88]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(Q[70]),
        .O(\axi_rdata[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_21 
       (.I0(\slv_reg_0x74_reg_n_0_[12] ),
        .I1(\slv_reg_0x70_reg_n_0_[12] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[278]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[260]),
        .O(\axi_rdata[12]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[12]_i_22 
       (.I0(D[192]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(D[172]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(Q[117]),
        .O(\axi_rdata[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_3 
       (.I0(\axi_rdata[12]_i_8_n_0 ),
        .I1(\axi_rdata[12]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[12]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[12]_i_11_n_0 ),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[12]_i_5 
       (.I0(\axi_rdata[12]_i_14_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[12] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_6 
       (.I0(D[94]),
        .I1(D[67]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(slv_reg_0x3C[12]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[12]_i_7 
       (.I0(D[41]),
        .I1(slv_reg_0x2C[12]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[12] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_8 
       (.I0(\axi_rdata[12]_i_15_n_0 ),
        .I1(\axi_rdata[12]_i_16_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[12]_i_17_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[12]_i_18_n_0 ),
        .O(\axi_rdata[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[12]_i_9 
       (.I0(slv_reg_0x300[12]),
        .I1(p_223_in[12]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[12]),
        .I5(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata_reg[13]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[13]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata[13]_i_4_n_0 ),
        .O(reg_data_out__0[13]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[13]_i_10 
       (.I0(slv_reg_0x154[13]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(p_218_in),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x140[13]),
        .O(\axi_rdata[13]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[13]_i_11 
       (.I0(slv_reg_0x138[13]),
        .I1(slv_reg_0x134[13]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(p_211_in),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[13]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[13]_i_12 
       (.I0(slv_reg_0x120[13]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[13] ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[13]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[13]_i_13 
       (.I0(\slv_reg_0x108_reg_n_0_[13] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(D[216]),
        .O(\axi_rdata[13]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[13]_i_14 
       (.I0(\slv_reg_0x30_reg_n_0_[13] ),
        .I1(slv_reg_0x2C[13]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[31]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_15 
       (.I0(D[95]),
        .I1(D[68]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(slv_reg_0x3C[13]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[13]_i_16 
       (.I0(\axi_rdata[13]_i_18_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[13] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[13]),
        .O(\axi_rdata[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_17 
       (.I0(\axi_rdata[13]_i_19_n_0 ),
        .I1(\axi_rdata[13]_i_20_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[13]_i_21_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[13]_i_22_n_0 ),
        .O(\axi_rdata[13]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[13]_i_18 
       (.I0(\slv_reg_0x1C_reg_n_0_[13] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[13]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[13]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[13]_i_19 
       (.I0(D[193]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(D[173]),
        .O(\axi_rdata[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_20 
       (.I0(\slv_reg_0x74_reg_n_0_[13] ),
        .I1(\slv_reg_0x70_reg_n_0_[13] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[279]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[261]),
        .O(\axi_rdata[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_21 
       (.I0(Q[107]),
        .I1(\slv_reg_0x60_reg[31]_0 [13]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[89]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(Q[71]),
        .O(\axi_rdata[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_22 
       (.I0(Q[53]),
        .I1(Q[35]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[149]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[122]),
        .O(\axi_rdata[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[13]_i_3 
       (.I0(\axi_rdata[15]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[13] ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[13] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[13]_i_7_n_0 ),
        .O(\axi_rdata[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_rdata[13]_i_4 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata_reg[13]_i_8_n_0 ),
        .I2(\axi_rdata_reg[13]_i_9_n_0 ),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[13]_i_5 
       (.I0(slv_reg_0x300[13]),
        .I1(p_223_in[13]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[13]),
        .I5(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_6 
       (.I0(\axi_rdata[13]_i_10_n_0 ),
        .I1(\axi_rdata[13]_i_11_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[13]_i_12_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[13]_i_13_n_0 ),
        .O(\axi_rdata[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[13]_i_7 
       (.I0(\slv_reg_0x208_reg_n_0_[13] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(slv_reg_0x200[13]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x158[13]),
        .O(\axi_rdata[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata_reg[14]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[14]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata[14]_i_4_n_0 ),
        .O(reg_data_out__0[14]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[14]_i_10 
       (.I0(slv_reg_0x154[14]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[14] ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x140[14]),
        .O(\axi_rdata[14]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[14]_i_11 
       (.I0(slv_reg_0x138[14]),
        .I1(slv_reg_0x134[14]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[14] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[14]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[14]_i_12 
       (.I0(slv_reg_0x120[14]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[14] ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[14]_i_13 
       (.I0(\slv_reg_0x108_reg_n_0_[14] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(D[217]),
        .O(\axi_rdata[14]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[14]_i_14 
       (.I0(\slv_reg_0x30_reg_n_0_[14] ),
        .I1(slv_reg_0x2C[14]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[14] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_15 
       (.I0(\slv_reg_0x44_reg_n_0_[14] ),
        .I1(\slv_reg_0x40_reg_n_0_[14] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(slv_reg_0x3C[14]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[14]_i_16 
       (.I0(\axi_rdata[14]_i_18_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[14] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[14]),
        .O(\axi_rdata[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_17 
       (.I0(\axi_rdata[14]_i_19_n_0 ),
        .I1(\axi_rdata[14]_i_20_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[14]_i_21_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[14]_i_22_n_0 ),
        .O(\axi_rdata[14]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[14]_i_18 
       (.I0(\slv_reg_0x1C_reg_n_0_[14] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[14]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[14]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[14]_i_19 
       (.I0(D[194]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(D[174]),
        .O(\axi_rdata[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_20 
       (.I0(\slv_reg_0x74_reg_n_0_[14] ),
        .I1(\slv_reg_0x70_reg_n_0_[14] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[280]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[262]),
        .O(\axi_rdata[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_21 
       (.I0(Q[108]),
        .I1(\slv_reg_0x60_reg_n_0_[14] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[90]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(Q[72]),
        .O(\axi_rdata[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_22 
       (.I0(Q[54]),
        .I1(Q[36]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[14] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(\slv_reg_0x48_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[14]_i_3 
       (.I0(\axi_rdata[15]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[14] ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[14] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[14]_i_7_n_0 ),
        .O(\axi_rdata[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_rdata[14]_i_4 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata_reg[14]_i_8_n_0 ),
        .I2(\axi_rdata_reg[14]_i_9_n_0 ),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[14]_i_5 
       (.I0(slv_reg_0x300[14]),
        .I1(p_223_in[14]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[14]),
        .I5(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_6 
       (.I0(\axi_rdata[14]_i_10_n_0 ),
        .I1(\axi_rdata[14]_i_11_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[14]_i_12_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[14]_i_13_n_0 ),
        .O(\axi_rdata[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[14]_i_7 
       (.I0(\slv_reg_0x208_reg_n_0_[14] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(slv_reg_0x200[14]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x158[14]),
        .O(\axi_rdata[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata_reg[15]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[15]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata[15]_i_4_n_0 ),
        .O(reg_data_out__0[15]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[15]_i_12 
       (.I0(slv_reg_0x154[15]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[15] ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x140[15]),
        .O(\axi_rdata[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[15]_i_13 
       (.I0(slv_reg_0x138[15]),
        .I1(slv_reg_0x134[15]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[15] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[15]_i_14 
       (.I0(slv_reg_0x120[15]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[15] ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[15]_i_15 
       (.I0(\slv_reg_0x108_reg_n_0_[15] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(D[245]),
        .O(\axi_rdata[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[15]_i_16 
       (.I0(\slv_reg_0x30_reg_n_0_[15] ),
        .I1(slv_reg_0x2C[15]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[15] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_17 
       (.I0(\slv_reg_0x44_reg_n_0_[15] ),
        .I1(\slv_reg_0x40_reg_n_0_[15] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(slv_reg_0x3C[15]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[15]_i_18 
       (.I0(\axi_rdata[15]_i_20_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[15] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[15]),
        .O(\axi_rdata[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_19 
       (.I0(\axi_rdata[15]_i_21_n_0 ),
        .I1(\axi_rdata[15]_i_22_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[15]_i_23_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[15]_i_24_n_0 ),
        .O(\axi_rdata[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[15]_i_20 
       (.I0(\slv_reg_0x1C_reg_n_0_[15] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[15]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[15]_i_21 
       (.I0(D[195]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(D[175]),
        .O(\axi_rdata[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_22 
       (.I0(\slv_reg_0x74_reg_n_0_[15] ),
        .I1(\slv_reg_0x70_reg_n_0_[15] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[281]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[263]),
        .O(\axi_rdata[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_23 
       (.I0(Q[109]),
        .I1(\slv_reg_0x60_reg_n_0_[15] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[91]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(Q[73]),
        .O(\axi_rdata[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_24 
       (.I0(Q[55]),
        .I1(Q[37]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[15] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(\slv_reg_0x48_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[15]_i_3 
       (.I0(\axi_rdata[15]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[15] ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[15] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[15]_i_9_n_0 ),
        .O(\axi_rdata[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_rdata[15]_i_4 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata_reg[15]_i_10_n_0 ),
        .I2(\axi_rdata_reg[15]_i_11_n_0 ),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[15]_i_5 
       (.I0(slv_reg_0x300[15]),
        .I1(p_223_in[15]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[15]),
        .I5(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_6 
       (.I0(\axi_rdata[15]_i_12_n_0 ),
        .I1(\axi_rdata[15]_i_13_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[15]_i_14_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[15]_i_15_n_0 ),
        .O(\axi_rdata[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[15]_i_7 
       (.I0(\axi_rdata[28]_i_27_n_0 ),
        .I1(\axi_rdata[28]_i_28_n_0 ),
        .I2(\axi_rdata[28]_i_29_n_0 ),
        .I3(\axi_rdata_reg[28]_i_30_n_0 ),
        .I4(\axi_rdata[28]_i_31_n_0 ),
        .O(\axi_rdata[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h1F101010)) 
    \axi_rdata[15]_i_8 
       (.I0(p_1_in),
        .I1(\axi_rdata[28]_i_32_n_0 ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_rdata[28]_i_33_n_0 ),
        .I4(\axi_rdata[28]_i_34_n_0 ),
        .O(\axi_rdata[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[15]_i_9 
       (.I0(\slv_reg_0x208_reg_n_0_[15] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(slv_reg_0x200[15]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x158[15]),
        .O(\axi_rdata[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[16]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[16] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[16]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[16] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x200[16]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x158[16]),
        .O(\axi_rdata[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[16]_i_14 
       (.I0(Q[6]),
        .I1(\slv_reg_0x1C_reg_n_0_[16] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x14[16]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_17 
       (.I0(Q[56]),
        .I1(Q[38]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(D[150]),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .I5(D[123]),
        .O(\axi_rdata[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_18 
       (.I0(Q[110]),
        .I1(\slv_reg_0x60_reg[31]_0 [14]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(Q[92]),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .I5(Q[74]),
        .O(\axi_rdata[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_19 
       (.I0(\slv_reg_0x74_reg_n_0_[16] ),
        .I1(\slv_reg_0x70_reg_n_0_[16] ),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(D[282]),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .I5(D[264]),
        .O(\axi_rdata[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_2 
       (.I0(\axi_rdata_reg[16]_i_4_n_0 ),
        .I1(\axi_rdata[16]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[16]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[16]_i_7_n_0 ),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[16]_i_20 
       (.I0(\slv_reg_0x80_reg_n_0_[16] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x7C_reg_n_0_[16] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(Q[118]),
        .O(\axi_rdata[16]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[16]_i_21 
       (.I0(D[232]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[16]_i_22 
       (.I0(slv_reg_0x120[16]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[16] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[16]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[16]_i_23 
       (.I0(slv_reg_0x138[16]),
        .I1(slv_reg_0x134[16]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[16] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[16]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[16]_i_24 
       (.I0(slv_reg_0x154[16]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[16] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[16]),
        .O(\axi_rdata[16]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_3 
       (.I0(\axi_rdata_reg[16]_i_8_n_0 ),
        .I1(\axi_rdata[16]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[16]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[16]_i_11_n_0 ),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[16]_i_5 
       (.I0(\axi_rdata[16]_i_14_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[16] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[16]),
        .O(\axi_rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_6 
       (.I0(D[96]),
        .I1(D[69]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[16]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(D[52]),
        .O(\axi_rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[16] ),
        .I1(slv_reg_0x2C[16]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(Q[16]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\slv_reg_0x24_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[16]_i_9 
       (.I0(slv_reg_0x300[16]),
        .I1(p_223_in[16]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[16]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata_reg[17]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[17]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata[17]_i_4_n_0 ),
        .O(reg_data_out__0[17]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[17]_i_12 
       (.I0(slv_reg_0x154[17]),
        .I1(\axi_rdata[17]_i_7_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[17] ),
        .I3(\axi_rdata[17]_i_8_n_0 ),
        .I4(slv_reg_0x140[17]),
        .O(\axi_rdata[17]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[17]_i_13 
       (.I0(slv_reg_0x138[17]),
        .I1(slv_reg_0x134[17]),
        .I2(\axi_rdata[17]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[17] ),
        .I4(\axi_rdata[17]_i_8_n_0 ),
        .O(\axi_rdata[17]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[17]_i_14 
       (.I0(slv_reg_0x120[17]),
        .I1(\axi_rdata[17]_i_7_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[17] ),
        .I3(\axi_rdata[17]_i_8_n_0 ),
        .O(\axi_rdata[17]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[17]_i_15 
       (.I0(\slv_reg_0x108_reg_n_0_[17] ),
        .I1(Q[130]),
        .I2(\axi_rdata[17]_i_7_n_0 ),
        .I3(\axi_rdata[17]_i_8_n_0 ),
        .I4(D[218]),
        .O(\axi_rdata[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_16 
       (.I0(\slv_reg_0x30_reg_n_0_[17] ),
        .I1(slv_reg_0x2C[17]),
        .I2(\axi_rdata[17]_i_7_n_0 ),
        .I3(Q[17]),
        .I4(\axi_rdata[17]_i_8_n_0 ),
        .I5(D[32]),
        .O(\axi_rdata[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_17 
       (.I0(D[97]),
        .I1(D[70]),
        .I2(\axi_rdata[17]_i_7_n_0 ),
        .I3(slv_reg_0x3C[17]),
        .I4(\axi_rdata[17]_i_8_n_0 ),
        .I5(D[53]),
        .O(\axi_rdata[17]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB8CC)) 
    \axi_rdata[17]_i_18 
       (.I0(\axi_rdata[17]_i_20_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[17] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[17]),
        .O(\axi_rdata[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_19 
       (.I0(\axi_rdata[17]_i_21_n_0 ),
        .I1(\axi_rdata[17]_i_22_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[17]_i_23_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[17]_i_24_n_0 ),
        .O(\axi_rdata[17]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[17]_i_20 
       (.I0(Q[7]),
        .I1(D[23]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x14[17]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[17]_i_21 
       (.I0(\slv_reg_0x80_reg_n_0_[17] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x7C_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_22 
       (.I0(\slv_reg_0x74_reg_n_0_[17] ),
        .I1(\slv_reg_0x70_reg_n_0_[17] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[283]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[265]),
        .O(\axi_rdata[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_23 
       (.I0(Q[111]),
        .I1(\slv_reg_0x60_reg[31]_0 [15]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[93]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(Q[75]),
        .O(\axi_rdata[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_24 
       (.I0(Q[57]),
        .I1(Q[39]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[151]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[124]),
        .O(\axi_rdata[17]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[17]_i_3 
       (.I0(\axi_rdata[17]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[17] ),
        .I2(\axi_rdata[17]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[17] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[17]_i_9_n_0 ),
        .O(\axi_rdata[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_rdata[17]_i_4 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata_reg[17]_i_10_n_0 ),
        .I2(\axi_rdata_reg[17]_i_11_n_0 ),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[17]_i_5 
       (.I0(slv_reg_0x300[17]),
        .I1(p_223_in[17]),
        .I2(\axi_rdata[17]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[17]),
        .I5(\axi_rdata[17]_i_8_n_0 ),
        .O(\axi_rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_6 
       (.I0(\axi_rdata[17]_i_12_n_0 ),
        .I1(\axi_rdata[17]_i_13_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[17]_i_14_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[17]_i_15_n_0 ),
        .O(\axi_rdata[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[17]_i_7 
       (.I0(\axi_rdata[28]_i_27_n_0 ),
        .I1(\axi_rdata[28]_i_28_n_0 ),
        .I2(\axi_rdata[28]_i_29_n_0 ),
        .I3(\axi_rdata_reg[28]_i_30_n_0 ),
        .I4(\axi_rdata[28]_i_31_n_0 ),
        .O(\axi_rdata[17]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h1F101010)) 
    \axi_rdata[17]_i_8 
       (.I0(p_1_in),
        .I1(\axi_rdata[28]_i_32_n_0 ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_rdata[28]_i_33_n_0 ),
        .I4(\axi_rdata[28]_i_34_n_0 ),
        .O(\axi_rdata[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[17]_i_9 
       (.I0(\slv_reg_0x208_reg_n_0_[17] ),
        .I1(\axi_rdata[17]_i_7_n_0 ),
        .I2(slv_reg_0x200[17]),
        .I3(\axi_rdata[17]_i_8_n_0 ),
        .I4(slv_reg_0x158[17]),
        .O(\axi_rdata[17]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[18]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[18] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[18]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[18] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x200[18]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x158[18]),
        .O(\axi_rdata[18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[18]_i_12 
       (.I0(\slv_reg_0x80_reg_n_0_[18] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(\slv_reg_0x7C_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_13 
       (.I0(\slv_reg_0x74_reg_n_0_[18] ),
        .I1(\slv_reg_0x70_reg_n_0_[18] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[18]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(slv_reg_0x68[18]),
        .O(\axi_rdata[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[18]_i_14 
       (.I0(\slv_reg_0x60_reg[31]_0 [16]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[125]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[152]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[18]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[18]_i_15 
       (.I0(Q[18]),
        .I1(D[24]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x14[18]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[18]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[18]_i_16 
       (.I0(slv_reg_0x154[18]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[18] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[18]),
        .O(\axi_rdata[18]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[18]_i_17 
       (.I0(slv_reg_0x138[18]),
        .I1(slv_reg_0x134[18]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[18] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[18]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[18]_i_18 
       (.I0(slv_reg_0x120[18]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[18] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[18]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[18]_i_19 
       (.I0(\slv_reg_0x108_reg_n_0_[18] ),
        .I1(Q[131]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(D[219]),
        .O(\axi_rdata[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_2 
       (.I0(\axi_rdata[18]_i_4_n_0 ),
        .I1(\axi_rdata[18]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[18]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[18]_i_7_n_0 ),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_3 
       (.I0(\axi_rdata[18]_i_8_n_0 ),
        .I1(\axi_rdata[18]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[18]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[18]_i_11_n_0 ),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[18]_i_4 
       (.I0(\axi_rdata[18]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[18]_i_13_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[18]_i_14_n_0 ),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[18]_i_5 
       (.I0(\axi_rdata[18]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[18] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[18]),
        .O(\axi_rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_6 
       (.I0(D[98]),
        .I1(D[71]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(slv_reg_0x3C[18]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[54]),
        .O(\axi_rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[18] ),
        .I1(slv_reg_0x2C[18]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[18]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(\slv_reg_0x24_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_8 
       (.I0(\axi_rdata[18]_i_16_n_0 ),
        .I1(\axi_rdata[18]_i_17_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[18]_i_18_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[18]_i_19_n_0 ),
        .O(\axi_rdata[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[18]_i_9 
       (.I0(slv_reg_0x300[18]),
        .I1(p_223_in[18]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[18]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata_reg[19]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[19]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata_reg[19]_i_4_n_0 ),
        .O(reg_data_out__0[19]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[19]_i_10 
       (.I0(slv_reg_0x154[19]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[19] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[19]),
        .O(\axi_rdata[19]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[19]_i_11 
       (.I0(slv_reg_0x138[19]),
        .I1(slv_reg_0x134[19]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[19] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[19]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[19]_i_12 
       (.I0(slv_reg_0x120[19]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[19] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[19]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[19]_i_13 
       (.I0(\slv_reg_0x108_reg_n_0_[19] ),
        .I1(Q[132]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(D[220]),
        .O(\axi_rdata[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[19]_i_14 
       (.I0(D[42]),
        .I1(slv_reg_0x2C[19]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[19] ),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_15 
       (.I0(D[99]),
        .I1(D[72]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[19]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[19]_i_16 
       (.I0(\axi_rdata[19]_i_18_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[19] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[19]),
        .O(\axi_rdata[19]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[19]_i_17 
       (.I0(\axi_rdata[19]_i_19_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[19]_i_20_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[19]_i_21_n_0 ),
        .O(\axi_rdata[19]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[19]_i_18 
       (.I0(\slv_reg_0x1C_reg_n_0_[19] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[19]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[19]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[19]_i_19 
       (.I0(\slv_reg_0x80_reg_n_0_[19] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\slv_reg_0x7C_reg_n_0_[19] ),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(Q[119]),
        .O(\axi_rdata[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_20 
       (.I0(\slv_reg_0x74_reg_n_0_[19] ),
        .I1(\slv_reg_0x70_reg_n_0_[19] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[19]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[19]),
        .O(\axi_rdata[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[19]_i_21 
       (.I0(\slv_reg_0x60_reg[31]_0 [17]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[126]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[153]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[19]_i_3 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[19] ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[19] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[19]_i_7_n_0 ),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[19]_i_5 
       (.I0(slv_reg_0x300[19]),
        .I1(p_223_in[19]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[19]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_6 
       (.I0(\axi_rdata[19]_i_10_n_0 ),
        .I1(\axi_rdata[19]_i_11_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[19]_i_12_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[19]_i_13_n_0 ),
        .O(\axi_rdata[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[19]_i_7 
       (.I0(\slv_reg_0x208_reg_n_0_[19] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x200[19]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(slv_reg_0x158[19]),
        .O(\axi_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_10 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\axi_rdata[1]_i_17_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[1]_i_18_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_11 
       (.I0(D[36]),
        .I1(\slv_reg_0x2C_reg_n_0_[1] ),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[11]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[28]),
        .O(\axi_rdata[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_12 
       (.I0(D[86]),
        .I1(D[59]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(slv_reg_0x3C[1]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[47]),
        .O(\axi_rdata[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_15 
       (.I0(Q[3]),
        .I1(D[19]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(Q[142]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[1]_i_16 
       (.I0(\slv_reg_0x80_reg_n_0_[1] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x7C_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_17 
       (.I0(\slv_reg_0x74_reg_n_0_[1] ),
        .I1(\slv_reg_0x70_reg_n_0_[1] ),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[267]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[249]),
        .O(\axi_rdata[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_18 
       (.I0(Q[95]),
        .I1(\slv_reg_0x60_reg[31]_0 [1]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[77]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(Q[59]),
        .O(\axi_rdata[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_19 
       (.I0(Q[41]),
        .I1(Q[23]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[140]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[113]),
        .O(\axi_rdata[1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[1]_i_20 
       (.I0(\slv_reg_0x108_reg_n_0_[1] ),
        .I1(Q[124]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(D[206]),
        .O(\axi_rdata[1]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[1]_i_22 
       (.I0(\slv_reg_0x138_reg_n_0_[1] ),
        .I1(D[237]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(p_209_in[1]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[1]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[1]_i_23 
       (.I0(D[241]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_216_in[1]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(p_2_in[1]),
        .O(\axi_rdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[1]_i_6 
       (.I0(\slv_reg_0x300_reg_n_0_[1] ),
        .I1(p_223_in[1]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(p_223_in[33]),
        .I5(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[1]_i_7 
       (.I0(\axi_rdata[7]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[1] ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[1]_i_8 
       (.I0(\slv_reg_0x208_reg_n_0_[1] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(i_reg_clkdet_tx_tmr_clr_reg_n_0),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(\slv_reg_0x158_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[1]_i_9 
       (.I0(\axi_rdata[1]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[1]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata_reg[20]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[20]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata_reg[20]_i_4_n_0 ),
        .O(reg_data_out__0[20]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[20]_i_10 
       (.I0(slv_reg_0x154[20]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[20] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[20]),
        .O(\axi_rdata[20]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[20]_i_11 
       (.I0(slv_reg_0x138[20]),
        .I1(slv_reg_0x134[20]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[20] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[20]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[20]_i_12 
       (.I0(slv_reg_0x120[20]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[20] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[20]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[20]_i_13 
       (.I0(\slv_reg_0x108_reg_n_0_[20] ),
        .I1(Q[138]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(D[221]),
        .O(\axi_rdata[20]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[20]_i_14 
       (.I0(D[43]),
        .I1(slv_reg_0x2C[20]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[20] ),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_15 
       (.I0(D[100]),
        .I1(D[73]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[20]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[20]_i_16 
       (.I0(\axi_rdata[20]_i_18_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[20] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[20]),
        .O(\axi_rdata[20]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[20]_i_17 
       (.I0(\axi_rdata[20]_i_19_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[20]_i_20_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[20]_i_21_n_0 ),
        .O(\axi_rdata[20]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[20]_i_18 
       (.I0(\slv_reg_0x1C_reg_n_0_[20] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[20]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[20]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[20]_i_19 
       (.I0(\slv_reg_0x80_reg_n_0_[20] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\slv_reg_0x7C_reg_n_0_[20] ),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(Q[120]),
        .O(\axi_rdata[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_20 
       (.I0(\slv_reg_0x74_reg_n_0_[20] ),
        .I1(\slv_reg_0x70_reg_n_0_[20] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[20]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[20]),
        .O(\axi_rdata[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[20]_i_21 
       (.I0(\slv_reg_0x60_reg[31]_0 [18]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[127]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[154]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[20]_i_3 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[20] ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[20] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[20]_i_7_n_0 ),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[20]_i_5 
       (.I0(slv_reg_0x300[20]),
        .I1(p_223_in[20]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[20]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_6 
       (.I0(\axi_rdata[20]_i_10_n_0 ),
        .I1(\axi_rdata[20]_i_11_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[20]_i_12_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[20]_i_13_n_0 ),
        .O(\axi_rdata[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[20]_i_7 
       (.I0(\slv_reg_0x208_reg_n_0_[20] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x200[20]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(slv_reg_0x158[20]),
        .O(\axi_rdata[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[21]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[21] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[21]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[21] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x200[21]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x158[21]),
        .O(\axi_rdata[21]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[21]_i_12 
       (.I0(\slv_reg_0x80_reg_n_0_[21] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(\slv_reg_0x7C_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_13 
       (.I0(\slv_reg_0x74_reg_n_0_[21] ),
        .I1(\slv_reg_0x70_reg_n_0_[21] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[21]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[21]),
        .O(\axi_rdata[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[21]_i_14 
       (.I0(\slv_reg_0x60_reg[31]_0 [19]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[128]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[155]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[21]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[21]_i_15 
       (.I0(\slv_reg_0x1C_reg_n_0_[21] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[21]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[21]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[21]_i_16 
       (.I0(slv_reg_0x154[21]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[21] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[21]),
        .O(\axi_rdata[21]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[21]_i_17 
       (.I0(slv_reg_0x138[21]),
        .I1(slv_reg_0x134[21]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[21] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[21]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[21]_i_18 
       (.I0(slv_reg_0x120[21]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[21] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[21]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[21]_i_19 
       (.I0(\slv_reg_0x108_reg_n_0_[21] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(D[222]),
        .O(\axi_rdata[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_2 
       (.I0(\axi_rdata[21]_i_4_n_0 ),
        .I1(\axi_rdata[21]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[21]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[21]_i_7_n_0 ),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_3 
       (.I0(\axi_rdata[21]_i_8_n_0 ),
        .I1(\axi_rdata[21]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[21]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[21]_i_11_n_0 ),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[21]_i_4 
       (.I0(\axi_rdata[21]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[21]_i_13_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[21]_i_14_n_0 ),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[21]_i_5 
       (.I0(\axi_rdata[21]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[21] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[21]),
        .O(\axi_rdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_6 
       (.I0(D[101]),
        .I1(D[74]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[21]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[21]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[21] ),
        .I1(slv_reg_0x2C[21]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(D[33]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_8 
       (.I0(\axi_rdata[21]_i_16_n_0 ),
        .I1(\axi_rdata[21]_i_17_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[21]_i_18_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[21]_i_19_n_0 ),
        .O(\axi_rdata[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[21]_i_9 
       (.I0(slv_reg_0x300[21]),
        .I1(p_223_in[21]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[21]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[21]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[22]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[22] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[22]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[22] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x200[22]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x158[22]),
        .O(\axi_rdata[22]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[22]_i_12 
       (.I0(D[196]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(D[176]),
        .O(\axi_rdata[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_13 
       (.I0(\slv_reg_0x74_reg_n_0_[22] ),
        .I1(\slv_reg_0x70_reg_n_0_[22] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[22]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[22]),
        .O(\axi_rdata[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[22]_i_14 
       (.I0(\slv_reg_0x60_reg[31]_0 [20]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[129]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[156]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[22]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[22]_i_15 
       (.I0(\slv_reg_0x1C_reg_n_0_[22] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[22]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[22]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[22]_i_16 
       (.I0(slv_reg_0x154[22]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[22] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[22]),
        .O(\axi_rdata[22]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[22]_i_17 
       (.I0(slv_reg_0x138[22]),
        .I1(slv_reg_0x134[22]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[22] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[22]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[22]_i_18 
       (.I0(slv_reg_0x120[22]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[22] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[22]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[22]_i_19 
       (.I0(\slv_reg_0x108_reg_n_0_[22] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(D[223]),
        .O(\axi_rdata[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_2 
       (.I0(\axi_rdata[22]_i_4_n_0 ),
        .I1(\axi_rdata[22]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[22]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[22]_i_7_n_0 ),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_3 
       (.I0(\axi_rdata[22]_i_8_n_0 ),
        .I1(\axi_rdata[22]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[22]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[22]_i_11_n_0 ),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[22]_i_4 
       (.I0(\axi_rdata[22]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[22]_i_13_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[22]_i_14_n_0 ),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[22]_i_5 
       (.I0(\axi_rdata[22]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[22] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[22]),
        .O(\axi_rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_6 
       (.I0(D[102]),
        .I1(D[75]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[22]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[22]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[22] ),
        .I1(slv_reg_0x2C[22]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[22] ),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_8 
       (.I0(\axi_rdata[22]_i_16_n_0 ),
        .I1(\axi_rdata[22]_i_17_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[22]_i_18_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[22]_i_19_n_0 ),
        .O(\axi_rdata[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[22]_i_9 
       (.I0(slv_reg_0x300[22]),
        .I1(p_223_in[22]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[22]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[22]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[23]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[23] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[23]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[23] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x200[23]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x158[23]),
        .O(\axi_rdata[23]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[23]_i_12 
       (.I0(D[197]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(D[177]),
        .O(\axi_rdata[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_13 
       (.I0(\slv_reg_0x74_reg_n_0_[23] ),
        .I1(\slv_reg_0x70_reg_n_0_[23] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[23]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[23]),
        .O(\axi_rdata[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[23]_i_14 
       (.I0(\slv_reg_0x60_reg[31]_0 [21]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[130]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[157]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[23]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[23]_i_15 
       (.I0(\slv_reg_0x1C_reg_n_0_[23] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[23]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[23]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[23]_i_16 
       (.I0(slv_reg_0x154[23]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[23] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[23]),
        .O(\axi_rdata[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[23]_i_17 
       (.I0(slv_reg_0x138[23]),
        .I1(slv_reg_0x134[23]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[23] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[23]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[23]_i_18 
       (.I0(slv_reg_0x120[23]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[23] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[23]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[23]_i_19 
       (.I0(\slv_reg_0x108_reg_n_0_[23] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(D[246]),
        .O(\axi_rdata[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_2 
       (.I0(\axi_rdata[23]_i_4_n_0 ),
        .I1(\axi_rdata[23]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[23]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[23]_i_7_n_0 ),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_3 
       (.I0(\axi_rdata[23]_i_8_n_0 ),
        .I1(\axi_rdata[23]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[23]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[23]_i_11_n_0 ),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[23]_i_4 
       (.I0(\axi_rdata[23]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[23]_i_13_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[23]_i_14_n_0 ),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[23]_i_5 
       (.I0(\axi_rdata[23]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[23] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[23]),
        .O(\axi_rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_6 
       (.I0(D[103]),
        .I1(D[76]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[23]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[23]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[23] ),
        .I1(slv_reg_0x2C[23]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[23] ),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_8 
       (.I0(\axi_rdata[23]_i_16_n_0 ),
        .I1(\axi_rdata[23]_i_17_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[23]_i_18_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[23]_i_19_n_0 ),
        .O(\axi_rdata[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[23]_i_9 
       (.I0(slv_reg_0x300[23]),
        .I1(p_223_in[23]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[23]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata_reg[24]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[24]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata_reg[24]_i_4_n_0 ),
        .O(reg_data_out__0[24]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[24]_i_10 
       (.I0(slv_reg_0x154[24]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[24] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[24]),
        .O(\axi_rdata[24]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[24]_i_11 
       (.I0(slv_reg_0x138[24]),
        .I1(slv_reg_0x134[24]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[24] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[24]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[24]_i_12 
       (.I0(slv_reg_0x120[24]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[24] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[24]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[24]_i_13 
       (.I0(D[233]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_14 
       (.I0(\slv_reg_0x30_reg_n_0_[24] ),
        .I1(slv_reg_0x2C[24]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(Q[19]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\slv_reg_0x24_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_15 
       (.I0(D[104]),
        .I1(D[77]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[24]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(D[55]),
        .O(\axi_rdata[24]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[24]_i_16 
       (.I0(\axi_rdata[24]_i_18_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[11]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[24]),
        .O(\axi_rdata[24]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[24]_i_17 
       (.I0(\axi_rdata[24]_i_19_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[24]_i_20_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[24]_i_21_n_0 ),
        .O(\axi_rdata[24]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[24]_i_18 
       (.I0(Q[8]),
        .I1(\slv_reg_0x1C_reg_n_0_[24] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x14[24]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[24]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[24]_i_19 
       (.I0(D[198]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(D[178]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(Q[121]),
        .O(\axi_rdata[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_20 
       (.I0(\slv_reg_0x74_reg_n_0_[24] ),
        .I1(\slv_reg_0x70_reg_n_0_[24] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[24]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[24]),
        .O(\axi_rdata[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[24]_i_21 
       (.I0(\slv_reg_0x60_reg[31]_0 [22]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[131]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[158]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[24]_i_3 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[24] ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[24] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[24]_i_7_n_0 ),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[24]_i_5 
       (.I0(slv_reg_0x300[24]),
        .I1(p_223_in[24]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[24]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_6 
       (.I0(\axi_rdata[24]_i_10_n_0 ),
        .I1(\axi_rdata[24]_i_11_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[24]_i_12_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[24]_i_13_n_0 ),
        .O(\axi_rdata[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[24]_i_7 
       (.I0(\slv_reg_0x208_reg_n_0_[24] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x200[24]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(slv_reg_0x158[24]),
        .O(\axi_rdata[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[25]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[25] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[25]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[25] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x200[25]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x158[25]),
        .O(\axi_rdata[25]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[25]_i_12 
       (.I0(D[199]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(D[179]),
        .O(\axi_rdata[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_13 
       (.I0(\slv_reg_0x74_reg_n_0_[25] ),
        .I1(\slv_reg_0x70_reg_n_0_[25] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[25]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[25]),
        .O(\axi_rdata[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[25]_i_14 
       (.I0(\slv_reg_0x60_reg[31]_0 [23]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[132]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[159]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[25]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[25]_i_15 
       (.I0(Q[9]),
        .I1(D[25]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x14[25]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[25]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[25]_i_16 
       (.I0(slv_reg_0x154[25]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[25] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[25]),
        .O(\axi_rdata[25]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[25]_i_17 
       (.I0(slv_reg_0x138[25]),
        .I1(slv_reg_0x134[25]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[25] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[25]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[25]_i_18 
       (.I0(slv_reg_0x120[25]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[25] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[25]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[25]_i_19 
       (.I0(\slv_reg_0x108_reg_n_0_[25] ),
        .I1(Q[133]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(D[224]),
        .O(\axi_rdata[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_2 
       (.I0(\axi_rdata[25]_i_4_n_0 ),
        .I1(\axi_rdata[25]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[25]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[25]_i_7_n_0 ),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_3 
       (.I0(\axi_rdata[25]_i_8_n_0 ),
        .I1(\axi_rdata[25]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[25]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[25]_i_11_n_0 ),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[25]_i_4 
       (.I0(\axi_rdata[25]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[25]_i_13_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[25]_i_14_n_0 ),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB8CC)) 
    \axi_rdata[25]_i_5 
       (.I0(\axi_rdata[25]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[12]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[25]),
        .O(\axi_rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_6 
       (.I0(D[105]),
        .I1(D[78]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[25]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(D[56]),
        .O(\axi_rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[25] ),
        .I1(slv_reg_0x2C[25]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(Q[20]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(D[34]),
        .O(\axi_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_8 
       (.I0(\axi_rdata[25]_i_16_n_0 ),
        .I1(\axi_rdata[25]_i_17_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[25]_i_18_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[25]_i_19_n_0 ),
        .O(\axi_rdata[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[25]_i_9 
       (.I0(slv_reg_0x300[25]),
        .I1(p_223_in[25]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[25]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[25]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[26]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[26] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[26]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[26] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x200[26]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x158[26]),
        .O(\axi_rdata[26]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[26]_i_12 
       (.I0(D[200]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(D[180]),
        .O(\axi_rdata[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_13 
       (.I0(\slv_reg_0x74_reg_n_0_[26] ),
        .I1(\slv_reg_0x70_reg_n_0_[26] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[26]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[26]),
        .O(\axi_rdata[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[26]_i_14 
       (.I0(\slv_reg_0x60_reg[31]_0 [24]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[133]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[160]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[26]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[26]_i_15 
       (.I0(Q[21]),
        .I1(D[26]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x14[26]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[26]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[26]_i_16 
       (.I0(slv_reg_0x154[26]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[26] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[26]),
        .O(\axi_rdata[26]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[26]_i_17 
       (.I0(slv_reg_0x138[26]),
        .I1(slv_reg_0x134[26]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[26] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[26]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[26]_i_18 
       (.I0(slv_reg_0x120[26]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[26] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[26]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[26]_i_19 
       (.I0(\slv_reg_0x108_reg_n_0_[26] ),
        .I1(Q[134]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(D[225]),
        .O(\axi_rdata[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_2 
       (.I0(\axi_rdata[26]_i_4_n_0 ),
        .I1(\axi_rdata[26]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[26]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[26]_i_7_n_0 ),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_3 
       (.I0(\axi_rdata[26]_i_8_n_0 ),
        .I1(\axi_rdata[26]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[26]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[26]_i_11_n_0 ),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[26]_i_4 
       (.I0(\axi_rdata[26]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[26]_i_13_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[26]_i_14_n_0 ),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[26]_i_5 
       (.I0(\axi_rdata[26]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[9]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[26]),
        .O(\axi_rdata[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_6 
       (.I0(D[106]),
        .I1(D[79]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[26]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(D[57]),
        .O(\axi_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[26] ),
        .I1(slv_reg_0x2C[26]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(Q[21]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\slv_reg_0x24_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_8 
       (.I0(\axi_rdata[26]_i_16_n_0 ),
        .I1(\axi_rdata[26]_i_17_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[26]_i_18_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[26]_i_19_n_0 ),
        .O(\axi_rdata[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[26]_i_9 
       (.I0(slv_reg_0x300[26]),
        .I1(p_223_in[26]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[26]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[26]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata_reg[27]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[27]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata_reg[27]_i_4_n_0 ),
        .O(reg_data_out__0[27]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[27]_i_10 
       (.I0(slv_reg_0x154[27]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[27] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[27]),
        .O(\axi_rdata[27]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[27]_i_11 
       (.I0(slv_reg_0x138[27]),
        .I1(slv_reg_0x134[27]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[27] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[27]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[27]_i_12 
       (.I0(slv_reg_0x120[27]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[27] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[27]_i_13 
       (.I0(\slv_reg_0x108_reg_n_0_[27] ),
        .I1(Q[135]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(D[226]),
        .O(\axi_rdata[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[27]_i_14 
       (.I0(D[44]),
        .I1(slv_reg_0x2C[27]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[27] ),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_15 
       (.I0(D[107]),
        .I1(D[80]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[27]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x38[27]),
        .O(\axi_rdata[27]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[27]_i_16 
       (.I0(\axi_rdata[27]_i_18_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[10]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[27]),
        .O(\axi_rdata[27]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[27]_i_17 
       (.I0(\axi_rdata[27]_i_19_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[27]_i_20_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[27]_i_21_n_0 ),
        .O(\axi_rdata[27]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[27]_i_18 
       (.I0(\slv_reg_0x1C_reg_n_0_[27] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x14[27]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[27]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[27]_i_19 
       (.I0(D[201]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(D[181]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(Q[122]),
        .O(\axi_rdata[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_20 
       (.I0(\slv_reg_0x74_reg_n_0_[27] ),
        .I1(\slv_reg_0x70_reg_n_0_[27] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[27]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[27]),
        .O(\axi_rdata[27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[27]_i_21 
       (.I0(\slv_reg_0x60_reg[31]_0 [25]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[134]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[161]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[27]_i_3 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[27] ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[27] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[27]_i_7_n_0 ),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[27]_i_5 
       (.I0(slv_reg_0x300[27]),
        .I1(p_223_in[27]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[27]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_6 
       (.I0(\axi_rdata[27]_i_10_n_0 ),
        .I1(\axi_rdata[27]_i_11_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[27]_i_12_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[27]_i_13_n_0 ),
        .O(\axi_rdata[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[27]_i_7 
       (.I0(\slv_reg_0x208_reg_n_0_[27] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x200[27]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(slv_reg_0x158[27]),
        .O(\axi_rdata[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata_reg[28]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[28]_i_4_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata_reg[28]_i_5_n_0 ),
        .O(reg_data_out__0[28]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[28]_i_10 
       (.I0(\axi_rdata[28]_i_27_n_0 ),
        .I1(\axi_rdata[28]_i_28_n_0 ),
        .I2(\axi_rdata[28]_i_29_n_0 ),
        .I3(\axi_rdata_reg[28]_i_30_n_0 ),
        .I4(\axi_rdata[28]_i_31_n_0 ),
        .O(\axi_rdata[28]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h1F101010)) 
    \axi_rdata[28]_i_11 
       (.I0(p_1_in),
        .I1(\axi_rdata[28]_i_32_n_0 ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_rdata[28]_i_33_n_0 ),
        .I4(\axi_rdata[28]_i_34_n_0 ),
        .O(\axi_rdata[28]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[28]_i_12 
       (.I0(\slv_reg_0x208_reg_n_0_[28] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x200[28]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(slv_reg_0x158[28]),
        .O(\axi_rdata[28]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[28]_i_15 
       (.I0(slv_reg_0x154[28]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[28] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[28]),
        .O(\axi_rdata[28]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[28]_i_16 
       (.I0(slv_reg_0x138[28]),
        .I1(slv_reg_0x134[28]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[28] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[28]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[28]_i_17 
       (.I0(slv_reg_0x120[28]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[28] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[28]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[28]_i_18 
       (.I0(\slv_reg_0x108_reg_n_0_[28] ),
        .I1(Q[139]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(D[227]),
        .O(\axi_rdata[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h55AA55AA448A4488)) 
    \axi_rdata[28]_i_19 
       (.I0(\axi_araddr_reg_n_0_[8] ),
        .I1(\axi_araddr_reg_n_0_[7] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(p_1_in),
        .O(\axi_rdata[28]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F00FE0)) 
    \axi_rdata[28]_i_20 
       (.I0(p_1_in),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888880888)) 
    \axi_rdata[28]_i_21 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(p_1_in),
        .O(\axi_rdata[28]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF8104)) 
    \axi_rdata[28]_i_22 
       (.I0(p_1_in),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[7] ),
        .O(\axi_rdata[28]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFECCCCFFFEFFFC)) 
    \axi_rdata[28]_i_23 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_araddr_reg_n_0_[8] ),
        .O(\axi_rdata[28]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[28]_i_24 
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .O(\axi_rdata[28]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFA8FFAAFFAA)) 
    \axi_rdata[28]_i_25 
       (.I0(\axi_araddr_reg_n_0_[7] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(p_1_in),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[28]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hA85DA80808A80908)) 
    \axi_rdata[28]_i_26 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[7] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_araddr_reg_n_0_[8] ),
        .O(\axi_rdata[28]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00010000)) 
    \axi_rdata[28]_i_27 
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_araddr_reg_n_0_[7] ),
        .O(\axi_rdata[28]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h74205450)) 
    \axi_rdata[28]_i_28 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .O(\axi_rdata[28]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[28]_i_29 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .O(\axi_rdata[28]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[28]_i_3 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\axi_rdata[28]_i_9_n_0 ),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC000043344034)) 
    \axi_rdata[28]_i_31 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[28]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFABAFFFEFAFAD)) 
    \axi_rdata[28]_i_32 
       (.I0(\axi_araddr_reg_n_0_[7] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[28]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \axi_rdata[28]_i_33 
       (.I0(p_1_in),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[7] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[28]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h3FF6FF3F)) 
    \axi_rdata[28]_i_34 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(p_1_in),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[28]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[28]_i_35 
       (.I0(D[45]),
        .I1(slv_reg_0x2C[28]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[28] ),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[28]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_36 
       (.I0(D[108]),
        .I1(D[81]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[28]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x38[28]),
        .O(\axi_rdata[28]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[28]_i_37 
       (.I0(\axi_rdata[28]_i_41_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[15]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[28]),
        .O(\axi_rdata[28]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[28]_i_38 
       (.I0(\axi_rdata[28]_i_42_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[28]_i_43_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[28]_i_44_n_0 ),
        .O(\axi_rdata[28]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0100010000FF0000)) 
    \axi_rdata[28]_i_39 
       (.I0(\axi_araddr_reg_n_0_[8] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[28]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[28]_i_4 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[28] ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[28] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[28]_i_12_n_0 ),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEFFE)) 
    \axi_rdata[28]_i_40 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .O(\axi_rdata[28]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[28]_i_41 
       (.I0(\slv_reg_0x1C_reg_n_0_[28] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x14[28]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[28]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[28]_i_42 
       (.I0(D[202]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(D[182]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(Q[123]),
        .O(\axi_rdata[28]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_43 
       (.I0(\slv_reg_0x74_reg_n_0_[28] ),
        .I1(\slv_reg_0x70_reg_n_0_[28] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[28]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[28]),
        .O(\axi_rdata[28]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[28]_i_44 
       (.I0(\slv_reg_0x60_reg[31]_0 [26]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[135]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[162]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[28]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[28]_i_6 
       (.I0(slv_reg_0x300[28]),
        .I1(p_223_in[28]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[28]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_7 
       (.I0(\axi_rdata[28]_i_15_n_0 ),
        .I1(\axi_rdata[28]_i_16_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[28]_i_17_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[28]_i_18_n_0 ),
        .O(\axi_rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFFFEFEFEFE)) 
    \axi_rdata[28]_i_8 
       (.I0(\axi_rdata[28]_i_19_n_0 ),
        .I1(\axi_rdata[28]_i_20_n_0 ),
        .I2(\axi_rdata[28]_i_21_n_0 ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_rdata[28]_i_22_n_0 ),
        .O(\axi_rdata[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF9888)) 
    \axi_rdata[28]_i_9 
       (.I0(\axi_rdata[28]_i_23_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[28]_i_24_n_0 ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_rdata[28]_i_25_n_0 ),
        .I5(\axi_rdata[28]_i_26_n_0 ),
        .O(\axi_rdata[28]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[29]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[29] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[29]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[29] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x200[29]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x158[29]),
        .O(\axi_rdata[29]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[29]_i_12 
       (.I0(D[203]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(D[183]),
        .O(\axi_rdata[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_13 
       (.I0(\slv_reg_0x74_reg_n_0_[29] ),
        .I1(\slv_reg_0x70_reg_n_0_[29] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[29]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[29]),
        .O(\axi_rdata[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[29]_i_14 
       (.I0(\slv_reg_0x60_reg[31]_0 [27]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[136]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[163]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[29]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[29]_i_15 
       (.I0(\slv_reg_0x1C_reg_n_0_[29] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x14[29]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[29]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[29]_i_16 
       (.I0(slv_reg_0x154[29]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[29] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[29]),
        .O(\axi_rdata[29]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[29]_i_17 
       (.I0(slv_reg_0x138[29]),
        .I1(slv_reg_0x134[29]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[29] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[29]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[29]_i_18 
       (.I0(slv_reg_0x120[29]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[29] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[29]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[29]_i_19 
       (.I0(slv_reg_0x108[29]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(D[228]),
        .O(\axi_rdata[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_2 
       (.I0(\axi_rdata[29]_i_4_n_0 ),
        .I1(\axi_rdata[29]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[29]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_3 
       (.I0(\axi_rdata[29]_i_8_n_0 ),
        .I1(\axi_rdata[29]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[29]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[29]_i_11_n_0 ),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[29]_i_4 
       (.I0(\axi_rdata[29]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[29]_i_13_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[29]_i_14_n_0 ),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[29]_i_5 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[16]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[29]),
        .O(\axi_rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_6 
       (.I0(D[109]),
        .I1(D[82]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[29]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x38[29]),
        .O(\axi_rdata[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[29]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[29] ),
        .I1(slv_reg_0x2C[29]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(D[35]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_8 
       (.I0(\axi_rdata[29]_i_16_n_0 ),
        .I1(\axi_rdata[29]_i_17_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[29]_i_18_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[29]_i_19_n_0 ),
        .O(\axi_rdata[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[29]_i_9 
       (.I0(slv_reg_0x300[29]),
        .I1(p_223_in[29]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[29]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_10 
       (.I0(\axi_rdata[2]_i_16_n_0 ),
        .I1(\axi_rdata[2]_i_17_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[2]_i_18_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[2]_i_19_n_0 ),
        .O(\axi_rdata[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_11 
       (.I0(D[37]),
        .I1(slv_reg_0x2C[2]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[12]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(\slv_reg_0x24_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_12 
       (.I0(D[87]),
        .I1(D[60]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(slv_reg_0x3C[2]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[48]),
        .O(\axi_rdata[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_15 
       (.I0(Q[12]),
        .I1(D[20]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(Q[143]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[2]_i_16 
       (.I0(\slv_reg_0x80_reg_n_0_[2] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x7C_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_17 
       (.I0(\slv_reg_0x74_reg_n_0_[2] ),
        .I1(\slv_reg_0x70_reg_n_0_[2] ),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[268]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[250]),
        .O(\axi_rdata[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_18 
       (.I0(Q[96]),
        .I1(\slv_reg_0x60_reg[31]_0 [2]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[78]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(Q[60]),
        .O(\axi_rdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_19 
       (.I0(Q[42]),
        .I1(Q[24]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[141]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[114]),
        .O(\axi_rdata[2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[2]_i_20 
       (.I0(\slv_reg_0x108_reg_n_0_[2] ),
        .I1(Q[125]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(D[207]),
        .O(\axi_rdata[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[2]_i_22 
       (.I0(slv_reg_0x138[2]),
        .I1(D[238]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(p_209_in[2]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[2]_i_23 
       (.I0(D[242]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_216_in[2]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x140[2]),
        .O(\axi_rdata[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[2]_i_6 
       (.I0(slv_reg_0x300[2]),
        .I1(p_223_in[2]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(p_223_in[34]),
        .I5(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[2]_i_7 
       (.I0(\axi_rdata[7]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[2] ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[2]_i_8 
       (.I0(\slv_reg_0x208_reg_n_0_[2] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(i_reg_clkdet_rx_tmr_clr_reg_n_0),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x158[2]),
        .O(\axi_rdata[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[2]_i_9 
       (.I0(\axi_rdata[2]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[2]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[30]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[30] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[30]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[30] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x200[30]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x158[30]),
        .O(\axi_rdata[30]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[30]_i_12 
       (.I0(D[204]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(D[184]),
        .O(\axi_rdata[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_13 
       (.I0(\slv_reg_0x74_reg_n_0_[30] ),
        .I1(\slv_reg_0x70_reg_n_0_[30] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[30]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[30]),
        .O(\axi_rdata[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[30]_i_14 
       (.I0(\slv_reg_0x60_reg[31]_0 [28]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[137]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[164]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[30]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[30]_i_15 
       (.I0(\slv_reg_0x1C_reg_n_0_[30] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x14[30]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[30]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[30]_i_16 
       (.I0(slv_reg_0x154[30]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[30] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[30]),
        .O(\axi_rdata[30]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[30]_i_17 
       (.I0(slv_reg_0x138[30]),
        .I1(slv_reg_0x134[30]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[30] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[30]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[30]_i_18 
       (.I0(slv_reg_0x120[30]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(imr_reg[30]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[30]_i_19 
       (.I0(slv_reg_0x108[30]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(D[229]),
        .O(\axi_rdata[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_2 
       (.I0(\axi_rdata[30]_i_4_n_0 ),
        .I1(\axi_rdata[30]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[30]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[30]_i_7_n_0 ),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_3 
       (.I0(\axi_rdata[30]_i_8_n_0 ),
        .I1(\axi_rdata[30]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[30]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[30]_i_11_n_0 ),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[30]_i_4 
       (.I0(\axi_rdata[30]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[30]_i_13_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[30]_i_14_n_0 ),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[30]_i_5 
       (.I0(\axi_rdata[30]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[13]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[30]),
        .O(\axi_rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_6 
       (.I0(D[110]),
        .I1(D[83]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[30]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x38[30]),
        .O(\axi_rdata[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[30]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[30] ),
        .I1(slv_reg_0x2C[30]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[30] ),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_8 
       (.I0(\axi_rdata[30]_i_16_n_0 ),
        .I1(\axi_rdata[30]_i_17_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[30]_i_18_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[30]_i_19_n_0 ),
        .O(\axi_rdata[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[30]_i_9 
       (.I0(slv_reg_0x300[30]),
        .I1(p_223_in[30]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[30]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[30]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(axi_rvalid_reg_0),
        .I2(vid_phy_axi4lite_arvalid),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_10 
       (.I0(D[111]),
        .I1(D[84]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x3C[31]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x38[31]),
        .O(\axi_rdata[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \axi_rdata[31]_i_11 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(\axi_rdata[28]_i_8_n_0 ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .O(\axi_rdata[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[31]_i_12 
       (.I0(slv_reg_0x30),
        .I1(slv_reg_0x2C[31]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[31] ),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_13 
       (.I0(\axi_rdata[31]_i_25_n_0 ),
        .I1(\axi_rdata[31]_i_26_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[31]_i_27_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[31]_i_14 
       (.I0(slv_reg_0x300[31]),
        .I1(p_223_in[31]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[31]),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[31]_i_15 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[31] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \axi_rdata[31]_i_16 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[31]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[31]_i_17 
       (.I0(\slv_reg_0x208_reg_n_0_[31] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x200[31]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x158[31]),
        .O(\axi_rdata[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[31]_i_18 
       (.I0(D[205]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(D[185]),
        .O(\axi_rdata[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFB8)) 
    \axi_rdata[31]_i_19 
       (.I0(\axi_rdata[31]_i_31_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[31]_i_32_n_0 ),
        .I3(\axi_rdata[31]_i_33_n_0 ),
        .I4(\axi_rdata_reg[31]_i_34_n_0 ),
        .O(\axi_rdata[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_20 
       (.I0(\slv_reg_0x74_reg_n_0_[31] ),
        .I1(slv_reg_0x70),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x6C[31]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(slv_reg_0x68[31]),
        .O(\axi_rdata[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0088008833300030)) 
    \axi_rdata[31]_i_21 
       (.I0(\slv_reg_0x60_reg[31]_0 [29]),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(D[138]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(D[165]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[31]_i_22 
       (.I0(\slv_reg_0x1C_reg_n_0_[31] ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(slv_reg_0x14[31]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[31]_i_23 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[31]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \axi_rdata[31]_i_24 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[31]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[31]_i_25 
       (.I0(slv_reg_0x154[31]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\slv_reg_0x144_reg_n_0_[31] ),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(slv_reg_0x140[31]),
        .O(\axi_rdata[31]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[31]_i_26 
       (.I0(slv_reg_0x138[31]),
        .I1(slv_reg_0x134[31]),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[31] ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[31]_i_27 
       (.I0(slv_reg_0x120[31]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(imr_reg[31]),
        .I3(\axi_rdata[31]_i_30_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[31]_i_28 
       (.I0(slv_reg_0x108[31]),
        .I1(\axi_rdata[31]_i_29_n_0 ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(D[247]),
        .O(\axi_rdata[31]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[31]_i_29 
       (.I0(\axi_rdata[28]_i_27_n_0 ),
        .I1(\axi_rdata[28]_i_28_n_0 ),
        .I2(\axi_rdata[28]_i_29_n_0 ),
        .I3(\axi_rdata_reg[28]_i_30_n_0 ),
        .I4(\axi_rdata[28]_i_31_n_0 ),
        .O(\axi_rdata[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \axi_rdata[31]_i_3 
       (.I0(\axi_rdata[31]_i_6_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[7] ),
        .I3(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1F101010)) 
    \axi_rdata[31]_i_30 
       (.I0(p_1_in),
        .I1(\axi_rdata[28]_i_32_n_0 ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_rdata[28]_i_33_n_0 ),
        .I4(\axi_rdata[28]_i_34_n_0 ),
        .O(\axi_rdata[31]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hFEFAFE00)) 
    \axi_rdata[31]_i_31 
       (.I0(\axi_araddr_reg_n_0_[7] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000110)) 
    \axi_rdata[31]_i_32 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[7] ),
        .I5(p_1_in),
        .O(\axi_rdata[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDCCCCCC00)) 
    \axi_rdata[31]_i_33 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(p_1_in),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .I5(\axi_araddr_reg_n_0_[7] ),
        .O(\axi_rdata[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0FF0CAA00FF0C)) 
    \axi_rdata[31]_i_35 
       (.I0(\axi_araddr_reg_n_0_[8] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(p_1_in),
        .O(\axi_rdata[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h03FDABAE03FFFFAA)) 
    \axi_rdata[31]_i_36 
       (.I0(p_1_in),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_araddr_reg_n_0_[2] ),
        .O(\axi_rdata[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_4 
       (.I0(\axi_rdata[31]_i_8_n_0 ),
        .I1(\axi_rdata[31]_i_9_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[31]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_5 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\axi_rdata[31]_i_14_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_15_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFFFAFFFAFFF8)) 
    \axi_rdata[31]_i_6 
       (.I0(\axi_araddr_reg_n_0_[7] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000104)) 
    \axi_rdata[31]_i_7 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[7] ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[31]_i_8 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\axi_rdata[31]_i_20_n_0 ),
        .I3(\axi_rdata[28]_i_8_n_0 ),
        .I4(\axi_rdata[31]_i_21_n_0 ),
        .O(\axi_rdata[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[31]_i_9 
       (.I0(\axi_rdata[31]_i_22_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[14]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(slv_reg_0xC[31]),
        .O(\axi_rdata[31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[3]_i_10 
       (.I0(\axi_rdata[7]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[3] ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[3]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[3] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(i_reg_clkdet_tx_freq_rst_reg_n_0),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x158[3]),
        .O(\axi_rdata[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[3]_i_14 
       (.I0(\slv_reg_0x1C_reg_n_0_[3] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(Q[144]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(slv_reg_0x14[3]),
        .O(\axi_rdata[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_17 
       (.I0(Q[43]),
        .I1(Q[25]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[142]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[115]),
        .O(\axi_rdata[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_18 
       (.I0(Q[97]),
        .I1(\slv_reg_0x60_reg[31]_0 [3]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[79]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(Q[61]),
        .O(\axi_rdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_19 
       (.I0(\slv_reg_0x74_reg_n_0_[3] ),
        .I1(\slv_reg_0x70_reg_n_0_[3] ),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[269]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[251]),
        .O(\axi_rdata[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_2 
       (.I0(\axi_rdata_reg[3]_i_4_n_0 ),
        .I1(\axi_rdata[3]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[3]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[3]_i_7_n_0 ),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[3]_i_20 
       (.I0(\slv_reg_0x80_reg_n_0_[3] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\slv_reg_0x7C_reg_n_0_[3] ),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(Q[113]),
        .O(\axi_rdata[3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[3]_i_21 
       (.I0(\slv_reg_0x108_reg_n_0_[3] ),
        .I1(Q[126]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(D[208]),
        .O(\axi_rdata[3]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[3]_i_23 
       (.I0(slv_reg_0x138[3]),
        .I1(D[239]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(p_209_in[3]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[3]_i_24 
       (.I0(D[243]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_216_in[3]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x140[3]),
        .O(\axi_rdata[3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[3]_i_5 
       (.I0(\axi_rdata[3]_i_14_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[3] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_6 
       (.I0(D[88]),
        .I1(D[61]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(slv_reg_0x3C[3]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[3]_i_7 
       (.I0(D[38]),
        .I1(slv_reg_0x2C[3]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[3] ),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[3]_i_9 
       (.I0(slv_reg_0x300[3]),
        .I1(p_223_in[3]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(p_223_in[35]),
        .I5(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[4]_i_10 
       (.I0(\axi_rdata[7]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[4] ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[4]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[4] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(i_reg_clkdet_rx_freq_rst_reg_n_0),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x158[4]),
        .O(\axi_rdata[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[4]_i_14 
       (.I0(\slv_reg_0x1C_reg_n_0_[4] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(Q[0]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(slv_reg_0x14[4]),
        .O(\axi_rdata[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_17 
       (.I0(Q[44]),
        .I1(Q[26]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[143]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[116]),
        .O(\axi_rdata[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_18 
       (.I0(Q[98]),
        .I1(\slv_reg_0x60_reg[31]_0 [4]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[80]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(Q[62]),
        .O(\axi_rdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_19 
       (.I0(\slv_reg_0x74_reg_n_0_[4] ),
        .I1(\slv_reg_0x70_reg_n_0_[4] ),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[270]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[252]),
        .O(\axi_rdata[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_2 
       (.I0(\axi_rdata_reg[4]_i_4_n_0 ),
        .I1(\axi_rdata[4]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[4]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[4]_i_7_n_0 ),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[4]_i_20 
       (.I0(\slv_reg_0x80_reg_n_0_[4] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\slv_reg_0x7C_reg_n_0_[4] ),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(Q[114]),
        .O(\axi_rdata[4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[4]_i_21 
       (.I0(\slv_reg_0x108_reg_n_0_[4] ),
        .I1(Q[136]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(D[209]),
        .O(\axi_rdata[4]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[4]_i_23 
       (.I0(slv_reg_0x138[4]),
        .I1(slv_reg_0x134[4]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(p_209_in[4]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[4]_i_24 
       (.I0(slv_reg_0x154[4]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_216_in[4]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x140[4]),
        .O(\axi_rdata[4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[4]_i_5 
       (.I0(\axi_rdata[4]_i_14_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[3]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_6 
       (.I0(D[89]),
        .I1(D[62]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(slv_reg_0x3C[4]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[4]_i_7 
       (.I0(D[39]),
        .I1(slv_reg_0x2C[4]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[4] ),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[4]_i_9 
       (.I0(slv_reg_0x300[4]),
        .I1(p_223_in[4]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(p_223_in[36]),
        .I5(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[5]_i_10 
       (.I0(slv_reg_0x154[5]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_216_in[5]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x140[5]),
        .O(\axi_rdata[5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[5]_i_11 
       (.I0(slv_reg_0x138[5]),
        .I1(slv_reg_0x134[5]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(p_209_in[5]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[5]_i_13 
       (.I0(\slv_reg_0x108_reg_n_0_[5] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(D[210]),
        .O(\axi_rdata[5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[5]_i_14 
       (.I0(\slv_reg_0x30_reg_n_0_[5] ),
        .I1(slv_reg_0x2C[5]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[29]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_15 
       (.I0(D[90]),
        .I1(D[63]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(slv_reg_0x3C[5]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[5]_i_16 
       (.I0(\axi_rdata[5]_i_18_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[4]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_17 
       (.I0(\axi_rdata[5]_i_19_n_0 ),
        .I1(\axi_rdata[5]_i_20_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[5]_i_21_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[5]_i_22_n_0 ),
        .O(\axi_rdata[5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[5]_i_18 
       (.I0(\slv_reg_0x1C_reg_n_0_[5] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(Q[1]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .I4(slv_reg_0x14[5]),
        .O(\axi_rdata[5]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[5]_i_19 
       (.I0(\slv_reg_0x80_reg_n_0_[5] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x7C_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_20 
       (.I0(\slv_reg_0x74_reg_n_0_[5] ),
        .I1(\slv_reg_0x70_reg_n_0_[5] ),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[271]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[253]),
        .O(\axi_rdata[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_21 
       (.I0(Q[99]),
        .I1(\slv_reg_0x60_reg[31]_0 [5]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[81]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(Q[63]),
        .O(\axi_rdata[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_22 
       (.I0(Q[45]),
        .I1(Q[27]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[144]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[117]),
        .O(\axi_rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[5]_i_3 
       (.I0(\axi_rdata[7]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[5] ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[5] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[5]_i_7_n_0 ),
        .O(\axi_rdata[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_rdata[5]_i_4 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata_reg[5]_i_8_n_0 ),
        .I2(\axi_rdata_reg[5]_i_9_n_0 ),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[5]_i_5 
       (.I0(slv_reg_0x300[5]),
        .I1(p_223_in[5]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[5]),
        .I5(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[5]_i_7 
       (.I0(\slv_reg_0x208_reg_n_0_[5] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_221_in[0]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x158[5]),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata_reg[6]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[6]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata[6]_i_4_n_0 ),
        .O(reg_data_out__0[6]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[6]_i_10 
       (.I0(slv_reg_0x154[6]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_216_in[6]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x140[6]),
        .O(\axi_rdata[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[6]_i_11 
       (.I0(slv_reg_0x138[6]),
        .I1(slv_reg_0x134[6]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(p_209_in[6]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[6]_i_12 
       (.I0(slv_reg_0x120[6]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(imr_reg[6]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[6]_i_13 
       (.I0(\slv_reg_0x108_reg_n_0_[6] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(D[211]),
        .O(\axi_rdata[6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[6]_i_14 
       (.I0(\slv_reg_0x30_reg_n_0_[6] ),
        .I1(slv_reg_0x2C[6]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[6] ),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_15 
       (.I0(D[91]),
        .I1(D[64]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(slv_reg_0x3C[6]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[6]_i_16 
       (.I0(\axi_rdata[6]_i_18_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[5]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_17 
       (.I0(\axi_rdata[6]_i_19_n_0 ),
        .I1(\axi_rdata[6]_i_20_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[6]_i_21_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[6]_i_22_n_0 ),
        .O(\axi_rdata[6]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[6]_i_18 
       (.I0(\slv_reg_0x1C_reg_n_0_[6] ),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[6]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[6]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[6]_i_19 
       (.I0(D[186]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(D[166]),
        .O(\axi_rdata[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_20 
       (.I0(\slv_reg_0x74_reg_n_0_[6] ),
        .I1(\slv_reg_0x70_reg_n_0_[6] ),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[272]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[254]),
        .O(\axi_rdata[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_21 
       (.I0(Q[100]),
        .I1(\slv_reg_0x60_reg[31]_0 [6]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[82]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(Q[64]),
        .O(\axi_rdata[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_22 
       (.I0(Q[46]),
        .I1(Q[28]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[145]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[118]),
        .O(\axi_rdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[6]_i_3 
       (.I0(\axi_rdata[7]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[6] ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[6] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[6]_i_7_n_0 ),
        .O(\axi_rdata[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_rdata[6]_i_4 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata_reg[6]_i_8_n_0 ),
        .I2(\axi_rdata_reg[6]_i_9_n_0 ),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[6]_i_5 
       (.I0(slv_reg_0x300[6]),
        .I1(p_223_in[6]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[6]),
        .I5(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_6 
       (.I0(\axi_rdata[6]_i_10_n_0 ),
        .I1(\axi_rdata[6]_i_11_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[6]_i_12_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[6]_i_13_n_0 ),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[6]_i_7 
       (.I0(\slv_reg_0x208_reg_n_0_[6] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_221_in[1]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x158[6]),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata_reg[7]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[7]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata[7]_i_4_n_0 ),
        .O(reg_data_out__0[7]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[7]_i_12 
       (.I0(slv_reg_0x154[7]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_216_in[7]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x140[7]),
        .O(\axi_rdata[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[7]_i_13 
       (.I0(slv_reg_0x138[7]),
        .I1(slv_reg_0x134[7]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(p_209_in[7]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[7]_i_14 
       (.I0(slv_reg_0x120[7]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(imr_reg[7]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[7]_i_15 
       (.I0(\slv_reg_0x108_reg_n_0_[7] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(D[244]),
        .O(\axi_rdata[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[7]_i_16 
       (.I0(\slv_reg_0x30_reg_n_0_[7] ),
        .I1(slv_reg_0x2C[7]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[235]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_17 
       (.I0(D[92]),
        .I1(D[65]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(slv_reg_0x3C[7]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(\slv_reg_0x38_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[7]_i_18 
       (.I0(\axi_rdata[7]_i_20_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[7] ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_19 
       (.I0(\axi_rdata[7]_i_21_n_0 ),
        .I1(\axi_rdata[7]_i_22_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[7]_i_23_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[7]_i_24_n_0 ),
        .O(\axi_rdata[7]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[7]_i_20 
       (.I0(D[234]),
        .I1(\axi_rdata[28]_i_10_n_0 ),
        .I2(slv_reg_0x14[7]),
        .I3(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[7]_i_21 
       (.I0(D[187]),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(D[167]),
        .O(\axi_rdata[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_22 
       (.I0(\slv_reg_0x74_reg_n_0_[7] ),
        .I1(\slv_reg_0x70_reg_n_0_[7] ),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[273]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[255]),
        .O(\axi_rdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_23 
       (.I0(Q[101]),
        .I1(\slv_reg_0x60_reg[31]_0 [7]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[83]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(Q[65]),
        .O(\axi_rdata[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_24 
       (.I0(Q[47]),
        .I1(Q[29]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[146]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[119]),
        .O(\axi_rdata[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[7]_i_3 
       (.I0(\axi_rdata[7]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[7] ),
        .I2(\axi_rdata[7]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[7] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[7]_i_9_n_0 ),
        .O(\axi_rdata[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_rdata[7]_i_4 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata_reg[7]_i_10_n_0 ),
        .I2(\axi_rdata_reg[7]_i_11_n_0 ),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[7]_i_5 
       (.I0(slv_reg_0x300[7]),
        .I1(p_223_in[7]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[7]),
        .I5(\axi_rdata[7]_i_8_n_0 ),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_6 
       (.I0(\axi_rdata[7]_i_12_n_0 ),
        .I1(\axi_rdata[7]_i_13_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[7]_i_14_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[7]_i_15_n_0 ),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[7]_i_7 
       (.I0(\axi_rdata[28]_i_27_n_0 ),
        .I1(\axi_rdata[28]_i_28_n_0 ),
        .I2(\axi_rdata[28]_i_29_n_0 ),
        .I3(\axi_rdata_reg[28]_i_30_n_0 ),
        .I4(\axi_rdata[28]_i_31_n_0 ),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h1F101010)) 
    \axi_rdata[7]_i_8 
       (.I0(p_1_in),
        .I1(\axi_rdata[28]_i_32_n_0 ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_rdata[28]_i_33_n_0 ),
        .I4(\axi_rdata[28]_i_34_n_0 ),
        .O(\axi_rdata[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[7]_i_9 
       (.I0(\slv_reg_0x208_reg_n_0_[7] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(p_221_in[2]),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(slv_reg_0x158[7]),
        .O(\axi_rdata[7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_rdata[8]_i_10 
       (.I0(\axi_rdata[15]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[8] ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[8]_i_11 
       (.I0(\slv_reg_0x208_reg_n_0_[8] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(p_221_in[3]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x158[8]),
        .O(\axi_rdata[8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[8]_i_14 
       (.I0(Q[4]),
        .I1(\slv_reg_0x1C_reg_n_0_[8] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x14[8]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[8]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[8]_i_15 
       (.I0(slv_reg_0x154[8]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(p_216_in[8]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x140[8]),
        .O(\axi_rdata[8]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[8]_i_16 
       (.I0(slv_reg_0x138[8]),
        .I1(slv_reg_0x134[8]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(p_209_in[8]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[8]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \axi_rdata[8]_i_17 
       (.I0(slv_reg_0x120[8]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[8] ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[8]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[8]_i_18 
       (.I0(D[231]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_19 
       (.I0(Q[48]),
        .I1(Q[30]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(D[147]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[120]),
        .O(\axi_rdata[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_2 
       (.I0(\axi_rdata_reg[8]_i_4_n_0 ),
        .I1(\axi_rdata[8]_i_5_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[8]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[8]_i_7_n_0 ),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_20 
       (.I0(Q[102]),
        .I1(\slv_reg_0x60_reg[31]_0 [8]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[84]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(Q[66]),
        .O(\axi_rdata[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_21 
       (.I0(\slv_reg_0x74_reg_n_0_[8] ),
        .I1(\slv_reg_0x70_reg_n_0_[8] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[274]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[256]),
        .O(\axi_rdata[8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[8]_i_22 
       (.I0(D[188]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(D[168]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(Q[115]),
        .O(\axi_rdata[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_3 
       (.I0(\axi_rdata[8]_i_8_n_0 ),
        .I1(\axi_rdata[8]_i_9_n_0 ),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(\axi_rdata[8]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[8]_i_11_n_0 ),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[8]_i_5 
       (.I0(\axi_rdata[8]_i_14_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[6]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_6 
       (.I0(D[93]),
        .I1(D[66]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(slv_reg_0x3C[8]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(D[49]),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_7 
       (.I0(\slv_reg_0x30_reg_n_0_[8] ),
        .I1(slv_reg_0x2C[8]),
        .I2(\axi_rdata[7]_i_7_n_0 ),
        .I3(Q[13]),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(\slv_reg_0x24_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_8 
       (.I0(\axi_rdata[8]_i_15_n_0 ),
        .I1(\axi_rdata[8]_i_16_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[8]_i_17_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[8]_i_18_n_0 ),
        .O(\axi_rdata[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[8]_i_9 
       (.I0(slv_reg_0x300[8]),
        .I1(p_223_in[8]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[8]),
        .I5(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[8]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \axi_rdata[9]_i_10 
       (.I0(slv_reg_0x154[9]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[9]_i_11 
       (.I0(slv_reg_0x138[9]),
        .I1(slv_reg_0x134[9]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[9] ),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[9]_i_13 
       (.I0(\slv_reg_0x108_reg_n_0_[9] ),
        .I1(Q[127]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(D[212]),
        .O(\axi_rdata[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_14 
       (.I0(\slv_reg_0x30_reg_n_0_[9] ),
        .I1(slv_reg_0x2C[9]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[14]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[30]),
        .O(\axi_rdata[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_15 
       (.I0(D[287]),
        .I1(D[284]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(slv_reg_0x3C[9]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[50]),
        .O(\axi_rdata[9]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[9]_i_16 
       (.I0(\axi_rdata[9]_i_18_n_0 ),
        .I1(\axi_rdata[31]_i_23_n_0 ),
        .I2(D[7]),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_17 
       (.I0(\axi_rdata[9]_i_19_n_0 ),
        .I1(\axi_rdata[9]_i_20_n_0 ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_rdata[9]_i_21_n_0 ),
        .I4(\axi_rdata[31]_i_19_n_0 ),
        .I5(\axi_rdata[9]_i_22_n_0 ),
        .O(\axi_rdata[9]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[9]_i_18 
       (.I0(Q[5]),
        .I1(D[21]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(slv_reg_0x14[9]),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .O(\axi_rdata[9]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[9]_i_19 
       (.I0(D[189]),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(D[169]),
        .O(\axi_rdata[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_20 
       (.I0(\slv_reg_0x74_reg_n_0_[9] ),
        .I1(\slv_reg_0x70_reg_n_0_[9] ),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[275]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[257]),
        .O(\axi_rdata[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_21 
       (.I0(Q[103]),
        .I1(\slv_reg_0x60_reg[31]_0 [9]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(Q[85]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(Q[67]),
        .O(\axi_rdata[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_22 
       (.I0(Q[49]),
        .I1(Q[31]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(D[293]),
        .I4(\axi_rdata[15]_i_8_n_0 ),
        .I5(D[290]),
        .O(\axi_rdata[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \axi_rdata[9]_i_3 
       (.I0(\axi_rdata[15]_i_7_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[9] ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[9] ),
        .I4(\axi_rdata[31]_i_16_n_0 ),
        .I5(\axi_rdata[9]_i_7_n_0 ),
        .O(\axi_rdata[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \axi_rdata[9]_i_4 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata_reg[9]_i_8_n_0 ),
        .I2(\axi_rdata_reg[9]_i_9_n_0 ),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0F000000)) 
    \axi_rdata[9]_i_5 
       (.I0(slv_reg_0x300[9]),
        .I1(p_223_in[9]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[31]_i_19_n_0 ),
        .I4(slv_reg_0x30C[9]),
        .I5(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[9]_i_7 
       (.I0(\slv_reg_0x208_reg_n_0_[9] ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .I2(p_221_in[4]),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(slv_reg_0x158[9]),
        .O(\axi_rdata[9]_i_7_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[0]),
        .Q(vid_phy_axi4lite_rdata[0]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[0]_i_12 
       (.I0(\axi_rdata[0]_i_19_n_0 ),
        .I1(\axi_rdata[0]_i_20_n_0 ),
        .O(\axi_rdata_reg[0]_i_12_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_13 
       (.I0(\axi_rdata[0]_i_21_n_0 ),
        .I1(\axi_rdata[0]_i_22_n_0 ),
        .O(\axi_rdata_reg[0]_i_13_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF8 \axi_rdata_reg[0]_i_4 
       (.I0(\axi_rdata_reg[0]_i_12_n_0 ),
        .I1(\axi_rdata_reg[0]_i_13_n_0 ),
        .O(\axi_rdata_reg[0]_i_4_n_0 ),
        .S(\axi_rdata[28]_i_8_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[10]),
        .Q(vid_phy_axi4lite_rdata[10]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[10]_i_14 
       (.I0(\axi_rdata[10]_i_21_n_0 ),
        .I1(\axi_rdata[10]_i_22_n_0 ),
        .O(\axi_rdata_reg[10]_i_14_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[10]_i_15 
       (.I0(\axi_rdata[10]_i_23_n_0 ),
        .I1(\axi_rdata[10]_i_24_n_0 ),
        .O(\axi_rdata_reg[10]_i_15_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[10]_i_3 
       (.I0(\axi_rdata[10]_i_10_n_0 ),
        .I1(\axi_rdata[10]_i_11_n_0 ),
        .O(\axi_rdata_reg[10]_i_3_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[10]_i_5 
       (.I0(\axi_rdata[10]_i_12_n_0 ),
        .I1(\axi_rdata[10]_i_13_n_0 ),
        .O(\axi_rdata_reg[10]_i_5_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF8 \axi_rdata_reg[10]_i_6 
       (.I0(\axi_rdata_reg[10]_i_14_n_0 ),
        .I1(\axi_rdata_reg[10]_i_15_n_0 ),
        .O(\axi_rdata_reg[10]_i_6_n_0 ),
        .S(\axi_rdata[28]_i_8_n_0 ));
  FDRE \axi_rdata_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[11]),
        .Q(vid_phy_axi4lite_rdata[11]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[11]_i_1 
       (.I0(\axi_rdata[11]_i_2_n_0 ),
        .I1(\axi_rdata[11]_i_3_n_0 ),
        .O(reg_data_out__0[11]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_12 
       (.I0(\axi_rdata[11]_i_19_n_0 ),
        .I1(\axi_rdata[11]_i_20_n_0 ),
        .O(\axi_rdata_reg[11]_i_12_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_13 
       (.I0(\axi_rdata[11]_i_21_n_0 ),
        .I1(\axi_rdata[11]_i_22_n_0 ),
        .O(\axi_rdata_reg[11]_i_13_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF8 \axi_rdata_reg[11]_i_4 
       (.I0(\axi_rdata_reg[11]_i_12_n_0 ),
        .I1(\axi_rdata_reg[11]_i_13_n_0 ),
        .O(\axi_rdata_reg[11]_i_4_n_0 ),
        .S(\axi_rdata[28]_i_8_n_0 ));
  FDRE \axi_rdata_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[12]),
        .Q(vid_phy_axi4lite_rdata[12]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[12]_i_1 
       (.I0(\axi_rdata[12]_i_2_n_0 ),
        .I1(\axi_rdata[12]_i_3_n_0 ),
        .O(reg_data_out__0[12]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_12 
       (.I0(\axi_rdata[12]_i_19_n_0 ),
        .I1(\axi_rdata[12]_i_20_n_0 ),
        .O(\axi_rdata_reg[12]_i_12_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_13 
       (.I0(\axi_rdata[12]_i_21_n_0 ),
        .I1(\axi_rdata[12]_i_22_n_0 ),
        .O(\axi_rdata_reg[12]_i_13_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF8 \axi_rdata_reg[12]_i_4 
       (.I0(\axi_rdata_reg[12]_i_12_n_0 ),
        .I1(\axi_rdata_reg[12]_i_13_n_0 ),
        .O(\axi_rdata_reg[12]_i_4_n_0 ),
        .S(\axi_rdata[28]_i_8_n_0 ));
  FDRE \axi_rdata_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[13]),
        .Q(vid_phy_axi4lite_rdata[13]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[13]_i_2 
       (.I0(\axi_rdata[13]_i_5_n_0 ),
        .I1(\axi_rdata[13]_i_6_n_0 ),
        .O(\axi_rdata_reg[13]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  MUXF7 \axi_rdata_reg[13]_i_8 
       (.I0(\axi_rdata[13]_i_14_n_0 ),
        .I1(\axi_rdata[13]_i_15_n_0 ),
        .O(\axi_rdata_reg[13]_i_8_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[13]_i_9 
       (.I0(\axi_rdata[13]_i_16_n_0 ),
        .I1(\axi_rdata[13]_i_17_n_0 ),
        .O(\axi_rdata_reg[13]_i_9_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  FDRE \axi_rdata_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[14]),
        .Q(vid_phy_axi4lite_rdata[14]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[14]_i_2 
       (.I0(\axi_rdata[14]_i_5_n_0 ),
        .I1(\axi_rdata[14]_i_6_n_0 ),
        .O(\axi_rdata_reg[14]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  MUXF7 \axi_rdata_reg[14]_i_8 
       (.I0(\axi_rdata[14]_i_14_n_0 ),
        .I1(\axi_rdata[14]_i_15_n_0 ),
        .O(\axi_rdata_reg[14]_i_8_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[14]_i_9 
       (.I0(\axi_rdata[14]_i_16_n_0 ),
        .I1(\axi_rdata[14]_i_17_n_0 ),
        .O(\axi_rdata_reg[14]_i_9_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  FDRE \axi_rdata_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[15]),
        .Q(vid_phy_axi4lite_rdata[15]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[15]_i_10 
       (.I0(\axi_rdata[15]_i_16_n_0 ),
        .I1(\axi_rdata[15]_i_17_n_0 ),
        .O(\axi_rdata_reg[15]_i_10_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[15]_i_11 
       (.I0(\axi_rdata[15]_i_18_n_0 ),
        .I1(\axi_rdata[15]_i_19_n_0 ),
        .O(\axi_rdata_reg[15]_i_11_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[15]_i_2 
       (.I0(\axi_rdata[15]_i_5_n_0 ),
        .I1(\axi_rdata[15]_i_6_n_0 ),
        .O(\axi_rdata_reg[15]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  FDRE \axi_rdata_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out),
        .Q(vid_phy_axi4lite_rdata[16]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(\axi_rdata[16]_i_3_n_0 ),
        .O(reg_data_out),
        .S(\axi_rdata[31]_i_3_n_0 ));
  MUXF7 \axi_rdata_reg[16]_i_12 
       (.I0(\axi_rdata[16]_i_17_n_0 ),
        .I1(\axi_rdata[16]_i_18_n_0 ),
        .O(\axi_rdata_reg[16]_i_12_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[16]_i_13 
       (.I0(\axi_rdata[16]_i_19_n_0 ),
        .I1(\axi_rdata[16]_i_20_n_0 ),
        .O(\axi_rdata_reg[16]_i_13_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[16]_i_15 
       (.I0(\axi_rdata[16]_i_21_n_0 ),
        .I1(\axi_rdata[16]_i_22_n_0 ),
        .O(\axi_rdata_reg[16]_i_15_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[16]_i_16 
       (.I0(\axi_rdata[16]_i_23_n_0 ),
        .I1(\axi_rdata[16]_i_24_n_0 ),
        .O(\axi_rdata_reg[16]_i_16_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF8 \axi_rdata_reg[16]_i_4 
       (.I0(\axi_rdata_reg[16]_i_12_n_0 ),
        .I1(\axi_rdata_reg[16]_i_13_n_0 ),
        .O(\axi_rdata_reg[16]_i_4_n_0 ),
        .S(\axi_rdata[28]_i_8_n_0 ));
  MUXF8 \axi_rdata_reg[16]_i_8 
       (.I0(\axi_rdata_reg[16]_i_15_n_0 ),
        .I1(\axi_rdata_reg[16]_i_16_n_0 ),
        .O(\axi_rdata_reg[16]_i_8_n_0 ),
        .S(\axi_rdata[28]_i_8_n_0 ));
  FDRE \axi_rdata_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[17]),
        .Q(vid_phy_axi4lite_rdata[17]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[17]_i_10 
       (.I0(\axi_rdata[17]_i_16_n_0 ),
        .I1(\axi_rdata[17]_i_17_n_0 ),
        .O(\axi_rdata_reg[17]_i_10_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[17]_i_11 
       (.I0(\axi_rdata[17]_i_18_n_0 ),
        .I1(\axi_rdata[17]_i_19_n_0 ),
        .O(\axi_rdata_reg[17]_i_11_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[17]_i_2 
       (.I0(\axi_rdata[17]_i_5_n_0 ),
        .I1(\axi_rdata[17]_i_6_n_0 ),
        .O(\axi_rdata_reg[17]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  FDRE \axi_rdata_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[18]),
        .Q(vid_phy_axi4lite_rdata[18]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(\axi_rdata[18]_i_3_n_0 ),
        .O(reg_data_out__0[18]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  FDRE \axi_rdata_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[19]),
        .Q(vid_phy_axi4lite_rdata[19]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[19]_i_2 
       (.I0(\axi_rdata[19]_i_5_n_0 ),
        .I1(\axi_rdata[19]_i_6_n_0 ),
        .O(\axi_rdata_reg[19]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  MUXF8 \axi_rdata_reg[19]_i_4 
       (.I0(\axi_rdata_reg[19]_i_8_n_0 ),
        .I1(\axi_rdata_reg[19]_i_9_n_0 ),
        .O(\axi_rdata_reg[19]_i_4_n_0 ),
        .S(\axi_rdata[10]_i_4_n_0 ));
  MUXF7 \axi_rdata_reg[19]_i_8 
       (.I0(\axi_rdata[19]_i_14_n_0 ),
        .I1(\axi_rdata[19]_i_15_n_0 ),
        .O(\axi_rdata_reg[19]_i_8_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[19]_i_9 
       (.I0(\axi_rdata[19]_i_16_n_0 ),
        .I1(\axi_rdata[19]_i_17_n_0 ),
        .O(\axi_rdata_reg[19]_i_9_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  FDRE \axi_rdata_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[1]),
        .Q(vid_phy_axi4lite_rdata[1]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[1]_i_14 
       (.I0(\axi_rdata[1]_i_22_n_0 ),
        .I1(\axi_rdata[1]_i_23_n_0 ),
        .O(\axi_rdata_reg[1]_i_14_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[1]_i_3 
       (.I0(\axi_rdata[1]_i_9_n_0 ),
        .I1(\axi_rdata[1]_i_10_n_0 ),
        .O(\axi_rdata_reg[1]_i_3_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[1]_i_4 
       (.I0(\axi_rdata[1]_i_11_n_0 ),
        .I1(\axi_rdata[1]_i_12_n_0 ),
        .O(\axi_rdata_reg[1]_i_4_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  FDRE \axi_rdata_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[20]),
        .Q(vid_phy_axi4lite_rdata[20]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[20]_i_2 
       (.I0(\axi_rdata[20]_i_5_n_0 ),
        .I1(\axi_rdata[20]_i_6_n_0 ),
        .O(\axi_rdata_reg[20]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  MUXF8 \axi_rdata_reg[20]_i_4 
       (.I0(\axi_rdata_reg[20]_i_8_n_0 ),
        .I1(\axi_rdata_reg[20]_i_9_n_0 ),
        .O(\axi_rdata_reg[20]_i_4_n_0 ),
        .S(\axi_rdata[10]_i_4_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_8 
       (.I0(\axi_rdata[20]_i_14_n_0 ),
        .I1(\axi_rdata[20]_i_15_n_0 ),
        .O(\axi_rdata_reg[20]_i_8_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_9 
       (.I0(\axi_rdata[20]_i_16_n_0 ),
        .I1(\axi_rdata[20]_i_17_n_0 ),
        .O(\axi_rdata_reg[20]_i_9_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[21]),
        .Q(vid_phy_axi4lite_rdata[21]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .O(reg_data_out__0[21]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[22]),
        .Q(vid_phy_axi4lite_rdata[22]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\axi_rdata[22]_i_3_n_0 ),
        .O(reg_data_out__0[22]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  FDRE \axi_rdata_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[23]),
        .Q(vid_phy_axi4lite_rdata[23]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(\axi_rdata[23]_i_3_n_0 ),
        .O(reg_data_out__0[23]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  FDRE \axi_rdata_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[24]),
        .Q(vid_phy_axi4lite_rdata[24]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[24]_i_2 
       (.I0(\axi_rdata[24]_i_5_n_0 ),
        .I1(\axi_rdata[24]_i_6_n_0 ),
        .O(\axi_rdata_reg[24]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  MUXF8 \axi_rdata_reg[24]_i_4 
       (.I0(\axi_rdata_reg[24]_i_8_n_0 ),
        .I1(\axi_rdata_reg[24]_i_9_n_0 ),
        .O(\axi_rdata_reg[24]_i_4_n_0 ),
        .S(\axi_rdata[10]_i_4_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_8 
       (.I0(\axi_rdata[24]_i_14_n_0 ),
        .I1(\axi_rdata[24]_i_15_n_0 ),
        .O(\axi_rdata_reg[24]_i_8_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_9 
       (.I0(\axi_rdata[24]_i_16_n_0 ),
        .I1(\axi_rdata[24]_i_17_n_0 ),
        .O(\axi_rdata_reg[24]_i_9_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[25]),
        .Q(vid_phy_axi4lite_rdata[25]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(\axi_rdata[25]_i_3_n_0 ),
        .O(reg_data_out__0[25]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[26]),
        .Q(vid_phy_axi4lite_rdata[26]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(\axi_rdata[26]_i_3_n_0 ),
        .O(reg_data_out__0[26]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[27]),
        .Q(vid_phy_axi4lite_rdata[27]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[27]_i_2 
       (.I0(\axi_rdata[27]_i_5_n_0 ),
        .I1(\axi_rdata[27]_i_6_n_0 ),
        .O(\axi_rdata_reg[27]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  MUXF8 \axi_rdata_reg[27]_i_4 
       (.I0(\axi_rdata_reg[27]_i_8_n_0 ),
        .I1(\axi_rdata_reg[27]_i_9_n_0 ),
        .O(\axi_rdata_reg[27]_i_4_n_0 ),
        .S(\axi_rdata[10]_i_4_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_8 
       (.I0(\axi_rdata[27]_i_14_n_0 ),
        .I1(\axi_rdata[27]_i_15_n_0 ),
        .O(\axi_rdata_reg[27]_i_8_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_9 
       (.I0(\axi_rdata[27]_i_16_n_0 ),
        .I1(\axi_rdata[27]_i_17_n_0 ),
        .O(\axi_rdata_reg[27]_i_9_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[28]),
        .Q(vid_phy_axi4lite_rdata[28]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[28]_i_13 
       (.I0(\axi_rdata[28]_i_35_n_0 ),
        .I1(\axi_rdata[28]_i_36_n_0 ),
        .O(\axi_rdata_reg[28]_i_13_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_14 
       (.I0(\axi_rdata[28]_i_37_n_0 ),
        .I1(\axi_rdata[28]_i_38_n_0 ),
        .O(\axi_rdata_reg[28]_i_14_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_2 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata_reg[28]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_30 
       (.I0(\axi_rdata[28]_i_39_n_0 ),
        .I1(\axi_rdata[28]_i_40_n_0 ),
        .O(\axi_rdata_reg[28]_i_30_n_0 ),
        .S(p_1_in));
  MUXF8 \axi_rdata_reg[28]_i_5 
       (.I0(\axi_rdata_reg[28]_i_13_n_0 ),
        .I1(\axi_rdata_reg[28]_i_14_n_0 ),
        .O(\axi_rdata_reg[28]_i_5_n_0 ),
        .S(\axi_rdata[10]_i_4_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[29]),
        .Q(vid_phy_axi4lite_rdata[29]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(\axi_rdata[29]_i_3_n_0 ),
        .O(reg_data_out__0[29]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[2]),
        .Q(vid_phy_axi4lite_rdata[2]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[2]_i_14 
       (.I0(\axi_rdata[2]_i_22_n_0 ),
        .I1(\axi_rdata[2]_i_23_n_0 ),
        .O(\axi_rdata_reg[2]_i_14_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[2]_i_3 
       (.I0(\axi_rdata[2]_i_9_n_0 ),
        .I1(\axi_rdata[2]_i_10_n_0 ),
        .O(\axi_rdata_reg[2]_i_3_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[2]_i_4 
       (.I0(\axi_rdata[2]_i_11_n_0 ),
        .I1(\axi_rdata[2]_i_12_n_0 ),
        .O(\axi_rdata_reg[2]_i_4_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  FDRE \axi_rdata_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[30]),
        .Q(vid_phy_axi4lite_rdata[30]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(\axi_rdata[30]_i_3_n_0 ),
        .O(reg_data_out__0[30]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[31]),
        .Q(vid_phy_axi4lite_rdata[31]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[31]_i_2 
       (.I0(\axi_rdata[31]_i_4_n_0 ),
        .I1(\axi_rdata[31]_i_5_n_0 ),
        .O(reg_data_out__0[31]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_34 
       (.I0(\axi_rdata[31]_i_35_n_0 ),
        .I1(\axi_rdata[31]_i_36_n_0 ),
        .O(\axi_rdata_reg[31]_i_34_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[3]),
        .Q(vid_phy_axi4lite_rdata[3]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[3]_i_12 
       (.I0(\axi_rdata[3]_i_17_n_0 ),
        .I1(\axi_rdata[3]_i_18_n_0 ),
        .O(\axi_rdata_reg[3]_i_12_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[3]_i_13 
       (.I0(\axi_rdata[3]_i_19_n_0 ),
        .I1(\axi_rdata[3]_i_20_n_0 ),
        .O(\axi_rdata_reg[3]_i_13_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[3]_i_16 
       (.I0(\axi_rdata[3]_i_23_n_0 ),
        .I1(\axi_rdata[3]_i_24_n_0 ),
        .O(\axi_rdata_reg[3]_i_16_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF8 \axi_rdata_reg[3]_i_4 
       (.I0(\axi_rdata_reg[3]_i_12_n_0 ),
        .I1(\axi_rdata_reg[3]_i_13_n_0 ),
        .O(\axi_rdata_reg[3]_i_4_n_0 ),
        .S(\axi_rdata[28]_i_8_n_0 ));
  FDRE \axi_rdata_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[4]),
        .Q(vid_phy_axi4lite_rdata[4]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[4]_i_12 
       (.I0(\axi_rdata[4]_i_17_n_0 ),
        .I1(\axi_rdata[4]_i_18_n_0 ),
        .O(\axi_rdata_reg[4]_i_12_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[4]_i_13 
       (.I0(\axi_rdata[4]_i_19_n_0 ),
        .I1(\axi_rdata[4]_i_20_n_0 ),
        .O(\axi_rdata_reg[4]_i_13_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[4]_i_16 
       (.I0(\axi_rdata[4]_i_23_n_0 ),
        .I1(\axi_rdata[4]_i_24_n_0 ),
        .O(\axi_rdata_reg[4]_i_16_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF8 \axi_rdata_reg[4]_i_4 
       (.I0(\axi_rdata_reg[4]_i_12_n_0 ),
        .I1(\axi_rdata_reg[4]_i_13_n_0 ),
        .O(\axi_rdata_reg[4]_i_4_n_0 ),
        .S(\axi_rdata[28]_i_8_n_0 ));
  FDRE \axi_rdata_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[5]),
        .Q(vid_phy_axi4lite_rdata[5]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[5]_i_8 
       (.I0(\axi_rdata[5]_i_14_n_0 ),
        .I1(\axi_rdata[5]_i_15_n_0 ),
        .O(\axi_rdata_reg[5]_i_8_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[5]_i_9 
       (.I0(\axi_rdata[5]_i_16_n_0 ),
        .I1(\axi_rdata[5]_i_17_n_0 ),
        .O(\axi_rdata_reg[5]_i_9_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  FDRE \axi_rdata_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[6]),
        .Q(vid_phy_axi4lite_rdata[6]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[6]_i_2 
       (.I0(\axi_rdata[6]_i_5_n_0 ),
        .I1(\axi_rdata[6]_i_6_n_0 ),
        .O(\axi_rdata_reg[6]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  MUXF7 \axi_rdata_reg[6]_i_8 
       (.I0(\axi_rdata[6]_i_14_n_0 ),
        .I1(\axi_rdata[6]_i_15_n_0 ),
        .O(\axi_rdata_reg[6]_i_8_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[6]_i_9 
       (.I0(\axi_rdata[6]_i_16_n_0 ),
        .I1(\axi_rdata[6]_i_17_n_0 ),
        .O(\axi_rdata_reg[6]_i_9_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  FDRE \axi_rdata_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[7]),
        .Q(vid_phy_axi4lite_rdata[7]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[7]_i_10 
       (.I0(\axi_rdata[7]_i_16_n_0 ),
        .I1(\axi_rdata[7]_i_17_n_0 ),
        .O(\axi_rdata_reg[7]_i_10_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[7]_i_11 
       (.I0(\axi_rdata[7]_i_18_n_0 ),
        .I1(\axi_rdata[7]_i_19_n_0 ),
        .O(\axi_rdata_reg[7]_i_11_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[7]_i_2 
       (.I0(\axi_rdata[7]_i_5_n_0 ),
        .I1(\axi_rdata[7]_i_6_n_0 ),
        .O(\axi_rdata_reg[7]_i_2_n_0 ),
        .S(\axi_rdata[31]_i_16_n_0 ));
  FDRE \axi_rdata_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[8]),
        .Q(vid_phy_axi4lite_rdata[8]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[8]_i_1 
       (.I0(\axi_rdata[8]_i_2_n_0 ),
        .I1(\axi_rdata[8]_i_3_n_0 ),
        .O(reg_data_out__0[8]),
        .S(\axi_rdata[31]_i_3_n_0 ));
  MUXF7 \axi_rdata_reg[8]_i_12 
       (.I0(\axi_rdata[8]_i_19_n_0 ),
        .I1(\axi_rdata[8]_i_20_n_0 ),
        .O(\axi_rdata_reg[8]_i_12_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF7 \axi_rdata_reg[8]_i_13 
       (.I0(\axi_rdata[8]_i_21_n_0 ),
        .I1(\axi_rdata[8]_i_22_n_0 ),
        .O(\axi_rdata_reg[8]_i_13_n_0 ),
        .S(\axi_rdata[31]_i_19_n_0 ));
  MUXF8 \axi_rdata_reg[8]_i_4 
       (.I0(\axi_rdata_reg[8]_i_12_n_0 ),
        .I1(\axi_rdata_reg[8]_i_13_n_0 ),
        .O(\axi_rdata_reg[8]_i_4_n_0 ),
        .S(\axi_rdata[28]_i_8_n_0 ));
  FDRE \axi_rdata_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[9]),
        .Q(vid_phy_axi4lite_rdata[9]),
        .R(gtwiz_reset_all_in));
  MUXF7 \axi_rdata_reg[9]_i_8 
       (.I0(\axi_rdata[9]_i_14_n_0 ),
        .I1(\axi_rdata[9]_i_15_n_0 ),
        .O(\axi_rdata_reg[9]_i_8_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[9]_i_9 
       (.I0(\axi_rdata[9]_i_16_n_0 ),
        .I1(\axi_rdata[9]_i_17_n_0 ),
        .O(\axi_rdata_reg[9]_i_9_n_0 ),
        .S(\axi_rdata[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(vid_phy_axi4lite_arvalid),
        .I1(axi_arready_reg_0),
        .I2(axi_rvalid_reg_0),
        .I3(vid_phy_axi4lite_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(axi_rvalid_reg_0),
        .R(gtwiz_reset_all_in));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    axi_wready_i_1
       (.I0(axi_wready_reg_0),
        .I1(aw_en_reg_n_0),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_awvalid),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cfg_phy_mem_map_control_b0[999]_i_1 
       (.I0(\slv_reg_0xC_reg_n_0_[3] ),
        .I1(\slv_reg_0xC_reg_n_0_[1] ),
        .I2(\slv_reg_0xC_reg_n_0_[0] ),
        .I3(\slv_reg_0xC_reg_n_0_[4] ),
        .I4(\slv_reg_0xC_reg_n_0_[2] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \drp_txn_available_q[0]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[5]),
        .I3(sel0[7]),
        .I4(\drp_txn_available_q[3]_i_2_n_0 ),
        .O(drp_txn_available_q[0]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \drp_txn_available_q[1]_i_1 
       (.I0(sel0[1]),
        .I1(\drp_txn_available_q[3]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[7]),
        .O(drp_txn_available_q[1]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \drp_txn_available_q[2]_i_1 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[5]),
        .I3(sel0[7]),
        .I4(\drp_txn_available_q[3]_i_2_n_0 ),
        .O(drp_txn_available_q[2]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \drp_txn_available_q[3]_i_1 
       (.I0(sel0[1]),
        .I1(\drp_txn_available_q[3]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[7]),
        .O(drp_txn_available_q[3]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \drp_txn_available_q[3]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .O(\drp_txn_available_q[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \drp_txn_available_q[4]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[5]),
        .I3(sel0[7]),
        .I4(\drp_txn_available_q[4]_i_2_n_0 ),
        .O(drp_txn_available_q[4]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \drp_txn_available_q[4]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .O(\drp_txn_available_q[4]_i_2_n_0 ));
  FDRE \drp_txn_available_q_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[0]),
        .Q(\drp_txn_available_q_reg[4]_0 [0]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[1]),
        .Q(\drp_txn_available_q_reg[4]_0 [1]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[2]),
        .Q(\drp_txn_available_q_reg[4]_0 [2]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[3]),
        .Q(\drp_txn_available_q_reg[4]_0 [3]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[4]),
        .Q(\drp_txn_available_q_reg[4]_0 [4]),
        .R(i_reg_clkdet_rx_tmr_ld));
  LUT4 #(
    .INIT(16'h8000)) 
    gt_status_cpll_lock_updated_q_i_1
       (.I0(Q[141]),
        .I1(Q[143]),
        .I2(Q[144]),
        .I3(Q[142]),
        .O(gt_allch_cpll_lock));
  FDRE gt_status_cpll_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_allch_cpll_lock),
        .Q(gt_status_cpll_lock_updated_q),
        .R(1'b0));
  FDRE gt_status_qpll1_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(gt_status_qpll1_lock_updated_q),
        .R(1'b0));
  FDRE gt_status_qpll_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(gt_status_qpll_lock_updated_q),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    gt_status_rx_resetdone_updated_q_i_1
       (.I0(Q[10]),
        .I1(Q[19]),
        .I2(Q[13]),
        .I3(Q[16]),
        .O(gt_status_rx_resetdone_updated_w));
  FDRE gt_status_rx_resetdone_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_status_rx_resetdone_updated_w),
        .Q(gt_status_rx_resetdone_updated_q),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    gt_status_tx_alignment_updated_q_i_1
       (.I0(Q[118]),
        .I1(Q[115]),
        .I2(Q[121]),
        .I3(Q[112]),
        .O(gt_allch_txalign_done));
  FDRE gt_status_tx_alignment_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_allch_txalign_done),
        .Q(gt_status_tx_alignment_updated_q),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    gt_status_tx_resetdone_updated_q_i_1
       (.I0(Q[2]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(gt_status_tx_resetdone_updated_w));
  FDRE gt_status_tx_resetdone_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_status_tx_resetdone_updated_w),
        .Q(gt_status_tx_resetdone_updated_q),
        .R(1'b0));
  FDRE i_reg_clkdet_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(i_reg_clkdet_run),
        .R(gtwiz_reset_all_in));
  FDRE i_reg_clkdet_rx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(i_reg_clkdet_rx_freq_rst_reg_n_0),
        .R(gtwiz_reset_all_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    i_reg_clkdet_rx_tmr_clr_i_1
       (.I0(vid_phy_axi4lite_wdata[2]),
        .I1(sel0[7]),
        .I2(sel0[5]),
        .I3(sel0[2]),
        .I4(sel0[6]),
        .I5(\slv_reg_0x80[31]_i_3_n_0 ),
        .O(i_reg_clkdet_rx_tmr_clr));
  FDRE i_reg_clkdet_rx_tmr_clr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_rx_tmr_clr),
        .Q(i_reg_clkdet_rx_tmr_clr_reg_n_0),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE i_reg_clkdet_tx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(i_reg_clkdet_tx_freq_rst_reg_n_0),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    i_reg_clkdet_tx_tmr_clr_i_1
       (.I0(vid_phy_axi4lite_awvalid),
        .I1(vid_phy_axi4lite_wvalid),
        .I2(axi_wready_reg_0),
        .I3(axi_awready_reg_0),
        .I4(vid_phy_axi4lite_aresetn),
        .O(i_reg_clkdet_rx_tmr_ld));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    i_reg_clkdet_tx_tmr_clr_i_2
       (.I0(vid_phy_axi4lite_wdata[1]),
        .I1(sel0[7]),
        .I2(sel0[5]),
        .I3(sel0[2]),
        .I4(sel0[6]),
        .I5(\slv_reg_0x80[31]_i_3_n_0 ),
        .O(i_reg_clkdet_tx_tmr_clr));
  FDRE i_reg_clkdet_tx_tmr_clr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_tx_tmr_clr),
        .Q(i_reg_clkdet_tx_tmr_clr_reg_n_0),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \imr_reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[0]),
        .Q(imr_reg[0]),
        .R(1'b0));
  FDRE \imr_reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[10]),
        .Q(imr_reg[10]),
        .R(1'b0));
  FDRE \imr_reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[1]),
        .Q(imr_reg[1]),
        .R(1'b0));
  FDRE \imr_reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[2]),
        .Q(imr_reg[2]),
        .R(1'b0));
  FDRE \imr_reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[30]),
        .Q(imr_reg[30]),
        .R(1'b0));
  FDRE \imr_reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[31]),
        .Q(imr_reg[31]),
        .R(1'b0));
  FDRE \imr_reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[3]),
        .Q(imr_reg[3]),
        .R(1'b0));
  FDRE \imr_reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[4]),
        .Q(imr_reg[4]),
        .R(1'b0));
  FDRE \imr_reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[5]),
        .Q(imr_reg[5]),
        .R(1'b0));
  FDRE \imr_reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[6]),
        .Q(imr_reg[6]),
        .R(1'b0));
  FDRE \imr_reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[7]),
        .Q(imr_reg[7]),
        .R(1'b0));
  FDRE \imr_reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[9]),
        .Q(imr_reg[9]),
        .R(1'b0));
  FDRE mmcm_tx_usrclk_lock_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q[140]),
        .Q(mmcm_tx_usrclk_lock_event_updated_q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    rx_sym_err_cntr_read_0_toggle_i_1
       (.I0(rx_sym_err_cntr_read_0_toggle_i_2_n_0),
        .I1(p_1_in),
        .I2(rx_sym_err_cntr_read_0_toggle_reg),
        .O(\axi_araddr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    rx_sym_err_cntr_read_0_toggle_i_2
       (.I0(rx_sym_err_cntr_read_0_toggle_i_3_n_0),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(rx_sym_err_cntr_read_0_toggle_i_4_n_0),
        .O(rx_sym_err_cntr_read_0_toggle_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h1)) 
    rx_sym_err_cntr_read_0_toggle_i_3
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .O(rx_sym_err_cntr_read_0_toggle_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    rx_sym_err_cntr_read_0_toggle_i_4
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(vid_phy_axi4lite_arvalid),
        .I2(axi_rvalid_reg_0),
        .I3(axi_arready_reg_0),
        .O(rx_sym_err_cntr_read_0_toggle_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    rx_sym_err_cntr_read_1_toggle_i_1
       (.I0(rx_sym_err_cntr_read_0_toggle_i_2_n_0),
        .I1(p_1_in),
        .I2(rx_sym_err_cntr_read_1_toggle_reg),
        .O(\axi_araddr_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    rx_sym_err_cntr_read_2_toggle_i_1
       (.I0(rx_sym_err_cntr_read_2_toggle_i_2_n_0),
        .I1(p_1_in),
        .I2(rx_sym_err_cntr_read_2_toggle_reg),
        .O(\axi_araddr_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    rx_sym_err_cntr_read_2_toggle_i_2
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(rx_sym_err_cntr_read_2_toggle_i_3_n_0),
        .O(rx_sym_err_cntr_read_2_toggle_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    rx_sym_err_cntr_read_2_toggle_i_3
       (.I0(axi_arready_reg_0),
        .I1(axi_rvalid_reg_0),
        .I2(vid_phy_axi4lite_arvalid),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(\axi_araddr_reg_n_0_[7] ),
        .I5(\axi_araddr_reg_n_0_[3] ),
        .O(rx_sym_err_cntr_read_2_toggle_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    rx_sym_err_cntr_read_3_toggle_i_1
       (.I0(rx_sym_err_cntr_read_2_toggle_i_2_n_0),
        .I1(p_1_in),
        .I2(rx_sym_err_cntr_read_3_toggle_reg),
        .O(\axi_araddr_reg[9]_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg_0x100[31]_i_1 
       (.I0(\slv_reg_0x100[31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(\slv_reg_0x10[31]_i_3_n_0 ),
        .O(\slv_reg_0x100[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg_0x100[31]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[2]),
        .O(\slv_reg_0x100[31]_i_2_n_0 ));
  FDRE \slv_reg_0x100_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x100_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[213]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(D[214]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(D[215]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(D[216]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(D[217]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(D[245]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x100_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(D[218]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(D[219]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(D[220]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[206]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(D[221]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(D[222]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(D[223]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(D[246]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x100_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[224]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(D[225]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(D[226]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(D[227]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(D[228]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[207]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(D[229]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(D[247]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(D[208]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(D[209]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(D[210]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(D[211]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[244]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x100_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x100_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[212]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x108[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x108[31]_i_1_n_0 ));
  FDRE \slv_reg_0x108_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[230]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x108_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x108_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x108_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x108_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x108_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x108_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(D[232]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x108_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x108_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x108_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x108_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x108_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x108_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x108_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x108_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(D[233]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x108_reg_n_0_[25] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x108_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x108_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x108_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x108[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x108_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x108[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x108[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x108_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x108_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x108_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x108_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x108_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[231]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x108_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x108_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x10C[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x10C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x10C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x10C_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x10C_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x10C_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x10C_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x10C_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x10C_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x10C_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x10C_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x10C_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x10C_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x10C_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x10C_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x10C_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x10C_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x10C_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x10C_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x10C_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x10C_reg_n_0_[25] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x10C_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x10C_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x10C_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x10C_reg_n_0_[29] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x10C_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x10C_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x10C_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x10C_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x10C_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x10C_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x10C_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x10C_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x10C_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x10C_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg_0x10[31]_i_1 
       (.I0(\slv_reg_0x10[31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(\slv_reg_0x10[31]_i_3_n_0 ),
        .O(\slv_reg_0x10[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg_0x10[31]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .O(\slv_reg_0x10[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg_0x10[31]_i_3 
       (.I0(sel0[5]),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(vid_phy_axi4lite_wvalid),
        .I4(vid_phy_axi4lite_awvalid),
        .I5(sel0[7]),
        .O(\slv_reg_0x10[31]_i_3_n_0 ));
  FDRE \slv_reg_0x10_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[0]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x10_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x10_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x10_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x10_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x10_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x10_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x10_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x10_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x10_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[1]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x10_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x10_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x10_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x10_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(D[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(D[9]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(D[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(D[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(D[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(D[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(D[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x10_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(D[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(D[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(D[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x10_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x10_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[7]),
        .R(gtwiz_reset_all_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg_0x110[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\slv_reg_0x110[31]_i_2_n_0 ),
        .I5(\slv_reg_0x10[31]_i_3_n_0 ),
        .O(\slv_reg_0x110[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \slv_reg_0x110[31]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .O(\slv_reg_0x110[31]_i_2_n_0 ));
  FDRE \slv_reg_0x110_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x110_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x110_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x110_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x110_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x110_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x110_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x110_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x110_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x110_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x110_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x110_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x110_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x110_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x114[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x114[31]_i_1_n_0 ));
  FDRE \slv_reg_0x114_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x114_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x114_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x114_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x114_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x114_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x114_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x114_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x114_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x114_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x114_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x114_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x114_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x114_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x11C[9]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x11C[9]_i_1_n_0 ));
  FDRE \slv_reg_0x11C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[9]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x11C_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x11C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[9]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x11C_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x11C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[9]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x11C_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x11C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[9]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x11C_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x11C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[9]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x11C_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x11C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[9]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x11C_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x11C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[9]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x11C_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x120[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x30[31]_i_2_n_0 ),
        .O(\slv_reg_0x120[31]_i_1_n_0 ));
  FDRE \slv_reg_0x120_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_3_in[0]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(p_3_in[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_3_in[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x120[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x120[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x120[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x120[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x120[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x120[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x120[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x120[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_3_in[1]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x120[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x120[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x120[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x120[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x120[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x120[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x120[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x120[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x120[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x120[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(slv_reg_0x120[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x120[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x120[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(slv_reg_0x120[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(slv_reg_0x120[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x120[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x120[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x120[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x120_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x120[8]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x124[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x124[31]_i_1_n_0 ));
  FDRE \slv_reg_0x124_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_209_in[0]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x124_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x124_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(p_210_in),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(p_211_in),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x124_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x124_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x124_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x124_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x124_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x124_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_209_in[1]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x124_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x124_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x124_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x124_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x124_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x124_reg_n_0_[25] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x124_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x124_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x124_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x124_reg_n_0_[29] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(p_209_in[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x124_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x124_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(p_209_in[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(p_209_in[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(p_209_in[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(p_209_in[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(p_209_in[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(p_209_in[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x124_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x124_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x134[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x134[31]_i_1_n_0 ));
  FDRE \slv_reg_0x134_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[236]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(slv_reg_0x134[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(slv_reg_0x134[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x134[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x134[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x134[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x134[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x134[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x134[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x134[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x134[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[237]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x134[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x134[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x134[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x134[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x134[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x134[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x134[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x134[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x134[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x134[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[238]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x134[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x134[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(D[239]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(slv_reg_0x134[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x134[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x134[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x134[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x134[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x134_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(slv_reg_0x134[9]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x138[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x138[31]_i_1_n_0 ));
  FDRE \slv_reg_0x138_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x138_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(slv_reg_0x138[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(slv_reg_0x138[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x138[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x138[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x138[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x138[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x138[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x138[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x138[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x138[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x138_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x138[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x138[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x138[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x138[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x138[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x138[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x138[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x138[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x138[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x138[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(slv_reg_0x138[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x138[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x138[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(slv_reg_0x138[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(slv_reg_0x138[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x138[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x138[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x138[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x138[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x138_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(slv_reg_0x138[9]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x140[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x30[31]_i_2_n_0 ),
        .O(\slv_reg_0x140[31]_i_1_n_0 ));
  FDRE \slv_reg_0x140_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_2_in[0]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(p_2_in[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_2_in[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x140[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x140[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x140[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x140[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x140[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x140[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x140[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x140[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_2_in[1]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x140[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x140[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x140[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x140[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x140[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x140[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x140[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x140[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x140[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x140[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(slv_reg_0x140[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x140[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x140[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(slv_reg_0x140[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(slv_reg_0x140[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x140[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x140[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x140[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x140_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x140[8]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x144[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x144[31]_i_1_n_0 ));
  FDRE \slv_reg_0x144_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_216_in[0]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x144_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x144_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(p_217_in),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(p_218_in),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x144_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x144_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x144_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x144_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x144_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x144_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_216_in[1]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x144_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x144_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x144_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x144_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x144_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x144_reg_n_0_[25] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x144_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x144_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x144_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x144_reg_n_0_[29] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(p_216_in[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x144_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x144_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(p_216_in[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(p_216_in[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(p_216_in[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(p_216_in[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(p_216_in[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(p_216_in[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x144_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x144_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x14[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x14[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \slv_reg_0x14[31]_i_2 
       (.I0(sel0[0]),
        .I1(\slv_reg_0x10[31]_i_3_n_0 ),
        .I2(sel0[1]),
        .O(\slv_reg_0x14[31]_i_2_n_0 ));
  FDRE \slv_reg_0x14_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(slv_reg_0x14[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(slv_reg_0x14[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x14[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x14[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x14[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x14[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x14[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x14[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x14[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x14[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x14_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x14[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x14[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x14[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x14[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x14[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x14[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x14[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x14[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x14[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x14[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x14_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x14[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x14[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(slv_reg_0x14[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(slv_reg_0x14[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x14[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x14[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x14[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x14[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x14_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(slv_reg_0x14[9]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x154[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x154[31]_i_1_n_0 ));
  FDRE \slv_reg_0x154_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[240]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(slv_reg_0x154[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(slv_reg_0x154[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x154[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x154[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x154[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x154[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x154[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x154[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x154[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x154[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[241]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x154[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x154[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x154[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x154[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x154[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x154[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x154[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x154[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x154[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x154[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[242]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x154[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x154[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(D[243]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(slv_reg_0x154[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x154[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x154[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x154[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x154[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x154_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(slv_reg_0x154[9]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x158[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x158[31]_i_1_n_0 ));
  FDRE \slv_reg_0x158_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x158_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(slv_reg_0x158[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(slv_reg_0x158[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x158[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x158[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x158[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x158[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x158[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x158[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x158[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x158[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x158_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x158[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x158[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x158[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x158[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x158[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x158[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x158[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x158[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x158[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x158[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(slv_reg_0x158[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x158[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x158[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(slv_reg_0x158[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(slv_reg_0x158[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x158[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x158[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x158[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x158[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x158_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(slv_reg_0x158[9]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x1C[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x1C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x1C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x1C_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x1C_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x1C_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x1C_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x1C_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x1C_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(D[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(D[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x1C_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x1C_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x1C_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x1C_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x1C_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x1C_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(D[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x1C_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x1C_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x1C_reg_n_0_[29] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x1C_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x1C_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x1C_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x1C_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x1C_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x1C_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[234]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x1C_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x1C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[21]),
        .R(gtwiz_reset_all_in));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg_0x200[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(\slv_reg_0x80[31]_i_3_n_0 ),
        .I3(sel0[7]),
        .I4(\slv_reg_0x80[31]_i_2_n_0 ),
        .I5(sel0[5]),
        .O(\slv_reg_0x200[31]_i_1_n_0 ));
  FDRE \slv_reg_0x200_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(p_221_in[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_221_in[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(p_221_in[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x200[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x200[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x200[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x200[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x200[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x200[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x200[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x200[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x200[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x200[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x200[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x200[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x200[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x200[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x200[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x200[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x200[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x200[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x200[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(p_221_in[0]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(p_221_in[1]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(p_221_in[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(p_221_in[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x200_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(p_221_in[4]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x208[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\slv_reg_0x208[31]_i_2_n_0 ),
        .O(\slv_reg_0x208[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \slv_reg_0x208[31]_i_2 
       (.I0(sel0[7]),
        .I1(\slv_reg_0x80[31]_i_2_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .O(\slv_reg_0x208[31]_i_2_n_0 ));
  FDRE \slv_reg_0x208_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x208_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x208_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x208_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x208_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x208_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x208_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x208_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x208_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x208_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x208_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x208_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x208_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x208_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x208_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x208_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x208_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x208_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x208_reg_n_0_[25] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x208_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x208_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x208_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x208_reg_n_0_[29] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x208_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x208_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x208_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x208_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x208_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x208_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x208_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x208_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x208_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x208_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x208_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x214[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\slv_reg_0x208[31]_i_2_n_0 ),
        .O(\slv_reg_0x214[31]_i_1_n_0 ));
  FDRE \slv_reg_0x214_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x214_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x214_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x214_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x214_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x214_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x214_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x214_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x214_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x214_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x214_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x214_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x214_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x214_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x214_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x214_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x214_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x214_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x214_reg_n_0_[25] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x214_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x214_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x214_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x214_reg_n_0_[29] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x214_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x214_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x214_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x214_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x214_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x214_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x214_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x214_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x214_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x214_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x214_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x218[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\slv_reg_0x208[31]_i_2_n_0 ),
        .O(\slv_reg_0x218[31]_i_1_n_0 ));
  FDRE \slv_reg_0x218_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x218_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x218_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x218_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x218_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x218_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x218_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x218_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x218_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x218_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x218_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x218_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x218_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x218_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x218_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x218_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x218_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x218_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x218_reg_n_0_[25] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x218_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x218_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x218_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x218_reg_n_0_[29] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x218_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x218_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x218_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x218_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x218_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x218_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x218_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x218_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x218_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x218_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x218_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x24[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x24[31]_i_1_n_0 ));
  FDRE \slv_reg_0x24_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x24_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x24_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x24_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(D[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x24_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x24_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x24_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(D[32]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x24_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x24_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x24_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(D[33]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x24_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x24_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x24_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[34]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x24_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x24_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x24_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(D[35]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x24_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x24_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x24_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x24_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x24_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(D[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x24_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[235]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x24_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x24_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[30]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x2C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x2C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x2C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x2C_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(slv_reg_0x2C[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(slv_reg_0x2C[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x2C[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x2C[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x2C[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x2C[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x2C[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x2C[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x2C[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x2C[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x2C_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x2C[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x2C[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x2C[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x2C[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x2C[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x2C[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x2C[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x2C[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x2C[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x2C[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(slv_reg_0x2C[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x2C[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x2C[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(slv_reg_0x2C[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(slv_reg_0x2C[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x2C[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x2C[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x2C[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x2C[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x2C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(slv_reg_0x2C[9]),
        .R(gtwiz_reset_all_in));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg_0x300[31]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[2]),
        .I2(\slv_reg_0x80[31]_i_3_n_0 ),
        .I3(sel0[7]),
        .I4(\slv_reg_0x80[31]_i_2_n_0 ),
        .I5(sel0[5]),
        .O(\slv_reg_0x300[31]_i_1_n_0 ));
  FDRE \slv_reg_0x300_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x300_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(slv_reg_0x300[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(slv_reg_0x300[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x300[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x300[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x300[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x300[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x300[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x300[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x300[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x300[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x300_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x300[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x300[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x300[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x300[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x300[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x300[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x300[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x300[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x300[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x300[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(slv_reg_0x300[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x300[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x300[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(slv_reg_0x300[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(slv_reg_0x300[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x300[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x300[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x300[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x300[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x300_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(slv_reg_0x300[9]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x308[31]_i_1 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x208[31]_i_2_n_0 ),
        .O(\slv_reg_0x308[31]_i_1_n_0 ));
  FDRE \slv_reg_0x308_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_223_in[0]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(p_223_in[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_223_in[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(p_223_in[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(p_223_in[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(p_223_in[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(p_223_in[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(p_223_in[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(p_223_in[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(p_223_in[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(p_223_in[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_223_in[1]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(p_223_in[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(p_223_in[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(p_223_in[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(p_223_in[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(p_223_in[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(p_223_in[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(p_223_in[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(p_223_in[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(p_223_in[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(p_223_in[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(p_223_in[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(p_223_in[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(p_223_in[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(p_223_in[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(p_223_in[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(p_223_in[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(p_223_in[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(p_223_in[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(p_223_in[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x308_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(p_223_in[9]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x30C[31]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\slv_reg_0x208[31]_i_2_n_0 ),
        .O(\slv_reg_0x30C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x30C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_223_in[32]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(slv_reg_0x30C[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(slv_reg_0x30C[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x30C[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x30C[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x30C[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x30C[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x30C[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x30C[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x30C[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x30C[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_223_in[33]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x30C[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x30C[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x30C[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x30C[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x30C[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x30C[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x30C[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x30C[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x30C[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x30C[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(p_223_in[34]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x30C[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x30C[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(p_223_in[35]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(p_223_in[36]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x30C[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x30C[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x30C[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x30C[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(slv_reg_0x30C[9]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x30[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x30[31]_i_2_n_0 ),
        .O(\slv_reg_0x30[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \slv_reg_0x30[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\slv_reg_0x10[31]_i_3_n_0 ),
        .O(\slv_reg_0x30[31]_i_2_n_0 ));
  FDRE \slv_reg_0x30_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x30_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x30_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(D[40]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(D[41]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x30_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x30_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x30_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x30_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x30_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x30_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(D[42]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[36]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(D[43]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x30_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x30_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x30_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x30_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x30_reg_n_0_[25] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x30_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(D[44]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(D[45]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x30_reg_n_0_[29] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[37]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x30_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x30),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(D[38]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(D[39]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x30_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x30_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x30_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x30_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x30_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x30_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x38[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x38[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \slv_reg_0x38[31]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(\slv_reg_0x10[31]_i_3_n_0 ),
        .O(\slv_reg_0x38[31]_i_2_n_0 ));
  FDRE \slv_reg_0x38_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[46]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[51]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x38_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x38_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x38_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x38_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x38_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(D[52]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(D[53]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(D[54]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x38_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[47]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x38_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x38_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x38_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x38_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(D[55]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[56]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(D[57]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x38[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x38[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x38[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[48]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x38[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x38[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x38_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x38_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x38_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x38_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x38_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[49]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x38_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[50]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x3C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x3C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x3C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(slv_reg_0x3C[0]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(slv_reg_0x3C[10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(slv_reg_0x3C[11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(slv_reg_0x3C[12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0x3C[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0x3C[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0x3C[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0x3C[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0x3C[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x3C[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x3C[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(slv_reg_0x3C[1]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x3C[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x3C[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x3C[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x3C[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x3C[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x3C[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x3C[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x3C[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x3C[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x3C[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(slv_reg_0x3C[2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x3C[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x3C[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(slv_reg_0x3C[3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(slv_reg_0x3C[4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(slv_reg_0x3C[5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(slv_reg_0x3C[6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(slv_reg_0x3C[7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(slv_reg_0x3C[8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x3C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(slv_reg_0x3C[9]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00000200)) 
    \slv_reg_0x40[31]_i_1 
       (.I0(\slv_reg_0x30[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[6]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .O(\slv_reg_0x40[31]_i_1_n_0 ));
  FDRE \slv_reg_0x40_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[58]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[285]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(D[286]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(D[67]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(D[68]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x40_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x40_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(D[69]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(D[70]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(D[71]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(D[72]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[59]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(D[73]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(D[74]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(D[75]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(D[76]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(D[77]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[78]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(D[79]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(D[80]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(D[81]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(D[82]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[60]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(D[83]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(D[84]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(D[61]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(D[62]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(D[63]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(D[64]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[65]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[66]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x40_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[284]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x44[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x44[31]_i_1_n_0 ));
  FDRE \slv_reg_0x44_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[85]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[288]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(D[289]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(D[94]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(D[95]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x44_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x44_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(D[96]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(D[97]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(D[98]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(D[99]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[86]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(D[100]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(D[101]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(D[102]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(D[103]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(D[104]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[105]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(D[106]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(D[107]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(D[108]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(D[109]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[87]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(D[110]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(D[111]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(D[88]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(D[89]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(D[90]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(D[91]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[92]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[93]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x44_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[287]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00000200)) 
    \slv_reg_0x48[31]_i_1 
       (.I0(\slv_reg_0x38[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[6]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .O(\slv_reg_0x48[31]_i_1_n_0 ));
  FDRE \slv_reg_0x48_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[112]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[291]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(D[292]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(D[121]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(D[122]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x48_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x48_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(D[123]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(D[124]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(D[125]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(D[126]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[113]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(D[127]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(D[128]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(D[129]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(D[130]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(D[131]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[132]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(D[133]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(D[134]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(D[135]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(D[136]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[114]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(D[137]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(D[138]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(D[115]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(D[116]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(D[117]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(D[118]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[119]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[120]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x48_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[290]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x4C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x4C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x4C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[139]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[294]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(D[295]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(D[148]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(D[149]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x4C_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x4C_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(D[150]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(D[151]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(D[152]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(D[153]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[140]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(D[154]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(D[155]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(D[156]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(D[157]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(D[158]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[159]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(D[160]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(D[161]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(D[162]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(D[163]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[141]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(D[164]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(D[165]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(D[142]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(D[143]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(D[144]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(D[145]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[146]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[147]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x4C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[293]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x60[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x30[31]_i_2_n_0 ),
        .O(\slv_reg_0x60[31]_i_1_n_0 ));
  FDRE \slv_reg_0x60_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x60_reg[31]_0 [0]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x60_reg[31]_0 [10]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x60_reg[31]_0 [11]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x60_reg[31]_0 [12]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x60_reg[31]_0 [13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x60_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x60_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x60_reg[31]_0 [14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x60_reg[31]_0 [15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x60_reg[31]_0 [16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x60_reg[31]_0 [17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x60_reg[31]_0 [1]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x60_reg[31]_0 [18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x60_reg[31]_0 [19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x60_reg[31]_0 [20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x60_reg[31]_0 [21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x60_reg[31]_0 [22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x60_reg[31]_0 [23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x60_reg[31]_0 [24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x60_reg[31]_0 [25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x60_reg[31]_0 [26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x60_reg[31]_0 [27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x60_reg[31]_0 [2]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x60_reg[31]_0 [28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x60_reg[31]_0 [29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x60_reg[31]_0 [3]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x60_reg[31]_0 [4]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x60_reg[31]_0 [5]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x60_reg[31]_0 [6]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x60_reg[31]_0 [7]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x60_reg[31]_0 [8]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x60_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x60_reg[31]_0 [9]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x68[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x68[31]_i_1_n_0 ));
  FDRE \slv_reg_0x68_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[248]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[258]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(D[259]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(D[260]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(D[261]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(D[262]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(D[263]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(D[264]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(D[265]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x68[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x68[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[249]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x68[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x68[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x68[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x68[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x68[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x68[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x68[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x68[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x68[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x68[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[250]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x68[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x68[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(D[251]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(D[252]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(D[253]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(D[254]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[255]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[256]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x68_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[257]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x6C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x6C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x6C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(D[266]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[276]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(D[277]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(D[278]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(D[279]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(D[280]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(D[281]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(D[282]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(D[283]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0x6C[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0x6C[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(D[267]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0x6C[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0x6C[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0x6C[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0x6C[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0x6C[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0x6C[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0x6C[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0x6C[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0x6C[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0x6C[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(D[268]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0x6C[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x6C[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(D[269]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(D[270]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(D[271]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(D[272]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[273]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[274]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x6C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[275]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x70[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x30[31]_i_2_n_0 ),
        .O(\slv_reg_0x70[31]_i_1_n_0 ));
  FDRE \slv_reg_0x70_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x70_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x70_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x70_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x70_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x70_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x70_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x70_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x70_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x70_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x70_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x70_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x70_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x70_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x70_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x70_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x70_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x70_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x70_reg_n_0_[25] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x70_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x70_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x70_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x70_reg_n_0_[29] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x70_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x70_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0x70),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x70_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x70_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x70_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x70_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x70_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x70_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x70_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x70_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x74[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x74[31]_i_1_n_0 ));
  FDRE \slv_reg_0x74_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x74_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x74_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x74_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x74_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x74_reg_n_0_[13] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x74_reg_n_0_[14] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x74_reg_n_0_[15] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x74_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x74_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x74_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x74_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x74_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x74_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x74_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x74_reg_n_0_[22] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x74_reg_n_0_[23] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x74_reg_n_0_[24] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x74_reg_n_0_[25] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x74_reg_n_0_[26] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x74_reg_n_0_[27] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x74_reg_n_0_[28] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x74_reg_n_0_[29] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x74_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x74_reg_n_0_[30] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x74_reg_n_0_[31] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x74_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x74_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x74_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x74_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x74_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x74_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x74_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x74_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x7C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x7C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x7C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x7C_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[170]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(D[171]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(D[172]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(D[173]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(D[174]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(D[175]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x7C_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x7C_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x7C_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x7C_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x7C_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x7C_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x7C_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(D[176]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(D[177]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(D[178]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[179]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(D[180]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(D[181]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(D[182]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(D[183]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x7C_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(D[184]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(D[185]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x7C_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x7C_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x7C_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(D[166]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[167]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[168]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x7C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[169]),
        .R(gtwiz_reset_all_in));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \slv_reg_0x80[31]_i_1 
       (.I0(\slv_reg_0x80[31]_i_2_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[7]),
        .I3(sel0[2]),
        .I4(sel0[6]),
        .I5(\slv_reg_0x80[31]_i_3_n_0 ),
        .O(\slv_reg_0x80[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_reg_0x80[31]_i_2 
       (.I0(axi_awready_reg_0),
        .I1(axi_wready_reg_0),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_awvalid),
        .O(\slv_reg_0x80[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \slv_reg_0x80[31]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(\slv_reg_0x80[31]_i_3_n_0 ));
  FDRE \slv_reg_0x80_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x80_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(D[190]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(D[191]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(D[192]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(D[193]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(D[194]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(D[195]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x80_reg_n_0_[16] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x80_reg_n_0_[17] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x80_reg_n_0_[18] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x80_reg_n_0_[19] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x80_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x80_reg_n_0_[20] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x80_reg_n_0_[21] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(D[196]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(D[197]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(D[198]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(D[199]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(D[200]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(D[201]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(D[202]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(D[203]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x80_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(D[204]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(D[205]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x80_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x80_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x80_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(D[186]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(D[187]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(D[188]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0x80_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(D[189]),
        .R(gtwiz_reset_all_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \slv_reg_0xC[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0xC[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \slv_reg_0xC[31]_i_2 
       (.I0(sel0[0]),
        .I1(\slv_reg_0x10[31]_i_3_n_0 ),
        .I2(sel0[1]),
        .O(\slv_reg_0xC[31]_i_2_n_0 ));
  FDRE \slv_reg_0xC_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0xC_reg_n_0_[0] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0xC_reg_n_0_[10] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0xC_reg_n_0_[11] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0xC_reg_n_0_[12] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(slv_reg_0xC[13]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(slv_reg_0xC[14]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(slv_reg_0xC[15]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(slv_reg_0xC[16]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(slv_reg_0xC[17]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(slv_reg_0xC[18]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(slv_reg_0xC[19]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0xC_reg_n_0_[1] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(slv_reg_0xC[20]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(slv_reg_0xC[21]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(slv_reg_0xC[22]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(slv_reg_0xC[23]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(slv_reg_0xC[24]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(slv_reg_0xC[25]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(slv_reg_0xC[26]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(slv_reg_0xC[27]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(slv_reg_0xC[28]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(slv_reg_0xC[29]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0xC_reg_n_0_[2] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(slv_reg_0xC[30]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(slv_reg_0xC[31]),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0xC_reg_n_0_[3] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0xC_reg_n_0_[4] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0xC_reg_n_0_[5] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0xC_reg_n_0_[6] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0xC_reg_n_0_[7] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0xC_reg_n_0_[8] ),
        .R(gtwiz_reset_all_in));
  FDRE \slv_reg_0xC_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0xC_reg_n_0_[9] ),
        .R(gtwiz_reset_all_in));
  dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_interrupts vid_phy_controller_interrupts_inst
       (.D({imr[31:30],imr[10:9],imr[7:0]}),
        .Q({\slv_reg_0x110_reg_n_0_[31] ,\slv_reg_0x110_reg_n_0_[30] ,\slv_reg_0x110_reg_n_0_[10] ,\slv_reg_0x110_reg_n_0_[9] ,\slv_reg_0x110_reg_n_0_[7] ,\slv_reg_0x110_reg_n_0_[6] ,\slv_reg_0x110_reg_n_0_[5] ,\slv_reg_0x110_reg_n_0_[4] ,\slv_reg_0x110_reg_n_0_[3] ,\slv_reg_0x110_reg_n_0_[2] ,\slv_reg_0x110_reg_n_0_[1] ,\slv_reg_0x110_reg_n_0_[0] }),
        .\axi_rdata[0]_i_3_0 (\axi_rdata[28]_i_8_n_0 ),
        .\axi_rdata[0]_i_3_1 (\axi_rdata[31]_i_19_n_0 ),
        .\axi_rdata[0]_i_3_2 (\axi_rdata[0]_i_15_n_0 ),
        .\axi_rdata[0]_i_3_3 (\axi_rdata[0]_i_16_n_0 ),
        .\axi_rdata[0]_i_3_4 (\axi_rdata[0]_i_18_n_0 ),
        .\axi_rdata[0]_i_8_0 (\axi_rdata[7]_i_7_n_0 ),
        .\axi_rdata[0]_i_8_1 (\axi_rdata[7]_i_8_n_0 ),
        .\axi_rdata[1]_i_2_0 (\axi_rdata_reg[1]_i_14_n_0 ),
        .\axi_rdata[2]_i_2_0 (\axi_rdata_reg[2]_i_14_n_0 ),
        .\axi_rdata[3]_i_3_0 (\axi_rdata_reg[3]_i_16_n_0 ),
        .\axi_rdata[4]_i_3_0 (\axi_rdata_reg[4]_i_16_n_0 ),
        .\axi_rdata[5]_i_6_0 ({slv_reg_0x120[5:2],p_3_in[1:0]}),
        .\axi_rdata[9]_i_6_0 (\axi_rdata[15]_i_7_n_0 ),
        .\axi_rdata[9]_i_6_1 ({imr_reg[9],imr_reg[5:0]}),
        .\axi_rdata[9]_i_6_2 (\axi_rdata[15]_i_8_n_0 ),
        .\axi_rdata[9]_i_6_3 ({\slv_reg_0x10C_reg_n_0_[9] ,\slv_reg_0x10C_reg_n_0_[5] ,\slv_reg_0x10C_reg_n_0_[4] ,\slv_reg_0x10C_reg_n_0_[3] ,\slv_reg_0x10C_reg_n_0_[2] ,\slv_reg_0x10C_reg_n_0_[1] ,\slv_reg_0x10C_reg_n_0_[0] }),
        .\axi_rdata_reg[0] (\axi_rdata[31]_i_3_n_0 ),
        .\axi_rdata_reg[0]_0 (\axi_rdata[0]_i_2_n_0 ),
        .\axi_rdata_reg[0]_1 (\axi_rdata[0]_i_9_n_0 ),
        .\axi_rdata_reg[0]_2 (\axi_rdata[0]_i_10_n_0 ),
        .\axi_rdata_reg[0]_3 (\axi_rdata[31]_i_16_n_0 ),
        .\axi_rdata_reg[0]_4 (\axi_rdata[0]_i_11_n_0 ),
        .\axi_rdata_reg[1] (\axi_rdata_reg[1]_i_3_n_0 ),
        .\axi_rdata_reg[1]_0 (\axi_rdata[10]_i_4_n_0 ),
        .\axi_rdata_reg[1]_1 (\axi_rdata_reg[1]_i_4_n_0 ),
        .\axi_rdata_reg[1]_2 (\axi_rdata[1]_i_6_n_0 ),
        .\axi_rdata_reg[1]_3 (\axi_rdata[1]_i_7_n_0 ),
        .\axi_rdata_reg[1]_4 (\axi_rdata[1]_i_8_n_0 ),
        .\axi_rdata_reg[1]_i_5_0 (\axi_rdata[1]_i_20_n_0 ),
        .\axi_rdata_reg[2] (\axi_rdata_reg[2]_i_3_n_0 ),
        .\axi_rdata_reg[2]_0 (\axi_rdata_reg[2]_i_4_n_0 ),
        .\axi_rdata_reg[2]_1 (\axi_rdata[2]_i_6_n_0 ),
        .\axi_rdata_reg[2]_2 (\axi_rdata[2]_i_7_n_0 ),
        .\axi_rdata_reg[2]_3 (\axi_rdata[2]_i_8_n_0 ),
        .\axi_rdata_reg[2]_i_5_0 (\axi_rdata[2]_i_20_n_0 ),
        .\axi_rdata_reg[3] (\axi_rdata[3]_i_2_n_0 ),
        .\axi_rdata_reg[3]_0 (\axi_rdata[3]_i_9_n_0 ),
        .\axi_rdata_reg[3]_1 (\axi_rdata[3]_i_10_n_0 ),
        .\axi_rdata_reg[3]_2 (\axi_rdata[3]_i_11_n_0 ),
        .\axi_rdata_reg[3]_i_8_0 (\axi_rdata[3]_i_21_n_0 ),
        .\axi_rdata_reg[4] (\axi_rdata[4]_i_2_n_0 ),
        .\axi_rdata_reg[4]_0 (\axi_rdata[4]_i_9_n_0 ),
        .\axi_rdata_reg[4]_1 (\axi_rdata[4]_i_10_n_0 ),
        .\axi_rdata_reg[4]_2 (\axi_rdata[4]_i_11_n_0 ),
        .\axi_rdata_reg[4]_i_8_0 (\axi_rdata[4]_i_21_n_0 ),
        .\axi_rdata_reg[5] (\axi_rdata[28]_i_3_n_0 ),
        .\axi_rdata_reg[5]_0 (\axi_rdata[5]_i_3_n_0 ),
        .\axi_rdata_reg[5]_1 (\axi_rdata[5]_i_4_n_0 ),
        .\axi_rdata_reg[5]_2 (\axi_rdata[5]_i_5_n_0 ),
        .\axi_rdata_reg[5]_i_2_0 (\axi_rdata[5]_i_10_n_0 ),
        .\axi_rdata_reg[5]_i_2_1 (\axi_rdata[5]_i_11_n_0 ),
        .\axi_rdata_reg[5]_i_2_2 (\axi_rdata[5]_i_13_n_0 ),
        .\axi_rdata_reg[9] (\axi_rdata[9]_i_3_n_0 ),
        .\axi_rdata_reg[9]_0 (\axi_rdata[9]_i_4_n_0 ),
        .\axi_rdata_reg[9]_1 (\axi_rdata[9]_i_5_n_0 ),
        .\axi_rdata_reg[9]_i_2_0 (\axi_rdata[9]_i_10_n_0 ),
        .\axi_rdata_reg[9]_i_2_1 (\axi_rdata[9]_i_11_n_0 ),
        .\axi_rdata_reg[9]_i_2_2 (\axi_rdata[9]_i_13_n_0 ),
        .gt_status_cpll_lock_updated_q(gt_status_cpll_lock_updated_q),
        .gt_status_qpll1_lock_updated_q(gt_status_qpll1_lock_updated_q),
        .gt_status_qpll_lock_updated_q(gt_status_qpll_lock_updated_q),
        .gt_status_rx_resetdone_updated_q(gt_status_rx_resetdone_updated_q),
        .gt_status_tx_alignment_updated_q(gt_status_tx_alignment_updated_q),
        .gt_status_tx_resetdone_updated_q(gt_status_tx_resetdone_updated_q),
        .irq(irq),
        .mmcm_tx_usrclk_lock_event_updated_q(mmcm_tx_usrclk_lock_event_updated_q),
        .r_clkdet_mask_rx_timer_event_updated_reg_0({\slv_reg_0x114_reg_n_0_[31] ,\slv_reg_0x114_reg_n_0_[30] ,\slv_reg_0x114_reg_n_0_[10] ,\slv_reg_0x114_reg_n_0_[9] ,\slv_reg_0x114_reg_n_0_[7] ,\slv_reg_0x114_reg_n_0_[6] ,\slv_reg_0x114_reg_n_0_[5] ,\slv_reg_0x114_reg_n_0_[4] ,\slv_reg_0x114_reg_n_0_[3] ,\slv_reg_0x114_reg_n_0_[2] ,\slv_reg_0x114_reg_n_0_[1] ,\slv_reg_0x114_reg_n_0_[0] }),
        .r_gt_status_cpll_lock_updated_sticky_reg_0({Q[144:140],Q[121],Q[118],Q[115],Q[112],Q[19],Q[16],Q[13],Q[10],Q[8],Q[6],Q[4],Q[2:0]}),
        .r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0({\slv_reg_0x11C_reg_n_0_[9] ,\slv_reg_0x11C_reg_n_0_[5] ,\slv_reg_0x11C_reg_n_0_[4] ,\slv_reg_0x11C_reg_n_0_[3] ,\slv_reg_0x11C_reg_n_0_[2] ,\slv_reg_0x11C_reg_n_0_[1] ,\slv_reg_0x11C_reg_n_0_[0] }),
        .\slv_reg_0x214_reg[9] ({reg_data_out__0[9],reg_data_out__0[5:0]}),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_aresetn_0(gtwiz_reset_all_in),
        .wr_en_2_idr(wr_en_2_idr),
        .wr_en_2_ier(wr_en_2_ier),
        .wr_en_2_isr(wr_en_2_isr));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    wr_en_2_idr_i_1
       (.I0(sel0[1]),
        .I1(sel0[7]),
        .I2(sel0[5]),
        .I3(sel0[0]),
        .I4(wr_en_2_isr_i_2_n_0),
        .O(slv_reg_0x114));
  FDRE wr_en_2_idr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x114),
        .Q(wr_en_2_idr),
        .R(i_reg_clkdet_rx_tmr_ld));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    wr_en_2_ier_i_1
       (.I0(sel0[5]),
        .I1(sel0[7]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x80[31]_i_3_n_0 ),
        .O(slv_reg_0x110));
  FDRE wr_en_2_ier_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x110),
        .Q(wr_en_2_ier),
        .R(i_reg_clkdet_rx_tmr_ld));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    wr_en_2_isr_i_1
       (.I0(sel0[1]),
        .I1(sel0[7]),
        .I2(sel0[5]),
        .I3(sel0[0]),
        .I4(wr_en_2_isr_i_2_n_0),
        .O(slv_reg_0x11C));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    wr_en_2_isr_i_2
       (.I0(sel0[6]),
        .I1(sel0[2]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(wr_en_2_isr_i_2_n_0));
  FDRE wr_en_2_isr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x11C),
        .Q(wr_en_2_isr),
        .R(i_reg_clkdet_rx_tmr_ld));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_5_drp_control_8series" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_drp_control_8series
   (src_in,
    DRP_Status_common,
    drpen_common_in,
    drpwe_common_in,
    \DRPADDR_reg[9]_0 ,
    \DRPDI_reg[15]_0 ,
    gtwiz_reset_all_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_common_out,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_common_out,
    \DRP_Config_Reg_reg[31]_0 );
  output src_in;
  output [17:0]DRP_Status_common;
  output [0:0]drpen_common_in;
  output [0:0]drpwe_common_in;
  output [9:0]\DRPADDR_reg[9]_0 ;
  output [15:0]\DRPDI_reg[15]_0 ;
  input gtwiz_reset_all_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_common_out;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_common_out;
  input [29:0]\DRP_Config_Reg_reg[31]_0 ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire [9:0]\DRPADDR_reg[9]_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]\DRPDI_reg[15]_0 ;
  wire DRPEN_i_1__3_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire [29:0]\DRP_Config_Reg_reg[31]_0 ;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__3_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[15]_i_1__3_n_0 ;
  wire \DRP_Status_Reg[16]_i_1__3_n_0 ;
  wire [17:0]DRP_Status_common;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__3_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q_reg_n_0;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__3_n_0 ;
  wire \drp_state[1]_i_1__3_n_0 ;
  wire \drp_state[2]_i_1__3_n_0 ;
  wire drp_txn_available_del_reg_n_0;
  wire drpclk;
  wire [15:0]drpdo_common_out;
  wire [0:0]drpen_common_in;
  wire [0:0]drprdy_common_out;
  wire [0:0]drpwe_common_in;
  wire gtwiz_reset_all_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [0]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [1]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [2]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [3]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [4]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [5]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [6]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [7]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [8]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [9]),
        .R(DRPEN_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [0]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [10]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [11]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [12]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [13]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [14]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [15]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [1]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [2]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [3]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [4]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [5]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [6]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [7]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [8]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [9]),
        .R(DRPEN_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__3
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(DRPEN_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_common_in),
        .R(DRPEN_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_common_in),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [10]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [11]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [12]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [13]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [14]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [15]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [16]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [17]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [18]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [19]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [20]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [21]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [22]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [23]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [24]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [25]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [26]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [27]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [28]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [29]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[31]_0 [9]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404440)) 
    DRP_Status_Rdy_i_1__3
       (.I0(Q),
        .I1(vid_phy_axi4lite_aresetn),
        .I2(DRP_Status_common[16]),
        .I3(DRP_Status_sync),
        .I4(DRP_Status_sync_rdy_del),
        .O(DRP_Status_Rdy_i_1__3_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__3_n_0),
        .Q(DRP_Status_common[16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \DRP_Status_Reg[15]_i_1__3 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_common_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\DRP_Status_Reg[15]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__3 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_common_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__3_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__3_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__3_n_0 ),
        .D(drpdo_common_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__3
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(DRP_Txn_Avail_Toggle_i_1__3_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__3 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__3 
       (.I0(drprdy_common_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__3 
       (.I0(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__3 
       (.I0(drprdy_common_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__3_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__3_n_0 ),
        .D(\drp_state[0]_i_1__3_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__3_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__3_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del_reg_n_0),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_common[17],DRP_Status_sync,DRP_Status_common[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__72 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_async_rst xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(gtwiz_reset_all_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_5_drp_control_8series" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_drp_control_8series__xdcDup__1
   (src_in,
    DRP_Status_b0gt0,
    drpen_in,
    drpwe_in,
    \DRPADDR_reg[9]_0 ,
    \DRPDI_reg[15]_0 ,
    gtwiz_reset_all_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_out,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    \DRP_Config_Reg_reg[11]_0 );
  output src_in;
  output [17:0]DRP_Status_b0gt0;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\DRPADDR_reg[9]_0 ;
  output [15:0]\DRPDI_reg[15]_0 ;
  input gtwiz_reset_all_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_out;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [29:0]\DRP_Config_Reg_reg[11]_0 ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire [9:0]\DRPADDR_reg[9]_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]\DRPDI_reg[15]_0 ;
  wire DRPEN_i_1_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire [29:0]\DRP_Config_Reg_reg[11]_0 ;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1_n_0 ;
  wire [17:0]DRP_Status_b0gt0;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1_n_0 ;
  wire \drp_state[1]_i_1_n_0 ;
  wire \drp_state[2]_i_1_n_0 ;
  wire drp_txn_available_del;
  wire drpclk;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire gtwiz_reset_all_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire [15:15]p_1_in__0;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [0]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [1]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [2]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [3]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [4]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [5]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [6]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [7]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [8]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [9]),
        .R(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [0]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [10]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [11]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [12]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [13]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [14]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [15]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [1]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [2]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [3]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [4]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [5]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [6]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [7]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [8]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [9]),
        .R(DRPEN_i_1_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [28]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [29]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [9]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [10]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [11]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [12]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [13]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [14]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [15]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [16]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [17]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [18]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [19]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [20]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [21]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [22]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [23]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [24]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [25]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [26]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[11]_0 [27]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404440)) 
    DRP_Status_Rdy_i_1
       (.I0(Q),
        .I1(vid_phy_axi4lite_aresetn),
        .I2(DRP_Status_b0gt0[16]),
        .I3(DRP_Status_sync),
        .I4(DRP_Status_sync_rdy_del),
        .O(DRP_Status_Rdy_i_1_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1_n_0),
        .Q(DRP_Status_b0gt0[16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \DRP_Status_Reg[15]_i_1 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(\drp_state[0]_i_1_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1__5 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2__5 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt0[17],DRP_Status_sync,DRP_Status_b0gt0[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__64 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_async_rst__5 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(gtwiz_reset_all_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_5_drp_control_8series" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_drp_control_8series__xdcDup__2
   (src_in,
    DRP_Status_b0gt1,
    drpen_in,
    drpwe_in,
    \DRPADDR_reg[9]_0 ,
    \DRPDI_reg[15]_0 ,
    gtwiz_reset_all_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_out,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    \DRP_Config_Reg_reg[11]_0 );
  output src_in;
  output [17:0]DRP_Status_b0gt1;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\DRPADDR_reg[9]_0 ;
  output [15:0]\DRPDI_reg[15]_0 ;
  input gtwiz_reset_all_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_out;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [29:0]\DRP_Config_Reg_reg[11]_0 ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire [9:0]\DRPADDR_reg[9]_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]\DRPDI_reg[15]_0 ;
  wire DRPEN_i_1__0_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire [29:0]\DRP_Config_Reg_reg[11]_0 ;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__0_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[15]_i_1__0_n_0 ;
  wire \DRP_Status_Reg[16]_i_1__0_n_0 ;
  wire [17:0]DRP_Status_b0gt1;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__0_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q_reg_n_0;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__0_n_0 ;
  wire \drp_state[1]_i_1__0_n_0 ;
  wire \drp_state[2]_i_1__0_n_0 ;
  wire drp_txn_available_del_reg_n_0;
  wire drpclk;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire gtwiz_reset_all_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [0]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [1]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [2]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [3]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [4]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [5]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [6]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [7]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [8]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [9]),
        .R(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [0]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [10]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [11]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [12]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [13]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [14]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [15]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [1]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [2]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [3]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [4]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [5]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [6]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [7]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [8]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [9]),
        .R(DRPEN_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__0
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [28]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [29]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [9]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [10]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [11]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [12]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [13]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [14]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [15]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [16]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [17]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [18]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [19]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [20]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [21]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [22]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [23]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [24]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [25]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [26]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [27]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404440)) 
    DRP_Status_Rdy_i_1__0
       (.I0(Q),
        .I1(vid_phy_axi4lite_aresetn),
        .I2(DRP_Status_b0gt1[16]),
        .I3(DRP_Status_sync),
        .I4(DRP_Status_sync_rdy_del),
        .O(DRP_Status_Rdy_i_1__0_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__0_n_0),
        .Q(DRP_Status_b0gt1[16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \DRP_Status_Reg[15]_i_1__0 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\DRP_Status_Reg[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__0 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__0_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__0_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(drpdo_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__0
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(DRP_Txn_Avail_Toggle_i_1__0_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__0 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__0 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__0 
       (.I0(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__0 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__0_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__0_n_0 ),
        .D(\drp_state[0]_i_1__0_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__0_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__0_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del_reg_n_0),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1__6 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2__6 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt1[17],DRP_Status_sync,DRP_Status_b0gt1[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__66 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_async_rst__6 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(gtwiz_reset_all_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_5_drp_control_8series" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_drp_control_8series__xdcDup__3
   (src_in,
    DRP_Status_b0gt2,
    drpen_in,
    drpwe_in,
    \DRPADDR_reg[9]_0 ,
    \DRPDI_reg[15]_0 ,
    gtwiz_reset_all_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_out,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    \DRP_Config_Reg_reg[11]_0 );
  output src_in;
  output [17:0]DRP_Status_b0gt2;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\DRPADDR_reg[9]_0 ;
  output [15:0]\DRPDI_reg[15]_0 ;
  input gtwiz_reset_all_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_out;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [29:0]\DRP_Config_Reg_reg[11]_0 ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire [9:0]\DRPADDR_reg[9]_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]\DRPDI_reg[15]_0 ;
  wire DRPEN_i_1__1_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire [29:0]\DRP_Config_Reg_reg[11]_0 ;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__1_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[15]_i_1__1_n_0 ;
  wire \DRP_Status_Reg[16]_i_1__1_n_0 ;
  wire [17:0]DRP_Status_b0gt2;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__1_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q_reg_n_0;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__1_n_0 ;
  wire \drp_state[1]_i_1__1_n_0 ;
  wire \drp_state[2]_i_1__1_n_0 ;
  wire drp_txn_available_del_reg_n_0;
  wire drpclk;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire gtwiz_reset_all_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [0]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [1]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [2]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [3]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [4]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [5]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [6]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [7]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [8]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [9]),
        .R(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [0]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [10]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [11]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [12]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [13]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [14]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [15]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [1]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [2]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [3]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [4]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [5]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [6]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [7]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [8]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [9]),
        .R(DRPEN_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__1
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [28]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [29]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [9]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [10]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [11]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [12]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [13]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [14]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [15]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [16]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [17]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [18]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [19]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [20]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [21]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [22]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [23]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [24]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [25]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [26]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [27]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404440)) 
    DRP_Status_Rdy_i_1__1
       (.I0(Q),
        .I1(vid_phy_axi4lite_aresetn),
        .I2(DRP_Status_b0gt2[16]),
        .I3(DRP_Status_sync),
        .I4(DRP_Status_sync_rdy_del),
        .O(DRP_Status_Rdy_i_1__1_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__1_n_0),
        .Q(DRP_Status_b0gt2[16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \DRP_Status_Reg[15]_i_1__1 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\DRP_Status_Reg[15]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__1 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__1_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__1_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(drpdo_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__1
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(DRP_Txn_Avail_Toggle_i_1__1_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__1 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__1 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__1 
       (.I0(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__1 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__1_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__1_n_0 ),
        .D(\drp_state[0]_i_1__1_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__1_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__1_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del_reg_n_0),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1__7 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2__7 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt2[17],DRP_Status_sync,DRP_Status_b0gt2[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__68 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_async_rst__7 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(gtwiz_reset_all_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_5_drp_control_8series" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_drp_control_8series__xdcDup__4
   (src_in,
    DRP_Status_b0gt3,
    drpen_in,
    drpwe_in,
    \DRPADDR_reg[9]_0 ,
    \DRPDI_reg[15]_0 ,
    gtwiz_reset_all_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_out,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    \DRP_Config_Reg_reg[11]_0 );
  output src_in;
  output [17:0]DRP_Status_b0gt3;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\DRPADDR_reg[9]_0 ;
  output [15:0]\DRPDI_reg[15]_0 ;
  input gtwiz_reset_all_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_out;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [29:0]\DRP_Config_Reg_reg[11]_0 ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire [9:0]\DRPADDR_reg[9]_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]\DRPDI_reg[15]_0 ;
  wire DRPEN_i_1__2_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire [29:0]\DRP_Config_Reg_reg[11]_0 ;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__2_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[15]_i_1__2_n_0 ;
  wire \DRP_Status_Reg[16]_i_1__2_n_0 ;
  wire [17:0]DRP_Status_b0gt3;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__2_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q_reg_n_0;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__2_n_0 ;
  wire \drp_state[1]_i_1__2_n_0 ;
  wire \drp_state[2]_i_1__2_n_0 ;
  wire drp_txn_available_del_reg_n_0;
  wire drpclk;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire gtwiz_reset_all_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [0]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [1]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [2]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [3]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [4]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [5]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [6]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [7]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [8]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [9]),
        .R(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [0]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [10]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [11]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [12]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [13]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [14]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [15]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [1]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [2]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [3]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [4]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [5]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [6]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [7]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [8]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [9]),
        .R(DRPEN_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__2
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [28]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [29]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [9]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [10]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [11]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [12]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [13]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [14]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [15]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [16]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [17]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [18]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [19]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [20]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [21]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [22]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [23]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [24]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [25]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [26]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\DRP_Config_Reg_reg[11]_0 [27]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404440)) 
    DRP_Status_Rdy_i_1__2
       (.I0(Q),
        .I1(vid_phy_axi4lite_aresetn),
        .I2(DRP_Status_b0gt3[16]),
        .I3(DRP_Status_sync),
        .I4(DRP_Status_sync_rdy_del),
        .O(DRP_Status_Rdy_i_1__2_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__2_n_0),
        .Q(DRP_Status_b0gt3[16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \DRP_Status_Reg[15]_i_1__2 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\DRP_Status_Reg[15]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__2 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__2_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__2_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(drpdo_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__2
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(DRP_Txn_Avail_Toggle_i_1__2_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__2 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__2 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__2 
       (.I0(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__2 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__2_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__2_n_0 ),
        .D(\drp_state[0]_i_1__2_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__2_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__2_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del_reg_n_0),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1__8 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2__8 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt3[17],DRP_Status_sync,DRP_Status_b0gt3[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__70 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_async_rst__8 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(gtwiz_reset_all_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_5_interrupts" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_vid_phy_controller_v2_2_5_interrupts
   (vid_phy_axi4lite_aresetn_0,
    irq,
    D,
    \slv_reg_0x214_reg[9] ,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_aresetn,
    Q,
    wr_en_2_ier,
    r_clkdet_mask_rx_timer_event_updated_reg_0,
    wr_en_2_idr,
    r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0,
    wr_en_2_isr,
    gt_status_qpll_lock_updated_q,
    r_gt_status_cpll_lock_updated_sticky_reg_0,
    gt_status_qpll1_lock_updated_q,
    mmcm_tx_usrclk_lock_event_updated_q,
    gt_status_tx_resetdone_updated_q,
    gt_status_rx_resetdone_updated_q,
    gt_status_cpll_lock_updated_q,
    gt_status_tx_alignment_updated_q,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[0]_0 ,
    \axi_rdata_reg[0]_1 ,
    \axi_rdata_reg[5] ,
    \axi_rdata_reg[0]_2 ,
    \axi_rdata_reg[0]_3 ,
    \axi_rdata_reg[0]_4 ,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[1]_0 ,
    \axi_rdata_reg[1]_1 ,
    \axi_rdata_reg[1]_2 ,
    \axi_rdata_reg[1]_3 ,
    \axi_rdata_reg[1]_4 ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[2]_0 ,
    \axi_rdata_reg[2]_1 ,
    \axi_rdata_reg[2]_2 ,
    \axi_rdata_reg[2]_3 ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[3]_0 ,
    \axi_rdata_reg[3]_1 ,
    \axi_rdata_reg[3]_2 ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[4]_0 ,
    \axi_rdata_reg[4]_1 ,
    \axi_rdata_reg[4]_2 ,
    \axi_rdata_reg[5]_0 ,
    \axi_rdata_reg[5]_1 ,
    \axi_rdata_reg[5]_2 ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[9]_0 ,
    \axi_rdata_reg[9]_1 ,
    \axi_rdata_reg[9]_i_2_0 ,
    \axi_rdata_reg[9]_i_2_1 ,
    \axi_rdata[0]_i_3_0 ,
    \axi_rdata[0]_i_3_1 ,
    \axi_rdata_reg[9]_i_2_2 ,
    \axi_rdata_reg[5]_i_2_0 ,
    \axi_rdata_reg[5]_i_2_1 ,
    \axi_rdata_reg[5]_i_2_2 ,
    \axi_rdata[4]_i_3_0 ,
    \axi_rdata_reg[4]_i_8_0 ,
    \axi_rdata[3]_i_3_0 ,
    \axi_rdata_reg[3]_i_8_0 ,
    \axi_rdata[2]_i_2_0 ,
    \axi_rdata_reg[2]_i_5_0 ,
    \axi_rdata[1]_i_2_0 ,
    \axi_rdata_reg[1]_i_5_0 ,
    \axi_rdata[0]_i_3_2 ,
    \axi_rdata[0]_i_3_3 ,
    \axi_rdata[0]_i_3_4 ,
    \axi_rdata[9]_i_6_0 ,
    \axi_rdata[9]_i_6_1 ,
    \axi_rdata[9]_i_6_2 ,
    \axi_rdata[9]_i_6_3 ,
    \axi_rdata[5]_i_6_0 ,
    \axi_rdata[0]_i_8_0 ,
    \axi_rdata[0]_i_8_1 );
  output vid_phy_axi4lite_aresetn_0;
  output irq;
  output [11:0]D;
  output [6:0]\slv_reg_0x214_reg[9] ;
  input vid_phy_axi4lite_aclk;
  input vid_phy_axi4lite_aresetn;
  input [11:0]Q;
  input wr_en_2_ier;
  input [11:0]r_clkdet_mask_rx_timer_event_updated_reg_0;
  input wr_en_2_idr;
  input [6:0]r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0;
  input wr_en_2_isr;
  input gt_status_qpll_lock_updated_q;
  input [18:0]r_gt_status_cpll_lock_updated_sticky_reg_0;
  input gt_status_qpll1_lock_updated_q;
  input mmcm_tx_usrclk_lock_event_updated_q;
  input gt_status_tx_resetdone_updated_q;
  input gt_status_rx_resetdone_updated_q;
  input gt_status_cpll_lock_updated_q;
  input gt_status_tx_alignment_updated_q;
  input \axi_rdata_reg[0] ;
  input \axi_rdata_reg[0]_0 ;
  input \axi_rdata_reg[0]_1 ;
  input \axi_rdata_reg[5] ;
  input \axi_rdata_reg[0]_2 ;
  input \axi_rdata_reg[0]_3 ;
  input \axi_rdata_reg[0]_4 ;
  input \axi_rdata_reg[1] ;
  input \axi_rdata_reg[1]_0 ;
  input \axi_rdata_reg[1]_1 ;
  input \axi_rdata_reg[1]_2 ;
  input \axi_rdata_reg[1]_3 ;
  input \axi_rdata_reg[1]_4 ;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[2]_0 ;
  input \axi_rdata_reg[2]_1 ;
  input \axi_rdata_reg[2]_2 ;
  input \axi_rdata_reg[2]_3 ;
  input \axi_rdata_reg[3] ;
  input \axi_rdata_reg[3]_0 ;
  input \axi_rdata_reg[3]_1 ;
  input \axi_rdata_reg[3]_2 ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[4]_0 ;
  input \axi_rdata_reg[4]_1 ;
  input \axi_rdata_reg[4]_2 ;
  input \axi_rdata_reg[5]_0 ;
  input \axi_rdata_reg[5]_1 ;
  input \axi_rdata_reg[5]_2 ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[9]_0 ;
  input \axi_rdata_reg[9]_1 ;
  input \axi_rdata_reg[9]_i_2_0 ;
  input \axi_rdata_reg[9]_i_2_1 ;
  input \axi_rdata[0]_i_3_0 ;
  input \axi_rdata[0]_i_3_1 ;
  input \axi_rdata_reg[9]_i_2_2 ;
  input \axi_rdata_reg[5]_i_2_0 ;
  input \axi_rdata_reg[5]_i_2_1 ;
  input \axi_rdata_reg[5]_i_2_2 ;
  input \axi_rdata[4]_i_3_0 ;
  input \axi_rdata_reg[4]_i_8_0 ;
  input \axi_rdata[3]_i_3_0 ;
  input \axi_rdata_reg[3]_i_8_0 ;
  input \axi_rdata[2]_i_2_0 ;
  input \axi_rdata_reg[2]_i_5_0 ;
  input \axi_rdata[1]_i_2_0 ;
  input \axi_rdata_reg[1]_i_5_0 ;
  input \axi_rdata[0]_i_3_2 ;
  input \axi_rdata[0]_i_3_3 ;
  input \axi_rdata[0]_i_3_4 ;
  input \axi_rdata[9]_i_6_0 ;
  input [6:0]\axi_rdata[9]_i_6_1 ;
  input \axi_rdata[9]_i_6_2 ;
  input [6:0]\axi_rdata[9]_i_6_3 ;
  input [5:0]\axi_rdata[5]_i_6_0 ;
  input \axi_rdata[0]_i_8_0 ;
  input \axi_rdata[0]_i_8_1 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire \axi_rdata[0]_i_17_n_0 ;
  wire \axi_rdata[0]_i_3_0 ;
  wire \axi_rdata[0]_i_3_1 ;
  wire \axi_rdata[0]_i_3_2 ;
  wire \axi_rdata[0]_i_3_3 ;
  wire \axi_rdata[0]_i_3_4 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[0]_i_8_0 ;
  wire \axi_rdata[0]_i_8_1 ;
  wire \axi_rdata[0]_i_8_n_0 ;
  wire \axi_rdata[1]_i_21_n_0 ;
  wire \axi_rdata[1]_i_2_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[2]_i_21_n_0 ;
  wire \axi_rdata[2]_i_2_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[3]_i_22_n_0 ;
  wire \axi_rdata[3]_i_3_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[4]_i_22_n_0 ;
  wire \axi_rdata[4]_i_3_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[5]_i_12_n_0 ;
  wire [5:0]\axi_rdata[5]_i_6_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[9]_i_12_n_0 ;
  wire \axi_rdata[9]_i_6_0 ;
  wire [6:0]\axi_rdata[9]_i_6_1 ;
  wire \axi_rdata[9]_i_6_2 ;
  wire [6:0]\axi_rdata[9]_i_6_3 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[0]_0 ;
  wire \axi_rdata_reg[0]_1 ;
  wire \axi_rdata_reg[0]_2 ;
  wire \axi_rdata_reg[0]_3 ;
  wire \axi_rdata_reg[0]_4 ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[1]_0 ;
  wire \axi_rdata_reg[1]_1 ;
  wire \axi_rdata_reg[1]_2 ;
  wire \axi_rdata_reg[1]_3 ;
  wire \axi_rdata_reg[1]_4 ;
  wire \axi_rdata_reg[1]_i_13_n_0 ;
  wire \axi_rdata_reg[1]_i_5_0 ;
  wire \axi_rdata_reg[1]_i_5_n_0 ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[2]_0 ;
  wire \axi_rdata_reg[2]_1 ;
  wire \axi_rdata_reg[2]_2 ;
  wire \axi_rdata_reg[2]_3 ;
  wire \axi_rdata_reg[2]_i_13_n_0 ;
  wire \axi_rdata_reg[2]_i_5_0 ;
  wire \axi_rdata_reg[2]_i_5_n_0 ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[3]_0 ;
  wire \axi_rdata_reg[3]_1 ;
  wire \axi_rdata_reg[3]_2 ;
  wire \axi_rdata_reg[3]_i_15_n_0 ;
  wire \axi_rdata_reg[3]_i_8_0 ;
  wire \axi_rdata_reg[3]_i_8_n_0 ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[4]_0 ;
  wire \axi_rdata_reg[4]_1 ;
  wire \axi_rdata_reg[4]_2 ;
  wire \axi_rdata_reg[4]_i_15_n_0 ;
  wire \axi_rdata_reg[4]_i_8_0 ;
  wire \axi_rdata_reg[4]_i_8_n_0 ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[5]_0 ;
  wire \axi_rdata_reg[5]_1 ;
  wire \axi_rdata_reg[5]_2 ;
  wire \axi_rdata_reg[5]_i_2_0 ;
  wire \axi_rdata_reg[5]_i_2_1 ;
  wire \axi_rdata_reg[5]_i_2_2 ;
  wire \axi_rdata_reg[5]_i_2_n_0 ;
  wire \axi_rdata_reg[9] ;
  wire \axi_rdata_reg[9]_0 ;
  wire \axi_rdata_reg[9]_1 ;
  wire \axi_rdata_reg[9]_i_2_0 ;
  wire \axi_rdata_reg[9]_i_2_1 ;
  wire \axi_rdata_reg[9]_i_2_2 ;
  wire \axi_rdata_reg[9]_i_2_n_0 ;
  wire gt_status_cpll_lock_updated__0;
  wire gt_status_cpll_lock_updated_q;
  wire gt_status_qpll1_lock_updated_q;
  wire gt_status_qpll_lock_updated_q;
  wire gt_status_rx_resetdone_updated__0;
  wire gt_status_rx_resetdone_updated_q;
  wire gt_status_tx_alignment_updated__0;
  wire gt_status_tx_alignment_updated_q;
  wire gt_status_tx_resetdone_updated__0;
  wire gt_status_tx_resetdone_updated_q;
  wire irq;
  wire irq0;
  wire irq_i_2_n_0;
  wire irq_i_3_n_0;
  wire irq_i_4_n_0;
  wire [9:0]isr_read;
  wire mmcm_tx_usrclk_lock_event_updated_q;
  wire r_clkdet_mask_rx_freq_event_updated_i_1_n_0;
  wire r_clkdet_mask_rx_timer_event_updated_i_1_n_0;
  wire [11:0]r_clkdet_mask_rx_timer_event_updated_reg_0;
  wire r_clkdet_mask_tx_freq_event_updated_i_1_n_0;
  wire r_clkdet_mask_tx_timer_event_updated_i_1_n_0;
  wire r_gt_mask_cpll_lock_updated_i_1_n_0;
  wire r_gt_mask_qpll1_lock_updated_i_1_n_0;
  wire r_gt_mask_qpll_lock_updated_i_1_n_0;
  wire r_gt_mask_rx_resetdone_updated_i_1_n_0;
  wire r_gt_mask_tx_alignment_updated_i_1_n_0;
  wire r_gt_mask_tx_resetdone_updated_i_1_n_0;
  wire r_gt_status_cpll_lock_updated_sticky_i_1_n_0;
  wire [18:0]r_gt_status_cpll_lock_updated_sticky_reg_0;
  wire r_gt_status_qpll1_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_qpll_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_rx_resetdone_updated_sticky_i_1_n_0;
  wire r_gt_status_tx_alignment_updated_sticky_i_1_n_0;
  wire r_gt_status_tx_resetdone_updated_sticky_i_1_n_0;
  wire r_mmcm_mask_rx_usrclk_lock_updated_i_1_n_0;
  wire r_mmcm_mask_tx_usrclk_lock_updated_i_1_n_0;
  wire r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1_n_0;
  wire [6:0]r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0;
  wire [6:0]\slv_reg_0x214_reg[9] ;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_aresetn_0;
  wire wr_en_2_idr;
  wire wr_en_2_ier;
  wire wr_en_2_isr;

  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(vid_phy_axi4lite_aresetn),
        .O(vid_phy_axi4lite_aresetn_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_17 
       (.I0(\axi_rdata[5]_i_6_0 [0]),
        .I1(isr_read[0]),
        .I2(\axi_rdata[0]_i_8_0 ),
        .I3(\axi_rdata[9]_i_6_1 [0]),
        .I4(\axi_rdata[0]_i_8_1 ),
        .I5(\axi_rdata[9]_i_6_3 [0]),
        .O(\axi_rdata[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_3 
       (.I0(\axi_rdata[0]_i_8_n_0 ),
        .I1(\axi_rdata_reg[0]_1 ),
        .I2(\axi_rdata_reg[5] ),
        .I3(\axi_rdata_reg[0]_2 ),
        .I4(\axi_rdata_reg[0]_3 ),
        .I5(\axi_rdata_reg[0]_4 ),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_8 
       (.I0(\axi_rdata[0]_i_3_2 ),
        .I1(\axi_rdata[0]_i_3_3 ),
        .I2(\axi_rdata[0]_i_3_0 ),
        .I3(\axi_rdata[0]_i_17_n_0 ),
        .I4(\axi_rdata[0]_i_3_1 ),
        .I5(\axi_rdata[0]_i_3_4 ),
        .O(\axi_rdata[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata[1]_i_2_n_0 ),
        .I1(\axi_rdata_reg[0] ),
        .I2(\axi_rdata_reg[1] ),
        .I3(\axi_rdata_reg[1]_0 ),
        .I4(\axi_rdata_reg[1]_1 ),
        .O(\slv_reg_0x214_reg[9] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_2 
       (.I0(\axi_rdata_reg[1]_i_5_n_0 ),
        .I1(\axi_rdata_reg[1]_2 ),
        .I2(\axi_rdata_reg[5] ),
        .I3(\axi_rdata_reg[1]_3 ),
        .I4(\axi_rdata_reg[0]_3 ),
        .I5(\axi_rdata_reg[1]_4 ),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_21 
       (.I0(\axi_rdata[5]_i_6_0 [1]),
        .I1(isr_read[1]),
        .I2(\axi_rdata[0]_i_8_0 ),
        .I3(\axi_rdata[9]_i_6_1 [1]),
        .I4(\axi_rdata[0]_i_8_1 ),
        .I5(\axi_rdata[9]_i_6_3 [1]),
        .O(\axi_rdata[1]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata[2]_i_2_n_0 ),
        .I1(\axi_rdata_reg[0] ),
        .I2(\axi_rdata_reg[2] ),
        .I3(\axi_rdata_reg[1]_0 ),
        .I4(\axi_rdata_reg[2]_0 ),
        .O(\slv_reg_0x214_reg[9] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_2 
       (.I0(\axi_rdata_reg[2]_i_5_n_0 ),
        .I1(\axi_rdata_reg[2]_1 ),
        .I2(\axi_rdata_reg[5] ),
        .I3(\axi_rdata_reg[2]_2 ),
        .I4(\axi_rdata_reg[0]_3 ),
        .I5(\axi_rdata_reg[2]_3 ),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_21 
       (.I0(\axi_rdata[5]_i_6_0 [2]),
        .I1(isr_read[2]),
        .I2(\axi_rdata[0]_i_8_0 ),
        .I3(\axi_rdata[9]_i_6_1 [2]),
        .I4(\axi_rdata[0]_i_8_1 ),
        .I5(\axi_rdata[9]_i_6_3 [2]),
        .O(\axi_rdata[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_22 
       (.I0(\axi_rdata[5]_i_6_0 [3]),
        .I1(isr_read[3]),
        .I2(\axi_rdata[0]_i_8_0 ),
        .I3(\axi_rdata[9]_i_6_1 [3]),
        .I4(\axi_rdata[0]_i_8_1 ),
        .I5(\axi_rdata[9]_i_6_3 [3]),
        .O(\axi_rdata[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_3 
       (.I0(\axi_rdata_reg[3]_i_8_n_0 ),
        .I1(\axi_rdata_reg[3]_0 ),
        .I2(\axi_rdata_reg[5] ),
        .I3(\axi_rdata_reg[3]_1 ),
        .I4(\axi_rdata_reg[0]_3 ),
        .I5(\axi_rdata_reg[3]_2 ),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_22 
       (.I0(\axi_rdata[5]_i_6_0 [4]),
        .I1(isr_read[4]),
        .I2(\axi_rdata[0]_i_8_0 ),
        .I3(\axi_rdata[9]_i_6_1 [4]),
        .I4(\axi_rdata[0]_i_8_1 ),
        .I5(\axi_rdata[9]_i_6_3 [4]),
        .O(\axi_rdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_3 
       (.I0(\axi_rdata_reg[4]_i_8_n_0 ),
        .I1(\axi_rdata_reg[4]_0 ),
        .I2(\axi_rdata_reg[5] ),
        .I3(\axi_rdata_reg[4]_1 ),
        .I4(\axi_rdata_reg[0]_3 ),
        .I5(\axi_rdata_reg[4]_2 ),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata_reg[5]_i_2_n_0 ),
        .I1(\axi_rdata_reg[5] ),
        .I2(\axi_rdata_reg[5]_0 ),
        .I3(\axi_rdata_reg[0] ),
        .I4(\axi_rdata_reg[5]_1 ),
        .O(\slv_reg_0x214_reg[9] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_12 
       (.I0(\axi_rdata[5]_i_6_0 [5]),
        .I1(isr_read[5]),
        .I2(\axi_rdata[0]_i_8_0 ),
        .I3(\axi_rdata[9]_i_6_1 [5]),
        .I4(\axi_rdata[0]_i_8_1 ),
        .I5(\axi_rdata[9]_i_6_3 [5]),
        .O(\axi_rdata[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_6 
       (.I0(\axi_rdata_reg[5]_i_2_0 ),
        .I1(\axi_rdata_reg[5]_i_2_1 ),
        .I2(\axi_rdata[0]_i_3_0 ),
        .I3(\axi_rdata[5]_i_12_n_0 ),
        .I4(\axi_rdata[0]_i_3_1 ),
        .I5(\axi_rdata_reg[5]_i_2_2 ),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata_reg[9]_i_2_n_0 ),
        .I1(\axi_rdata_reg[5] ),
        .I2(\axi_rdata_reg[9] ),
        .I3(\axi_rdata_reg[0] ),
        .I4(\axi_rdata_reg[9]_0 ),
        .O(\slv_reg_0x214_reg[9] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_12 
       (.I0(r_gt_status_cpll_lock_updated_sticky_reg_0[14]),
        .I1(isr_read[9]),
        .I2(\axi_rdata[9]_i_6_0 ),
        .I3(\axi_rdata[9]_i_6_1 [6]),
        .I4(\axi_rdata[9]_i_6_2 ),
        .I5(\axi_rdata[9]_i_6_3 [6]),
        .O(\axi_rdata[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_6 
       (.I0(\axi_rdata_reg[9]_i_2_0 ),
        .I1(\axi_rdata_reg[9]_i_2_1 ),
        .I2(\axi_rdata[0]_i_3_0 ),
        .I3(\axi_rdata[9]_i_12_n_0 ),
        .I4(\axi_rdata[0]_i_3_1 ),
        .I5(\axi_rdata_reg[9]_i_2_2 ),
        .O(\axi_rdata[9]_i_6_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_1 
       (.I0(\axi_rdata_reg[0]_0 ),
        .I1(\axi_rdata[0]_i_3_n_0 ),
        .O(\slv_reg_0x214_reg[9] [0]),
        .S(\axi_rdata_reg[0] ));
  MUXF7 \axi_rdata_reg[1]_i_13 
       (.I0(\axi_rdata_reg[1]_i_5_0 ),
        .I1(\axi_rdata[1]_i_21_n_0 ),
        .O(\axi_rdata_reg[1]_i_13_n_0 ),
        .S(\axi_rdata[0]_i_3_1 ));
  MUXF8 \axi_rdata_reg[1]_i_5 
       (.I0(\axi_rdata_reg[1]_i_13_n_0 ),
        .I1(\axi_rdata[1]_i_2_0 ),
        .O(\axi_rdata_reg[1]_i_5_n_0 ),
        .S(\axi_rdata[0]_i_3_0 ));
  MUXF7 \axi_rdata_reg[2]_i_13 
       (.I0(\axi_rdata_reg[2]_i_5_0 ),
        .I1(\axi_rdata[2]_i_21_n_0 ),
        .O(\axi_rdata_reg[2]_i_13_n_0 ),
        .S(\axi_rdata[0]_i_3_1 ));
  MUXF8 \axi_rdata_reg[2]_i_5 
       (.I0(\axi_rdata_reg[2]_i_13_n_0 ),
        .I1(\axi_rdata[2]_i_2_0 ),
        .O(\axi_rdata_reg[2]_i_5_n_0 ),
        .S(\axi_rdata[0]_i_3_0 ));
  MUXF7 \axi_rdata_reg[3]_i_1 
       (.I0(\axi_rdata_reg[3] ),
        .I1(\axi_rdata[3]_i_3_n_0 ),
        .O(\slv_reg_0x214_reg[9] [3]),
        .S(\axi_rdata_reg[0] ));
  MUXF7 \axi_rdata_reg[3]_i_15 
       (.I0(\axi_rdata_reg[3]_i_8_0 ),
        .I1(\axi_rdata[3]_i_22_n_0 ),
        .O(\axi_rdata_reg[3]_i_15_n_0 ),
        .S(\axi_rdata[0]_i_3_1 ));
  MUXF8 \axi_rdata_reg[3]_i_8 
       (.I0(\axi_rdata_reg[3]_i_15_n_0 ),
        .I1(\axi_rdata[3]_i_3_0 ),
        .O(\axi_rdata_reg[3]_i_8_n_0 ),
        .S(\axi_rdata[0]_i_3_0 ));
  MUXF7 \axi_rdata_reg[4]_i_1 
       (.I0(\axi_rdata_reg[4] ),
        .I1(\axi_rdata[4]_i_3_n_0 ),
        .O(\slv_reg_0x214_reg[9] [4]),
        .S(\axi_rdata_reg[0] ));
  MUXF7 \axi_rdata_reg[4]_i_15 
       (.I0(\axi_rdata_reg[4]_i_8_0 ),
        .I1(\axi_rdata[4]_i_22_n_0 ),
        .O(\axi_rdata_reg[4]_i_15_n_0 ),
        .S(\axi_rdata[0]_i_3_1 ));
  MUXF8 \axi_rdata_reg[4]_i_8 
       (.I0(\axi_rdata_reg[4]_i_15_n_0 ),
        .I1(\axi_rdata[4]_i_3_0 ),
        .O(\axi_rdata_reg[4]_i_8_n_0 ),
        .S(\axi_rdata[0]_i_3_0 ));
  MUXF7 \axi_rdata_reg[5]_i_2 
       (.I0(\axi_rdata_reg[5]_2 ),
        .I1(\axi_rdata[5]_i_6_n_0 ),
        .O(\axi_rdata_reg[5]_i_2_n_0 ),
        .S(\axi_rdata_reg[0]_3 ));
  MUXF7 \axi_rdata_reg[9]_i_2 
       (.I0(\axi_rdata_reg[9]_1 ),
        .I1(\axi_rdata[9]_i_6_n_0 ),
        .O(\axi_rdata_reg[9]_i_2_n_0 ),
        .S(\axi_rdata_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    irq_i_1
       (.I0(irq_i_2_n_0),
        .I1(irq_i_3_n_0),
        .I2(irq_i_4_n_0),
        .I3(isr_read[9]),
        .I4(D[8]),
        .O(irq0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_2
       (.I0(D[0]),
        .I1(isr_read[0]),
        .I2(D[5]),
        .I3(isr_read[5]),
        .O(irq_i_2_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_3
       (.I0(D[4]),
        .I1(isr_read[4]),
        .I2(D[3]),
        .I3(isr_read[3]),
        .O(irq_i_3_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_4
       (.I0(D[2]),
        .I1(isr_read[2]),
        .I2(D[1]),
        .I3(isr_read[1]),
        .O(irq_i_4_n_0));
  FDRE irq_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(irq0),
        .Q(irq),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_rx_freq_event_updated_i_1
       (.I0(Q[7]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[7]),
        .I3(wr_en_2_idr),
        .I4(D[7]),
        .O(r_clkdet_mask_rx_freq_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_rx_freq_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_rx_freq_event_updated_i_1_n_0),
        .Q(D[7]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_rx_timer_event_updated_i_1
       (.I0(Q[11]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[11]),
        .I3(wr_en_2_idr),
        .I4(D[11]),
        .O(r_clkdet_mask_rx_timer_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_rx_timer_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_rx_timer_event_updated_i_1_n_0),
        .Q(D[11]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_tx_freq_event_updated_i_1
       (.I0(Q[6]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[6]),
        .I3(wr_en_2_idr),
        .I4(D[6]),
        .O(r_clkdet_mask_tx_freq_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_tx_freq_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_tx_freq_event_updated_i_1_n_0),
        .Q(D[6]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_tx_timer_event_updated_i_1
       (.I0(Q[10]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[10]),
        .I3(wr_en_2_idr),
        .I4(D[10]),
        .O(r_clkdet_mask_tx_timer_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_tx_timer_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_tx_timer_event_updated_i_1_n_0),
        .Q(D[10]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_cpll_lock_updated_i_1
       (.I0(Q[2]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[2]),
        .I3(wr_en_2_idr),
        .I4(D[2]),
        .O(r_gt_mask_cpll_lock_updated_i_1_n_0));
  FDSE r_gt_mask_cpll_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_cpll_lock_updated_i_1_n_0),
        .Q(D[2]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_qpll1_lock_updated_i_1
       (.I0(Q[5]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[5]),
        .I3(wr_en_2_idr),
        .I4(D[5]),
        .O(r_gt_mask_qpll1_lock_updated_i_1_n_0));
  FDSE r_gt_mask_qpll1_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_qpll1_lock_updated_i_1_n_0),
        .Q(D[5]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_qpll_lock_updated_i_1
       (.I0(Q[3]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[3]),
        .I3(wr_en_2_idr),
        .I4(D[3]),
        .O(r_gt_mask_qpll_lock_updated_i_1_n_0));
  FDSE r_gt_mask_qpll_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_qpll_lock_updated_i_1_n_0),
        .Q(D[3]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_rx_resetdone_updated_i_1
       (.I0(Q[1]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[1]),
        .I3(wr_en_2_idr),
        .I4(D[1]),
        .O(r_gt_mask_rx_resetdone_updated_i_1_n_0));
  FDSE r_gt_mask_rx_resetdone_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_rx_resetdone_updated_i_1_n_0),
        .Q(D[1]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_tx_alignment_updated_i_1
       (.I0(Q[4]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[4]),
        .I3(wr_en_2_idr),
        .I4(D[4]),
        .O(r_gt_mask_tx_alignment_updated_i_1_n_0));
  FDSE r_gt_mask_tx_alignment_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_tx_alignment_updated_i_1_n_0),
        .Q(D[4]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_tx_resetdone_updated_i_1
       (.I0(Q[0]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[0]),
        .I3(wr_en_2_idr),
        .I4(D[0]),
        .O(r_gt_mask_tx_resetdone_updated_i_1_n_0));
  FDSE r_gt_mask_tx_resetdone_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_tx_resetdone_updated_i_1_n_0),
        .Q(D[0]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT4 #(
    .INIT(16'hFF70)) 
    r_gt_status_cpll_lock_updated_sticky_i_1
       (.I0(r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0[2]),
        .I1(wr_en_2_isr),
        .I2(isr_read[2]),
        .I3(gt_status_cpll_lock_updated__0),
        .O(r_gt_status_cpll_lock_updated_sticky_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    r_gt_status_cpll_lock_updated_sticky_i_2
       (.I0(r_gt_status_cpll_lock_updated_sticky_reg_0[16]),
        .I1(r_gt_status_cpll_lock_updated_sticky_reg_0[18]),
        .I2(r_gt_status_cpll_lock_updated_sticky_reg_0[17]),
        .I3(r_gt_status_cpll_lock_updated_sticky_reg_0[15]),
        .I4(gt_status_cpll_lock_updated_q),
        .O(gt_status_cpll_lock_updated__0));
  FDRE r_gt_status_cpll_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_cpll_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[2]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h70FFFF70)) 
    r_gt_status_qpll1_lock_updated_sticky_i_1
       (.I0(r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0[5]),
        .I1(wr_en_2_isr),
        .I2(isr_read[5]),
        .I3(gt_status_qpll1_lock_updated_q),
        .I4(r_gt_status_cpll_lock_updated_sticky_reg_0[1]),
        .O(r_gt_status_qpll1_lock_updated_sticky_i_1_n_0));
  FDRE r_gt_status_qpll1_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_qpll1_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[5]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h70FFFF70)) 
    r_gt_status_qpll_lock_updated_sticky_i_1
       (.I0(r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0[3]),
        .I1(wr_en_2_isr),
        .I2(isr_read[3]),
        .I3(gt_status_qpll_lock_updated_q),
        .I4(r_gt_status_cpll_lock_updated_sticky_reg_0[0]),
        .O(r_gt_status_qpll_lock_updated_sticky_i_1_n_0));
  FDRE r_gt_status_qpll_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_qpll_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[3]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT4 #(
    .INIT(16'hFF70)) 
    r_gt_status_rx_resetdone_updated_sticky_i_1
       (.I0(r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0[1]),
        .I1(wr_en_2_isr),
        .I2(isr_read[1]),
        .I3(gt_status_rx_resetdone_updated__0),
        .O(r_gt_status_rx_resetdone_updated_sticky_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    r_gt_status_rx_resetdone_updated_sticky_i_2
       (.I0(r_gt_status_cpll_lock_updated_sticky_reg_0[8]),
        .I1(r_gt_status_cpll_lock_updated_sticky_reg_0[7]),
        .I2(r_gt_status_cpll_lock_updated_sticky_reg_0[9]),
        .I3(r_gt_status_cpll_lock_updated_sticky_reg_0[6]),
        .I4(gt_status_rx_resetdone_updated_q),
        .O(gt_status_rx_resetdone_updated__0));
  FDRE r_gt_status_rx_resetdone_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_rx_resetdone_updated_sticky_i_1_n_0),
        .Q(isr_read[1]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT4 #(
    .INIT(16'hFF70)) 
    r_gt_status_tx_alignment_updated_sticky_i_1
       (.I0(r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0[4]),
        .I1(wr_en_2_isr),
        .I2(isr_read[4]),
        .I3(gt_status_tx_alignment_updated__0),
        .O(r_gt_status_tx_alignment_updated_sticky_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    r_gt_status_tx_alignment_updated_sticky_i_2
       (.I0(r_gt_status_cpll_lock_updated_sticky_reg_0[10]),
        .I1(r_gt_status_cpll_lock_updated_sticky_reg_0[13]),
        .I2(r_gt_status_cpll_lock_updated_sticky_reg_0[11]),
        .I3(r_gt_status_cpll_lock_updated_sticky_reg_0[12]),
        .I4(gt_status_tx_alignment_updated_q),
        .O(gt_status_tx_alignment_updated__0));
  FDRE r_gt_status_tx_alignment_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_tx_alignment_updated_sticky_i_1_n_0),
        .Q(isr_read[4]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT4 #(
    .INIT(16'hFF70)) 
    r_gt_status_tx_resetdone_updated_sticky_i_1
       (.I0(r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0[0]),
        .I1(wr_en_2_isr),
        .I2(isr_read[0]),
        .I3(gt_status_tx_resetdone_updated__0),
        .O(r_gt_status_tx_resetdone_updated_sticky_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    r_gt_status_tx_resetdone_updated_sticky_i_2
       (.I0(r_gt_status_cpll_lock_updated_sticky_reg_0[4]),
        .I1(r_gt_status_cpll_lock_updated_sticky_reg_0[3]),
        .I2(r_gt_status_cpll_lock_updated_sticky_reg_0[5]),
        .I3(r_gt_status_cpll_lock_updated_sticky_reg_0[2]),
        .I4(gt_status_tx_resetdone_updated_q),
        .O(gt_status_tx_resetdone_updated__0));
  FDRE r_gt_status_tx_resetdone_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_tx_resetdone_updated_sticky_i_1_n_0),
        .Q(isr_read[0]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_mmcm_mask_rx_usrclk_lock_updated_i_1
       (.I0(Q[9]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[9]),
        .I3(wr_en_2_idr),
        .I4(D[9]),
        .O(r_mmcm_mask_rx_usrclk_lock_updated_i_1_n_0));
  FDSE r_mmcm_mask_rx_usrclk_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_mmcm_mask_rx_usrclk_lock_updated_i_1_n_0),
        .Q(D[9]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_mmcm_mask_tx_usrclk_lock_updated_i_1
       (.I0(Q[8]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_0[8]),
        .I3(wr_en_2_idr),
        .I4(D[8]),
        .O(r_mmcm_mask_tx_usrclk_lock_updated_i_1_n_0));
  FDSE r_mmcm_mask_tx_usrclk_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_mmcm_mask_tx_usrclk_lock_updated_i_1_n_0),
        .Q(D[8]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1
       (.I0(r_mmcm_status_tx_usrclk_lock_updated_sticky_reg_0[6]),
        .I1(wr_en_2_isr),
        .I2(isr_read[9]),
        .I3(mmcm_tx_usrclk_lock_event_updated_q),
        .I4(r_gt_status_cpll_lock_updated_sticky_reg_0[14]),
        .O(r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1_n_0));
  FDRE r_mmcm_status_tx_usrclk_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[9]),
        .R(vid_phy_axi4lite_aresetn_0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "16" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [15:0]src_in;
  input dest_clk;
  output [15:0]dest_out;

  wire [15:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[15:0];
  assign dest_out[15:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "16" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [15:0]src_in;
  input dest_clk;
  output [15:0]dest_out;

  wire [15:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[15:0];
  assign dest_out[15:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "16" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [15:0]src_in;
  input dest_clk;
  output [15:0]dest_out;

  wire [15:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[15:0];
  assign dest_out[15:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "16" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [15:0]src_in;
  input dest_clk;
  output [15:0]dest_out;

  wire [15:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[15:0];
  assign dest_out[15:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[2:0];
  assign dest_out[2:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[2:0];
  assign dest_out[2:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[2:0];
  assign dest_out[2:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[2:0];
  assign dest_out[2:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire [1:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[1:0];
  assign dest_out[1:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire [1:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[1:0];
  assign dest_out[1:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire [1:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[1:0];
  assign dest_out[1:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire [1:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[1:0];
  assign dest_out[1:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_async_rst__5
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_async_rst__6
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_async_rst__7
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_async_rst__8
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__100
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__101
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__102
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__103
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__104
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__105
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__106
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__107
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__108
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__109
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__110
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__111
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__112
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__113
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__114
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__115
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__116
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__117
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__118
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__119
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__60
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__61
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__62
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__63
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__64
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__65
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__66
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__67
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__68
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__69
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__70
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__71
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__72
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__73
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__74
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__75
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__76
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__77
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__78
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__79
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__80
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__81
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__82
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__83
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__84
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__85
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__86
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__87
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__88
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__89
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__90
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__91
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__92
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__93
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__94
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__95
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__96
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__97
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__98
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module dpss_zcu102_rx_vid_phy_controller_0_0_xpm_cdc_single__99
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
