# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do asg2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2 {C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:47 on Oct 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2" C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v 
# -- Compiling module _inv
# -- Compiling module _and2
# -- Compiling module _nand2
# -- Compiling module _or2
# -- Compiling module _nor2
# -- Compiling module _xor2
# -- Compiling module _xnor2
# -- Compiling module _or3
# -- Compiling module _xor3
# 
# Top level modules:
# 	_nand2
# 	_nor2
# 	_xor2
# 	_xnor2
# 	_or3
# 	_xor3
# End time: 20:33:47 on Oct 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2 {C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/ha.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:47 on Oct 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2" C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 20:33:47 on Oct 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2 {C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/fa.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:47 on Oct 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2" C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 20:33:47 on Oct 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2 {C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:47 on Oct 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2" C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:33:47 on Oct 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 20:33:47 on Oct 05,2022
# Loading work.tb
# Loading work.fa
# Loading work.ha
# Loading work._xor2
# Loading work._inv
# Loading work._and2
# Loading work._or2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb.v(26)
#    Time: 80 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb.v line 26
# End time: 20:34:13 on Oct 05,2022, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
