`timescale 1ns / 1ps
//-----------------------------------------------
// Company: agh
//-----------------------------------------------
module i_mem
(
  input [7:0]address,
  output [31:0]data
);
//-----------------------------------------------
//instruction memory
wire [31:0]program[255:0];

assign program[0] = 	32'b00000000000101101000000000000000;
assign program[1] = 	32'b00000000000101101000000100000001;
assign program[2] = 	32'b00000000000100010110001000000000;
assign program[3] = 	32'b00000000001100000000011100000000;
assign program[4] = 	32'b00000000001100000000011100000000;
assign program[5] = 	32'b00000000001100000000011100000000;
assign program[6] = 	32'b00000000001100000000011100000000;
assign program[7] = 	32'b00000000001100000000011100000000;
assign program[8] = 	32'b00000000001100000000011100000000;
assign program[9] = 	32'b00000000001100000000011100000000;
assign program[10] = 	32'b00000000001100000000011100000000;
assign program[11] = 	32'b00000000001100000000011100000000;
assign program[12] = 	32'b00000000001100000000011100000000;
assign program[13] = 	32'b00000000001100000000011100000000;
assign program[14] = 	32'b00000000001100000000011100000000;


//-----------------------------------------------
assign data=program[address];
//-----------------------------------------------
endmodule
//-----------------------------------------------
