# Run `verible-verilog-format --helpfull` for more information
--assignment_statement_alignment=align
--case_items_alignment=align
--class_member_variables_alignment=align
--failsafe_success=true
--formal_parameters_alignment=align
--formal_parameters_indentation=wrap
--named_parameter_alignment=align
--named_parameter_indentation=wrap
--named_port_alignment=align
--named_port_indentation=wrap
--net_variable_alignment=align
--port_declarations_alignment=align
--port_declarations_indentation=wrap