
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.238032                       # Number of seconds simulated
sim_ticks                                238031781500                       # Number of ticks simulated
final_tick                               238031781500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 205793                       # Simulator instruction rate (inst/s)
host_op_rate                                   276608                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              174741033                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664056                       # Number of bytes of host memory used
host_seconds                                  1362.20                       # Real time elapsed on the host
sim_insts                                   280330572                       # Number of instructions simulated
sim_ops                                     376795002                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           78080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          177984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              256064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        78080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          78080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1220                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2781                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 4001                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             328023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             747732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1075756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        328023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            328023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks             807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                   807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks             807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            328023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            747732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1076562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1221.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2781.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 8127                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4002                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           3                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4002                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         3                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  256128                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   256128                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   192                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                348                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                378                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                394                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                343                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                224                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                244                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                312                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               182                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               147                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   238031743500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   4002                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     3                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3134                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      769                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       96                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          755                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     336.784106                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    203.009969                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    336.112744                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           246     32.58%     32.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          165     21.85%     54.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           88     11.66%     66.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           79     10.46%     76.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      3.58%     80.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           20      2.65%     82.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      1.99%     84.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.19%     85.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          106     14.04%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           755                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        78144                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       177984                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 328292.295707579702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 747732.083835199941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1221                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2781                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            3                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     40113000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     88847750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32852.58                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31948.13                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      53923250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                128960750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    20010000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13474.08                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32224.08                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          1.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3238                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.91                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    59433643.82                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.85                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3491460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1840575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 17307360                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          57776160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              40457460                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1605120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        269532480                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         21035040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       56951429580                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             57364475235                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.995025                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          237938896000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1224500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       24440000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  237293020750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     54766750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       67221000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    591108500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1963500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1024650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11266920                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              26155590                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3121440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        147747990                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         17158560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       57025633560                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             57267911190                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.589348                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          237966220250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6372500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  237597525500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     44678000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       44888750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    324016750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                18220193                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18220193                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1376661                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13751327                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   16377                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                415                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        13751327                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           13701073                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            50254                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         5689                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   131625856                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    20953466                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           107                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    33364692                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           120                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    238031781500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        476063564                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             994698                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      330076032                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    18220193                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13717450                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     473627039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2755874                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            24                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           83                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  33364690                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1432                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          475999783                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.929500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.255988                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 33558008      7.05%      7.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                442441775     92.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            475999783                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.038273                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.693344                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 13186215                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              34396247                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 414672502                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              12366882                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1377937                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              425767242                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1272142                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1377937                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21758471                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                16778117                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2035                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 415547687                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              20535536                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              423036414                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1287855                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   114                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5981275                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               11726006                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  31495                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1378                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           580498314                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1011125175                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        727237967                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13593                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             516939586                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 63558728                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 75                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             63                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9259618                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            139345352                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23000814                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          70352956                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          7317464                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  420371351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 141                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 396227527                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2042096                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        43576489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     72005976                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             91                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     475999783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.832411                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.373501                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            79772256     16.76%     16.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           396227527     83.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       475999783                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2308      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             242424210     61.18%     61.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 8161      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1390      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 236      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  821      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1071      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1125      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 792      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                322      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            132774886     33.51%     94.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21009413      5.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1603      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1153      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              396227527                       # Type of FU issued
system.cpu.iq.rate                           0.832300                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1270481345                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         463939181                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    392424728                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               15588                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10079                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7413                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              396217463                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7756                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         25475763                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     15262911                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        31117                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1279                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2948277                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           211                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1377937                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6147483                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               3393546                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           420371492                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             14715                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             139345352                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             23000814                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 87                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               3296725                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1279                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         672307                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       704794                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1377101                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             394594170                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             131625817                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1633357                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    152579281                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 16183604                       # Number of branches executed
system.cpu.iew.exec_stores                   20953464                       # Number of stores executed
system.cpu.iew.exec_rate                     0.828869                       # Inst execution rate
system.cpu.iew.wb_sent                      393838756                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     392432141                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 353553732                       # num instructions producing a value
system.cpu.iew.wb_consumers                 389980981                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.824327                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.906592                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        42294028                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1376662                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    470010589                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.801673                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.398739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     93215587     19.83%     19.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    376795002     80.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    470010589                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            280330572                       # Number of instructions committed
system.cpu.commit.committedOps              376795002                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      144134978                       # Number of memory references committed
system.cpu.commit.loads                     124082441                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16113565                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       6703                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376789711                       # Number of committed integer instructions.
system.cpu.commit.function_calls                12734                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1446      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        232645264     61.74%     61.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            8152      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1331      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            142      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             792      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             797      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1012      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            765      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           287      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       124081208     32.93%     94.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       20051472      5.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1233      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1065      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         376795002                       # Class of committed instruction
system.cpu.commit.bw_lim_events             376795002                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    512304617                       # The number of ROB reads
system.cpu.rob.rob_writes                   844167289                       # The number of ROB writes
system.cpu.timesIdled                             972                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           63781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   280330572                       # Number of Instructions Simulated
system.cpu.committedOps                     376795002                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.698222                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.698222                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.588851                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.588851                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                671304032                       # number of integer regfile reads
system.cpu.int_regfile_writes               356705059                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     11851                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5725                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  80863764                       # number of cc regfile reads
system.cpu.cc_regfile_writes                180816331                       # number of cc regfile writes
system.cpu.misc_regfile_reads               185702205                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999955                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           125697786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            511527                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            245.730501                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1010130871                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1010130871                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data    105126707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       105126707                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     19701330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19701330                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data    124828037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        124828037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    124828037                       # number of overall hits
system.cpu.dcache.overall_hits::total       124828037                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1023172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1023172                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       351209                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       351209                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1374381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1374381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1374381                       # number of overall misses
system.cpu.dcache.overall_misses::total       1374381                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25943515500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25943515500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2004464500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2004464500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  27947980000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27947980000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27947980000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27947980000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    106149879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    106149879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     20052539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20052539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data    126202418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    126202418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    126202418                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    126202418                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009639                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017514                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010890                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010890                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010890                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010890                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25355.967032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25355.967032                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data  5707.326692                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5707.326692                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20334.958065                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20334.958065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20334.958065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20334.958065                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2259                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.612766                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       500458                       # number of writebacks
system.cpu.dcache.writebacks::total            500458                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       513737                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       513737                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       513762                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       513762                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       513762                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       513762                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       509435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       509435                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       351184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       351184                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       860619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       860619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       860619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       860619                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14224253502                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14224253502                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1652871000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1652871000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15877124502                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15877124502                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15877124502                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15877124502                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006819                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006819                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27921.625923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27921.625923                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data  4706.566928                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  4706.566928                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18448.494051                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18448.494051                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18448.494051                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18448.494051                       # average overall mshr miss latency
system.cpu.dcache.replacements                 511511                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33364414                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6406                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5208.306900                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         266923926                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        266923926                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     33358008                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33358008                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     33358008                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33358008                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33358008                       # number of overall hits
system.cpu.icache.overall_hits::total        33358008                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6682                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6682                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         6682                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6682                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6682                       # number of overall misses
system.cpu.icache.overall_misses::total          6682                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    211634500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    211634500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    211634500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    211634500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    211634500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    211634500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33364690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33364690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     33364690                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33364690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33364690                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33364690                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000200                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000200                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000200                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000200                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000200                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31672.328644                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31672.328644                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31672.328644                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31672.328644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31672.328644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31672.328644                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     1.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          275                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          275                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          275                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          275                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          275                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6407                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         6407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6407                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    196498500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    196498500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    196498500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    196498500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    196498500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    196498500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30669.346028                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30669.346028                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30669.346028                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30669.346028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30669.346028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30669.346028                       # average overall mshr miss latency
system.cpu.icache.replacements                   6390                       # number of replacements
system.l2bus.snoop_filter.tot_requests        1384928                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       866994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              122                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          122                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              515840                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        858074                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             22787                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq            349093                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2093                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2093                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         515841                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        19203                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1883658                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1902861                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       409984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     64767040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 65177024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            362960                       # Total snoops (count)
system.l2bus.snoopTraffic                    22887424                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1229987                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000101                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.010040                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1229863     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                      124      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1229987                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           1693380000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            16068393                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          1278877879                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.998281                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1018391                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               363087                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.804813                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.003574                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     0.145170                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   127.849537                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000028                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.001134                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.998825                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999987                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              8510223                       # Number of tag accesses
system.l2cache.tags.data_accesses             8510223                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks       500458                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       500458                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1143                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1143                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3696                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       150046                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       153742                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3696                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          151189                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              154885                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3696                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         151189                       # number of overall hits
system.l2cache.overall_hits::total             154885                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          950                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            950                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         2711                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       359388                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       362099                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          2711                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        360338                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            363049                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2711                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       360338                       # number of overall misses
system.l2cache.overall_misses::total           363049                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     66667000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     66667000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    148813500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  11956736500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  12105550000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    148813500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  12023403500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  12172217000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    148813500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  12023403500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  12172217000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks       500458                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       500458                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         2093                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2093                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6407                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       509434                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       515841                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         6407                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       511527                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          517934                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6407                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       511527                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         517934                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.453894                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.453894                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.423131                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.705465                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.701959                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.423131                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.704436                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.700956                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.423131                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.704436                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.700956                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70175.789474                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70175.789474                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 54892.475101                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 33269.715461                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 33431.602959                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 54892.475101                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 33367.015136                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 33527.752452                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 54892.475101                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 33367.015136                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 33527.752452                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         357616                       # number of writebacks
system.l2cache.writebacks::total               357616                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          950                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          950                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2711                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       359388                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       362099                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         2711                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       360338                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       363049                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2711                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       360338                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       363049                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     64767000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     64767000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    143393500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  11237960500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  11381354000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    143393500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  11302727500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  11446121000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    143393500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  11302727500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  11446121000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.453894                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.453894                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.423131                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.705465                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.701959                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.423131                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.704436                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.700956                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.423131                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.704436                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.700956                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68175.789474                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68175.789474                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 52893.212837                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 31269.715461                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 31431.608483                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 52893.212837                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 31367.015136                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 31527.757961                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 52893.212837                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 31367.015136                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 31527.757961                       # average overall mshr miss latency
system.l2cache.replacements                    362959                       # number of replacements
system.l3bus.snoop_filter.tot_requests         725890                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests       362890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp              362098                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        357619                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5362                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                950                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               950                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         362099                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side      1088938                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side     46122496                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               140                       # Total snoops (count)
system.l3bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             363189                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000003                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.001659                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   363188    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        1      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total               363189                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy           1078177000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           907620000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2548.239308                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 720664                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 4001                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs               180.120970                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   774.785752                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1773.453556                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.189157                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.432972                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.622129                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3861                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          627                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2409                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.942627                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             11534641                       # Number of tag accesses
system.l3cache.tags.data_accesses            11534641                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks       357616                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       357616                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          195                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              195                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         1490                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data       357362                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       358852                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            1490                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data          357557                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              359047                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           1490                       # number of overall hits
system.l3cache.overall_hits::.cpu.data         357557                       # number of overall hits
system.l3cache.overall_hits::total             359047                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          755                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            755                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1221                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2026                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3247                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1221                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2781                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              4002                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1221                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2781                       # number of overall misses
system.l3cache.overall_misses::total             4002                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     51666500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     51666500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     85490000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    140659000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    226149000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     85490000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    192325500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    277815500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     85490000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    192325500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    277815500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks       357616                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       357616                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          950                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          950                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         2711                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data       359388                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       362099                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         2711                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data       360338                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          363049                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         2711                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data       360338                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         363049                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.794737                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.794737                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.450387                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.005637                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.008967                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.450387                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.007718                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.011023                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.450387                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.007718                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.011023                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 68432.450331                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 68432.450331                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70016.380016                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69426.949654                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69648.598706                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70016.380016                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 69156.957929                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69419.165417                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70016.380016                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 69156.957929                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69419.165417                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks              3                       # number of writebacks
system.l3cache.writebacks::total                    3                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          755                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          755                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1221                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2026                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3247                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1221                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2781                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         4002                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1221                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2781                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         4002                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     50156500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     50156500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     83050000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    136607000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    219657000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     83050000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    186763500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    269813500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     83050000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    186763500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    269813500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.794737                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.794737                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.450387                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005637                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.008967                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.450387                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.007718                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.011023                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.450387                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.007718                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.011023                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66432.450331                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66432.450331                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68018.018018                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67426.949654                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67649.214660                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68018.018018                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 67156.957929                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67419.665167                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68018.018018                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 67156.957929                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67419.665167                       # average overall mshr miss latency
system.l3cache.replacements                       140                       # number of replacements
system.membus.snoop_filter.tot_requests          4142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 238031781500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              137                       # Transaction distribution
system.membus.trans_dist::ReadExReq               755                       # Transaction distribution
system.membus.trans_dist::ReadExResp              755                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3247                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         8143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         8143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       256256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       256256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  256256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4002                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4002    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4002                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2077000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10845000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
