Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.176,0.577
"Bus Turnaround Time (Slow 900mV 85C Model)",5.428,--
"Core (Slow 900mV 85C Model)",0.307,0.164
"Core Recovery/Removal (Slow 900mV 85C Model)",0.611,0.544
"Read Capture (Slow 900mV 85C Model)",0.149,0.101
"Read Resync (Slow 900mV 85C Model)",2.621,5.355
"Write (Slow 900mV 85C Model)",-0.085,-0.085
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.161,0.648
"Bus Turnaround Time (Slow 900mV 0C Model)",5.466,--
"Core (Slow 900mV 0C Model)",0.501,0.255
"Core Recovery/Removal (Slow 900mV 0C Model)",0.929,0.521
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",2.644,5.422
"Write (Slow 900mV 0C Model)",-0.056,-0.056
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.128,0.831
"Bus Turnaround Time (Fast 900mV 0C Model)",5.518,--
"Core (Fast 900mV 0C Model)",0.653,0.117
"Core Recovery/Removal (Fast 900mV 0C Model)",2.188,0.286
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.194,5.857
"Write (Fast 900mV 0C Model)",-0.076,-0.076
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
