<map version="1.0.1">
<!-- To view this file, download free mind mapping software FreeMind from http://freemind.sourceforge.net -->
<node CREATED="1570438891618" ID="ID_1133246887" MODIFIED="1570438904037" TEXT="Computation Structures Course Spring 2019">
<node CREATED="1570438906315" ID="ID_430186735" MODIFIED="1570438909702" POSITION="right" TEXT="Introduction"/>
<node CREATED="1570438911792" ID="ID_554215305" MODIFIED="1570438917367" POSITION="left" TEXT="RISC-V Assembly"/>
<node CREATED="1570438918143" ID="ID_1208728853" MODIFIED="1570438928556" POSITION="right" TEXT="Compiling Code, Procedures, and Stacks"/>
<node CREATED="1570438929303" ID="ID_625812190" MODIFIED="1570438933654" POSITION="left" TEXT="Procedures and MMIO"/>
<node CREATED="1570438934246" ID="ID_1979956756" MODIFIED="1570438937742" POSITION="right" TEXT="Combinational Logic"/>
<node CREATED="1570438938339" ID="ID_1665305302" MODIFIED="1570438948303" POSITION="left" TEXT="Barrel Shifter, Boolean Optimizations, and Logic"/>
<node CREATED="1570438949014" ID="ID_1110080540" MODIFIED="1570438962204" POSITION="right" TEXT="Complex Combinational Circuits in Bluespec"/>
<node CREATED="1570438963519" ID="ID_476333980" MODIFIED="1570438972382" POSITION="left" TEXT="Design Tradeoffs in Arithmetic Circuits"/>
<node CREATED="1570438974087" ID="ID_1362622601" MODIFIED="1570438978935" POSITION="right" TEXT="Sequential Circuits"/>
<node CREATED="1570438981511" ID="ID_1563272102" MODIFIED="1570439008472" POSITION="left" TEXT="Sequential Circuits: Modules with Guarded Interfaces"/>
<node CREATED="1570439010783" ID="ID_1730805459" MODIFIED="1570439017772" POSITION="right" TEXT="Hardware Synthesis in Bluespec"/>
<node CREATED="1570439020524" ID="ID_1332962136" MODIFIED="1570439026598" POSITION="left" TEXT="Module Interfaces and Concurrency"/>
<node CREATED="1570439027376" ID="ID_143352903" MODIFIED="1570439036622" POSITION="right" TEXT="Implementing RISC-V Processor in Hardware"/>
<node CREATED="1570439039120" ID="ID_486415446" MODIFIED="1570439045168" POSITION="left" TEXT="Multicycle Processors"/>
<node CREATED="1570439046248" ID="ID_1945260343" MODIFIED="1570439050384" POSITION="right" TEXT="The Memory Hierarchy"/>
<node CREATED="1570439052777" ID="ID_1158413041" MODIFIED="1570439059173" POSITION="left" TEXT="Memory Systems: Design and Implementation"/>
<node CREATED="1570439059960" ID="ID_1135697528" MODIFIED="1570439065136" POSITION="right" TEXT="Operating Systems"/>
<node CREATED="1570439065809" ID="ID_1305872688" MODIFIED="1570439069216" POSITION="left" TEXT="Virtual Memory"/>
<node CREATED="1570439069846" ID="ID_1182501336" MODIFIED="1570439074789" POSITION="right" TEXT="Introduction to Pipelining"/>
<node CREATED="1570439075425" ID="ID_649835535" MODIFIED="1570439080729" POSITION="left" TEXT="Processor Pipelining"/>
<node CREATED="1570439083497" ID="ID_1028089288" MODIFIED="1570439088785" POSITION="right" TEXT="Implementing Pipelines"/>
<node CREATED="1570439089401" ID="ID_1351657016" MODIFIED="1570439093105" POSITION="left" TEXT="Synchronization"/>
<node CREATED="1570439093646" ID="ID_235847428" MODIFIED="1570439101513" POSITION="right" TEXT="Implementing Processor Pipelines"/>
<node CREATED="1570439102841" ID="ID_356527345" MODIFIED="1570439110847" POSITION="left" TEXT="The Digital Abstraction and Sequential Timing"/>
<node CREATED="1570439111393" ID="ID_1716933023" MODIFIED="1570439115344" POSITION="right" TEXT="Cache Coherence"/>
<node CREATED="1570439118501" ID="ID_562714443" MODIFIED="1570439125856" POSITION="left" TEXT="Overlord - AInz vs Shalltear"/>
</node>
</map>
