// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module write_data (
        ap_ready,
        buf_0_0_read,
        buf_0_1_read,
        buf_0_2_read,
        buf_0_3_read,
        buf_1_0_read,
        buf_1_1_read,
        buf_1_2_read,
        buf_1_3_read,
        buf_2_0_read,
        buf_2_1_read,
        buf_2_2_read,
        buf_2_3_read,
        buf_3_0_read,
        buf_3_1_read,
        buf_3_2_read,
        buf_3_3_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);


output   ap_ready;
input  [7:0] buf_0_0_read;
input  [7:0] buf_0_1_read;
input  [7:0] buf_0_2_read;
input  [7:0] buf_0_3_read;
input  [7:0] buf_1_0_read;
input  [7:0] buf_1_1_read;
input  [7:0] buf_1_2_read;
input  [7:0] buf_1_3_read;
input  [7:0] buf_2_0_read;
input  [7:0] buf_2_1_read;
input  [7:0] buf_2_2_read;
input  [7:0] buf_2_3_read;
input  [7:0] buf_3_0_read;
input  [7:0] buf_3_1_read;
input  [7:0] buf_3_2_read;
input  [7:0] buf_3_3_read;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;
output  [7:0] ap_return_8;
output  [7:0] ap_return_9;
output  [7:0] ap_return_10;
output  [7:0] ap_return_11;
output  [7:0] ap_return_12;
output  [7:0] ap_return_13;
output  [7:0] ap_return_14;
output  [7:0] ap_return_15;

assign ap_ready = 1'b1;

assign ap_return_0 = buf_0_0_read;

assign ap_return_1 = buf_0_1_read;

assign ap_return_10 = buf_2_2_read;

assign ap_return_11 = buf_2_3_read;

assign ap_return_12 = buf_3_0_read;

assign ap_return_13 = buf_3_1_read;

assign ap_return_14 = buf_3_2_read;

assign ap_return_15 = buf_3_3_read;

assign ap_return_2 = buf_0_2_read;

assign ap_return_3 = buf_0_3_read;

assign ap_return_4 = buf_1_0_read;

assign ap_return_5 = buf_1_1_read;

assign ap_return_6 = buf_1_2_read;

assign ap_return_7 = buf_1_3_read;

assign ap_return_8 = buf_2_0_read;

assign ap_return_9 = buf_2_1_read;

endmodule //write_data
