Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /cad/xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot tb_fg_apb_m3_wrap_func_synth xil_defaultlib.tb_fg_apb_m3_wrap xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9175] modport 'slave' should not be used in a hierarchical reference [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:59]
WARNING: [VRFC 10-3129] assignment to input 'paddr' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:59]
WARNING: [VRFC 10-9175] modport 'slave' should not be used in a hierarchical reference [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:60]
WARNING: [VRFC 10-3129] assignment to input 'psel' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:60]
WARNING: [VRFC 10-9175] modport 'slave' should not be used in a hierarchical reference [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:61]
WARNING: [VRFC 10-3129] assignment to input 'penable' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:61]
WARNING: [VRFC 10-9175] modport 'slave' should not be used in a hierarchical reference [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:62]
WARNING: [VRFC 10-3129] assignment to input 'pwrite' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:62]
WARNING: [VRFC 10-9175] modport 'slave' should not be used in a hierarchical reference [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:63]
WARNING: [VRFC 10-3129] assignment to input 'pwdata' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:63]
WARNING: [VRFC 10-9175] modport 'slave' should not be used in a hierarchical reference [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:64]
WARNING: [VRFC 10-9175] modport 'slave' should not be used in a hierarchical reference [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:65]
WARNING: [VRFC 10-9175] modport 'slave' should not be used in a hierarchical reference [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sim_1/new/tb_fg_apb_m3_wrap.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_BUS
Compiling module unisims_ver.GND
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.fg_m3_fifo__1
Compiling module xil_defaultlib.fg_m3_lfsr
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.fg_m3_driver
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE
Compiling module xil_defaultlib.fg_m3_counter__1
Compiling module xil_defaultlib.fg_m3_counter
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.fg_m3_fsm
Compiling module xil_defaultlib.fg_m3_fsm_driver
Compiling module xil_defaultlib.fg_m3_fifo
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.fg_fifo_config
Compiling module xil_defaultlib.fg_apb_m3_wrap
Compiling module xil_defaultlib.tb_fg_apb_m3_wrap
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fg_apb_m3_wrap_func_synth
