// Seed: 1390175086
module module_0 (
    output wire id_0,
    output wand id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    input supply1 id_5
    , id_8,
    output supply0 id_6
);
  wire id_9;
  wire id_10 = 'b0 == 1'd0;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input wand id_2,
    output wand id_3,
    input wire id_4,
    input logic id_5,
    output wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    output logic id_10,
    input tri0 id_11,
    output wand id_12,
    input uwire id_13
);
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_1 = new;
    id_1  <= id_5;
    id_10 <= 1;
  end
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_4,
      id_9,
      id_4,
      id_0
  );
  id_16(
      .id_0(1'h0), .id_1()
  );
  always @(posedge 1) id_1 = #1 1;
endmodule
