// Seed: 885691376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    input wor   id_2
);
  wire  id_4;
  uwire id_5;
  wire  id_6;
  module_0(
      id_4, id_6, id_4, id_4, id_6, id_4, id_4, id_6, id_4
  );
  assign id_5 = id_1;
endmodule
