#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x559463741240 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x559463771c90_0 .var "sys_clk", 0 0;
v0x559463771dc0_0 .var "sys_rst", 0 0;
S_0x559463754b50 .scope module, "u_top" "top" 2 11, 3 35 0, S_0x559463741240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst";
v0x559463771aa0_0 .net "sys_clk", 0 0, v0x559463771c90_0;  1 drivers
v0x559463771b40_0 .net "sys_rst", 0 0, v0x559463771dc0_0;  1 drivers
S_0x559463754d30 .scope module, "u_single_port_ram" "single_port_ram" 3 40, 3 1 0, S_0x559463754b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst";
v0x5594637713c0_0 .net "addr", 4 0, v0x559463770170_0;  1 drivers
v0x5594637714a0_0 .net "ram_en", 0 0, v0x559463770330_0;  1 drivers
v0x5594637715b0_0 .net "ram_rd_data", 7 0, L_0x55946373dc50;  1 drivers
v0x5594637716a0_0 .net "ram_we", 0 0, L_0x5594637820c0;  1 drivers
v0x559463771790_0 .net "ram_wr_data", 7 0, v0x559463770590_0;  1 drivers
v0x5594637718d0_0 .net "sys_clk", 0 0, v0x559463771c90_0;  alias, 1 drivers
v0x5594637719c0_0 .net "sys_rst", 0 0, v0x559463771dc0_0;  alias, 1 drivers
S_0x55946374fc60 .scope module, "u_ram_rw" "ram_rw" 3 12, 4 3 0, S_0x559463754d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst";
    .port_info 2 /INPUT 8 "ram_rd_data";
    .port_info 3 /OUTPUT 1 "ram_en";
    .port_info 4 /OUTPUT 1 "ram_we";
    .port_info 5 /OUTPUT 5 "addr";
    .port_info 6 /OUTPUT 8 "ram_wr_data";
L_0x55946373d200 .functor AND 1, v0x559463770330_0, L_0x559463781f30, C4<1>, C4<1>;
v0x5594637504c0_0 .net *"_ivl_0", 31 0, L_0x559463771e80;  1 drivers
L_0x7f981e07c0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55946373d360_0 .net/2u *"_ivl_10", 0 0, L_0x7f981e07c0a8;  1 drivers
L_0x7f981e07c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55946373d460_0 .net/2u *"_ivl_12", 0 0, L_0x7f981e07c0f0;  1 drivers
L_0x7f981e07c018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55946373ddf0_0 .net *"_ivl_3", 25 0, L_0x7f981e07c018;  1 drivers
L_0x7f981e07c060 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x55946373dec0_0 .net/2u *"_ivl_4", 31 0, L_0x7f981e07c060;  1 drivers
v0x55946373e7c0_0 .net *"_ivl_6", 0 0, L_0x559463781f30;  1 drivers
v0x55946373e890_0 .net *"_ivl_9", 0 0, L_0x55946373d200;  1 drivers
v0x559463770170_0 .var "addr", 4 0;
v0x559463770250_0 .var "cnt", 5 0;
v0x559463770330_0 .var "ram_en", 0 0;
v0x5594637703f0_0 .net "ram_rd_data", 7 0, L_0x55946373dc50;  alias, 1 drivers
v0x5594637704d0_0 .net "ram_we", 0 0, L_0x5594637820c0;  alias, 1 drivers
v0x559463770590_0 .var "ram_wr_data", 7 0;
v0x559463770670_0 .net "sys_clk", 0 0, v0x559463771c90_0;  alias, 1 drivers
v0x559463770730_0 .net "sys_rst", 0 0, v0x559463771dc0_0;  alias, 1 drivers
E_0x559463735de0/0 .event negedge, v0x559463770730_0;
E_0x559463735de0/1 .event posedge, v0x559463770670_0;
E_0x559463735de0 .event/or E_0x559463735de0/0, E_0x559463735de0/1;
L_0x559463771e80 .concat [ 6 26 0 0], v0x559463770250_0, L_0x7f981e07c018;
L_0x559463781f30 .cmp/gt 32, L_0x7f981e07c060, L_0x559463771e80;
L_0x5594637820c0 .functor MUXZ 1, L_0x7f981e07c0f0, L_0x7f981e07c0a8, L_0x55946373d200, C4<>;
S_0x5594637708d0 .scope module, "u_single_ram_ip" "single_ram_ip" 3 22, 5 3 0, S_0x559463754d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ram_en";
    .port_info 2 /INPUT 1 "ram_we";
    .port_info 3 /INPUT 5 "addr";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
P_0x559463713ad0 .param/l "ADDR_WIDTH" 0 5 4, +C4<00000000000000000000000000000101>;
P_0x559463713b10 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x559463713b50 .param/l "MEM_WIDTH" 0 5 6, +C4<00000000000000000000000000100000>;
L_0x55946373dc50 .functor BUFZ 8, v0x559463770f20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x559463770c30_0 .net "addr", 4 0, v0x559463770170_0;  alias, 1 drivers
v0x559463770d10_0 .net "clk", 0 0, v0x559463771c90_0;  alias, 1 drivers
v0x559463770db0_0 .net "din", 7 0, v0x559463770590_0;  alias, 1 drivers
v0x559463770e50_0 .net "dout", 7 0, L_0x55946373dc50;  alias, 1 drivers
v0x559463770f20_0 .var "dout_reg", 7 0;
v0x559463771010_0 .var "i", 4 0;
v0x5594637710d0 .array "mem", 0 31, 7 0;
v0x559463771190_0 .net "ram_en", 0 0, v0x559463770330_0;  alias, 1 drivers
v0x559463771230_0 .net "ram_we", 0 0, L_0x5594637820c0;  alias, 1 drivers
E_0x559463741640 .event posedge, v0x559463770670_0;
    .scope S_0x55946374fc60;
T_0 ;
    %wait E_0x559463735de0;
    %load/vec4 v0x559463770730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559463770330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559463770330_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55946374fc60;
T_1 ;
    %wait E_0x559463735de0;
    %load/vec4 v0x559463770730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559463770250_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x559463770330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_1.4, 8;
    %load/vec4 v0x559463770250_0;
    %cmpi/e 63, 0, 6;
    %flag_or 8, 4;
T_1.4;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559463770250_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x559463770250_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x559463770250_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55946374fc60;
T_2 ;
    %wait E_0x559463735de0;
    %load/vec4 v0x559463770730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559463770170_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x559463770330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x559463770250_0;
    %cmpi/u 31, 0, 6;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x559463770170_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x559463770170_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559463770170_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55946374fc60;
T_3 ;
    %wait E_0x559463735de0;
    %load/vec4 v0x559463770730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559463770590_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5594637704d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x559463770590_0;
    %cmpi/u 31, 0, 8;
    %flag_get/vec4 5;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x559463770590_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x559463770590_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559463770590_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5594637708d0;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x559463771010_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_0x5594637708d0;
T_5 ;
    %wait E_0x559463741640;
    %load/vec4 v0x559463771190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x559463771230_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x559463770db0_0;
    %load/vec4 v0x559463770c30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5594637710d0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x559463771190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v0x559463771230_0;
    %nor/r;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v0x559463771010_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5594637710d0, 4;
    %assign/vec4 v0x559463770f20_0, 0;
    %load/vec4 v0x559463771010_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %jmp/0xz  T_5.6, 5;
    %load/vec4 v0x559463771010_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x559463771010_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559463771010_0, 0;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x559463741240;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x559463771c90_0;
    %inv;
    %assign/vec4 v0x559463771c90_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x559463741240;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559463771c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559463771dc0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559463771dc0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x559463741240;
T_8 ;
    %vpi_call 2 24 "$dumpfile", "sim/wave.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559463741240 {0 0 0};
    %delay 6000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "sim/top_tb.v";
    "src/top.v";
    "src/ram_rw.v";
    "src/single_ram_ip.v";
