Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb  8 16:06:53 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lcd_display_timing_summary_routed.rpt -pb lcd_display_timing_summary_routed.pb -rpx lcd_display_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_display
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.151        0.000                      0                  109        0.183        0.000                      0                  109        7.000        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
sys_clk          {0.000 10.000}     20.000          50.000          
  pll_clk_out    {0.000 15.000}     30.000          33.333          
  pll_clkfb_out  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                            7.000        0.000                       0                     4  
  pll_clk_out         25.771        0.000                      0                  107        0.194        0.000                      0                  107       14.500        0.000                       0                    71  
  pll_clkfb_out                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            pll_clk_out              8.151        0.000                      0                    2        0.183        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         20.000      19.000     SLICE_X109Y70   lcd_rst_reg/C
Min Period        n/a     FDCE/C            n/a            1.000         20.000      19.000     SLICE_X113Y70   lcd_rst_reg_lopt_replica/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X113Y70   lcd_rst_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X113Y70   lcd_rst_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X109Y70   lcd_rst_reg/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X109Y70   lcd_rst_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X109Y70   lcd_rst_reg/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X109Y70   lcd_rst_reg/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X113Y70   lcd_rst_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X113Y70   lcd_rst_reg_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_out
  To Clock:  pll_clk_out

Setup :            0  Failing Endpoints,  Worst Slack       25.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.771ns  (required time - arrival time)
  Source:                 u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (pll_clk_out rise@30.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.694ns (17.499%)  route 3.272ns (82.501%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 34.557 - 30.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.573     4.960    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.250     1.710 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.304    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  clkout1_buf/O
                         net (fo=70, routed)          1.563     4.952    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.379     5.331 f  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/Q
                         net (fo=2, routed)           0.853     6.184    u1_display_hvscan/u1_display_control/vs_cnt[12]
    SLICE_X106Y69        LUT6 (Prop_lut6_I3_O)        0.105     6.289 f  u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.905     7.194    u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4_n_0
    SLICE_X107Y66        LUT5 (Prop_lut5_I0_O)        0.105     7.299 f  u1_display_hvscan/u1_display_control/px[9]_i_4/O
                         net (fo=11, routed)          0.736     8.035    u1_display_hvscan/u1_display_control/px[9]_i_4_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I4_O)        0.105     8.140 r  u1_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=25, routed)          0.778     8.918    u1_display_hvscan/u2_display_buffer/E[0]
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.413    34.557    u1_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]/C
                         clock pessimism              0.342    34.898    
                         clock uncertainty           -0.041    34.857    
    SLICE_X113Y63        FDCE (Setup_fdce_C_CE)      -0.168    34.689    u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                         34.689    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                 25.771    

Slack (MET) :             25.771ns  (required time - arrival time)
  Source:                 u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (pll_clk_out rise@30.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.694ns (17.499%)  route 3.272ns (82.501%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 34.557 - 30.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.573     4.960    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.250     1.710 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.304    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  clkout1_buf/O
                         net (fo=70, routed)          1.563     4.952    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.379     5.331 f  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/Q
                         net (fo=2, routed)           0.853     6.184    u1_display_hvscan/u1_display_control/vs_cnt[12]
    SLICE_X106Y69        LUT6 (Prop_lut6_I3_O)        0.105     6.289 f  u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.905     7.194    u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4_n_0
    SLICE_X107Y66        LUT5 (Prop_lut5_I0_O)        0.105     7.299 f  u1_display_hvscan/u1_display_control/px[9]_i_4/O
                         net (fo=11, routed)          0.736     8.035    u1_display_hvscan/u1_display_control/px[9]_i_4_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I4_O)        0.105     8.140 r  u1_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=25, routed)          0.778     8.918    u1_display_hvscan/u2_display_buffer/E[0]
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.413    34.557    u1_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica/C
                         clock pessimism              0.342    34.898    
                         clock uncertainty           -0.041    34.857    
    SLICE_X113Y63        FDCE (Setup_fdce_C_CE)      -0.168    34.689    u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         34.689    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                 25.771    

Slack (MET) :             25.771ns  (required time - arrival time)
  Source:                 u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_2/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (pll_clk_out rise@30.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.694ns (17.499%)  route 3.272ns (82.501%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 34.557 - 30.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.573     4.960    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.250     1.710 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.304    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  clkout1_buf/O
                         net (fo=70, routed)          1.563     4.952    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.379     5.331 f  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/Q
                         net (fo=2, routed)           0.853     6.184    u1_display_hvscan/u1_display_control/vs_cnt[12]
    SLICE_X106Y69        LUT6 (Prop_lut6_I3_O)        0.105     6.289 f  u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.905     7.194    u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4_n_0
    SLICE_X107Y66        LUT5 (Prop_lut5_I0_O)        0.105     7.299 f  u1_display_hvscan/u1_display_control/px[9]_i_4/O
                         net (fo=11, routed)          0.736     8.035    u1_display_hvscan/u1_display_control/px[9]_i_4_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I4_O)        0.105     8.140 r  u1_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=25, routed)          0.778     8.918    u1_display_hvscan/u2_display_buffer/E[0]
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.413    34.557    u1_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_2/C
                         clock pessimism              0.342    34.898    
                         clock uncertainty           -0.041    34.857    
    SLICE_X113Y63        FDCE (Setup_fdce_C_CE)      -0.168    34.689    u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         34.689    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                 25.771    

Slack (MET) :             25.771ns  (required time - arrival time)
  Source:                 u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_3/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (pll_clk_out rise@30.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.694ns (17.499%)  route 3.272ns (82.501%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 34.557 - 30.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.573     4.960    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.250     1.710 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.304    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  clkout1_buf/O
                         net (fo=70, routed)          1.563     4.952    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.379     5.331 f  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/Q
                         net (fo=2, routed)           0.853     6.184    u1_display_hvscan/u1_display_control/vs_cnt[12]
    SLICE_X106Y69        LUT6 (Prop_lut6_I3_O)        0.105     6.289 f  u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.905     7.194    u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4_n_0
    SLICE_X107Y66        LUT5 (Prop_lut5_I0_O)        0.105     7.299 f  u1_display_hvscan/u1_display_control/px[9]_i_4/O
                         net (fo=11, routed)          0.736     8.035    u1_display_hvscan/u1_display_control/px[9]_i_4_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I4_O)        0.105     8.140 r  u1_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=25, routed)          0.778     8.918    u1_display_hvscan/u2_display_buffer/E[0]
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.413    34.557    u1_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_3/C
                         clock pessimism              0.342    34.898    
                         clock uncertainty           -0.041    34.857    
    SLICE_X113Y63        FDCE (Setup_fdce_C_CE)      -0.168    34.689    u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         34.689    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                 25.771    

Slack (MET) :             25.771ns  (required time - arrival time)
  Source:                 u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_4/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (pll_clk_out rise@30.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.694ns (17.499%)  route 3.272ns (82.501%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 34.557 - 30.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.573     4.960    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.250     1.710 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.304    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  clkout1_buf/O
                         net (fo=70, routed)          1.563     4.952    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.379     5.331 f  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/Q
                         net (fo=2, routed)           0.853     6.184    u1_display_hvscan/u1_display_control/vs_cnt[12]
    SLICE_X106Y69        LUT6 (Prop_lut6_I3_O)        0.105     6.289 f  u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.905     7.194    u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4_n_0
    SLICE_X107Y66        LUT5 (Prop_lut5_I0_O)        0.105     7.299 f  u1_display_hvscan/u1_display_control/px[9]_i_4/O
                         net (fo=11, routed)          0.736     8.035    u1_display_hvscan/u1_display_control/px[9]_i_4_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I4_O)        0.105     8.140 r  u1_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=25, routed)          0.778     8.918    u1_display_hvscan/u2_display_buffer/E[0]
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.413    34.557    u1_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_4/C
                         clock pessimism              0.342    34.898    
                         clock uncertainty           -0.041    34.857    
    SLICE_X113Y63        FDCE (Setup_fdce_C_CE)      -0.168    34.689    u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         34.689    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                 25.771    

Slack (MET) :             25.771ns  (required time - arrival time)
  Source:                 u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_7/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (pll_clk_out rise@30.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.694ns (17.499%)  route 3.272ns (82.501%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 34.557 - 30.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.573     4.960    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.250     1.710 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.304    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  clkout1_buf/O
                         net (fo=70, routed)          1.563     4.952    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.379     5.331 f  u1_display_hvscan/u1_display_control/vs_cnt_reg[12]/Q
                         net (fo=2, routed)           0.853     6.184    u1_display_hvscan/u1_display_control/vs_cnt[12]
    SLICE_X106Y69        LUT6 (Prop_lut6_I3_O)        0.105     6.289 f  u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.905     7.194    u1_display_hvscan/u1_display_control/lcd_vs_OBUF_inst_i_4_n_0
    SLICE_X107Y66        LUT5 (Prop_lut5_I0_O)        0.105     7.299 f  u1_display_hvscan/u1_display_control/px[9]_i_4/O
                         net (fo=11, routed)          0.736     8.035    u1_display_hvscan/u1_display_control/px[9]_i_4_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I4_O)        0.105     8.140 r  u1_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=25, routed)          0.778     8.918    u1_display_hvscan/u2_display_buffer/E[0]
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.413    34.557    u1_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y63        FDCE                                         r  u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_7/C
                         clock pessimism              0.342    34.898    
                         clock uncertainty           -0.041    34.857    
    SLICE_X113Y63        FDCE (Setup_fdce_C_CE)      -0.168    34.689    u1_display_hvscan/u2_display_buffer/rgb_data_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         34.689    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                 25.771    

Slack (MET) :             25.887ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/px_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (pll_clk_out rise@30.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.694ns (17.155%)  route 3.352ns (82.845%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 34.553 - 30.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.573     4.960    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.250     1.710 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.304    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  clkout1_buf/O
                         net (fo=70, routed)          1.563     4.952    lcd_clk_OBUF
    SLICE_X109Y69        FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDCE (Prop_fdce_C_Q)         0.379     5.331 r  display_en_reg/Q
                         net (fo=47, routed)          1.598     6.929    u1_display_hvscan/u1_display_control/vs_cnt_reg[0]_0
    SLICE_X110Y68        LUT6 (Prop_lut6_I5_O)        0.105     7.034 f  u1_display_hvscan/u1_display_control/px[9]_i_11/O
                         net (fo=1, routed)           0.786     7.820    u1_display_hvscan/u1_display_control/px[9]_i_11_n_0
    SLICE_X108Y67        LUT6 (Prop_lut6_I5_O)        0.105     7.925 f  u1_display_hvscan/u1_display_control/px[9]_i_3/O
                         net (fo=10, routed)          0.968     8.893    u1_display_hvscan/u1_display_control/px[9]_i_3_n_0
    SLICE_X113Y68        LUT6 (Prop_lut6_I2_O)        0.105     8.998 r  u1_display_hvscan/u1_display_control/px[6]_i_1/O
                         net (fo=1, routed)           0.000     8.998    u1_display_hvscan/u1_display_control/px[6]_i_1_n_0
    SLICE_X113Y68        FDCE                                         r  u1_display_hvscan/u1_display_control/px_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.409    34.553    u1_display_hvscan/u1_display_control/CLK
    SLICE_X113Y68        FDCE                                         r  u1_display_hvscan/u1_display_control/px_reg[6]/C
                         clock pessimism              0.342    34.894    
                         clock uncertainty           -0.041    34.853    
    SLICE_X113Y68        FDCE (Setup_fdce_C_D)        0.032    34.885    u1_display_hvscan/u1_display_control/px_reg[6]
  -------------------------------------------------------------------
                         required time                         34.885    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 25.887    

Slack (MET) :             25.903ns  (required time - arrival time)
  Source:                 u1_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/vs_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (pll_clk_out rise@30.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.748ns (19.366%)  route 3.114ns (80.634%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 34.552 - 30.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.573     4.960    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.250     1.710 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.304    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  clkout1_buf/O
                         net (fo=70, routed)          1.565     4.954    u1_display_hvscan/u1_display_control/CLK
    SLICE_X108Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDCE (Prop_fdce_C_Q)         0.433     5.387 f  u1_display_hvscan/u1_display_control/hs_cnt_reg[15]/Q
                         net (fo=3, routed)           0.807     6.195    u1_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[15]
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.105     6.300 f  u1_display_hvscan/u1_display_control/lcd_hs_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.803     7.103    u1_display_hvscan/u1_display_control/lcd_hs_OBUF_inst_i_2_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I0_O)        0.105     7.208 r  u1_display_hvscan/u1_display_control/hs_cnt[15]_i_4/O
                         net (fo=32, routed)          1.024     8.232    u1_display_hvscan/u1_display_control/hs_cnt[15]_i_4_n_0
    SLICE_X108Y68        LUT2 (Prop_lut2_I1_O)        0.105     8.337 r  u1_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.480     8.817    u1_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X106Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.408    34.552    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[1]/C
                         clock pessimism              0.378    34.929    
                         clock uncertainty           -0.041    34.888    
    SLICE_X106Y67        FDCE (Setup_fdce_C_CE)      -0.168    34.720    u1_display_hvscan/u1_display_control/vs_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         34.720    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 25.903    

Slack (MET) :             25.903ns  (required time - arrival time)
  Source:                 u1_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/vs_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (pll_clk_out rise@30.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.748ns (19.366%)  route 3.114ns (80.634%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 34.552 - 30.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.573     4.960    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.250     1.710 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.304    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  clkout1_buf/O
                         net (fo=70, routed)          1.565     4.954    u1_display_hvscan/u1_display_control/CLK
    SLICE_X108Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDCE (Prop_fdce_C_Q)         0.433     5.387 f  u1_display_hvscan/u1_display_control/hs_cnt_reg[15]/Q
                         net (fo=3, routed)           0.807     6.195    u1_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[15]
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.105     6.300 f  u1_display_hvscan/u1_display_control/lcd_hs_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.803     7.103    u1_display_hvscan/u1_display_control/lcd_hs_OBUF_inst_i_2_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I0_O)        0.105     7.208 r  u1_display_hvscan/u1_display_control/hs_cnt[15]_i_4/O
                         net (fo=32, routed)          1.024     8.232    u1_display_hvscan/u1_display_control/hs_cnt[15]_i_4_n_0
    SLICE_X108Y68        LUT2 (Prop_lut2_I1_O)        0.105     8.337 r  u1_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.480     8.817    u1_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X106Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.408    34.552    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[2]/C
                         clock pessimism              0.378    34.929    
                         clock uncertainty           -0.041    34.888    
    SLICE_X106Y67        FDCE (Setup_fdce_C_CE)      -0.168    34.720    u1_display_hvscan/u1_display_control/vs_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         34.720    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 25.903    

Slack (MET) :             25.903ns  (required time - arrival time)
  Source:                 u1_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/vs_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (pll_clk_out rise@30.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.748ns (19.366%)  route 3.114ns (80.634%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 34.552 - 30.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.573     4.960    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.250     1.710 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594     3.304    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  clkout1_buf/O
                         net (fo=70, routed)          1.565     4.954    u1_display_hvscan/u1_display_control/CLK
    SLICE_X108Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDCE (Prop_fdce_C_Q)         0.433     5.387 f  u1_display_hvscan/u1_display_control/hs_cnt_reg[15]/Q
                         net (fo=3, routed)           0.807     6.195    u1_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[15]
    SLICE_X110Y68        LUT5 (Prop_lut5_I2_O)        0.105     6.300 f  u1_display_hvscan/u1_display_control/lcd_hs_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.803     7.103    u1_display_hvscan/u1_display_control/lcd_hs_OBUF_inst_i_2_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I0_O)        0.105     7.208 r  u1_display_hvscan/u1_display_control/hs_cnt[15]_i_4/O
                         net (fo=32, routed)          1.024     8.232    u1_display_hvscan/u1_display_control/hs_cnt[15]_i_4_n_0
    SLICE_X108Y68        LUT2 (Prop_lut2_I1_O)        0.105     8.337 r  u1_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.480     8.817    u1_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X106Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.408    34.552    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
                         clock pessimism              0.378    34.929    
                         clock uncertainty           -0.041    34.888    
    SLICE_X106Y67        FDCE (Setup_fdce_C_CE)      -0.168    34.720    u1_display_hvscan/u1_display_control/vs_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         34.720    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 25.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/vs_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.874%)  route 0.141ns (43.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.568    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.398 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.942    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  clkout1_buf/O
                         net (fo=70, routed)          0.629     1.597    lcd_clk_OBUF
    SLICE_X109Y69        FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDCE (Prop_fdce_C_Q)         0.141     1.738 r  display_en_reg/Q
                         net (fo=47, routed)          0.141     1.879    u1_display_hvscan/u1_display_control/vs_cnt_reg[0]_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I1_O)        0.045     1.924 r  u1_display_hvscan/u1_display_control/vs_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.924    u1_display_hvscan/u1_display_control/p_1_in[10]
    SLICE_X108Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.897     2.113    u1_display_hvscan/u1_display_control/CLK
    SLICE_X108Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[10]/C
                         clock pessimism             -0.503     1.610    
    SLICE_X108Y69        FDCE (Hold_fdce_C_D)         0.120     1.730    u1_display_hvscan/u1_display_control/vs_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/vs_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.187%)  route 0.145ns (43.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.568    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.398 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.942    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  clkout1_buf/O
                         net (fo=70, routed)          0.629     1.597    lcd_clk_OBUF
    SLICE_X109Y69        FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDCE (Prop_fdce_C_Q)         0.141     1.738 r  display_en_reg/Q
                         net (fo=47, routed)          0.145     1.883    u1_display_hvscan/u1_display_control/vs_cnt_reg[0]_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I1_O)        0.045     1.928 r  u1_display_hvscan/u1_display_control/vs_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.928    u1_display_hvscan/u1_display_control/p_1_in[11]
    SLICE_X108Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.897     2.113    u1_display_hvscan/u1_display_control/CLK
    SLICE_X108Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[11]/C
                         clock pessimism             -0.503     1.610    
    SLICE_X108Y69        FDCE (Hold_fdce_C_D)         0.121     1.731    u1_display_hvscan/u1_display_control/vs_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u1_display_hvscan/u1_display_control/px_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/px_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.113%)  route 0.129ns (40.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.568    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.398 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.942    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  clkout1_buf/O
                         net (fo=70, routed)          0.632     1.600    u1_display_hvscan/u1_display_control/CLK
    SLICE_X110Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.141     1.741 f  u1_display_hvscan/u1_display_control/px_reg[0]/Q
                         net (fo=2, routed)           0.129     1.869    u1_display_hvscan/u1_display_control/px_reg_n_0_[0]
    SLICE_X110Y67        LUT6 (Prop_lut6_I5_O)        0.045     1.914 r  u1_display_hvscan/u1_display_control/px[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    u1_display_hvscan/u1_display_control/px[0]_i_1_n_0
    SLICE_X110Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/px_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.902     2.118    u1_display_hvscan/u1_display_control/CLK
    SLICE_X110Y67        FDCE                                         r  u1_display_hvscan/u1_display_control/px_reg[0]/C
                         clock pessimism             -0.518     1.600    
    SLICE_X110Y67        FDCE (Hold_fdce_C_D)         0.092     1.692    u1_display_hvscan/u1_display_control/px_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/px_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.917%)  route 0.194ns (51.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.568    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.398 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.942    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  clkout1_buf/O
                         net (fo=70, routed)          0.629     1.597    lcd_clk_OBUF
    SLICE_X109Y69        FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDCE (Prop_fdce_C_Q)         0.141     1.738 r  display_en_reg/Q
                         net (fo=47, routed)          0.194     1.932    u1_display_hvscan/u1_display_control/vs_cnt_reg[0]_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I0_O)        0.045     1.977 r  u1_display_hvscan/u1_display_control/px[8]_i_1/O
                         net (fo=1, routed)           0.000     1.977    u1_display_hvscan/u1_display_control/px[8]_i_1_n_0
    SLICE_X113Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/px_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.900     2.116    u1_display_hvscan/u1_display_control/CLK
    SLICE_X113Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/px_reg[8]/C
                         clock pessimism             -0.482     1.634    
    SLICE_X113Y69        FDCE (Hold_fdce_C_D)         0.091     1.725    u1_display_hvscan/u1_display_control/px_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u1_display_hvscan/u1_display_control/vs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/vs_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.991%)  route 0.172ns (48.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.568    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.398 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.942    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  clkout1_buf/O
                         net (fo=70, routed)          0.630     1.598    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y68        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.141     1.739 f  u1_display_hvscan/u1_display_control/vs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.172     1.911    u1_display_hvscan/u1_display_control/vs_cnt[0]
    SLICE_X106Y68        LUT5 (Prop_lut5_I0_O)        0.045     1.956 r  u1_display_hvscan/u1_display_control/vs_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.956    u1_display_hvscan/u1_display_control/p_1_in[0]
    SLICE_X106Y68        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.898     2.114    u1_display_hvscan/u1_display_control/CLK
    SLICE_X106Y68        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[0]/C
                         clock pessimism             -0.516     1.598    
    SLICE_X106Y68        FDCE (Hold_fdce_C_D)         0.092     1.690    u1_display_hvscan/u1_display_control/vs_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u1_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/hs_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.554%)  route 0.189ns (50.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.568    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.398 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.942    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  clkout1_buf/O
                         net (fo=70, routed)          0.634     1.602    u1_display_hvscan/u1_display_control/CLK
    SLICE_X110Y65        FDCE                                         r  u1_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.141     1.743 f  u1_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=4, routed)           0.189     1.932    u1_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X110Y65        LUT2 (Prop_lut2_I1_O)        0.045     1.977 r  u1_display_hvscan/u1_display_control/hs_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    u1_display_hvscan/u1_display_control/p_0_in[0]
    SLICE_X110Y65        FDCE                                         r  u1_display_hvscan/u1_display_control/hs_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.904     2.120    u1_display_hvscan/u1_display_control/CLK
    SLICE_X110Y65        FDCE                                         r  u1_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                         clock pessimism             -0.518     1.602    
    SLICE_X110Y65        FDCE (Hold_fdce_C_D)         0.091     1.693    u1_display_hvscan/u1_display_control/hs_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/vs_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.853%)  route 0.248ns (57.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.568    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.398 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.942    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  clkout1_buf/O
                         net (fo=70, routed)          0.629     1.597    lcd_clk_OBUF
    SLICE_X109Y69        FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDCE (Prop_fdce_C_Q)         0.141     1.738 r  display_en_reg/Q
                         net (fo=47, routed)          0.248     1.986    u1_display_hvscan/u1_display_control/vs_cnt_reg[0]_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I1_O)        0.045     2.031 r  u1_display_hvscan/u1_display_control/vs_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.031    u1_display_hvscan/u1_display_control/p_1_in[9]
    SLICE_X108Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.897     2.113    u1_display_hvscan/u1_display_control/CLK
    SLICE_X108Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[9]/C
                         clock pessimism             -0.503     1.610    
    SLICE_X108Y69        FDCE (Hold_fdce_C_D)         0.121     1.731    u1_display_hvscan/u1_display_control/vs_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/vs_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.097%)  route 0.278ns (59.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.568    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.398 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.942    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  clkout1_buf/O
                         net (fo=70, routed)          0.629     1.597    lcd_clk_OBUF
    SLICE_X109Y69        FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDCE (Prop_fdce_C_Q)         0.141     1.738 r  display_en_reg/Q
                         net (fo=47, routed)          0.278     2.016    u1_display_hvscan/u1_display_control/vs_cnt_reg[0]_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I1_O)        0.045     2.061 r  u1_display_hvscan/u1_display_control/vs_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.061    u1_display_hvscan/u1_display_control/p_1_in[6]
    SLICE_X108Y68        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.898     2.114    u1_display_hvscan/u1_display_control/CLK
    SLICE_X108Y68        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[6]/C
                         clock pessimism             -0.502     1.612    
    SLICE_X108Y68        FDCE (Hold_fdce_C_D)         0.121     1.733    u1_display_hvscan/u1_display_control/vs_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/vs_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.997%)  route 0.279ns (60.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.568    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.398 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.942    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  clkout1_buf/O
                         net (fo=70, routed)          0.629     1.597    lcd_clk_OBUF
    SLICE_X109Y69        FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDCE (Prop_fdce_C_Q)         0.141     1.738 r  display_en_reg/Q
                         net (fo=47, routed)          0.279     2.017    u1_display_hvscan/u1_display_control/vs_cnt_reg[0]_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I1_O)        0.045     2.062 r  u1_display_hvscan/u1_display_control/vs_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     2.062    u1_display_hvscan/u1_display_control/p_1_in[15]
    SLICE_X108Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.897     2.113    u1_display_hvscan/u1_display_control/CLK
    SLICE_X108Y69        FDCE                                         r  u1_display_hvscan/u1_display_control/vs_cnt_reg[15]/C
                         clock pessimism             -0.503     1.610    
    SLICE_X108Y69        FDCE (Hold_fdce_C_D)         0.121     1.731    u1_display_hvscan/u1_display_control/vs_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_display_hvscan/u1_display_control/hs_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             pll_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - pll_clk_out rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.187ns (34.831%)  route 0.350ns (65.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.568    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.398 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.942    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  clkout1_buf/O
                         net (fo=70, routed)          0.629     1.597    lcd_clk_OBUF
    SLICE_X109Y69        FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDCE (Prop_fdce_C_Q)         0.141     1.738 r  display_en_reg/Q
                         net (fo=47, routed)          0.350     2.088    u1_display_hvscan/u1_display_control/vs_cnt_reg[0]_0
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.046     2.134 r  u1_display_hvscan/u1_display_control/hs_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.134    u1_display_hvscan/u1_display_control/p_0_in[14]
    SLICE_X110Y68        FDCE                                         r  u1_display_hvscan/u1_display_control/hs_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.901     2.117    u1_display_hvscan/u1_display_control/CLK
    SLICE_X110Y68        FDCE                                         r  u1_display_hvscan/u1_display_control/hs_cnt_reg[14]/C
                         clock pessimism             -0.482     1.635    
    SLICE_X110Y68        FDCE (Hold_fdce_C_D)         0.107     1.742    u1_display_hvscan/u1_display_control/hs_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.392    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_out
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         30.000      28.408     BUFGCTRL_X0Y0   clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X109Y69   display_en_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X109Y72   display_en_reg_lopt_replica/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X110Y65   u1_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X108Y65   u1_display_hvscan/u1_display_control/hs_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X110Y68   u1_display_hvscan/u1_display_control/hs_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X108Y66   u1_display_hvscan/u1_display_control/hs_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X108Y67   u1_display_hvscan/u1_display_control/hs_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         30.000      29.000     SLICE_X110Y68   u1_display_hvscan/u1_display_control/hs_cnt_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X110Y65   u1_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X110Y65   u1_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X108Y65   u1_display_hvscan/u1_display_control/hs_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X110Y68   u1_display_hvscan/u1_display_control/hs_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X108Y66   u1_display_hvscan/u1_display_control/hs_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X108Y66   u1_display_hvscan/u1_display_control/hs_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X108Y67   u1_display_hvscan/u1_display_control/hs_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X110Y68   u1_display_hvscan/u1_display_control/hs_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X108Y67   u1_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X108Y66   u1_display_hvscan/u1_display_control/hs_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X109Y69   display_en_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X109Y72   display_en_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X110Y65   u1_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X110Y65   u1_display_hvscan/u1_display_control/hs_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X110Y67   u1_display_hvscan/u1_display_control/px_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X113Y67   u1_display_hvscan/u1_display_control/px_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X113Y67   u1_display_hvscan/u1_display_control/px_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X113Y67   u1_display_hvscan/u1_display_control/px_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X113Y67   u1_display_hvscan/u1_display_control/px_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         15.000      14.500     SLICE_X108Y69   u1_display_hvscan/u1_display_control/vs_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb_out
  To Clock:  pll_clkfb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb_out
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1   clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  pll_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        8.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.151ns  (required time - arrival time)
  Source:                 lcd_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_en_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk_out rise@30.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.263ns  (logic 0.484ns (38.335%)  route 0.779ns (61.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 34.547 - 30.000 ) 
    Source Clock Delay      (SCD):    4.947ns = ( 24.947 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.560    24.947    sys_clk_IBUF_BUFG
    SLICE_X109Y70        FDCE                                         r  lcd_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.379    25.326 r  lcd_rst_reg/Q
                         net (fo=1, routed)           0.227    25.553    lcd_rst_OBUF
    SLICE_X109Y70        LUT1 (Prop_lut1_I0_O)        0.105    25.658 f  display_en_i_1/O
                         net (fo=2, routed)           0.552    26.210    display_en_i_1_n_0
    SLICE_X109Y72        FDCE                                         f  display_en_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.403    34.547    lcd_clk_OBUF
    SLICE_X109Y72        FDCE                                         r  display_en_reg_lopt_replica/C
                         clock pessimism              0.246    34.792    
                         clock uncertainty           -0.100    34.692    
    SLICE_X109Y72        FDCE (Recov_fdce_C_CLR)     -0.331    34.361    display_en_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         34.361    
                         arrival time                         -26.210    
  -------------------------------------------------------------------
                         slack                                  8.151    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 lcd_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_en_reg/CLR
                            (recovery check against rising-edge clock pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk_out rise@30.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.484ns (42.305%)  route 0.660ns (57.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 34.550 - 30.000 ) 
    Source Clock Delay      (SCD):    4.947ns = ( 24.947 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.560    24.947    sys_clk_IBUF_BUFG
    SLICE_X109Y70        FDCE                                         r  lcd_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.379    25.326 r  lcd_rst_reg/Q
                         net (fo=1, routed)           0.227    25.553    lcd_rst_OBUF
    SLICE_X109Y70        LUT1 (Prop_lut1_I0_O)        0.105    25.658 f  display_en_i_1/O
                         net (fo=2, routed)           0.433    26.091    display_en_i_1_n_0
    SLICE_X109Y69        FDCE                                         f  display_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    31.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    33.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    33.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.405    34.546    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.931    31.615 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    33.066    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    33.143 r  clkout1_buf/O
                         net (fo=70, routed)          1.406    34.550    lcd_clk_OBUF
    SLICE_X109Y69        FDCE                                         r  display_en_reg/C
                         clock pessimism              0.246    34.795    
                         clock uncertainty           -0.100    34.695    
    SLICE_X109Y69        FDCE (Recov_fdce_C_CLR)     -0.331    34.364    display_en_reg
  -------------------------------------------------------------------
                         required time                         34.364    
                         arrival time                         -26.091    
  -------------------------------------------------------------------
                         slack                                  8.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 lcd_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_en_reg/CLR
                            (removal check against rising-edge clock pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.081%)  route 0.278ns (59.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.626     1.592    sys_clk_IBUF_BUFG
    SLICE_X109Y70        FDCE                                         r  lcd_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.141     1.733 r  lcd_rst_reg/Q
                         net (fo=1, routed)           0.104     1.836    lcd_rst_OBUF
    SLICE_X109Y70        LUT1 (Prop_lut1_I0_O)        0.045     1.881 f  display_en_i_1/O
                         net (fo=2, routed)           0.174     2.056    display_en_i_1_n_0
    SLICE_X109Y69        FDCE                                         f  display_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.897     2.113    lcd_clk_OBUF
    SLICE_X109Y69        FDCE                                         r  display_en_reg/C
                         clock pessimism             -0.248     1.865    
                         clock uncertainty            0.100     1.965    
    SLICE_X109Y69        FDCE (Remov_fdce_C_CLR)     -0.092     1.873    display_en_reg
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 lcd_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_en_reg_lopt_replica/CLR
                            (removal check against rising-edge clock pll_clk_out  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.409%)  route 0.355ns (65.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.626     1.592    sys_clk_IBUF_BUFG
    SLICE_X109Y70        FDCE                                         r  lcd_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.141     1.733 r  lcd_rst_reg/Q
                         net (fo=1, routed)           0.104     1.836    lcd_rst_OBUF
    SLICE_X109Y70        LUT1 (Prop_lut1_I0_O)        0.045     1.881 f  display_en_i_1/O
                         net (fo=2, routed)           0.251     2.132    display_en_i_1_n_0
    SLICE_X109Y72        FDCE                                         f  display_en_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.869     2.083    sys_clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.595 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.187    pll_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  clkout1_buf/O
                         net (fo=70, routed)          0.894     2.110    lcd_clk_OBUF
    SLICE_X109Y72        FDCE                                         r  display_en_reg_lopt_replica/C
                         clock pessimism             -0.248     1.862    
                         clock uncertainty            0.100     1.962    
    SLICE_X109Y72        FDCE (Remov_fdce_C_CLR)     -0.092     1.870    display_en_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.262    





