{
  "module_name": "pipeline.json",
  "hash_id": "5926691822fddad7231739808104c0118db4573f9c315445164700c71859f2ee",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/meteorlake/pipeline.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Cycles when divide unit is busy executing divide or square root operations.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xb0\",\n        \"EventName\": \"ARITH.DIV_ACTIVE\",\n        \"PublicDescription\": \"Counts cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x9\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This event counts the cycles the integer divider is busy.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xb0\",\n        \"EventName\": \"ARITH.IDIV_ACTIVE\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of occurrences where a microcode assist is invoked by hardware.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"ASSISTS.ANY\",\n        \"PublicDescription\": \"Counts the number of occurrences where a microcode assist is invoked by hardware. Examples include AD (page Access Dirty), FP and AVX related assists.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1b\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of branch instructions retired for all branch types.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.ALL_BRANCHES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires.  All branch type instructions are accounted for.\",\n        \"SampleAfterValue\": \"200003\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"All branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.ALL_BRANCHES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Conditional branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.COND\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts conditional branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Not taken branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.COND_NTAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts not taken branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Taken conditional branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.COND_TAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts taken conditional branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.FAR_BRANCH\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xbf\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Far branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.FAR_BRANCH\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts far branch instructions retired.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Indirect near branch instructions retired (excluding returns)\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.INDIRECT\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts near indirect branch instructions retired excluding returns. TSX abort is an indirect branch.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of near CALL branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.NEAR_CALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xf9\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Direct and indirect near call instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.NEAR_CALL\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts both direct and indirect near call instructions retired.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Return instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.NEAR_RETURN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts return instructions retired.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Taken branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.NEAR_TAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts taken branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of mispredicted branch instructions retired for all branch types.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the total number of mispredicted branch instructions retired.  All branch type instructions are accounted for.  Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP.    A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.\",\n        \"SampleAfterValue\": \"200003\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"All mispredicted branch instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all the retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor incorrectly predicts the destination of the branch.  When the misprediction is discovered at execution, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path.\",\n        \"SampleAfterValue\": \"400009\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"All mispredicted branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.ALL_BRANCHES_COST\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x44\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.COND\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x7e\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted conditional branch instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.COND\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts mispredicted conditional branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted conditional branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.COND_COST\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x51\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted non-taken conditional branch instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.COND_NTAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the number of conditional branch instructions retired that were mispredicted and the branch direction was not taken.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted non-taken conditional branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.COND_NTAKEN_COST\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x50\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"number of branch instructions retired that were mispredicted and taken.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.COND_TAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts taken conditional mispredicted branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted taken conditional branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.COND_TAKEN_COST\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x41\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.INDIRECT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xeb\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Miss-predicted near indirect branch instructions retired (excluding returns)\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.INDIRECT\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts miss-predicted near indirect branch instructions retired excluding returns. TSX abort is an indirect branch.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted near indirect CALL branch instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.INDIRECT_CALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xfb\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted indirect CALL retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.INDIRECT_CALL\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired mispredicted indirect (near taken) CALL instructions, including both register and memory indirect.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted indirect CALL retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.INDIRECT_CALL_COST\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x42\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted near indirect branch instructions retired (excluding returns). This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.INDIRECT_COST\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0xc0\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of near branch instructions retired that were mispredicted and taken.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.NEAR_TAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts number of near branch instructions retired that were mispredicted and taken.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted taken near branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.NEAR_TAKEN_COST\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x60\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This event counts the number of mispredicted ret instructions retired. Non PEBS\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.RET\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"This is a non-precise version (that is, does not use PEBS) of the event that counts mispredicted return instructions retired.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of mispredicted near RET branch instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.RETURN\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xf7\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted ret instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.RET_COST\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x48\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Core clocks when the thread is in the C0.1 light-weight slower wakeup time but more power saving optimized state.\",\n        \"EventCode\": \"0xec\",\n        \"EventName\": \"CPU_CLK_UNHALTED.C01\",\n        \"PublicDescription\": \"Counts core clocks when the thread is in the C0.1 light-weight slower wakeup time but more power saving optimized state.  This state can be entered via the TPAUSE or UMWAIT instructions.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Core clocks when the thread is in the C0.2 light-weight faster wakeup time but less power saving optimized state.\",\n        \"EventCode\": \"0xec\",\n        \"EventName\": \"CPU_CLK_UNHALTED.C02\",\n        \"PublicDescription\": \"Counts core clocks when the thread is in the C0.2 light-weight faster wakeup time but less power saving optimized state.  This state can be entered via the TPAUSE or UMWAIT instructions.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Core clocks when the thread is in the C0.1 or C0.2 or running a PAUSE in C0 ACPI state.\",\n        \"EventCode\": \"0xec\",\n        \"EventName\": \"CPU_CLK_UNHALTED.C0_WAIT\",\n        \"PublicDescription\": \"Counts core clocks when the thread is in the C0.1 or C0.2 power saving optimized states (TPAUSE or UMWAIT instructions) or running the PAUSE instruction.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x70\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fixed Counter: Counts the number of unhalted core clock cycles\",\n        \"EventName\": \"CPU_CLK_UNHALTED.CORE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.THREAD_P]\",\n        \"EventCode\": \"0x3c\",\n        \"EventName\": \"CPU_CLK_UNHALTED.CORE_P\",\n        \"SampleAfterValue\": \"2000003\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Cycle counts are evenly distributed between active threads in the Core.\",\n        \"EventCode\": \"0xec\",\n        \"EventName\": \"CPU_CLK_UNHALTED.DISTRIBUTED\",\n        \"PublicDescription\": \"This event distributes cycle counts between active hyperthreads, i.e., those in C0.  A hyperthread becomes inactive when it executes the HLT or MWAIT instructions.  If all other hyperthreads are inactive (or disabled or do not exist), all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Core crystal clock cycles when this thread is unhalted and the other thread is halted.\",\n        \"EventCode\": \"0x3c\",\n        \"EventName\": \"CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE\",\n        \"PublicDescription\": \"Counts Core crystal clock cycles when current thread is unhalted and the other thread is halted.\",\n        \"SampleAfterValue\": \"25003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"CPU_CLK_UNHALTED.PAUSE\",\n        \"EventCode\": \"0xec\",\n        \"EventName\": \"CPU_CLK_UNHALTED.PAUSE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"CPU_CLK_UNHALTED.PAUSE_INST\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0xec\",\n        \"EventName\": \"CPU_CLK_UNHALTED.PAUSE_INST\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.\",\n        \"EventCode\": \"0x3c\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF_DISTRIBUTED\",\n        \"PublicDescription\": \"This event distributes Core crystal clock cycle counts between active hyperthreads, i.e., those in C0 sleep-state. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If one thread is active in a core, all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fixed Counter: Counts the number of unhalted reference clock cycles\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF_TSC\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Reference cycles when the core is not in halt state.\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF_TSC\",\n        \"PublicDescription\": \"Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'.  The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'.  After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted reference clock cycles at TSC frequency.\",\n        \"EventCode\": \"0x3c\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF_TSC_P\",\n        \"PublicDescription\": \"Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose performance counter.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Reference cycles when the core is not in halt state.\",\n        \"EventCode\": \"0x3c\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF_TSC_P\",\n        \"PublicDescription\": \"Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'.  The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'.  After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fixed Counter: Counts the number of unhalted core clock cycles\",\n        \"EventName\": \"CPU_CLK_UNHALTED.THREAD\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles when the thread is not in halt state\",\n        \"EventName\": \"CPU_CLK_UNHALTED.THREAD\",\n        \"PublicDescription\": \"Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.CORE_P]\",\n        \"EventCode\": \"0x3c\",\n        \"EventName\": \"CPU_CLK_UNHALTED.THREAD_P\",\n        \"SampleAfterValue\": \"2000003\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Thread cycles when thread is not in halt state\",\n        \"EventCode\": \"0x3c\",\n        \"EventName\": \"CPU_CLK_UNHALTED.THREAD_P\",\n        \"PublicDescription\": \"This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles while L1 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"8\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.CYCLES_L1D_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles while L2 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.CYCLES_L2_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles while memory subsystem has an outstanding load.\",\n        \"CounterMask\": \"16\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.CYCLES_MEM_ANY\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while L1 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"12\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_L1D_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0xc\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while L2 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"5\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_L2_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Total execution stalls.\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_TOTAL\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.1_PORTS_UTIL\",\n        \"PublicDescription\": \"Counts cycles during which a total of 1 uop was executed on all ports and Reservation Station (RS) was not empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.2_PORTS_UTIL\",\n        \"PublicDescription\": \"Counts cycles during which a total of 2 uops were executed on all ports and Reservation Station (RS) was not empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.3_PORTS_UTIL\",\n        \"PublicDescription\": \"Cycles total of 3 uops are executed on all ports and Reservation Station (RS) was not empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.4_PORTS_UTIL\",\n        \"PublicDescription\": \"Cycles total of 4 uops are executed on all ports and Reservation Station (RS) was not empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while memory subsystem has an outstanding load.\",\n        \"CounterMask\": \"5\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.BOUND_ON_LOADS\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x21\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where the Store Buffer was full and no loads caused an execution stall.\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.BOUND_ON_STORES\",\n        \"PublicDescription\": \"Counts cycles where the Store Buffer was full and no loads caused an execution stall.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles no uop executed while RS was not empty, the SB was not full and there was no outstanding load.\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.EXE_BOUND_0_PORTS\",\n        \"PublicDescription\": \"Number of cycles total of 0 uops executed on all ports, Reservation Station (RS) was not empty, the Store Buffer (SB) was not full and there was no outstanding load.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Instruction decoders utilized in a cycle\",\n        \"EventCode\": \"0x75\",\n        \"EventName\": \"INST_DECODED.DECODERS\",\n        \"PublicDescription\": \"Number of decoders utilized in a cycle when the MITE (legacy decode pipeline) fetches instructions.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Fixed Counter: Counts the number of instructions retired\",\n        \"EventName\": \"INST_RETIRED.ANY\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Number of instructions retired. Fixed Counter - architectural event\",\n        \"EventName\": \"INST_RETIRED.ANY\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the number of X86 instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of instructions retired\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"INST_RETIRED.ANY_P\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Number of instructions retired. General Counter - architectural event\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"INST_RETIRED.ANY_P\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the number of X86 instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"INST_RETIRED.MACRO_FUSED\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"INST_RETIRED.MACRO_FUSED\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired NOP instructions.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"INST_RETIRED.NOP\",\n        \"PublicDescription\": \"Counts all retired NOP or ENDBR32/64 or PREFETCHIT0/1 instructions\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Precise instruction retired with PEBS precise-distribution\",\n        \"EventName\": \"INST_RETIRED.PREC_DIST\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"A version of INST_RETIRED that allows for a precise distribution of samples across instructions retired. It utilizes the Precise Distribution of Instructions Retired (PDIR++) feature to fix bias in how retired instructions get sampled. Use on Fixed Counter 0.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Iterations of Repeat string retired instructions.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"INST_RETIRED.REP_ITERATION\",\n        \"PublicDescription\": \"Number of iterations of Repeat (REP) string retired instructions such as MOVS, CMPS, and SCAS. Each has a byte, word, and doubleword version and string instructions can be repeated using a repetition prefix, REP, that allows their architectural execution to be repeated a number of times as specified by the RCX register. Note the number of iterations is implementation-dependent.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles the Backend cluster is recovering after a miss-speculation or a Store Buffer or Load Buffer drain stall.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"INT_MISC.ALL_RECOVERY_CYCLES\",\n        \"PublicDescription\": \"Counts cycles the Backend cluster is recovering after a miss-speculation or a Store Buffer or Load Buffer drain stall.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Clears speculative count\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"INT_MISC.CLEARS_COUNT\",\n        \"PublicDescription\": \"Counts the number of speculative clears due to any type of branch misprediction or machine clears\",\n        \"SampleAfterValue\": \"500009\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"INT_MISC.CLEAR_RESTEER_CYCLES\",\n        \"PublicDescription\": \"Cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.\",\n        \"SampleAfterValue\": \"500009\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when Resource Allocation Table (RAT) external stall is sent to Instruction Decode Queue (IDQ) for the thread\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"INT_MISC.RAT_STALLS\",\n        \"PublicDescription\": \"This event counts the number of cycles during which Resource Allocation Table (RAT) external stall is sent to Instruction Decode Queue (IDQ) for the current thread. This also includes the cycles during which the Allocator is serving another thread.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles the allocator was stalled due to recovery from earlier clear event for this thread\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"INT_MISC.RECOVERY_CYCLES\",\n        \"PublicDescription\": \"Counts core cycles when the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event.\",\n        \"SampleAfterValue\": \"500009\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"INT_MISC.UNKNOWN_BRANCH_CYCLES\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"INT_MISC.UNKNOWN_BRANCH_CYCLES\",\n        \"MSRIndex\": \"0x3F7\",\n        \"MSRValue\": \"0x7\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"TMA slots where uops got dropped\",\n        \"EventCode\": \"0xad\",\n        \"EventName\": \"INT_MISC.UOP_DROPPING\",\n        \"PublicDescription\": \"Estimated number of Top-down Microarchitecture Analysis slots that got dropped due to non front-end reasons\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"INT_VEC_RETIRED.128BIT\",\n        \"EventCode\": \"0xe7\",\n        \"EventName\": \"INT_VEC_RETIRED.128BIT\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x13\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"INT_VEC_RETIRED.256BIT\",\n        \"EventCode\": \"0xe7\",\n        \"EventName\": \"INT_VEC_RETIRED.256BIT\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0xac\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"integer ADD, SUB, SAD 128-bit vector instructions.\",\n        \"EventCode\": \"0xe7\",\n        \"EventName\": \"INT_VEC_RETIRED.ADD_128\",\n        \"PublicDescription\": \"Number of retired integer ADD/SUB (regular or horizontal), SAD 128-bit vector instructions.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"integer ADD, SUB, SAD 256-bit vector instructions.\",\n        \"EventCode\": \"0xe7\",\n        \"EventName\": \"INT_VEC_RETIRED.ADD_256\",\n        \"PublicDescription\": \"Number of retired integer ADD/SUB (regular or horizontal), SAD 256-bit vector instructions.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0xc\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"INT_VEC_RETIRED.MUL_256\",\n        \"EventCode\": \"0xe7\",\n        \"EventName\": \"INT_VEC_RETIRED.MUL_256\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"INT_VEC_RETIRED.SHUFFLES\",\n        \"EventCode\": \"0xe7\",\n        \"EventName\": \"INT_VEC_RETIRED.SHUFFLES\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"INT_VEC_RETIRED.VNNI_128\",\n        \"EventCode\": \"0xe7\",\n        \"EventName\": \"INT_VEC_RETIRED.VNNI_128\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"INT_VEC_RETIRED.VNNI_256\",\n        \"EventCode\": \"0xe7\",\n        \"EventName\": \"INT_VEC_RETIRED.VNNI_256\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"LD_BLOCKS.ADDRESS_ALIAS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"False dependencies in MOB due to partial compare on address.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"LD_BLOCKS.ADDRESS_ALIAS\",\n        \"PublicDescription\": \"Counts the number of times a load got blocked due to false dependencies in MOB due to partial compare on address.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"LD_BLOCKS.DATA_UNKNOWN\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"LD_BLOCKS.NO_SR\",\n        \"PublicDescription\": \"Counts the number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x88\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of retired loads that are blocked because its address partially overlapped with an older store.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"LD_BLOCKS.STORE_FORWARD\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Loads blocked due to overlapping with a preceding store that cannot be forwarded.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"LD_BLOCKS.STORE_FORWARD\",\n        \"PublicDescription\": \"Counts the number of times where store forwarding was prevented for a load operation. The most common case is a load blocked due to the address of memory access (partially) overlapping with a preceding uncompleted store. Note: See the table of not supported store forwards in the Optimization Guide.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x82\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Uops delivered by the LSD, but didn't come from the decoder.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xa8\",\n        \"EventName\": \"LSD.CYCLES_ACTIVE\",\n        \"PublicDescription\": \"Counts the cycles when at least one uop is delivered by the LSD (Loop-stream detector).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder.\",\n        \"CounterMask\": \"6\",\n        \"EventCode\": \"0xa8\",\n        \"EventName\": \"LSD.CYCLES_OK\",\n        \"PublicDescription\": \"Counts the cycles when optimal number of uops is delivered by the LSD (Loop-stream detector).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of Uops delivered by the LSD.\",\n        \"EventCode\": \"0xa8\",\n        \"EventName\": \"LSD.UOPS\",\n        \"PublicDescription\": \"Counts the number of uops delivered to the back-end by the LSD(Loop Stream Detector).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of machine clears (nukes) of any type.\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.COUNT\",\n        \"PublicDescription\": \"Counts the number of machine clears (nukes) of any type.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.DISAMBIGUATION\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears due to a page fault.  Counts both I-Side and D-Side (Loads/Stores) page faults.  A page fault occurs when either the page is not present, or an access violation occurs.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.PAGE_FAULT\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears that flush the pipeline and restart the machine with the use of microcode due to SMC, MEMORY_ORDERING, FP_ASSISTS, PAGE_FAULT, DISAMBIGUATION, and FPC_VIRTUAL_TRAP.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.SLOW\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x6f\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.SMC\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Self-modifying code (SMC) detected.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.SMC\",\n        \"PublicDescription\": \"Counts self-modifying code (SMC) detected, which causes a machine clear.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"LFENCE instructions retired\",\n        \"EventCode\": \"0xe0\",\n        \"EventName\": \"MISC2_RETIRED.LFENCE\",\n        \"PublicDescription\": \"number of LFENCE retired instructions\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts cycles where the pipeline is stalled due to serializing operations.\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"RESOURCE_STALLS.SCOREBOARD\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This event counts a subset of the Topdown Slots event that were not consumed by the back-end pipeline due to lack of back-end resources, as a result of memory subsystem delays, execution units limitations, or other conditions.\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"TOPDOWN.BACKEND_BOUND_SLOTS\",\n        \"PublicDescription\": \"This event counts a subset of the Topdown Slots event that were not consumed by the back-end pipeline due to lack of back-end resources, as a result of memory subsystem delays, execution units limitations, or other conditions.\\nThe count is distributed among unhalted logical processors (hyper-threads) who share the same physical core, in processors that support Intel Hyper-Threading Technology. Software can use this event as the numerator for the Backend Bound metric (or top-level category) of the Top-down Microarchitecture Analysis method.\",\n        \"SampleAfterValue\": \"10000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"TMA slots wasted due to incorrect speculations.\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"TOPDOWN.BAD_SPEC_SLOTS\",\n        \"PublicDescription\": \"Number of slots of TMA method that were wasted due to incorrect speculation. It covers all types of control-flow or data-related mis-speculations.\",\n        \"SampleAfterValue\": \"10000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"TMA slots wasted due to incorrect speculation by branch mispredictions\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"TOPDOWN.BR_MISPREDICT_SLOTS\",\n        \"PublicDescription\": \"Number of TMA slots that were wasted due to incorrect speculation by (any type of) branch mispredictions. This event estimates number of speculative operations that were issued but not retired as well as the out-of-order engine recovery past a branch misprediction.\",\n        \"SampleAfterValue\": \"10000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"TOPDOWN.MEMORY_BOUND_SLOTS\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"TOPDOWN.MEMORY_BOUND_SLOTS\",\n        \"SampleAfterValue\": \"10000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"TMA slots available for an unhalted logical processor. Fixed counter - architectural event\",\n        \"EventName\": \"TOPDOWN.SLOTS\",\n        \"PublicDescription\": \"Number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method (TMA). The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core. Software can use this event as the denominator for the top-level metrics of the TMA method. This architectural event is counted on a designated fixed counter (Fixed Counter 3).\",\n        \"SampleAfterValue\": \"10000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"TMA slots available for an unhalted logical processor. General counter - architectural event\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"TOPDOWN.SLOTS_P\",\n        \"PublicDescription\": \"Counts the number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method. The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core.\",\n        \"SampleAfterValue\": \"10000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.\",\n        \"EventCode\": \"0x73\",\n        \"EventName\": \"TOPDOWN_BAD_SPECULATION.ALL\",\n        \"PublicDescription\": \"Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not consumed by the backend due to Fast Nukes such as  Memory Ordering Machine clears and MRN nukes\",\n        \"EventCode\": \"0x73\",\n        \"EventName\": \"TOPDOWN_BAD_SPECULATION.FASTNUKE\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.\",\n        \"EventCode\": \"0x73\",\n        \"EventName\": \"TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).\",\n        \"EventCode\": \"0x73\",\n        \"EventName\": \"TOPDOWN_BAD_SPECULATION.NUKE\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of retirement slots not consumed due to backend stalls\",\n        \"EventCode\": \"0x74\",\n        \"EventName\": \"TOPDOWN_BE_BOUND.ALL\",\n        \"SampleAfterValue\": \"1000003\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not consumed by the backend due to due to certain allocation restrictions\",\n        \"EventCode\": \"0x74\",\n        \"EventName\": \"TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not consumed by the backend due to mrbl stall.  A 'marble' refers to a physical register file entry, also known as the physical destination (PDST).\",\n        \"EventCode\": \"0x74\",\n        \"EventName\": \"TOPDOWN_BE_BOUND.REGISTER\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not consumed by the backend due to iq/jeu scoreboards or ms scb\",\n        \"EventCode\": \"0x74\",\n        \"EventName\": \"TOPDOWN_BE_BOUND.SERIALIZATION\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of retirement slots not consumed due to front end stalls\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.ALL\",\n        \"SampleAfterValue\": \"1000003\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not delivered by the frontend due to BAClear\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.BRANCH_DETECT\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not delivered by the frontend due to BTClear\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.BRANCH_RESTEER\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not delivered by the frontend due to ms\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.CISC\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stall\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.DECODE\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x8d\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not delivered by the frontend due to latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.FRONTEND_LATENCY\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x72\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. [This event is alias to TOPDOWN_FE_BOUND.ITLB_MISS]\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.ITLB\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not delivered by the frontend due to itlb miss [This event is alias to TOPDOWN_FE_BOUND.ITLB]\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.ITLB_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not delivered by the frontend due to predecode wrong\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.PREDECODE\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of consumed retirement slots.  Similar to UOPS_RETIRED.ALL\",\n        \"EventCode\": \"0x72\",\n        \"EventName\": \"TOPDOWN_RETIRING.ALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"1000003\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Number of non dec-by-all uops decoded by decoder\",\n        \"EventCode\": \"0x76\",\n        \"EventName\": \"UOPS_DECODED.DEC0_UOPS\",\n        \"PublicDescription\": \"This event counts the number of not dec-by-all uops decoded by decoder 0.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Uops executed on port 0\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_0\",\n        \"PublicDescription\": \"Number of uops dispatch to execution  port 0.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Uops executed on port 1\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_1\",\n        \"PublicDescription\": \"Number of uops dispatch to execution  port 1.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Uops executed on ports 2, 3 and 10\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_2_3_10\",\n        \"PublicDescription\": \"Number of uops dispatch to execution ports 2, 3 and 10\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Uops executed on ports 4 and 9\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_4_9\",\n        \"PublicDescription\": \"Number of uops dispatch to execution ports 4 and 9\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Uops executed on ports 5 and 11\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_5_11\",\n        \"PublicDescription\": \"Number of uops dispatch to execution ports 5 and 11\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Uops executed on port 6\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_6\",\n        \"PublicDescription\": \"Number of uops dispatch to execution  port 6.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Uops executed on ports 7 and 8\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_7_8\",\n        \"PublicDescription\": \"Number of uops dispatch to execution  ports 7 and 8.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of uops executed on the core.\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE\",\n        \"PublicDescription\": \"Counts the number of uops executed from any thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles at least 1 micro-op is executed from any thread on physical core.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_CYCLES_GE_1\",\n        \"PublicDescription\": \"Counts cycles when at least 1 micro-op is executed from any thread on physical core.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles at least 2 micro-op is executed from any thread on physical core.\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_CYCLES_GE_2\",\n        \"PublicDescription\": \"Counts cycles when at least 2 micro-ops are executed from any thread on physical core.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles at least 3 micro-op is executed from any thread on physical core.\",\n        \"CounterMask\": \"3\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_CYCLES_GE_3\",\n        \"PublicDescription\": \"Counts cycles when at least 3 micro-ops are executed from any thread on physical core.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles at least 4 micro-op is executed from any thread on physical core.\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_CYCLES_GE_4\",\n        \"PublicDescription\": \"Counts cycles when at least 4 micro-ops are executed from any thread on physical core.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where at least 1 uop was executed per-thread\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CYCLES_GE_1\",\n        \"PublicDescription\": \"Cycles where at least 1 uop was executed per-thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where at least 2 uops were executed per-thread\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CYCLES_GE_2\",\n        \"PublicDescription\": \"Cycles where at least 2 uops were executed per-thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where at least 3 uops were executed per-thread\",\n        \"CounterMask\": \"3\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CYCLES_GE_3\",\n        \"PublicDescription\": \"Cycles where at least 3 uops were executed per-thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where at least 4 uops were executed per-thread\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CYCLES_GE_4\",\n        \"PublicDescription\": \"Cycles where at least 4 uops were executed per-thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts number of cycles no uops were dispatched to be executed on this thread.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.STALLS\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"Counts cycles during which no uops were dispatched from the Reservation Station (RS) per thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of uops to be executed per-thread each cycle.\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.THREAD\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of x87 uops dispatched.\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.X87\",\n        \"PublicDescription\": \"Counts the number of x87 uops executed.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of uops issued by the front end every cycle.\",\n        \"EventCode\": \"0x0e\",\n        \"EventName\": \"UOPS_ISSUED.ANY\",\n        \"PublicDescription\": \"Counts the number of uops issued by the front end every cycle. When 4-uops are requested and only 2-uops are delivered, the event counts 2.  Uops_issued correlates to the number of ROB entries.  If uop takes 2 ROB slots it counts as 2 uops_issued.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Uops that RAT issues to RS\",\n        \"EventCode\": \"0xae\",\n        \"EventName\": \"UOPS_ISSUED.ANY\",\n        \"PublicDescription\": \"Counts the number of uops that the Resource Allocation Table (RAT) issues to the Reservation Station (RS).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"UOPS_ISSUED.CYCLES\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xae\",\n        \"EventName\": \"UOPS_ISSUED.CYCLES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when RAT does not issue Uops to RS for the thread\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xae\",\n        \"EventName\": \"UOPS_ISSUED.STALLS\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"Counts cycles during which the Resource Allocation Table (RAT) does not issue any Uops to the reservation station (RS) for the current thread.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with retired uop(s).\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.CYCLES\",\n        \"PublicDescription\": \"Counts cycles where at least one uop has retired.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired uops except the last uop of each instruction.\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.HEAVY\",\n        \"PublicDescription\": \"Counts the number of retired micro-operations (uops) except the last uop of each instruction. An instruction that is decoded into less than two uops does not contribute to the count.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of integer divide uops retired.\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.IDIV\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS).  This includes uops from flows due to complex instructions, faults, assists, and inserted flows.\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.MS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"UOPS_RETIRED.MS\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.MS\",\n        \"MSRIndex\": \"0x3F7\",\n        \"MSRValue\": \"0x8\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"This event counts a subset of the Topdown Slots event that are utilized by operations that eventually get retired (committed) by the processor pipeline. Usually, this event positively correlates with higher performance  for example, as measured by the instructions-per-cycle metric.\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.SLOTS\",\n        \"PublicDescription\": \"This event counts a subset of the Topdown Slots event that are utilized by operations that eventually get retired (committed) by the processor pipeline. Usually, this event positively correlates with higher performance  for example, as measured by the instructions-per-cycle metric.\\nSoftware can use this event as the numerator for the Retiring metric (or top-level category) of the Top-down Microarchitecture Analysis method.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles without actually retired uops.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.STALLS\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"This event counts cycles without actually retired uops.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with less than 10 actually retired uops.\",\n        \"CounterMask\": \"10\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.TOTAL_CYCLES\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles using always true condition (uops_ret < 16) applied to non PEBS uops retired event.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of x87 uops retired, includes those in ms flows\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.X87\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_atom\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}