<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006660A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006660</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17727909</doc-number><date>20220425</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>TW</country><doc-number>110124347</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>03</class><subclass>K</subclass><main-group>3</main-group><subgroup>037</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>03</class><subclass>K</subclass><main-group>3</main-group><subgroup>0375</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc></classifications-cpc><invention-title id="d2e61">Level shifter</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>REALTEK SEMICONDUCTOR CORPORATION</orgname><address><city>HSINCHU</city><country>TW</country></address></addressbook><residence><country>TW</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>TSAI</last-name><first-name>CHIEN-HUI</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>CHU</last-name><first-name>HUNG-CHEN</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>CHEN</last-name><first-name>YUNG-TAI</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A level shifter can achieve a level shift by a wide margin. The level shifter includes a latch circuit, a clamping circuit, a protection circuit, and an input circuit. The latch circuit is coupled between a high-voltage terminal and a pair of output terminals for outputting a pair of output signals. The clamping circuit is coupled between a medium-voltage terminal and the pair of output terminals and limits the minimum voltage of the pair of output signals to the medium voltage. The protection circuit is set between the latch circuit and the input circuit, and prevents an excessive voltage drop between the input circuit and the pair of output terminals. The input circuit includes an input transistor pair coupled between the protection circuit and a low-voltage terminal having a low voltage. The input transistor pair receives a pair of input signals and operates accordingly.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="109.81mm" wi="144.86mm" file="US20230006660A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="103.80mm" wi="103.29mm" file="US20230006660A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="126.15mm" wi="146.90mm" file="US20230006660A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="133.69mm" wi="144.95mm" file="US20230006660A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="129.20mm" wi="97.87mm" file="US20230006660A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="133.60mm" wi="124.38mm" file="US20230006660A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="133.94mm" wi="122.26mm" file="US20230006660A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="130.64mm" wi="97.87mm" file="US20230006660A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="132.16mm" wi="124.29mm" file="US20230006660A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="132.33mm" wi="124.04mm" file="US20230006660A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">BACKGROUND OF THE INVENTION</heading><heading id="h-0002" level="1">1. Field of the Invention</heading><p id="p-0002" num="0001">The present disclosure relates to a level shifter, especially to a level shifter capable of achieving a level shift by a wide margin.</p><heading id="h-0003" level="1">2. Description of Related Art</heading><p id="p-0003" num="0002"><figref idref="DRAWINGS">FIG. <b>1</b></figref> shows a conventional level shifter <b>100</b> including a latch circuit <b>110</b> and an input transistor pair <b>120</b>. The input transistor pair <b>120</b> is coupled between a pair of input signal terminals and a ground terminal and configured to be selectively turned on according to the signals at the pair of input signal terminals, i.e. a pair of input signals INB, INBB. The pair of input signals INB, INBB are generated according to signals of a core power domain and thus vary within a narrow voltage range (e.g., 0.9&#x2dc;0V); in addition, the input transistor pair <b>120</b> for receiving the pair of input signals INB, INBB could be core devices having lower withstand voltages. The latch circuit <b>110</b> is coupled between a medium-voltage terminal and a pair of signal output terminals and configured to output a pair of output signals OUT, OUTB at the pair of signal output terminals according to the conduction status of the input transistor pair <b>120</b>. The pair of output signals OUT, OUTB are outputted to a circuit in another power domain and thus vary within a wide voltage range (e.g., 1.8V&#x2dc;0V); in addition, the transistors of the latch circuit <b>110</b> for receiving the pair of output signals OUT, OUTB can be I/O devices having higher withstand voltages. Although the transistors of the latch circuit <b>110</b> may have higher withstand voltages, if the circuit in the another power domain expects the voltage upper limit of the pair of output signals OUT, OUTB to be higher (e.g., 3.3V) and the withstand voltages of the transistors (e.g., FinFETs manufactured with an advanced process) of the latch circuit <b>110</b> is not high enough, the transistors of the latch circuit <b>110</b> cannot withstand this higher voltage upper limit under the circuit configuration of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><heading id="h-0004" level="1">SUMMARY OF THE INVENTION</heading><p id="p-0004" num="0003">An object of the present disclosure is to provide a level shifter without the problems of the prior art.</p><p id="p-0005" num="0004">An embodiment of the level shifter of the present disclosure includes a latch circuit, a clamping circuit, a protection circuit, and an input circuit. The latch circuit is coupled between a high-voltage terminal and a pair of signal output terminals. The voltage at the high-voltage terminal is a high voltage. The pair of signal output terminals includes a first output terminal and a second output terminal that are used for outputting a first output signal and a second output signal respectively. The voltage of each of the first output signal and the second output signal falls within an output voltage range between the high voltage and a medium voltage. The clamping circuit is coupled between the pair of signal output terminals and a medium-voltage terminal, and configured to selectively couple the pair of signal output terminals with the medium-voltage terminal according to the first output signal and the second output signal so as to limit a lower limit of the output voltage range to the voltage at the medium-voltage terminal, that is to say the medium voltage. The protection circuit includes a first protection transistor pair and a second protection transistor pair and configured to create a voltage drop. The first protection transistor pair is set between the latch circuit and the second protection transistor pair, and the second protection transistor pair is set between the first protection transistor pair and the input circuit. The input circuit includes an input transistor pair. The input transistor pair is coupled between the second protection transistor pair and a low-voltage terminal and configured to be selectively turned on according to a pair of input signals. The voltage at the low-voltage terminal is a low voltage. The pair of input signals includes a first input signal and a second input signal. The voltage of each of the first input signal and the second input signal falls within an input voltage range, and the input voltage range is between the medium voltage and the low voltage.</p><p id="p-0006" num="0005">Another embodiment of the level shifter includes a latch circuit, a protection circuit, and an input circuit. The latch circuit is coupled between a high-voltage terminal and the protection circuit. The voltage at the high-voltage terminal is a high voltage in an operating mode. The protection circuit includes a first protection transistor pair and a second protection transistor pair and configured to create a voltage drop according to the voltage at a medium-voltage terminal. The first protection transistor pair is set between the latch circuit and a pair of signal output terminals, the second protection transistor pair is set between the pair of signal output terminals and the input circuit, and the pair of signal output terminals includes a first output terminal and a second output terminal In the operating mode, the voltage at the medium-voltage terminal is a medium voltage, the first output terminal and the second output terminal are used for outputting a first output signal and a second output signal respectively, the voltage of each of the first output signal and the second output signal falls within an output voltage range, the output voltage range is between the high voltage and a low voltage, and the low voltage is higher than a ground voltage. The input circuit includes an input transistor pair. The input transistor pair is coupled between the second protection transistor pair and a low-voltage terminal and configured to be selectively turned on according to a pair of input signals. Furthermore, in the operating mode, a voltage at the low-voltage terminal is the low voltage, the pair of input signals includes a first input signal and a second input signal, the voltage of each of the first input signal and the second input signal falls within an input voltage range, and the input voltage range is between the medium voltage and the low voltage.</p><p id="p-0007" num="0006">A further embodiment of the level shifter of the present disclosure includes a latch circuit, a protection circuit, and an input circuit. The latch circuit is coupled between a high-voltage terminal and the protection circuit, wherein the voltage at the high-voltage terminal is a high voltage in an operating mode. The protection circuit includes a first protection transistor pair and a second protection transistor pair and configured to create a voltage drop according to the voltage at a medium-voltage terminal. The first protection transistor pair is set between the latch circuit and a pair of signal output terminals, the second protection transistor pair is set between the pair of signal output terminals and the input circuit, and the pair of signal output terminals includes a first output terminal and a second output terminal In the operating mode, the voltage at the medium-voltage terminal is a medium voltage, the first output terminal and the second output terminal are used for outputting a first output signal and a second output signal respectively, the voltage of each of the first output signal and the second output signal falls within an output voltage range, and the output voltage range is between the high voltage and a ground voltage. The input circuit includes an input transistor pair coupled between the second protection transistor pair and a low-voltage terminal and configured to be selectively turned on according to a pair of input signals. Furthermore, in the operating mode, the voltage at the low-voltage terminal is the ground voltage, the pair of input signals includes a first input signal and a second input signal, the voltage of each of the first input signal and the second input signal falls within an input voltage range, and the input voltage range is between the medium voltage and the ground voltage.</p><p id="p-0008" num="0007">These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiments that are illustrated in the various figures and drawings.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>1</b></figref> shows a conventional level shifter.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>2</b></figref> shows an embodiment of the level shifter of the present disclosure.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>3</b></figref> shows another embodiment of the level shifter of the present disclosure.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>4</b></figref> shows yet another embodiment of the level shifter of the present disclosure.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>5</b><i>a </i></figref>shows yet another embodiment of the level shifter of the present disclosure.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>5</b><i>b </i></figref>shows the level shifter of <figref idref="DRAWINGS">FIG. <b>5</b><i>a </i></figref>operating in a power down mode.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>6</b></figref> shows yet another embodiment of the level shifter of the present disclosure.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>7</b><i>a </i></figref>shows yet another embodiment of the level shifter of the present disclosure.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>7</b><i>b </i></figref>shows the level shifter of <figref idref="DRAWINGS">FIG. <b>7</b><i>a </i></figref>operating in a power down mode.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading><p id="p-0018" num="0017">The present specification discloses a level shifter capable of achieving a level shift by a wide margin. The margin of the level shift can be higher than the withstand voltage (e.g., 1.8V) of at least one transistor of the level shifter; for example, the withstand voltage is lower than the upper limit of an output voltage range of the level shifter.</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>2</b></figref> shows an embodiment of the level shifter of the present disclosure. The level shifter <b>200</b> of <figref idref="DRAWINGS">FIG. <b>2</b></figref> is configured to convert a medium voltage VDDH1 (e.g., 1.8V) into a high voltage VDDH2_H (e.g., 3.3V). The level shifter <b>200</b> includes a latch circuit <b>210</b>, a clamping circuit <b>220</b>, a protection circuit <b>230</b>, and an input circuit <b>240</b>. These circuits are described in the following paragraphs.</p><p id="p-0020" num="0019">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the latch circuit <b>210</b> is coupled between a high-voltage terminal and a pair of signal output terminals and includes a transistor pair (i.e., &#x201c;M<b>0</b>, M<b>1</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>2</b></figref>). The voltage at the high-voltage terminal is the aforementioned high voltage VDDH2_H. The pair of signal output terminals includes a first output terminal and a second output terminal that are used for outputting a first output signal OUT and a second output signal OUTB respectively, wherein the two output signals are complementary. The voltage of each of the first output signal OUT and the second output signal OUTB falls within an output voltage range between the high voltage VDDH2_H and the medium voltage VDDH1. It should be noted that the bases of the transistor pair (i.e., M<b>0</b>, M<b>1</b>) can be coupled to the high-voltage terminal as illustrated with the dotted lines in <figref idref="DRAWINGS">FIG. <b>2</b></figref> in order to prevent a leakage current or an overvoltage, but the present invention is not limited thereto.</p><p id="p-0021" num="0020">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the clamping circuit <b>220</b> is coupled between the pair of signal output terminals and a medium-voltage terminal, and configured to selectively couple the pair of signal output terminals with the medium-voltage terminal according to the first output signal OUT and the second output signal OUTB so as to limit the lower limit of the output voltage range to the voltage at the medium-voltage terminal, that is to say the medium voltage VDDH1. In this embodiment, the clamping circuit <b>220</b> includes a first set of transistors (i.e., &#x201c;M<b>8</b>, M<b>9</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>2</b></figref>) and a second set of transistors (i.e., &#x201c;M<b>10</b>, M<b>11</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>2</b></figref>), and each set of transistors can include one or more transistors according to the demand for implementation. The first set of transistors is coupled between the second output terminal and the medium-voltage terminal, and configured to be turned on or turned off according to the first output signal OUT. The second set of transistors is coupled between the first output terminal and the medium-voltage terminal, and configured to be turned on or turned off according to the second output signal OUTB. Other means for limiting the lower limit of the output voltage range can be applied in the implementation of the clamping circuit <b>220</b>. It should be noted that the bases of the first set of transistors (i.e., M<b>8</b>, M<b>9</b>) and the bases of the second set of transistors (M<b>10</b>, M<b>11</b>) can be coupled to the medium-voltage terminal as illustrated with the dotted lines in <figref idref="DRAWINGS">FIG. <b>2</b></figref> to prevent a leakage current or an overvoltage, but the present invention is not limited thereto.</p><p id="p-0022" num="0021">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the protection circuit <b>230</b> includes a first protection transistor pair (i.e., &#x201c;M<b>2</b>, M<b>3</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>2</b></figref>) and a second protection transistor pair (i.e., &#x201c;M<b>4</b>, M<b>5</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>2</b></figref>) and is configured to create a voltage drop according to the medium voltage VDDH1 so as to prevent an excessively high voltage difference between the pair of signal output terminals and the input circuit <b>240</b>. The first protection transistor pair (i.e., M<b>2</b>, M<b>3</b>) is set between the latch circuit <b>210</b> and the second protection transistor pair (i.e., M<b>4</b>, M<b>5</b>), and the second protection transistor pair is set between the first protection transistor pair and the input circuit <b>240</b>. In this embodiment, the first protection transistor pair (i.e., M<b>2</b>, M<b>3</b>) is a PMOS transistor pair and the second protection transistor pair (i.e., M<b>4</b>, M<b>5</b>) is an NMOS transistor pair, but the present invention is not limited thereto. It should be noted that the base and source of each transistor in the first and second protection transistor pairs can be coupled together as illustrated with the dotted lines in <figref idref="DRAWINGS">FIG. <b>2</b></figref> to prevent a leakage current or an overvoltage, but the present invention is not limited thereto.</p><p id="p-0023" num="0022">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the input circuit <b>240</b> includes an input transistor pair (i.e., &#x201c;M<b>6</b>, M<b>7</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>2</b></figref>). The input transistor pair is coupled between the second protection transistor pair (i.e., M<b>4</b>, M<b>5</b>) and a low-voltage terminal and configured to operate according to a pair of input signals INB, INBB. The voltage at the low-voltage terminal is a low voltage GND (e.g., 0V). The pair of input signals includes a first input signal INB and a second input signal INBB that are complementary. The voltage of each of the first input signal INB and the second input signal INBB falls within an input voltage range, and the input voltage range is between the medium voltage VDDH1 and the low voltage GND. It should be noted that the base and source of each transistor in the input transistor pair can be coupled together as illustrated with the dotted lines in <figref idref="DRAWINGS">FIG. <b>2</b></figref> to prevent a leakage current or an overvoltage, but the present invention is not limited thereto.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>3</b></figref> shows another embodiment of the level shifter of the present disclosure. In comparison with the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the input circuit <b>240</b> of the embodiment of <figref idref="DRAWINGS">FIG. <b>3</b></figref> cooperates with a buffer circuit <b>310</b>. The buffer circuit <b>310</b> is configured to generate the pair of input signals INB, INBB according to a reception signal IN. In the embodiment of <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the buffer circuit <b>310</b> includes a first inverter <b>312</b> and a second inverter <b>314</b>. The first inverter <b>312</b> is configured to generate a first inverted signal as the first input signal INB according to the reception signal IN. The second inverter <b>314</b> is configured to generate a second inverted signal as the second input signal INBB according to the first inverted signal INB. Each of the first inverter <b>312</b> and the second inverter <b>314</b> operates in an operating voltage range between the medium voltage VDDH1 and the low voltage GND. It should be noted that the first inverter <b>312</b> and the second inverter <b>314</b> can be replaced by one or more circuits having the function of the buffer circuit <b>310</b>.</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>4</b></figref> shows another embodiment of the level shifter of the present disclosure. The level shifter <b>400</b> of <figref idref="DRAWINGS">FIG. <b>4</b></figref> is configured to convert a high voltage VDDH2_L (e.g., 3V) into a low voltage VDDL (e.g., 0.9V), wherein the low voltage VDDL is greater than a ground voltage GND. The level shifter <b>400</b> includes a latch circuit <b>410</b>, a protection circuit <b>420</b>, and an input circuit <b>430</b>. These circuits are described in the following paragraphs.</p><p id="p-0026" num="0025">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the latch circuit <b>410</b> is coupled between a high-voltage terminal and the protection circuit <b>420</b> and includes a transistor pair (i.e., &#x201c;M<b>0</b>, M<b>1</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>4</b></figref>). The voltage at the high-voltage terminal is the high voltage VDDH2_L in an operating mode. It should be noted that the bases of the transistor pair can be coupled to the high-voltage terminal as illustrated with the dotted lines in <figref idref="DRAWINGS">FIG. <b>4</b></figref> to prevent a leakage current or an overvoltage, but the present invention is not limited thereto.</p><p id="p-0027" num="0026">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the protection circuit <b>420</b> includes a first protection transistor pair (i.e., &#x201c;M<b>2</b>, M<b>3</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>4</b></figref>) and a second protection transistor pair (i.e., &#x201c;M<b>4</b>, M<b>5</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>4</b></figref>) and is configured to operate according to the voltage at a medium-voltage terminal. The first protection transistor pair is set between the latch circuit <b>410</b> and a pair of signal output terminals, and the second protection transistor pair is set between the pair of signal output terminals and the input circuit <b>430</b>. The pair of signal output terminals includes a first output terminal and a second output terminal In the operating mode, the voltage at the medium-voltage terminal is a medium voltage VDDH1 (e.g., 1.8V); the first output terminal and the second output terminal are used for outputting a first output signal OUT and a second output signal OUTB respectively; the voltage of each of the first output signal OUT and the second output signal OUTB falls within an output voltage range; the output voltage range is between the high voltage VDDH2_L and a low voltage VDDL. It should be noted that the bases of the first protection transistor pair (i.e., M<b>2</b>, M<b>3</b>) can be coupled to the high-voltage terminal and/or the bases of the second protection transistor pair (i.e., M<b>4</b>, M<b>5</b>) can be coupled to a low-voltage terminal as illustrated with the dotted lines in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, if necessary; and this can prevent a leakage current or an overvoltage and can reduce the consumption of circuit area. In addition, in an alternative embodiment, the base and the source of each transistor of the first protection transistor pair (i.e., M<b>2</b>, M<b>3</b>) can be coupled together and/or the base and the source of each transistor of the second protection transistor pair (i.e., M<b>4</b>, M<b>5</b>) can be coupled together to prevent a leakage current or an overvoltage, but the present invention is not limited thereto.</p><p id="p-0028" num="0027">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the input circuit <b>430</b> includes an input transistor pair (i.e., &#x201c;M<b>6</b>, M<b>7</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>4</b></figref>). The input transistor pair is coupled between the second protection transistor pair (i.e., M<b>4</b>, M<b>5</b>) and the low-voltage terminal and configured to be selectively turned on according to a pair of input signals INB, INBB. In the operating mode, the voltage at the low-voltage terminal is the low voltage VDDL; the pair of input signals includes a first input signal INB and a second input signal INBB; the voltage of each of the first input signal INB and the second input signal INBB falls within an input voltage range; and the input voltage range is between the medium voltage VDDH1 and the low voltage VDDL. It should be noted that the bases of the input transistor pair (i.e., M<b>6</b>, M<b>7</b>) can be coupled to the low-voltage terminal as illustrated with the dotted lines in <figref idref="DRAWINGS">FIG. <b>4</b></figref> to prevent a leakage current or an overvoltage, but the present invention is not limited thereto.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>5</b><i>a </i></figref>shows another embodiment of the level shifter of the present disclosure. In comparison with the embodiment of <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the input circuit <b>430</b> of <figref idref="DRAWINGS">FIG. <b>5</b><i>a </i></figref>cooperates with a buffer circuit <b>510</b>. The buffer circuit <b>510</b> is configured to generate the pair of input signals INB, INBB according to a reception signal IN. In the embodiment of <figref idref="DRAWINGS">FIG. <b>5</b><i>a</i></figref>, the buffer circuit <b>510</b> includes a first inverter <b>512</b> and a second inverter <b>514</b>. In the operating mode, each of the first inverter <b>512</b> and the second inverter <b>514</b> operates in an operating voltage range between the medium voltage VDDH1 and the low voltage VDDL. <figref idref="DRAWINGS">FIG. <b>5</b><i>b </i></figref>shows the level shifter <b>400</b> of <figref idref="DRAWINGS">FIG. <b>5</b><i>a </i></figref>operating in a power down mode. As shown in <figref idref="DRAWINGS">FIG. <b>5</b><i>b</i></figref>, in the power down mode, the voltage at the high-voltage terminal is pulled to the medium voltage VDDH1, the voltage at the medium-voltage terminal is pulled to the ground voltage GND, the voltage at the low-voltage terminal is pulled to the medium voltage VDDH1, the voltage of each of the first output signal INB and the second output signal INBB is the medium voltage VDDH1, and both the upper limit and the lower limit of the operating voltage range are the medium voltage VDDH1.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>6</b></figref> shows another embodiment of the level shifter of the present disclosure. The level shifter <b>600</b> of <figref idref="DRAWINGS">FIG. <b>6</b></figref> is configured to convert a ground voltage GND into a high voltage VDDH2_L (e.g., 3V). The level shifter <b>600</b> includes a latch circuit <b>610</b>, a protection circuit <b>620</b>, and an input circuit <b>630</b>. These circuit are described in the following paragraphs.</p><p id="p-0031" num="0030">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the latch circuit <b>610</b> is coupled between a high-voltage terminal and the protection circuit <b>620</b> and includes a transistor pair (i.e., &#x201c;M<b>0</b>, M<b>1</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>6</b></figref>), wherein the voltage at the high-voltage terminal is the high voltage VDDH2_L in an operating mode. It should be noted that the bases of the transistor pair (i.e., M<b>0</b>, M<b>1</b>) can be coupled to the high-voltage terminal as illustrated with the dotted lines in <figref idref="DRAWINGS">FIG. <b>6</b></figref> to prevent a leakage current or an overvoltage, but the present invention is not limited thereto.</p><p id="p-0032" num="0031">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the protection circuit <b>620</b> includes a first protection transistor pair (i.e., &#x201c;M<b>2</b>, M<b>3</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>6</b></figref>) and a second protection transistor pair (i.e., &#x201c;M<b>4</b>, M<b>5</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>6</b></figref>) and is configured to operate according to the voltage at a medium-voltage terminal. The first protection transistor pair (i.e., M<b>2</b>, M<b>3</b>) is set between the latch circuit <b>610</b> and a pair of signal output terminals, and the second protection transistor pair (i.e., M<b>4</b>, M<b>5</b>) is set between the pair of signal output terminals and the input circuit <b>630</b>. The pair of signal output terminals includes a first output terminal and a second output terminal. In the operating mode, the voltage at the medium-voltage terminal is a medium voltage VDDH1 (e.g., 1.8V); the first output terminal and the second output terminal are used for outputting a first output signal OUT and a second output signal OUTB respectively; the voltage of each of the first output signal and the second output signal falls within an output voltage range; and the output voltage range is between the high voltage VDDH2_L and the ground voltage GND. It should be noted that the base and the source of each transistor of the first protection transistor pair (i.e., M<b>2</b>, M<b>3</b>) can be coupled together and/or the base and the source of each transistor of the second protection transistor pair (i.e., M<b>4</b>, M<b>5</b>) can be coupled together as illustrated with the dotted lines in <figref idref="DRAWINGS">FIG. <b>6</b></figref> to prevent a leakage current or an overvoltage, but the present invention is not limited thereto.</p><p id="p-0033" num="0032">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the input circuit <b>630</b> includes an input transistor pair (i.e., &#x201c;M<b>6</b>, M<b>7</b>&#x201d; in <figref idref="DRAWINGS">FIG. <b>6</b></figref>). The input transistor pair is coupled between the second protection transistor pair (i.e., M<b>4</b>, M<b>5</b>) and a low-voltage terminal and configured to be selectively turned on according to a pair of input signals INB, INBB. In the operating mode, the voltage at the low-voltage terminal is the ground voltage GND; the pair of input signals includes a first input signal INB and a second input signal INBB; the voltage of each of the first input signal INB and the second input signal INBB falls within an input voltage range; and the input voltage range is between the medium voltage VDDH1 and the ground voltage GND. It should be noted that the bases of the input transistor pair (i.e., M<b>6</b>, M<b>7</b>) can be coupled to the low-voltage terminal as illustrated with the dotted lines in <figref idref="DRAWINGS">FIG. <b>6</b></figref> to prevent a leakage current or an overvoltage, but the present invention is not limited thereto.</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>7</b><i>a </i></figref>shows another embodiment of the level shifter of the present disclosure. In comparison with the embodiment of <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the input circuit <b>630</b> of <figref idref="DRAWINGS">FIG. <b>7</b><i>a </i></figref>cooperates with a buffer circuit <b>710</b>. The buffer circuit <b>710</b> is configured to generate the pair of input signals INB, INBB according to a reception signal IN. In the embodiment of <figref idref="DRAWINGS">FIG. <b>7</b><i>a</i></figref>, the buffer circuit <b>710</b> includes a first inverter <b>712</b> and a second inverter <b>714</b>. In the operating mode, each of the first inverter <b>712</b> and the second inverter <b>714</b> operates in an operating voltage range between the medium voltage VDDH1 and the ground voltage GND. <figref idref="DRAWINGS">FIG. <b>7</b><i>b </i></figref>shows the level shifter <b>600</b> of <figref idref="DRAWINGS">FIG. <b>7</b><i>a </i></figref>operating in a power down mode. As shown in <figref idref="DRAWINGS">FIG. <b>7</b><i>b</i></figref>, in the power down mode, the voltage at the high-voltage terminal is pulled to the medium voltage VDDH1, the voltage at the medium-voltage terminal is pulled to the ground voltage GND, the voltage at the low-voltage terminal is pulled to the medium voltage VDDH1, the voltage of each of the first output signal INB and the second output signal INBB is the medium voltage VDDH1, and both the upper limit and the lower limit of the operating voltage range are the medium voltage VDDH1.</p><p id="p-0035" num="0034">It should be noted that people of ordinary skill in the art can selectively use some or all of the features of any embodiment in this specification or selectively use some or all of the features of multiple embodiments in this specification to implement the present invention as long as such implementation is practicable; in other words, the present invention can be carried out flexibly in accordance with the present disclosure.</p><p id="p-0036" num="0035">To sum up, the level shifter of the present disclosure is capable of achieving a level shift by a wide margin. The margin of the level shift can be higher than the withstand voltage of at least one transistor of the level shifter.</p><p id="p-0037" num="0036">The aforementioned descriptions represent merely the preferred embodiments of the present invention, without any intention to limit the scope of the present invention thereto. Various equivalent changes, alterations, or modifications based on the claims of the present invention are all consequently viewed as being embraced by the scope of the present invention.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A level shifter comprising:<claim-text>a latch circuit coupled between a high-voltage terminal and a pair of signal output terminals, wherein a voltage at the high-voltage terminal is a high voltage, the pair of signal output terminals includes a first output terminal and a second output terminal, the first output terminal and the second output terminal are used for outputting a first output signal and a second output signal respectively, a voltage of each of the first output signal and the second output signal falls within an output voltage range, and the output voltage range is between the high voltage and a medium voltage;</claim-text><claim-text>a clamping circuit coupled between the pair of signal output terminals and a medium-voltage terminal, and configured to selectively couple the pair of signal output terminals with the medium-voltage terminal according to the first output signal and the second output signal so as to limit a lower limit of the output voltage range to a medium voltage, wherein a voltage at the medium-voltage terminal is the medium voltage;</claim-text><claim-text>a protection circuit including a first protection transistor pair and a second protection transistor pair and configured to operate according to the medium voltage, wherein the first protection transistor pair is set between the pair of signal output terminals and the second protection transistor pair; and</claim-text><claim-text>an input circuit includes: an input transistor pair coupled between the second protection transistor pair and a low-voltage terminal and configured to operate according to a pair of input signals, wherein the second protection transistor pair is coupled between the first protection transistor pair and the input transistor pair, a voltage at the low-voltage terminal is a low voltage, the pair of input signals includes a first input signal and a second input signal, a voltage of each of the first input signal and the second input signal falls within an input voltage range, and the input voltage range is between the medium voltage and the low voltage.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The level shifter of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the level shifter includes transistors, and a withstand voltage of each of the transistors is lower an upper limit of the output voltage range.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The level shifter of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the input circuit further includes a buffer circuit; the buffer circuit includes a first inverter and a second inverter; the first inverter is configured to generate a first inverted signal as the first input signal according to a reception signal; the second inverter is configured to generate a second inverted signal as the second input signal according to the first inverted signal; each of the first inverter and the second inverter operates in an operating voltage range; and the operating voltage range is between the medium voltage and the low voltage.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The level shifter of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the clamping circuit includes a first transistor and a second transistor; the first transistor is coupled between the second output terminal and the medium-voltage terminal, and configured to be turned on or turned off according to the first output signal; and the second transistor is coupled between the first output terminal and the medium-voltage terminal, and configured to be turned on or turned off according to the second output signal.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The level shifter of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein a base of the first transistor is coupled to the medium-voltage terminal, and a base of the second transistor is coupled to the medium-voltage terminal.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The level shifter of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a transistor type of the first protection transistor pair is a first type, a transistor type of the second transistor pair is a second type, and the first type is different from the second type.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. A level shifter comprising a latch circuit, a protection circuit, and an input circuit, wherein:<claim-text>the latch circuit is coupled between a high-voltage terminal and the protection circuit, wherein a voltage at the high-voltage terminal is a high voltage in an operating mode;</claim-text><claim-text>the protection circuit includes a first protection transistor pair and a second protection transistor pair and configured to operate according to a voltage at a medium-voltage terminal, wherein the first protection transistor pair is set between the latch circuit and a pair of signal output terminals, the second protection transistor pair is set between the pair of signal output terminals and the input circuit, and the pair of signal output terminals includes a first output terminal and a second output terminal;</claim-text><claim-text>in the operating mode, the voltage at the medium-voltage terminal is a medium voltage, the first output terminal and the second output terminal are used for outputting a first output signal and a second output signal respectively, a voltage of each of the first output signal and the second output signal falls within an output voltage range, the output voltage range is between the high voltage and a low voltage, and the low voltage is higher than a ground voltage;</claim-text><claim-text>the input circuit includes an input transistor pair coupled between the second protection transistor pair and a low-voltage terminal and configured to operate according to a pair of input signals; and</claim-text><claim-text>in the operating mode, a voltage at the low-voltage terminal is the low voltage, the pair of input signals includes a first input signal and a second input signal, a voltage of each of the first input signal and the second input signal falls within an input voltage range, and the input voltage range is between the medium voltage and the low voltage.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The level shifter of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the level shifter includes transistors, and a withstand voltage of each of the transistors is lower an upper limit of the output voltage range.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The level shifter of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the input circuit further includes a buffer circuit; the buffer circuit includes a first inverter and a second inverter; in the operating mode, the first inverter is configured to generate a first inverted signal as the first input signal according to a reception signal, the second inverter is configured to generate a second inverted signal as the second input signal according to the first inverted signal; each of the first inverter and the second inverter operates in an operating voltage range; and the operating voltage range is between the medium voltage and the low voltage.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The level shifter of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein in a power down mode, the voltage at the high-voltage terminal is pulled to the medium voltage, the voltage at the medium-voltage terminal is pulled to the ground voltage, and the voltage at the low-voltage terminal is pulled to the medium voltage.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The level shifter of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein a transistor type of the first protection transistor pair is a first type, a transistor type of the second transistor pair is a second type, and the first type is different from the second type.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The level shifter of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein bases of the first protection transistor pair are coupled to the high-voltage terminal, and bases of the second protection transistor pair are coupled to the low-voltage terminal.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. A level shifter comprising a latch circuit, a protection circuit, and an input circuit, wherein:<claim-text>the latch circuit is coupled between a high-voltage terminal and the protection circuit, wherein a voltage at the high-voltage terminal is a high voltage in an operating mode;</claim-text><claim-text>the protection circuit includes a first protection transistor pair and a second protection transistor pair and configured to operate according to a voltage at a medium-voltage terminal, wherein the first protection transistor pair is set between the latch circuit and a pair of signal output terminals, the second protection transistor pair is set between the pair of signal output terminals and the input circuit, and the pair of signal output terminals includes a first output terminal and a second output terminal;</claim-text><claim-text>in the operating mode, the voltage at the medium-voltage terminal is a medium voltage, the first output terminal and the second output terminal are used for outputting a first output signal and a second output signal respectively, a voltage of each of the first output signal and the second output signal falls within an output voltage range, the output voltage range is between the high voltage and a ground voltage;</claim-text><claim-text>the input circuit includes an input transistor pair coupled between the second protection transistor pair and a low-voltage terminal and configured to operate according to a pair of input signals; and</claim-text><claim-text>in the operating mode, a voltage at the low-voltage terminal is the ground voltage, the pair of input signals includes a first input signal and a second input signal, a voltage of each of the first input signal and the second input signal falls within an input voltage range, and the input voltage range is between the medium voltage and the ground voltage.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The level shifter of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein each of the latch circuit, the protection circuit, and the input circuit includes transistors, and a withstand voltage of each of the transistors is lower than an upper limit of the output voltage range.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The level shifter of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the input circuit further includes a buffer circuit; the buffer circuit includes a first inverter and a second inverter; in the operating mode, the first inverter is configured to generate a first inverted signal as the first input signal according to a reception signal, the second inverter is configured to generate a second inverted signal as the second input signal according to the first inverted signal; each of the first inverter and the second inverter operates in an operating voltage range; and the operating voltage range is between the medium voltage and the ground voltage.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The level shifter of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein in a power down mode, the voltage at the high-voltage terminal is pulled to the medium voltage, the voltage at the medium-voltage terminal is pulled to the ground voltage, and the voltage at the low-voltage terminal is pulled to the medium voltage.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The level shifter of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein a transistor type of the first protection transistor pair is a first type, a transistor type of the second transistor pair is a second type, and the first type is different from the second type.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The level shifter of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein a base and a source of each transistor of the first protection transistor pair are coupled together, and a base and a source of each transistor of the second protection transistor pair are coupled together.</claim-text></claim></claims></us-patent-application>