

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_m'
================================================================
* Date:           Wed May 21 15:43:58 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.481 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1851|     1851|  18.510 us|  18.510 us|  1850|  1850|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_m  |     1849|     1849|         2|          1|          1|  1849|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 5 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %image_out, i64 666, i64 207, i64 1"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_2, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln24 = store i11 0, i11 %m" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 8 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_1 = load i11 %m" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 10 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.63ns)   --->   "%icmp_ln24 = icmp_eq  i11 %m_1, i11 1849" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 11 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.63ns)   --->   "%add_ln24 = add i11 %m_1, i11 1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 12 'add' 'add_ln24' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %loop_i.exitStub" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 13 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i11 %m_1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 14 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i64 0, i64 %zext_ln24" [../../lab1_files/hls/axil_conv2D.cpp:25]   --->   Operation 15 'getelementptr' 'image_out_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%store_ln25 = store i32 0, i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:25]   --->   Operation 16 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln24 = store i11 %add_ln24, i11 %m" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 17 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 18 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1849, i64 1849, i64 1849" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 20 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%store_ln25 = store i32 0, i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:25]   --->   Operation 21 'store' 'store_ln25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 22 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.481ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln24', ../../lab1_files/hls/axil_conv2D.cpp:24) of constant 0 on local variable 'm', ../../lab1_files/hls/axil_conv2D.cpp:24 [5]  (1.588 ns)
	'load' operation 11 bit ('m', ../../lab1_files/hls/axil_conv2D.cpp:24) on local variable 'm', ../../lab1_files/hls/axil_conv2D.cpp:24 [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln24', ../../lab1_files/hls/axil_conv2D.cpp:24) [9]  (1.639 ns)
	'store' operation 0 bit ('store_ln25', ../../lab1_files/hls/axil_conv2D.cpp:25) of constant 0 on array 'image_out' [18]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln25', ../../lab1_files/hls/axil_conv2D.cpp:25) of constant 0 on array 'image_out' [18]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
