Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:12:12 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge/post_route_timing_summary.rpt
| Design       : RLE_BlobMerging
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.504      -14.715                      6                 1192        0.142        0.000                      0                 1192        4.500        0.000                       0                   588  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.504      -14.715                      6                 1192        0.142        0.000                      0                 1192        4.500        0.000                       0                   588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            6  Failing Endpoints,  Worst Slack       -4.504ns,  Total Violation      -14.715ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.504ns  (required time - arrival time)
  Source:                 countDetectedBlobs_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oAvgSizeXaxis_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.465ns  (logic 7.123ns (49.243%)  route 7.342ns (50.757%))
  Logic Levels:           32  (CARRY4=16 LUT1=1 LUT3=1 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.704     0.704    clk
    SLICE_X41Y148        FDRE                                         r  countDetectedBlobs_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.341     1.045 r  countDetectedBlobs_reg[1]_replica_1/Q
                         net (fo=12, routed)          0.632     1.677    countDetectedBlobs_reg_n_0_[1]_repN_1
    SLICE_X43Y148        LUT4 (Prop_lut4_I2_O)        0.097     1.774 r  oAvgSizeXaxis[7]_i_8/O
                         net (fo=1, routed)           0.000     1.774    oAvgSizeXaxis[7]_i_8_n_0
    SLICE_X43Y148        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.251 r  oAvgSizeXaxis_reg[7]_i_3/O[3]
                         net (fo=21, routed)          0.503     2.753    inst_x/p_0_in
    SLICE_X43Y144        LUT3 (Prop_lut3_I1_O)        0.234     2.987 r  oAvgSizeXaxis[6]_i_12/O
                         net (fo=2, routed)           0.468     3.455    oAvgSizeXaxis[6]_i_12_n_0
    SLICE_X45Y143        LUT6 (Prop_lut6_I1_O)        0.097     3.552 r  oAvgSizeXaxis[6]_i_8/O
                         net (fo=1, routed)           0.000     3.552    oAvgSizeXaxis[6]_i_8_n_0
    SLICE_X45Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.851 r  oAvgSizeXaxis_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.851    oAvgSizeXaxis_reg[6]_i_3_n_0
    SLICE_X45Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.010 r  oAvgSizeXaxis_reg[6]_i_2/O[0]
                         net (fo=21, routed)          0.473     4.484    oAvgSizeXaxis_reg[6]_i_2_n_7
    SLICE_X46Y144        LUT5 (Prop_lut5_I3_O)        0.224     4.708 r  oAvgSizeXaxis[5]_i_14/O
                         net (fo=3, routed)           0.288     4.996    oAvgSizeXaxis[5]_i_14_n_0
    SLICE_X47Y144        LUT6 (Prop_lut6_I5_O)        0.097     5.093 r  oAvgSizeXaxis[5]_i_11/O
                         net (fo=1, routed)           0.000     5.093    oAvgSizeXaxis[5]_i_11_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.394 r  oAvgSizeXaxis_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.394    oAvgSizeXaxis_reg[5]_i_3_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.624 r  oAvgSizeXaxis_reg[5]_i_2/O[1]
                         net (fo=22, routed)          0.496     6.120    oAvgSizeXaxis_reg[5]_i_2_n_6
    SLICE_X48Y145        LUT5 (Prop_lut5_I3_O)        0.225     6.345 r  oAvgSizeXaxis[3]_i_19/O
                         net (fo=8, routed)           0.306     6.650    oAvgSizeXaxis[3]_i_19_n_0
    SLICE_X49Y145        LUT6 (Prop_lut6_I5_O)        0.097     6.747 r  oAvgSizeXaxis[4]_i_13/O
                         net (fo=1, routed)           0.000     6.747    oAvgSizeXaxis[4]_i_13_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.048 r  oAvgSizeXaxis_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.048    oAvgSizeXaxis_reg[4]_i_3_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.229 r  oAvgSizeXaxis_reg[4]_i_2/O[2]
                         net (fo=53, routed)          0.510     7.739    oAvgSizeXaxis_reg[4]_i_2_n_5
    SLICE_X47Y148        LUT6 (Prop_lut6_I1_O)        0.230     7.969 r  oAvgSizeXaxis[3]_i_11/O
                         net (fo=2, routed)           0.335     8.304    oAvgSizeXaxis[3]_i_11_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.589 r  oAvgSizeXaxis_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.589    oAvgSizeXaxis_reg[3]_i_3_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.823 r  oAvgSizeXaxis_reg[3]_i_2/O[3]
                         net (fo=46, routed)          0.425     9.248    oAvgSizeXaxis_reg[3]_i_2_n_4
    SLICE_X45Y148        LUT4 (Prop_lut4_I2_O)        0.234     9.482 r  oAvgSizeXaxis[1]_i_33/O
                         net (fo=3, routed)           0.519    10.001    oAvgSizeXaxis[1]_i_33_n_0
    SLICE_X45Y145        LUT6 (Prop_lut6_I5_O)        0.097    10.098 r  oAvgSizeXaxis[2]_i_17/O
                         net (fo=1, routed)           0.000    10.098    oAvgSizeXaxis[2]_i_17_n_0
    SLICE_X45Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    10.397 r  oAvgSizeXaxis_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.397    oAvgSizeXaxis_reg[2]_i_5_n_0
    SLICE_X45Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.486 r  oAvgSizeXaxis_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.486    oAvgSizeXaxis_reg[2]_i_3_n_0
    SLICE_X45Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.645 r  oAvgSizeXaxis_reg[2]_i_2/O[0]
                         net (fo=40, routed)          0.321    10.965    oAvgSizeXaxis_reg[2]_i_2_n_7
    SLICE_X45Y148        LUT4 (Prop_lut4_I1_O)        0.224    11.189 r  oAvgSizeXaxis[1]_i_11/O
                         net (fo=2, routed)           0.571    11.760    oAvgSizeXaxis[1]_i_11_n_0
    SLICE_X46Y147        LUT6 (Prop_lut6_I0_O)        0.097    11.857 r  oAvgSizeXaxis[1]_i_15/O
                         net (fo=1, routed)           0.000    11.857    oAvgSizeXaxis[1]_i_15_n_0
    SLICE_X46Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.236 r  oAvgSizeXaxis_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    oAvgSizeXaxis_reg[1]_i_3_n_0
    SLICE_X46Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.459 r  oAvgSizeXaxis_reg[1]_i_2/O[1]
                         net (fo=24, routed)          0.437    12.896    oAvgSizeXaxis_reg[1]_i_2_n_6
    SLICE_X47Y148        LUT4 (Prop_lut4_I0_O)        0.216    13.112 f  oAvgSizeXaxis[0]_i_21/O
                         net (fo=7, routed)           0.339    13.451    oAvgSizeXaxis[0]_i_21_n_0
    SLICE_X49Y149        LUT6 (Prop_lut6_I1_O)        0.097    13.548 r  oAvgSizeXaxis[0]_i_35/O
                         net (fo=1, routed)           0.197    13.745    oAvgSizeXaxis[0]_i_35_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I5_O)        0.097    13.842 r  oAvgSizeXaxis[0]_i_13/O
                         net (fo=1, routed)           0.331    14.173    oAvgSizeXaxis[0]_i_13_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    14.565 r  oAvgSizeXaxis_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.565    oAvgSizeXaxis_reg[0]_i_3_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.746 f  oAvgSizeXaxis_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.193    14.939    oAvgSizeXaxis_reg[0]_i_2_n_5
    SLICE_X49Y148        LUT1 (Prop_lut1_I0_O)        0.230    15.169 r  oAvgSizeXaxis[0]_i_1/O
                         net (fo=1, routed)           0.000    15.169    divider_res_x[0]
    SLICE_X49Y148        FDRE                                         r  oAvgSizeXaxis_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=587, unset)          0.669    10.669    clk
    SLICE_X49Y148        FDRE                                         r  oAvgSizeXaxis_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X49Y148        FDRE (Setup_fdre_C_D)        0.032    10.665    oAvgSizeXaxis_reg[0]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -15.169    
  -------------------------------------------------------------------
                         slack                                 -4.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 blob2minX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blob1minX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.652%)  route 0.097ns (34.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.411     0.411    clk
    SLICE_X63Y147        FDRE                                         r  blob2minX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y147        FDRE (Prop_fdre_C_Q)         0.141     0.552 r  blob2minX_reg[10]/Q
                         net (fo=39, routed)          0.097     0.649    blob2minX[10]
    SLICE_X62Y147        LUT6 (Prop_lut6_I3_O)        0.045     0.694 r  blob1minX[10]_i_2/O
                         net (fo=1, routed)           0.000     0.694    blob1minX[10]_i_2_n_0
    SLICE_X62Y147        FDRE                                         r  blob1minX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.432     0.432    clk
    SLICE_X62Y147        FDRE                                         r  blob1minX_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y147        FDRE (Hold_fdre_C_D)         0.120     0.552    blob1minX_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y147  blob1maxX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y147  blob1maxX_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y147  blob1maxX_reg[1]/C



