// Seed: 1674849508
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  tri1 id_3;
  wire id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter [1 : -1 'b0] id_11 = 1;
  localparam id_12 = id_11;
  module_0 modCall_1 (
      id_11,
      id_4
  );
  wire id_13;
  wire id_14;
  logic [1 : -1] id_15, id_16, id_17;
  initial begin : LABEL_0
    id_17[1] <= 1;
  end
endmodule
