<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>hdlbits 刷题 on Todd's Blog</title><link>https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/</link><description>Recent content in hdlbits 刷题 on Todd's Blog</description><generator>Hugo -- gohugo.io</generator><language>zh-cn</language><lastBuildDate>Thu, 17 Nov 2022 14:43:00 +0800</lastBuildDate><atom:link href="https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/index.xml" rel="self" type="application/rss+xml"/><item><title>开始</title><link>https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/getting-started/</link><pubDate>Thu, 17 Nov 2022 14:49:00 +0800</pubDate><guid>https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/getting-started/</guid><description>&lt;h2 id="getting-started">Getting Started&lt;/h2>
&lt;p>刷题流程：&lt;/p>
&lt;ol>
&lt;li>Learn&lt;/li>
&lt;li>Write Code&lt;/li>
&lt;li>Compile with Altera Quartus&lt;/li>
&lt;li>Simulate&lt;/li>
&lt;li>Compare
&lt;ul>
&lt;li>Compile Error — Circuit did not compile.&lt;/li>
&lt;li>Simulation Error — Circuit compiled successfully, but simulation did not complete.&lt;/li>
&lt;li>Incorrect — Circuit compiled and simulated, but the outputs did not match the reference.&lt;/li>
&lt;li>Success! — Circuit was correct&lt;/li>
&lt;/ul>
&lt;/li>
&lt;/ol>
&lt;hr>
&lt;h3 id="问题1">问题1&lt;/h3>
&lt;ul>
&lt;li>题目：Build a circuit with no inputs and one output. That output should always drive 1 (or logic high).&lt;/li>
&lt;/ul>
&lt;div class="highlight">&lt;div class="chroma">
&lt;table class="lntable">&lt;tr>&lt;td class="lntd">
&lt;pre tabindex="0" class="chroma">&lt;code>&lt;span class="lnt">1
&lt;/span>&lt;span class="lnt">2
&lt;/span>&lt;span class="lnt">3
&lt;/span>&lt;span class="lnt">4
&lt;/span>&lt;span class="lnt">5
&lt;/span>&lt;span class="lnt">6
&lt;/span>&lt;/code>&lt;/pre>&lt;/td>
&lt;td class="lntd">
&lt;pre tabindex="0" class="chroma">&lt;code class="language-verilog" data-lang="verilog">&lt;span class="line">&lt;span class="cl">&lt;span class="k">module&lt;/span> &lt;span class="n">top_module&lt;/span>&lt;span class="p">(&lt;/span> &lt;span class="k">output&lt;/span> &lt;span class="n">one&lt;/span> &lt;span class="p">);&lt;/span>
&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl">
&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl">&lt;span class="c1">// Insert your code here
&lt;/span>&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl">&lt;span class="c1">&lt;/span> &lt;span class="k">assign&lt;/span> &lt;span class="n">one&lt;/span> &lt;span class="o">=&lt;/span> &lt;span class="mh">1&lt;/span>&lt;span class="p">;&lt;/span>
&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl">
&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl">&lt;span class="k">endmodule&lt;/span>
&lt;/span>&lt;/span>&lt;/code>&lt;/pre>&lt;/td>&lt;/tr>&lt;/table>
&lt;/div>
&lt;/div>&lt;p>&lt;img src="https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/getting-started/images/%E9%97%AE%E9%A2%981-testbench.png"
width="505"
height="197"
srcset="https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/getting-started/images/%E9%97%AE%E9%A2%981-testbench_hueaa303b1d893647b1477289e010ef191_5348_480x0_resize_box_3.png 480w, https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/getting-started/images/%E9%97%AE%E9%A2%981-testbench_hueaa303b1d893647b1477289e010ef191_5348_1024x0_resize_box_3.png 1024w"
loading="lazy"
alt="问题1-testbench"
class="gallery-image"
data-flex-grow="256"
data-flex-basis="615px"
>&lt;/p>
&lt;p>编译中出现了如下警告：这主要是由于输出恒为1&lt;/p>
&lt;blockquote>
&lt;p>Warning (13024): Output pins are stuck at VCC or GND&lt;/p>
&lt;p>This warning says that an output pin never changes (is &amp;ldquo;stuck&amp;rdquo;). This can sometimes indicate a bug if the output pin shouldn&amp;rsquo;t be a constant. If this pin is not supposed to be constant, check for bugs that cause the value being assigned to never change (e.g., assign a = x &amp;amp; ~x;)&lt;/p>
&lt;/blockquote>
&lt;h2 id="zero">Zero&lt;/h2>
&lt;p>HDLBits 中使用的是 Verilog-2001，这比 Verilog-1995 更简洁易读。比如对比下面两个模块定义：&lt;/p>
&lt;div class="highlight">&lt;div class="chroma">
&lt;table class="lntable">&lt;tr>&lt;td class="lntd">
&lt;pre tabindex="0" class="chroma">&lt;code>&lt;span class="lnt">1
&lt;/span>&lt;span class="lnt">2
&lt;/span>&lt;span class="lnt">3
&lt;/span>&lt;span class="lnt">4
&lt;/span>&lt;/code>&lt;/pre>&lt;/td>
&lt;td class="lntd">
&lt;pre tabindex="0" class="chroma">&lt;code class="language-verilog" data-lang="verilog">&lt;span class="line">&lt;span class="cl">&lt;span class="k">module&lt;/span> &lt;span class="n">top_module&lt;/span> &lt;span class="p">(&lt;/span> &lt;span class="n">zero&lt;/span> &lt;span class="p">);&lt;/span>
&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl"> &lt;span class="k">output&lt;/span> &lt;span class="n">zero&lt;/span>&lt;span class="p">;&lt;/span>
&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl"> &lt;span class="c1">// Verilog-1995
&lt;/span>&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl">&lt;span class="c1">&lt;/span>&lt;span class="k">endmodule&lt;/span>
&lt;/span>&lt;/span>&lt;/code>&lt;/pre>&lt;/td>&lt;/tr>&lt;/table>
&lt;/div>
&lt;/div>&lt;div class="highlight">&lt;div class="chroma">
&lt;table class="lntable">&lt;tr>&lt;td class="lntd">
&lt;pre tabindex="0" class="chroma">&lt;code>&lt;span class="lnt">1
&lt;/span>&lt;span class="lnt">2
&lt;/span>&lt;span class="lnt">3
&lt;/span>&lt;span class="lnt">4
&lt;/span>&lt;/code>&lt;/pre>&lt;/td>
&lt;td class="lntd">
&lt;pre tabindex="0" class="chroma">&lt;code class="language-verilog" data-lang="verilog">&lt;span class="line">&lt;span class="cl">&lt;span class="k">module&lt;/span> &lt;span class="n">top_module&lt;/span> &lt;span class="p">(&lt;/span> &lt;span class="k">output&lt;/span> &lt;span class="n">zero&lt;/span> &lt;span class="p">);&lt;/span>
&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl">
&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl"> &lt;span class="c1">// Verilog-2001
&lt;/span>&lt;/span>&lt;/span>&lt;span class="line">&lt;span class="cl">&lt;span class="c1">&lt;/span>&lt;span class="k">endmodule&lt;/span>
&lt;/span>&lt;/span>&lt;/code>&lt;/pre>&lt;/td>&lt;/tr>&lt;/table>
&lt;/div>
&lt;/div>&lt;h3 id="问题2">问题2&lt;/h3>
&lt;ul>
&lt;li>题目：Build a circuit with no inputs and one output that outputs a constant 0（与问题1相同，但输出改为恒0）&lt;/li>
&lt;/ul>
&lt;p>（略）&lt;/p></description></item></channel></rss>