// Seed: 3329062371
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3
);
  assign #id_4 id_2 = id_1;
  logic id_5;
  logic id_6;
  assign id_2 = id_5;
endmodule
