<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Qualified Expressions</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<a href="process.htm"><img border=0 src="../../images/left.gif" align=left></a>
<a href="sig_dec.htm"><img border=0 src="../../images/right.gif"align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Qualified Expressions</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Expression</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Entity<br>Architecture<br>Package<br>Package Body</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE>type'(expression)</PRE></TD>
</TR>
</TABLE><P>
</DIV>



<DIV ALIGN=CENTER>
See LRM section 7.3.4

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>A qualified expression is an expression with its type explicitly
stated. This is necessary where it might otherwise be ambiguous:
<PRE>string'("0010")
bit_vector'("0010")
std_logic_vector'("0010")</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>Qualified expressions may be required when calling <b>overloaded</b>
functions or procedures. The qualification makes it clear which version
is being called:
<PRE>architecture OVER of A is
  signal P_STD : std_logic;
  signal P_BIT : bit;
  function PARITY 
      (X : bit_vector) return bit is
    begin
      -- function code
    end PARITY;
  function PARITY 
      (X : std_logic_vector)
        return std_logic is
    begin
      -- function code
    end PARITY;
begin
  P_BIT <=PARITY(bit_vector'("00100"));
  P_STD <=
    PARITY(std_logic_vector'("10101"));
end OVER;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>Qualification may be necessary for certain aggregate and array
expressions:
<PRE>entity CONCAT is
  port(A,B : in  std_ulogic;
      VALUE: out integer range 0 to 9);
end CONCAT;

architecture BEHAVIOURAL of CONCAT is
  subtype T_2 is 
    std_ulogic_vector(1 downto 0);
begin
  process(A,B)
  begin
    case T_2'(A & B) is
       when "00"   => VALUE <= 0;
       when "01"   => VALUE <= 1;
       when "10"   => VALUE <= 2;
       when "11"   => VALUE <= 3;
       when others => VALUE <= 9;
    end case;
  end process;
end BEHAVIOURAL;</PRE></TD>
</TR>
</TABLE><P>
</DIV>


<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Qualified expressions are usually supported bt logic synthesis tools,
providing the expression is of a synthesisable type.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

Qualified expressions have not changed in VHDL-93.

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="process.htm"><img border=0 src="../../images/left.gif"></a>
<a href="index.htm"><img border=0 src="../../images/up.gif"></a>
<a href="sig_dec.htm"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
