
const CommonEvents = [
  ["Inst_Retired.Any"],
  ["CPU_Clk_Unhalted.Thread"],
  ["CPU_Clk_Unhalted.Ref_TSC"],
  ["CPU_Clk_Unhalted.Ref_XClk"],
  ["IDQ.MITE_UOps"],
  ["IDQ.MITE_Cycles"],
  ["IDQ.DSB_UOps"],
  ["IDQ.DSB_Cycles"],
  ["IDQ.MS_UOps"],
  ["IDQ.MS_Cycles"],
  ["DSB2MITE_Switches.Count"],
  ["DSB2MITE_Switches.Penalty_Cycles"],
  ["LSD.UOps"],
  ["Int_Misc.Recovery_Cycles"],
  ["Machine_Clears.Count"],
  ["BAClears.Any"],
  ["Br_Inst_Retired.All_Branches"],
  ["Br_Misp_Retired.All_Branches"],
  ["Br_Inst_Retired.Conditional"],
  ["Br_Misp_Retired.Conditional"],
  ["Br_Inst_Retired.Near_Call"],
  ["Br_Misp_Retired.Near_Call"],
  ["Arith.Divider_Active"],
  ["UOps_Issued.Any"],
  ["UOps_Issued.Stall_Cycles"],
  ["UOps_Executed.Thread"],
  ["UOps_Executed.Stall_Cycles"],
  ["UOps_Executed.Cycles_GE_1_UOp_Exec"],
  ["UOps_Executed.Cycles_GE_2_UOps_Exec"],
  ["UOps_Executed.Cycles_GE_3_UOps_Exec"],
  ["UOps_Executed.Cycles_GE_4_UOps_Exec"],
  ["UOps_Retired.Retire_Slots"],
  ["UOps_Retired.Stall_Cycles"],
  ["Mem_Inst_Retired.Any"],
  ["Mem_Inst_Retired.All_Loads"],
  ["Mem_Inst_Retired.All_Stores"],
  ["Mem_Inst_Retired.Split_Loads"],
  ["Mem_Inst_Retired.Split_Stores"],
  ["Mem_Load_Retired.L1_Hit"],
  ["Mem_Load_Retired.L1_Miss"],
  ["Mem_Load_Retired.L2_Hit"],
  ["Mem_Load_Retired.L2_Miss"],
  ["Mem_Load_Retired.L3_Hit"],
  ["Mem_Load_Retired.L3_Miss"],
  ["Ld_Blocks.Store_Forward"],
  ["L2_Rqsts.All_Demand_References"],
  ["L2_Rqsts.All_Demand_Miss"],
];