simSeconds 0.22115427078900002
simTicks 221154530258.75854
finalTick 1061316562131311.8
simFreq 1000001000000.0
hostSeconds 325.10938560999995
hostTickRate 673712510.551864
hostMemory 53075413.49417601
simInsts 110000130.45740001
simOps 114976601.620321
hostInstRate 344500.2183
hostOpRate 360397.246792
system.clk_domain.clock 1000.001
system.cpu_clk_domain.clock 500.0005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandMisses::cpu.inst 2.3093829999999995
system.l2.demandMisses::switch_cpus.inst 19.762631999999996
system.l2.demandMisses::switch_cpus.data 6458822.631422
system.l2.demandMisses::total 6458823.274619
system.l2.overallMisses::cpu.inst 2.3093829999999995
system.l2.overallMisses::switch_cpus.inst 19.762631999999996
system.l2.overallMisses::switch_cpus.data 6458822.631422
system.l2.overallMisses::total 6458823.274619
system.l2.demandMissLatency::switch_cpus.inst 1520830.4005
system.l2.demandMissLatency::switch_cpus.data 599711327232.8882
system.l2.demandMissLatency::total 599711386423.9412
system.l2.overallMissLatency::switch_cpus.inst 1520830.4005
system.l2.overallMissLatency::switch_cpus.data 599711327232.8882
system.l2.overallMissLatency::total 599711386423.9412
system.l2.demandAccesses::cpu.inst 2.3093829999999995
system.l2.demandAccesses::switch_cpus.inst 19.774534
system.l2.demandAccesses::switch_cpus.data 10660245.944621999
system.l2.demandAccesses::total 10660246.599721
system.l2.overallAccesses::cpu.inst 2.3093829999999995
system.l2.overallAccesses::switch_cpus.inst 19.774534
system.l2.overallAccesses::switch_cpus.data 10660245.944621999
system.l2.overallAccesses::total 10660246.599721
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::switch_cpus.inst 0.999954688236
system.l2.demandMissRate::switch_cpus.data 0.6073590358950001
system.l2.demandMissRate::total 0.60735911733
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::switch_cpus.inst 0.999954688236
system.l2.overallMissRate::switch_cpus.data 0.6073590358950001
system.l2.overallMissRate::total 0.60735911733
system.l2.demandAvgMissLatency::switch_cpus.inst 78205.3160109595
system.l2.demandAvgMissLatency::switch_cpus.data 92937.5911765915
system.l2.demandAvgMissLatency::total 92937.59158355079
system.l2.overallAvgMissLatency::switch_cpus.inst 78205.3160109595
system.l2.overallAvgMissLatency::switch_cpus.data 92937.5911765915
system.l2.overallAvgMissLatency::total 92937.59158355079
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 4824435.570417
system.l2.writebacks::total 4824435.570417
system.l2.demandMshrMisses::switch_cpus.inst 19.762631999999996
system.l2.demandMshrMisses::switch_cpus.data 6458822.631422
system.l2.demandMshrMisses::total 6458823.274619
system.l2.overallMshrMisses::switch_cpus.inst 19.762631999999996
system.l2.overallMshrMisses::switch_cpus.data 6458822.631422
system.l2.overallMshrMisses::total 6458823.274619
system.l2.demandMshrMissLatency::switch_cpus.inst 1323204.0805
system.l2.demandMshrMissLatency::switch_cpus.data 535123099998.0281
system.l2.demandMshrMissLatency::total 535123152757.1111
system.l2.overallMshrMissLatency::switch_cpus.inst 1323204.0805
system.l2.overallMshrMissLatency::switch_cpus.data 535123099998.0281
system.l2.overallMshrMissLatency::total 535123152757.1111
system.l2.demandMshrMissRate::switch_cpus.inst 0.999954688236
system.l2.demandMshrMissRate::switch_cpus.data 0.6073590358950001
system.l2.demandMshrMissRate::total 0.60735911733
system.l2.overallMshrMissRate::switch_cpus.inst 0.999954688236
system.l2.overallMshrMissRate::switch_cpus.data 0.6073590358950001
system.l2.overallMshrMissRate::total 0.60735911733
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 68205.30601095951
system.l2.demandAvgMshrMissLatency::switch_cpus.data 82937.5808670913
system.l2.demandAvgMshrMissLatency::total 82937.5812739971
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 68205.30601095951
system.l2.overallAvgMshrMissLatency::switch_cpus.data 82937.5808670913
system.l2.overallAvgMshrMissLatency::total 82937.5812739971
system.l2.replacements 6458822.133479
system.l2.ReadCleanReq.misses::cpu.inst 2.3093829999999995
system.l2.ReadCleanReq.misses::switch_cpus.inst 19.762631999999996
system.l2.ReadCleanReq.misses::total 21.931215999999996
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 1520830.4005
system.l2.ReadCleanReq.missLatency::total 1520830.4005
system.l2.ReadCleanReq.accesses::cpu.inst 2.3093829999999995
system.l2.ReadCleanReq.accesses::switch_cpus.inst 19.774534
system.l2.ReadCleanReq.accesses::total 21.943118
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.999954688236
system.l2.ReadCleanReq.missRate::total 0.999954688236
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 78205.3160109595
system.l2.ReadCleanReq.avgMissLatency::total 70823.78700667272
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 19.762631999999996
system.l2.ReadCleanReq.mshrMisses::total 19.762631999999996
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 1323204.0805
system.l2.ReadCleanReq.mshrMissLatency::total 1323204.0805
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.999954688236
system.l2.ReadCleanReq.mshrMissRate::total 0.9036351162410001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 68205.30601095951
system.l2.ReadCleanReq.avgMshrMissLatency::total 68205.30601095951
system.l2.ReadSharedReq.misses::switch_cpus.data 1634680.3012490002
system.l2.ReadSharedReq.misses::total 1634680.3012490002
system.l2.ReadSharedReq.missLatency::switch_cpus.data 158466770329.1925
system.l2.ReadSharedReq.missLatency::total 158466770329.1925
system.l2.ReadSharedReq.accesses::switch_cpus.data 1651637.2791390002
system.l2.ReadSharedReq.accesses::total 1651637.2791390002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.9900803164170001
system.l2.ReadSharedReq.missRate::total 0.9900803164170001
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 97482.11799834092
system.l2.ReadSharedReq.avgMissLatency::total 97482.11799834092
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 1634680.3012490002
system.l2.ReadSharedReq.mshrMisses::total 1634680.3012490002
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 142119967287.96252
system.l2.ReadSharedReq.mshrMissLatency::total 142119967287.96252
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.9900803164170001
system.l2.ReadSharedReq.mshrMissRate::total 0.9900803164170001
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 87482.10798696193
system.l2.ReadSharedReq.avgMshrMissLatency::total 87482.10798696193
system.l2.WritebackDirty.hits::writebacks 9015536.719265
system.l2.WritebackDirty.hits::total 9015536.719265
system.l2.WritebackDirty.accesses::writebacks 9015536.719265
system.l2.WritebackDirty.accesses::total 9015536.719265
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.l2.tags.tagsInUse 32767.96112475029
system.l2.tags.totalRefs 21428202.902706
system.l2.tags.sampledRefs 6491590.166247
system.l2.tags.avgRefs 3.2978728389480003
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 0.10047132250399998
system.l2.tags.occupancies::switch_cpus.inst 0.8253321075229999
system.l2.tags.occupancies::switch_cpus.data 32767.678179878832
system.l2.tags.avgOccs::cpu.inst 2.9136390000000004e-06
system.l2.tags.avgOccs::switch_cpus.inst 2.5304244e-05
system.l2.tags.avgOccs::switch_cpus.data 0.999990038614
system.l2.tags.avgOccs::total 0.9999988136339999
system.l2.tags.occupanciesTaskId::1024 32768.032768000005
system.l2.tags.ageTaskId_1024::0 286.70507299999997
system.l2.tags.ageTaskId_1024::1 2623.7037849999997
system.l2.tags.ageTaskId_1024::2 26145.427629
system.l2.tags.ageTaskId_1024::3 3732.646783
system.l2.tags.ratioOccsTaskId::1024 1.0000010000000001
system.l2.tags.tagAccesses 177022765.31395
system.l2.tags.dataAccesses 177022765.31395
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.mem_ctrls.avgPriority_writebacks::samples 4824435.913115
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 19.762631999999996
system.mem_ctrls.avgPriority_switch_cpus.data::samples 6458822.689892
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 1.2206844884000001e-05
system.mem_ctrls.numReadWriteTurnArounds 297657.07689500006
system.mem_ctrls.numWriteReadTurnArounds 297657.107429
system.mem_ctrls.numStayReadState 16185514.064466001
system.mem_ctrls.numStayWriteState 4537934.045228
system.mem_ctrls.readReqs 6458823.333089
system.mem_ctrls.writeReqs 4824435.913115
system.mem_ctrls.readBursts 6458823.333089
system.mem_ctrls.writeBursts 4824435.913115
system.mem_ctrls.servicedByWrQ 0.0
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 2.3988618400000004
system.mem_ctrls.avgWrQLen 26.527352060000005
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 6458823.333089
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 4824435.913115
system.mem_ctrls.rdQLenPdf::0 2639867.19024
system.mem_ctrls.rdQLenPdf::1 2173562.519550001
system.mem_ctrls.rdQLenPdf::2 1259634.836195
system.mem_ctrls.rdQLenPdf::3 385758.6981910001
system.mem_ctrls.rdQLenPdf::4 0.072348
system.mem_ctrls.rdQLenPdf::5 0.016565
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.001082
system.mem_ctrls.wrQLenPdf::1 0.001082
system.mem_ctrls.wrQLenPdf::2 0.001082
system.mem_ctrls.wrQLenPdf::3 0.001082
system.mem_ctrls.wrQLenPdf::4 0.001082
system.mem_ctrls.wrQLenPdf::5 0.001082
system.mem_ctrls.wrQLenPdf::6 0.001082
system.mem_ctrls.wrQLenPdf::7 0.001082
system.mem_ctrls.wrQLenPdf::8 0.001082
system.mem_ctrls.wrQLenPdf::9 0.001082
system.mem_ctrls.wrQLenPdf::10 0.001082
system.mem_ctrls.wrQLenPdf::11 0.001082
system.mem_ctrls.wrQLenPdf::12 0.001082
system.mem_ctrls.wrQLenPdf::13 0.001082
system.mem_ctrls.wrQLenPdf::14 0.001082
system.mem_ctrls.wrQLenPdf::15 15365.456462000002
system.mem_ctrls.wrQLenPdf::16 17797.457956
system.mem_ctrls.wrQLenPdf::17 82319.391948
system.mem_ctrls.wrQLenPdf::18 170984.159733
system.mem_ctrls.wrQLenPdf::19 273188.69329200004
system.mem_ctrls.wrQLenPdf::20 302973.291751
system.mem_ctrls.wrQLenPdf::21 307541.577331
system.mem_ctrls.wrQLenPdf::22 328549.453603
system.mem_ctrls.wrQLenPdf::23 317343.405895
system.mem_ctrls.wrQLenPdf::24 312526.52976199996
system.mem_ctrls.wrQLenPdf::25 329775.51105000003
system.mem_ctrls.wrQLenPdf::26 326168.20609000005
system.mem_ctrls.wrQLenPdf::27 338526.2386280001
system.mem_ctrls.wrQLenPdf::28 327060.25324799994
system.mem_ctrls.wrQLenPdf::29 335780.06172500004
system.mem_ctrls.wrQLenPdf::30 332756.98409600003
system.mem_ctrls.wrQLenPdf::31 404243.36890600005
system.mem_ctrls.wrQLenPdf::32 298461.95770400006
system.mem_ctrls.wrQLenPdf::33 2503.3575240000005
system.mem_ctrls.wrQLenPdf::34 478.41449700000004
system.mem_ctrls.wrQLenPdf::35 92.12568399999999
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 297657.107429
system.mem_ctrls.rdPerTurnAround::mean 21.527983206654003
system.mem_ctrls.rdPerTurnAround::gmean 21.429546316289
system.mem_ctrls.rdPerTurnAround::stdev 9.345627904258002
system.mem_ctrls.rdPerTurnAround::0-1023 27383.093164999995
system.mem_ctrls.rdPerTurnAround::17408-18431 0.000124
system.mem_ctrls.rdPerTurnAround::total 297657.107429
system.mem_ctrls.wrPerTurnAround::samples 297657.07689500006
system.mem_ctrls.wrPerTurnAround::mean 16.128745827582
system.mem_ctrls.wrPerTurnAround::gmean 16.11089880843
system.mem_ctrls.wrPerTurnAround::stdev 0.795959476389
system.mem_ctrls.wrPerTurnAround::16 275463.81155600003
system.mem_ctrls.wrPerTurnAround::17 3046.6408799999995
system.mem_ctrls.wrPerTurnAround::18 6432.464884999999
system.mem_ctrls.wrPerTurnAround::19 5420.453071
system.mem_ctrls.wrPerTurnAround::total 297657.07689500006
system.mem_ctrls.bytesReadWrQ 0.0
system.mem_ctrls.bytesReadSys 413364693.317696
system.mem_ctrls.bytesWrittenSys 308763898.43936
system.mem_ctrls.avgRdBWSys 1861536827.1938565
system.mem_ctrls.avgWrBWSys 1385652845.7627087
system.mem_ctrls.totGap 221154530306.93152
system.mem_ctrls.avgGap 19744.379670169998
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 1264.8084479999998
system.mem_ctrls.requestorReadBytes::switch_cpus.data 413364631.618816
system.mem_ctrls.requestorWriteBytes::writebacks 308763851.91583997
system.mem_ctrls.requestorReadRate::switch_cpus.inst 58623.04708960846
system.mem_ctrls.requestorReadRate::switch_cpus.data 1861536446.6988976
system.mem_ctrls.requestorWriteRate::writebacks 1385652737.8774798
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 19.762631999999996
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 6458822.689892
system.mem_ctrls.requestorWriteAccesses::writebacks 4824435.913115
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 513358.9365
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 267736023685.6695
system.mem_ctrls.requestorWriteTotalLat::writebacks 5620220134460.842
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 27186.78369739
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 41537.15067062
system.mem_ctrls.requestorWriteAvgLat::writebacks 1165041.13851881
system.mem_ctrls.dram.bytesRead::cpu.inst 147.80051199999997
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 1264.8084479999998
system.mem_ctrls.dram.bytesRead::switch_cpus.data 413364641.031424
system.mem_ctrls.dram.bytesRead::total 413364682.19603205
system.mem_ctrls.dram.bytesInstRead::cpu.inst 147.80051199999997
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 1264.8084479999998
system.mem_ctrls.dram.bytesInstRead::total 1403.5978239999997
system.mem_ctrls.dram.bytesWritten::writebacks 308763898.43936
system.mem_ctrls.dram.bytesWritten::total 308763898.43936
system.mem_ctrls.dram.numReads::cpu.inst 2.3093829999999995
system.mem_ctrls.dram.numReads::switch_cpus.inst 19.762631999999996
system.mem_ctrls.dram.numReads::switch_cpus.data 6458822.516116
system.mem_ctrls.dram.numReads::total 6458823.159313001
system.mem_ctrls.dram.numWrites::writebacks 4824435.913115
system.mem_ctrls.dram.numWrites::total 4824435.913115
system.mem_ctrls.dram.bwRead::cpu.inst 7147.761951999999
system.mem_ctrls.dram.bwRead::switch_cpus.inst 58623.06126
system.mem_ctrls.dram.bwRead::switch_cpus.data 1861536468.1337075
system.mem_ctrls.dram.bwRead::total 1861536753.4585552
system.mem_ctrls.dram.bwInstRead::cpu.inst 7147.761951999999
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 58623.06126
system.mem_ctrls.dram.bwInstRead::total 65086.279736
system.mem_ctrls.dram.bwWrite::writebacks 1385652845.805973
system.mem_ctrls.dram.bwWrite::total 1385652845.805973
system.mem_ctrls.dram.bwTotal::writebacks 1385652845.805973
system.mem_ctrls.dram.bwTotal::cpu.inst 7147.761951999999
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 58623.06126
system.mem_ctrls.dram.bwTotal::switch_cpus.data 1861536468.1337075
system.mem_ctrls.dram.bwTotal::total 3247189599.2664742
system.mem_ctrls.dram.readBursts 6458823.012241
system.mem_ctrls.dram.writeBursts 4824435.1861849995
system.mem_ctrls.dram.perBankRdBursts::0 403655.06556
system.mem_ctrls.dram.perBankRdBursts::1 403649.09551500005
system.mem_ctrls.dram.perBankRdBursts::2 403637.633223
system.mem_ctrls.dram.perBankRdBursts::3 403660.762382
system.mem_ctrls.dram.perBankRdBursts::4 403664.36720199994
system.mem_ctrls.dram.perBankRdBursts::5 403696.220521
system.mem_ctrls.dram.perBankRdBursts::6 403696.391771
system.mem_ctrls.dram.perBankRdBursts::7 403695.46435799997
system.mem_ctrls.dram.perBankRdBursts::8 403685.6595030001
system.mem_ctrls.dram.perBankRdBursts::9 403677.582792
system.mem_ctrls.dram.perBankRdBursts::10 403684.8384989999
system.mem_ctrls.dram.perBankRdBursts::11 403681.780421
system.mem_ctrls.dram.perBankRdBursts::12 403694.17350199993
system.mem_ctrls.dram.perBankRdBursts::13 403679.02508999995
system.mem_ctrls.dram.perBankRdBursts::14 403683.937069
system.mem_ctrls.dram.perBankRdBursts::15 403681.014833
system.mem_ctrls.dram.perBankWrBursts::0 301518.72676700004
system.mem_ctrls.dram.perBankWrBursts::1 301522.01241
system.mem_ctrls.dram.perBankWrBursts::2 301520.810316
system.mem_ctrls.dram.perBankWrBursts::3 301535.464694
system.mem_ctrls.dram.perBankWrBursts::4 301540.17387199996
system.mem_ctrls.dram.perBankWrBursts::5 301553.266728
system.mem_ctrls.dram.perBankWrBursts::6 301551.82312200003
system.mem_ctrls.dram.perBankWrBursts::7 301548.818973
system.mem_ctrls.dram.perBankWrBursts::8 301536.78436299996
system.mem_ctrls.dram.perBankWrBursts::9 301517.27578699996
system.mem_ctrls.dram.perBankWrBursts::10 301515.55076
system.mem_ctrls.dram.perBankWrBursts::11 301504.29258099996
system.mem_ctrls.dram.perBankWrBursts::12 301513.380047
system.mem_ctrls.dram.perBankWrBursts::13 301507.15147199994
system.mem_ctrls.dram.perBankWrBursts::14 301519.541672
system.mem_ctrls.dram.perBankWrBursts::15 301530.11262100004
system.mem_ctrls.dram.totQLat 146633118293.3545
system.mem_ctrls.dram.totBusLat 32294115061.204994
system.mem_ctrls.dram.totMemAccLat 267736049772.87323
system.mem_ctrls.dram.avgQLat 22787.13524109
system.mem_ctrls.dram.avgBusLat 5000.004999999999
system.mem_ctrls.dram.avgMemAccLat 41537.15399109
system.mem_ctrls.dram.readRowHits 5268677.178947
system.mem_ctrls.dram.writeRowHits 3967320.5595639995
system.mem_ctrls.dram.readRowHitRate 81.45578064
system.mem_ctrls.dram.writeRowHitRate 81.82958172000001
system.mem_ctrls.dram.bytesPerActivate::samples 2047260.7138560002
system.mem_ctrls.dram.bytesPerActivate::mean 355.3782239208749
system.mem_ctrls.dram.bytesPerActivate::gmean 274.252586528561
system.mem_ctrls.dram.bytesPerActivate::stdev 239.97649415294197
system.mem_ctrls.dram.bytesPerActivate::0-127 250424.39533
system.mem_ctrls.dram.bytesPerActivate::128-255 537046.360536
system.mem_ctrls.dram.bytesPerActivate::256-383 370435.666513
system.mem_ctrls.dram.bytesPerActivate::384-511 349831.771511
system.mem_ctrls.dram.bytesPerActivate::512-639 204101.70676099998
system.mem_ctrls.dram.bytesPerActivate::640-767 158027.155974
system.mem_ctrls.dram.bytesPerActivate::768-895 83658.74009499999
system.mem_ctrls.dram.bytesPerActivate::896-1023 52266.330437000004
system.mem_ctrls.dram.bytesPerActivate::1024-1151 41468.58669900001
system.mem_ctrls.dram.bytesPerActivate::total 2047260.7138560002
system.mem_ctrls.dram.dramBytesRead 413364672.783424
system.mem_ctrls.dram.dramBytesWritten 308763851.91583997
system.mem_ctrls.dram.avgRdBW 1861.5367319814573
system.mem_ctrls.dram.avgWrBW 1385.6527379134818
system.mem_ctrls.dram.peakBW 12800.012799999997
system.mem_ctrls.dram.busUtil 25.370911520000003
system.mem_ctrls.dram.busUtilRead 14.541849969999998
system.mem_ctrls.dram.busUtilWrite 10.82541732
system.mem_ctrls.dram.pageHitRate 81.83823129000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.mem_ctrls.dram.rank0.actEnergy 7305292778.559721
system.mem_ctrls.dram.rank0.preEnergy 3882856252.9782295
system.mem_ctrls.dram.rank0.readEnergy 23057594860.028816
system.mem_ctrls.dram.rank0.writeEnergy 12592159832.550419
system.mem_ctrls.dram.rank0.refreshEnergy 17457781373.6352
system.mem_ctrls.dram.rank0.actBackEnergy 100138976585.88437
system.mem_ctrls.dram.rank0.preBackEnergy 595783858.19472
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 165030445541.83148
system.mem_ctrls.dram.rank0.averagePower 745.0536945467791
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 754217619.4419999
system.mem_ctrls.dram.rank0.pwrStateTime::REF 7384838961.922499
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 213015473677.394
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 7312148142.44544
system.mem_ctrls.dram.rank1.preEnergy 3886498155.634711
system.mem_ctrls.dram.rank1.readEnergy 23058401429.500507
system.mem_ctrls.dram.rank1.writeEnergy 12591389730.705841
system.mem_ctrls.dram.rank1.refreshEnergy 17457781373.6352
system.mem_ctrls.dram.rank1.actBackEnergy 100140266909.17082
system.mem_ctrls.dram.rank1.preBackEnergy 594697270.164
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 165041183011.25653
system.mem_ctrls.dram.rank1.averagePower 745.10819329461
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 750739630.0912501
system.mem_ctrls.dram.rank1.pwrStateTime::REF 7384838961.922499
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 213018951666.74478
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.membus.transDist::ReadResp 1634680.9473200003
system.membus.transDist::WritebackDirty 4824435.913115
system.membus.transDist::CleanEvict 1634385.9204350002
system.membus.transDist::ReadSharedReq 1634680.9444460003
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 19376468.440238
system.membus.pktCount::total 19376468.440238
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 722128587.9496961
system.membus.pktSize::total 722128587.9496961
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 6458823.333089
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 6458823.333089
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 6458823.333089
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.membus.reqLayer0.occupancy 33823061222.95
system.membus.reqLayer0.utilization 0.17426920000000004
system.membus.respLayer1.occupancy 34279053912.3745
system.membus.respLayer1.utilization 0.1786268
system.membus.snoop_filter.totRequests 12917645.166639002
system.membus.snoop_filter.hitSingleRequests 6458821.833550001
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 442309060.5185989
system.switch_cpus.cpi 4.423090423166999
system.switch_cpus.ipc 0.23724398367300004
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107852828.147887
system.switch_cpus.instsIssued 114259829.14719799
system.switch_cpus.squashedInstsExamined 3331852.583865
system.switch_cpus.squashedOperandsExamined 10846994.667922001
system.switch_cpus.numIssuedDist::samples 442308989.73502994
system.switch_cpus.numIssuedDist::mean 0.270425612292
system.switch_cpus.numIssuedDist::stdev 0.7604347042740002
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 370631865.546111
system.switch_cpus.numIssuedDist::1 50021561.13587401
system.switch_cpus.numIssuedDist::2 11691251.262474999
system.switch_cpus.numIssuedDist::3 4347438.370871999
system.switch_cpus.numIssuedDist::4 1919567.669871
system.switch_cpus.numIssuedDist::5 2158239.963394
system.switch_cpus.numIssuedDist::6 1430069.454158
system.switch_cpus.numIssuedDist::7 108407.50584399998
system.switch_cpus.numIssuedDist::8 588.8264310000001
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000008000000001
system.switch_cpus.numIssuedDist::total 442308989.73502994
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 2385.205879
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 852182.285332
system.switch_cpus.statFuBusy::FloatMultAcc 1188.82429
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 214.41366400000004
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 584315.172517
system.switch_cpus.statFuBusy::MemWrite 0.0
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.009923
system.switch_cpus.statIssuedInstType_0::IntAlu 9906695.364029001
system.switch_cpus.statIssuedInstType_0::IntMult 0.226138
system.switch_cpus.statIssuedInstType_0::IntDiv 0.003246
system.switch_cpus.statIssuedInstType_0::FloatAdd 30960217.572658002
system.switch_cpus.statIssuedInstType_0::FloatCmp 30821.19255
system.switch_cpus.statIssuedInstType_0::FloatCvt 25946.609836
system.switch_cpus.statIssuedInstType_0::FloatMult 15628983.654570999
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 14155411.791006003
system.switch_cpus.statIssuedInstType_0::FloatDiv 875238.1714090001
system.switch_cpus.statIssuedInstType_0::FloatMisc 2063041.5864670002
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.002164
system.switch_cpus.statIssuedInstType_0::SimdAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 0.022907000000000004
system.switch_cpus.statIssuedInstType_0::SimdCmp 0.094504
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 326629.504789
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 0.017497000000000002
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 26744530.10434901
system.switch_cpus.statIssuedInstType_0::MemWrite 13542313.219155002
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 114259829.14719799
system.switch_cpus.issueRate 0.27042554757200005
system.switch_cpus.fuBusy 1440285.9016820004
system.switch_cpus.fuBusyRate 0.012627424490999996
system.switch_cpus.intInstQueueReads 464821000.71513593
system.switch_cpus.intInstQueueWrites 11006398.180139
system.switch_cpus.intInstQueueWakeupAccesses 10569336.330963
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 207451093.453752
system.switch_cpus.vecInstQueueWrites 100178282.63800798
system.switch_cpus.vecInstQueueWakeupAccesses 94797527.06314501
system.switch_cpus.intAluAccesses 11255999.614953
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 104444115.424004
system.switch_cpus.numSquashedInsts 571.1101110000001
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 26.968316
system.switch_cpus.idleCycles 2091.1181719999995
system.switch_cpus.MemDepUnit__0.insertedLoads 18550723.437452
system.switch_cpus.MemDepUnit__0.insertedStores 13929769.234945
system.switch_cpus.MemDepUnit__0.conflictingLoads 17488553.697898
system.switch_cpus.MemDepUnit__0.conflictingStores 0.00037
system.switch_cpus.MemDepUnit__0.MDPLookups 18550723.437452
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 16643955.239993999
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 0.094491
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 748.2030330000001
system.switch_cpus.branchPred.lookups_0::CallDirect 799.823221
system.switch_cpus.branchPred.lookups_0::CallIndirect 0.170015
system.switch_cpus.branchPred.lookups_0::DirectCond 1719688.0093440001
system.switch_cpus.branchPred.lookups_0::DirectUncond 1426.2223020000001
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 0.186438
system.switch_cpus.branchPred.lookups_0::total 1722662.6143530004
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 55.707544
system.switch_cpus.branchPred.squashes_0::CallDirect 107.497562
system.switch_cpus.branchPred.squashes_0::CallIndirect 0.000185
system.switch_cpus.branchPred.squashes_0::DirectCond 106698.63740500002
system.switch_cpus.branchPred.squashes_0::DirectUncond 86.31668400000001
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 0.052121
system.switch_cpus.branchPred.squashes_0::total 106948.21150100001
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.070184
system.switch_cpus.branchPred.corrected_0::CallDirect 0.143087
system.switch_cpus.branchPred.corrected_0::CallIndirect 0.001295
system.switch_cpus.branchPred.corrected_0::DirectCond 69057.829442
system.switch_cpus.branchPred.corrected_0::DirectUncond 0.14319
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 0.030666000000000002
system.switch_cpus.branchPred.corrected_0::total 69058.217864
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 692.4949340000001
system.switch_cpus.branchPred.committed_0::CallDirect 692.3252890000001
system.switch_cpus.branchPred.committed_0::CallIndirect 0.16983
system.switch_cpus.branchPred.committed_0::DirectCond 1612989.9541190001
system.switch_cpus.branchPred.committed_0::DirectUncond 1339.905311
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 0.134317
system.switch_cpus.branchPred.committed_0::total 1615714.9838
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.070184
system.switch_cpus.branchPred.mispredicted_0::CallDirect 0.11613799999999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 0.001295
system.switch_cpus.branchPred.mispredicted_0::DirectCond 69057.641863
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 0.12291099999999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 0.028502
system.switch_cpus.branchPred.mispredicted_0::total 69057.98089300001
system.switch_cpus.branchPred.targetProvider_0::NoTarget 1019203.1058830002
system.switch_cpus.branchPred.targetProvider_0::BTB 702711.096573
system.switch_cpus.branchPred.targetProvider_0::RAS 748.1328490000001
system.switch_cpus.branchPred.targetProvider_0::Indirect 0.27904799999999996
system.switch_cpus.branchPred.targetProvider_0::total 1722662.6143530004
system.switch_cpus.branchPred.targetWrong_0::NoBranch 32500.426007000002
system.switch_cpus.branchPred.targetWrong_0::Return 36557.788610999996
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.0
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 0.003246
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 69058.217864
system.switch_cpus.branchPred.condPredicted 1719688.0093440001
system.switch_cpus.branchPred.condPredictedTaken 700485.5780260001
system.switch_cpus.branchPred.condIncorrect 69058.217864
system.switch_cpus.branchPred.predTakenBTBMiss 0.35465300000000005
system.switch_cpus.branchPred.NotTakenMispredicted 32500.429253000002
system.switch_cpus.branchPred.TakenMispredicted 36557.788610999996
system.switch_cpus.branchPred.BTBLookups 1722662.6143530004
system.switch_cpus.branchPred.BTBUpdates 32500.327108
system.switch_cpus.branchPred.BTBHits 1020767.5248249999
system.switch_cpus.branchPred.BTBHitRatio 0.6018650030749999
system.switch_cpus.branchPred.BTBMispredicted 0.586409
system.switch_cpus.branchPred.indirectLookups 0.356453
system.switch_cpus.branchPred.indirectHits 0.27904799999999996
system.switch_cpus.branchPred.indirectMisses 0.077405
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 748.2030330000001
system.switch_cpus.branchPred.btb.lookups::CallDirect 799.823221
system.switch_cpus.branchPred.btb.lookups::CallIndirect 0.170015
system.switch_cpus.branchPred.btb.lookups::DirectCond 1719688.0093440001
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1426.2223020000001
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 0.186438
system.switch_cpus.branchPred.btb.lookups::total 1722662.6143530004
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 748.2030330000001
system.switch_cpus.branchPred.btb.misses::CallDirect 0.15582
system.switch_cpus.branchPred.btb.misses::CallIndirect 0.170015
system.switch_cpus.branchPred.btb.misses::DirectCond 701146.2166860001
system.switch_cpus.branchPred.btb.misses::DirectUncond 0.15753599999999998
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 0.186438
system.switch_cpus.branchPred.btb.misses::total 701895.0895280001
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 0.143087
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 32500.040831000002
system.switch_cpus.branchPred.btb.updates::DirectUncond 0.14319
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 32500.327108
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 0.143087
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 32500.040831000002
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 0.14319
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 32500.327108
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.switch_cpus.branchPred.indirectBranchPred.lookups 0.356453
system.switch_cpus.branchPred.indirectBranchPred.hits 0.27904799999999996
system.switch_cpus.branchPred.indirectBranchPred.misses 0.077405
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 0.031961
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 0.388414
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.001082
system.switch_cpus.branchPred.ras.pushes 855.70078
system.switch_cpus.branchPred.ras.pops 855.70078
system.switch_cpus.branchPred.ras.squashes 163.20529100000002
system.switch_cpus.branchPred.ras.used 692.4949340000001
system.switch_cpus.branchPred.ras.correct 692.42475
system.switch_cpus.branchPred.ras.incorrect 0.070184
system.switch_cpus.commit.commitSquashedInsts 3466348.203042
system.switch_cpus.commit.branchMispredicts 69057.93158700001
system.switch_cpus.commit.numCommittedDist::samples 441128697.21312404
system.switch_cpus.commit.numCommittedDist::mean 0.248890734541
system.switch_cpus.commit.numCommittedDist::stdev 0.7265200581989998
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 388046657.05472505
system.switch_cpus.commit.numCommittedDist::1 23428240.069401
system.switch_cpus.commit.numCommittedDist::2 7868672.77611
system.switch_cpus.commit.numCommittedDist::3 21785127.312888004
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0000030000000004
system.switch_cpus.commit.numCommittedDist::total 441128697.21312404
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 692.495119
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.009923
system.switch_cpus.commit.committedInstType_0::IntAlu 9472632.429360999
system.switch_cpus.commit.committedInstType_0::IntMult 0.223974
system.switch_cpus.commit.committedInstType_0::IntDiv 0.002164
system.switch_cpus.commit.committedInstType_0::FloatAdd 30870693.125442006
system.switch_cpus.commit.committedInstType_0::FloatCmp 30821.19255
system.switch_cpus.commit.committedInstType_0::FloatCvt 25946.609836
system.switch_cpus.commit.committedInstType_0::FloatMult 15628839.672706999
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 14155340.201136
system.switch_cpus.commit.committedInstType_0::FloatDiv 875237.663807
system.switch_cpus.commit.committedInstType_0::FloatMisc 2062899.086826
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.002164
system.switch_cpus.commit.committedInstType_0::SimdAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 0.022907000000000004
system.switch_cpus.commit.committedInstType_0::SimdCmp 0.089094
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 294699.986109
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 0.016415000000000003
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 17699680.019271
system.switch_cpus.commit.committedInstType_0::MemWrite 13404177.206599003
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 104520967.56028502
system.switch_cpus.commit.commitEligibleSamples 21785127.312888004
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100000100.37
system.switch_cpus.commitStats0.numOps 104520967.56028502
system.switch_cpus.commitStats0.numInstsNotNOP 100000100.319858
system.switch_cpus.commitStats0.numOpsNotNOP 104520967.51014301
system.switch_cpus.commitStats0.cpi 4.423090423166999
system.switch_cpus.commitStats0.ipc 0.23724398367300004
system.switch_cpus.commitStats0.numMemRefs 31103857.22587
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 40501745.008293
system.switch_cpus.commitStats0.numLoadInsts 17699680.019271
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 13404177.206599003
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 94385627.39561102
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.009923
system.switch_cpus.commitStats0.committedInstType::IntAlu 9472632.429360999
system.switch_cpus.commitStats0.committedInstType::IntMult 0.223974
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.002164
system.switch_cpus.commitStats0.committedInstType::FloatAdd 30870693.125442006
system.switch_cpus.commitStats0.committedInstType::FloatCmp 30821.19255
system.switch_cpus.commitStats0.committedInstType::FloatCvt 25946.609836
system.switch_cpus.commitStats0.committedInstType::FloatMult 15628839.672706999
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 14155340.201136
system.switch_cpus.commitStats0.committedInstType::FloatDiv 875237.663807
system.switch_cpus.commitStats0.committedInstType::FloatMisc 2062899.086826
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.002164
system.switch_cpus.commitStats0.committedInstType::SimdAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 0.022907000000000004
system.switch_cpus.commitStats0.committedInstType::SimdCmp 0.089094
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 294699.986109
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 0.016415000000000003
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 17699680.019271
system.switch_cpus.commitStats0.committedInstType::MemWrite 13404177.206599003
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 104520967.56028502
system.switch_cpus.commitStats0.committedControl::IsControl 1615715.173366
system.switch_cpus.commitStats0.committedControl::IsDirectControl 1615022.374285
system.switch_cpus.commitStats0.committedControl::IsCondControl 1612990.143809
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2725.029557
system.switch_cpus.decode.idleCycles 8347321.475396001
system.switch_cpus.decode.blockedCycles 397251273.265361
system.switch_cpus.decode.runCycles 17568156.139566004
system.switch_cpus.decode.unblockCycles 19073180.83802
system.switch_cpus.decode.squashCycles 69058.01668700001
system.switch_cpus.decode.branchResolved 666070.016101
system.switch_cpus.decode.branchMispred 0.296724
system.switch_cpus.decode.decodedInsts 108224914.25484599
system.switch_cpus.decode.squashedInsts 0.24921500000000002
system.switch_cpus.executeStats0.numInsts 114259255.938562
system.switch_cpus.executeStats0.numNop 0.05484
system.switch_cpus.executeStats0.numBranches 1648432.4787720004
system.switch_cpus.executeStats0.numLoadInsts 26744429.806787007
system.switch_cpus.executeStats0.numStoreInsts 13542056.882953998
system.switch_cpus.executeStats0.instRate 0.27042405332400005
system.switch_cpus.executeStats0.numCCRegReads 2068261.2018539999
system.switch_cpus.executeStats0.numCCRegWrites 2099092.1495189997
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 58613263.48637901
system.switch_cpus.executeStats0.numIntRegWrites 8261330.004870001
system.switch_cpus.executeStats0.numMemRefs 40286486.689741
system.switch_cpus.executeStats0.numMiscRegReads 268267985.625593
system.switch_cpus.executeStats0.numMiscRegWrites 61560931.863400996
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 703459.50847
system.switch_cpus.fetch.cycles 414991154.04748994
system.switch_cpus.fetch.squashCycles 138116.605928
system.switch_cpus.fetch.cacheLines 27180196.680180997
system.switch_cpus.fetch.icacheSquashes 498.92680800000005
system.switch_cpus.fetch.nisnDist::samples 442308989.73502994
system.switch_cpus.fetch.nisnDist::mean 0.26147967869500005
system.switch_cpus.fetch.nisnDist::stdev 0.7550027386780002
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 387905826.53839797
system.switch_cpus.fetch.nisnDist::1 23295396.306975
system.switch_cpus.fetch.nisnDist::2 5879136.124413001
system.switch_cpus.fetch.nisnDist::3 25228630.765244
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0000030000000004
system.switch_cpus.fetch.nisnDist::total 442308989.73502994
system.switch_cpus.fetchStats0.numInsts 105756920.85293399
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.24940143977700002
system.switch_cpus.fetchStats0.numBranches 1722662.6143530004
system.switch_cpus.fetchStats0.branchRate 0.003974353612
system.switch_cpus.fetchStats0.icacheStallCycles 27248777.384576004
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 69058.01668700001
system.switch_cpus.iew.blockCycles 22959739.572843995
system.switch_cpus.iew.unblockCycles 138857000.310619
system.switch_cpus.iew.dispatchedInsts 107852828.28912202
system.switch_cpus.iew.dispSquashedInsts 55.075846999999996
system.switch_cpus.iew.dispLoadInsts 18550723.437452
system.switch_cpus.iew.dispStoreInsts 13929769.234945
system.switch_cpus.iew.dispNonSpecInsts 0.086395
system.switch_cpus.iew.iqFullEvents 14921.622777
system.switch_cpus.iew.lsqFullEvents 138206330.308839
system.switch_cpus.iew.predictedTakenIncorrect 36558.217426
system.switch_cpus.iew.predictedNotTakenIncorrect 32500.146777
system.switch_cpus.iew.branchMispredicts 69058.364203
system.switch_cpus.iew.instsToCommit 105407981.430586
system.switch_cpus.iew.writebackCount 105366863.39410801
system.switch_cpus.iew.producerInst 69249484.387263
system.switch_cpus.iew.consumerInst 95511256.93652102
system.switch_cpus.iew.wbRate 0.250117278733
system.switch_cpus.iew.wbFanout 0.7259160539989998
system.switch_cpus.lsq0.forwLoads 328.128542
system.switch_cpus.lsq0.squashedLoads 851047.0732969999
system.switch_cpus.lsq0.ignoredResponses 0.0
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 525592.2246820001
system.switch_cpus.lsq0.rescheduledLoads 655.139009
system.switch_cpus.lsq0.blockedByCache 5028552.091875
system.switch_cpus.lsq0.loadToUse::samples 17699680.149903
system.switch_cpus.lsq0.loadToUse::mean 56.912724465807
system.switch_cpus.lsq0.loadToUse::stdev 102.40470020571098
system.switch_cpus.lsq0.loadToUse::140-149 620076.3499150001
system.switch_cpus.lsq0.loadToUse::150-159 486395.75631499995
system.switch_cpus.lsq0.loadToUse::170-179 211669.76811800004
system.switch_cpus.lsq0.loadToUse::180-189 106594.14016900003
system.switch_cpus.lsq0.loadToUse::200-209 181546.20588800003
system.switch_cpus.lsq0.loadToUse::210-219 257344.206224
system.switch_cpus.lsq0.loadToUse::220-229 150149.505176
system.switch_cpus.lsq0.loadToUse::260-269 53996.524794000004
system.switch_cpus.lsq0.loadToUse::270-279 45687.786104
system.switch_cpus.lsq0.loadToUse::overflows 666806.4765489999
system.switch_cpus.lsq0.loadToUse::min_value 2.9976540000000003
system.switch_cpus.lsq0.loadToUse::max_value 1180.010549
system.switch_cpus.lsq0.loadToUse::total 17699680.149903
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 221154530258.75854
system.switch_cpus.rename.squashCycles 69058.01668700001
system.switch_cpus.rename.idleCycles 15392524.066220999
system.switch_cpus.rename.blockCycles 165436665.86818102
system.switch_cpus.rename.serializeStallCycles 8.485118
system.switch_cpus.rename.runCycles 28815133.199018
system.switch_cpus.rename.unblockCycles 232595600.09980497
system.switch_cpus.rename.renamedInsts 107990159.96085902
system.switch_cpus.rename.ROBFullEvents 72709.38402099999
system.switch_cpus.rename.SQFullEvents 84431187.95117901
system.switch_cpus.rename.renamedOperands 161127147.533393
system.switch_cpus.rename.lookups 465386898.637732
system.switch_cpus.rename.intLookups 51173957.42070101
system.switch_cpus.rename.committedMaps 156467571.86305597
system.switch_cpus.rename.undoneMaps 4659554.016667001
system.switch_cpus.rename.serializing 0.11511
system.switch_cpus.rename.tempSerializing 0.0851
system.switch_cpus.rename.skidInsts 47405325.88357501
system.switch_cpus.rob.reads 527330884.557263
system.switch_cpus.rob.writes 217154932.867743
system.switch_cpus.rob.squashedLoads 915237.286924
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 594933.401657
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000100.319858
system.switch_cpus.thread_0.numOps 104520967.51014301
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1651638.108631
system.tol2bus.transDist::WritebackDirty 13839972.289681997
system.tol2bus.transDist::CleanEvict 3279095.9673560006
system.tol2bus.transDist::ReadCleanReq 21.943118
system.tol2bus.transDist::ReadSharedReq 1651637.2791390002
system.tol2bus.pktCount::total 31980739.551111
system.tol2bus.pktSize::total 1259250147.014144
system.tol2bus.snoops 6458822.133479
system.tol2bus.snoopTraffic 308763876.506688
system.tol2bus.snoopFanout::samples 17119068.7332
system.tol2bus.snoopFanout::mean 4.1119e-08
system.tol2bus.snoopFanout::stdev 5.3124975e-05
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 17119068.090572998
system.tol2bus.snoopFanout::1 0.6426270000000001
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.070369
system.tol2bus.snoopFanout::total 17119068.7332
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 221154530258.75854
system.tol2bus.reqLayer0.occupancy 19675783109.8835
system.tol2bus.reqLayer0.utilization 0.0994191
system.tol2bus.respLayer0.occupancy 29661.801
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 15990369230.1195
system.tol2bus.respLayer1.utilization 0.0999692
system.tol2bus.snoop_filter.totRequests 21320492.742599003
system.tol2bus.snoop_filter.hitSingleRequests 10660246.142878002
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 0.6426270000000001
system.tol2bus.snoop_filter.hitSingleSnoops 0.6426270000000001
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.ReadExReq.misses::switch_cpus.data 4824142.330172999
system.l2.ReadExReq.misses::total 4824142.330172999
system.l2.ReadExReq.missLatency::switch_cpus.data 441244556903.69556
system.l2.ReadExReq.missLatency::total 441244556903.69556
system.l2.ReadExReq.accesses::switch_cpus.data 9008608.665483
system.l2.ReadExReq.accesses::total 9008608.665483
system.l2.ReadExReq.missRate::switch_cpus.data 0.532509589207
system.l2.ReadExReq.missRate::total 0.532509589207
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 91025.52080845977
system.l2.ReadExReq.avgMissLatency::total 91025.52080845977
system.l2.ReadExReq.mshrMisses::switch_cpus.data 4824142.330172999
system.l2.ReadExReq.mshrMisses::total 4824142.330172999
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 393003132710.0655
system.l2.ReadExReq.mshrMissLatency::total 393003132710.0655
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.532509589207
system.l2.ReadExReq.mshrMissRate::total 0.532509589207
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 81080.52040349654
system.l2.ReadExReq.avgMshrMissLatency::total 81080.52040349654
system.mem_ctrls.rdPerTurnAround::10-11 0.000248
system.mem_ctrls.rdPerTurnAround::12-13 0.054239
system.mem_ctrls.rdPerTurnAround::14-15 1.352525
system.mem_ctrls.rdPerTurnAround::16-17 17.549622
system.mem_ctrls.rdPerTurnAround::18-19 71.746183
system.mem_ctrls.rdPerTurnAround::20-21 5808.016557
system.mem_ctrls.rdPerTurnAround::22-23 1315.075645
system.mem_ctrls.rdPerTurnAround::24-25 2667.853113
system.mem_ctrls.rdPerTurnAround::26-27 757.009605
system.mem_ctrls.rdPerTurnAround::28-29 23.436018
system.mem_ctrls.rdPerTurnAround::30-31 0.590553
system.mem_ctrls.rdPerTurnAround::32-33 0.275732
system.mem_ctrls.rdPerTurnAround::34-35 0.053991000000000004
system.mem_ctrls.wrPerTurnAround::20 6815.253146
system.membus.transDist::ReadExReq 4824142.388642999
system.membus.transDist::ReadExResp 4824142.326278999
system.switch_cpus.squashedInstsIssued 3162.336305
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 692.799081
system.switch_cpus.commitStats0.committedControl::IsCall 692.495119
system.switch_cpus.commitStats0.committedControl::IsReturn 692.4949340000001
system.switch_cpus.executeStats0.numVecRegReads 151046031.223329
system.switch_cpus.executeStats0.numVecRegWrites 84698231.81062299
system.switch_cpus.lsq0.loadToUse::0-9 11509217.363305002
system.switch_cpus.lsq0.loadToUse::10-19 285230.79935300007
system.switch_cpus.lsq0.loadToUse::20-29 828476.3478080002
system.switch_cpus.lsq0.loadToUse::30-39 234519.167797
system.switch_cpus.lsq0.loadToUse::40-49 167127.03882400002
system.switch_cpus.lsq0.loadToUse::50-59 325809.00373800006
system.switch_cpus.lsq0.loadToUse::60-69 133172.87377
system.switch_cpus.lsq0.loadToUse::70-79 99127.340055
system.switch_cpus.lsq0.loadToUse::80-89 102354.570885
system.switch_cpus.lsq0.loadToUse::90-99 42843.006462
system.switch_cpus.lsq0.loadToUse::100-109 95588.25538300001
system.switch_cpus.lsq0.loadToUse::110-119 23213.150061
system.switch_cpus.lsq0.loadToUse::120-129 109950.94034300002
system.switch_cpus.lsq0.loadToUse::130-139 20615.374437000002
system.switch_cpus.lsq0.loadToUse::160-169 385951.553985
system.switch_cpus.lsq0.loadToUse::190-199 200213.01878599997
system.switch_cpus.lsq0.loadToUse::230-239 46598.08135099999
system.switch_cpus.lsq0.loadToUse::240-249 91014.85597799999
system.switch_cpus.lsq0.loadToUse::250-259 120986.583
system.switch_cpus.lsq0.loadToUse::280-289 55890.205649
system.switch_cpus.lsq0.loadToUse::290-299 41513.933165999995
system.switch_cpus.rename.IQFullEvents 20314637.944723
system.switch_cpus.rename.fullRegistersEvents 141944598.799537
system.switch_cpus.rename.vecLookups 154306273.20927802
system.tol2bus.transDist::ReadExReq 9008608.665483
system.tol2bus.transDist::ReadExResp 9008608.699880999
system.l2.demandHits::switch_cpus.data 4201423.313200001
system.l2.demandHits::total 4201423.3251020005
system.l2.overallHits::switch_cpus.data 4201423.313200001
system.l2.overallHits::total 4201423.3251020005
system.l2.ReadExReq.hits::switch_cpus.data 4184466.335310001
system.l2.ReadExReq.hits::total 4184466.335310001
system.l2.ReadSharedReq.hits::switch_cpus.data 16956.97789
system.l2.ReadSharedReq.hits::total 16956.97789
system.l2.tags.ageTaskId_1024::4 2.013542
system.mem_ctrls.rdPerTurnAround::29696-30719 0.993109
system.mem_ctrls.wrPerTurnAround::21 388.63790900000004
system.mem_ctrls.wrPerTurnAround::22 83.97475700000001
system.mem_ctrls.wrPerTurnAround::23 5.8406910000000005
system.mem_ctrls.rdPerTurnAround::15 2.9293189999999996
system.mem_ctrls.rdPerTurnAround::16 80.687047
system.mem_ctrls.rdPerTurnAround::17 97.07894699999999
system.mem_ctrls.rdPerTurnAround::18 364.641177
system.mem_ctrls.rdPerTurnAround::19 5913.694183999999
system.mem_ctrls.rdPerTurnAround::20 102063.112398
system.mem_ctrls.rdPerTurnAround::21 62660.59821000001
system.mem_ctrls.rdPerTurnAround::22 33403.786606
system.mem_ctrls.rdPerTurnAround::23 14936.224645000002
system.mem_ctrls.rdPerTurnAround::24 53907.919077
system.mem_ctrls.rdPerTurnAround::25 4133.299493
system.mem_ctrls.rdPerTurnAround::26 8781.756161000001
system.mem_ctrls.rdPerTurnAround::27 250.02683800000008
system.mem_ctrls.rdPerTurnAround::28 262.478929
system.mem_ctrls.rdPerTurnAround::29 31.807314000000005
system.mem_ctrls.rdPerTurnAround::30 2.821936
system.l2.demandMisses::cpu.data 4.276750000000001
system.l2.overallMisses::cpu.data 4.276750000000001
system.l2.demandAccesses::cpu.data 4.276750000000001
system.l2.overallAccesses::cpu.data 4.276750000000001
system.l2.demandMissRate::cpu.data 0.8161510000000001
system.l2.overallMissRate::cpu.data 0.8161510000000001
system.l2.ReadExReq.misses::cpu.data 2.3961630000000005
system.l2.ReadExReq.accesses::cpu.data 2.3961630000000005
system.l2.ReadExReq.missRate::cpu.data 0.759379
system.l2.ReadSharedReq.misses::cpu.data 1.8805870000000002
system.l2.ReadSharedReq.accesses::cpu.data 1.8805870000000002
system.l2.ReadSharedReq.missRate::cpu.data 0.7626560000000001
system.l2.tags.occupancies::cpu.data 0.409414892584
system.l2.tags.avgOccs::cpu.data 1.2532767000000001e-05
system.mem_ctrls.dram.bytesRead::cpu.data 273.71200000000005
system.mem_ctrls.dram.numReads::cpu.data 4.276750000000001
system.mem_ctrls.dram.bwRead::cpu.data 12791.593014000002
system.mem_ctrls.dram.bwTotal::cpu.data 12791.593014000002
system.mem_ctrls.rdPerTurnAround::18432-19455 0.000185
system.switch_cpus.nonSpecInstsAdded 0.086395
system.switch_cpus.commit.commitNonSpecStalls 0.0851
system.switch_cpus.fetch.miscStallCycles 0.00185
system.switch_cpus.fetch.pendingTrapStallCycles 0.01036
system.l2.WritebackClean.hits::writebacks 0.019319
system.l2.WritebackClean.hits::total 0.019319
system.l2.WritebackClean.accesses::writebacks 0.019319
system.l2.WritebackClean.accesses::total 0.019319
system.l2.tags.occupancies::writebacks 0.00016001038500000001
system.l2.tags.avgOccs::writebacks 4.81e-09
system.mem_ctrls.rdPerTurnAround::14 0.085757
system.switch_cpus.squashedNonSpecRemoved 0.001295
system.tol2bus.transDist::WritebackClean 0.019319
system.l2.demandHits::switch_cpus.inst 0.011902000000000001
system.l2.overallHits::switch_cpus.inst 0.011902000000000001
system.l2.ReadCleanReq.hits::switch_cpus.inst 0.011902000000000001
system.l2.ReadCleanReq.hits::total 0.011902000000000001
system.mem_ctrls.rdPerTurnAround::0-131071 101.144278
system.switch_cpus.executeStats0.numVecPredRegReads 0.12984
system.switch_cpus.executeStats0.numVecPredRegWrites 0.045444000000000005
system.switch_cpus.rename.vecPredLookups 0.09088800000000001
system.mem_ctrls.wrPerTurnAround::24 0.007232
CPI 4.423086167952226

Per-Address PND Load Violations:
