Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May  5 10:50:46 2022
| Host         : BlackTeaIrse running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file load_counter_timing_summary_routed.rpt -pb load_counter_timing_summary_routed.pb -rpx load_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : load_counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.956        0.000                      0                   50        0.245        0.000                      0                   50        3.000        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
CLK                      {0.000 5.000}        10.000          100.000         
  clk_out_10M_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out_10M_clk_wiz_0       94.956        0.000                      0                   50        0.245        0.000                      0                   50       49.500        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                      17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out_10M_clk_wiz_0                         
(none)                 clkfbout_clk_wiz_0                            
(none)                                        clk_out_10M_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_10M_clk_wiz_0
  To Clock:  clk_out_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.956ns  (required time - arrival time)
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d1_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10M_clk_wiz_0 rise@100.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.064ns (22.814%)  route 3.600ns (77.186%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 98.579 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 f  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.856     0.493    counters/d1_reg_reg[3]_0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     0.645 f  counters/d1_reg[0]_i_2/O
                         net (fo=3, routed)           1.389     2.034    counters/eqOp0_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.332     2.366 f  counters/d1_reg[3]_i_4/O
                         net (fo=12, routed)          0.488     2.854    counters/p_2_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.124     2.978 r  counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.866     3.844    counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  counters/d1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.599    98.579    counters/CLK
    SLICE_X0Y84          FDCE                                         r  counters/d1_reg_reg[3]/C
                         clock pessimism              0.575    99.154    
                         clock uncertainty           -0.149    99.005    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.205    98.800    counters/d1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                 94.956    

Slack (MET) :             95.072ns  (required time - arrival time)
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d1_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10M_clk_wiz_0 rise@100.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.064ns (23.263%)  route 3.510ns (76.737%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 f  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.856     0.493    counters/d1_reg_reg[3]_0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     0.645 f  counters/d1_reg[0]_i_2/O
                         net (fo=3, routed)           1.389     2.034    counters/eqOp0_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.332     2.366 f  counters/d1_reg[3]_i_4/O
                         net (fo=12, routed)          0.488     2.854    counters/p_2_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.124     2.978 r  counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.776     3.754    counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
                         clock pessimism              0.600    99.180    
                         clock uncertainty           -0.149    99.031    
    SLICE_X0Y85          FDCE (Setup_fdce_C_CE)      -0.205    98.826    counters/d1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.826    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                 95.072    

Slack (MET) :             95.072ns  (required time - arrival time)
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d1_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10M_clk_wiz_0 rise@100.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.064ns (23.263%)  route 3.510ns (76.737%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 f  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.856     0.493    counters/d1_reg_reg[3]_0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     0.645 f  counters/d1_reg[0]_i_2/O
                         net (fo=3, routed)           1.389     2.034    counters/eqOp0_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.332     2.366 f  counters/d1_reg[3]_i_4/O
                         net (fo=12, routed)          0.488     2.854    counters/p_2_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.124     2.978 r  counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.776     3.754    counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[1]/C
                         clock pessimism              0.600    99.180    
                         clock uncertainty           -0.149    99.031    
    SLICE_X0Y85          FDCE (Setup_fdce_C_CE)      -0.205    98.826    counters/d1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         98.826    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                 95.072    

Slack (MET) :             95.072ns  (required time - arrival time)
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d1_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10M_clk_wiz_0 rise@100.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.064ns (23.263%)  route 3.510ns (76.737%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 f  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.856     0.493    counters/d1_reg_reg[3]_0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     0.645 f  counters/d1_reg[0]_i_2/O
                         net (fo=3, routed)           1.389     2.034    counters/eqOp0_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.332     2.366 f  counters/d1_reg[3]_i_4/O
                         net (fo=12, routed)          0.488     2.854    counters/p_2_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.124     2.978 r  counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.776     3.754    counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[2]/C
                         clock pessimism              0.600    99.180    
                         clock uncertainty           -0.149    99.031    
    SLICE_X0Y85          FDCE (Setup_fdce_C_CE)      -0.205    98.826    counters/d1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.826    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                 95.072    

Slack (MET) :             95.113ns  (required time - arrival time)
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d100_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10M_clk_wiz_0 rise@100.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.060ns (24.754%)  route 3.222ns (75.246%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.856     0.493    counters/d1_reg_reg[3]_0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     0.645 r  counters/d1_reg[0]_i_2/O
                         net (fo=3, routed)           1.389     2.034    counters/eqOp0_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.332     2.366 r  counters/d1_reg[3]_i_4/O
                         net (fo=12, routed)          0.488     2.854    counters/p_2_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.120     2.974 r  counters/d100_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     3.462    counters/d100_reg[3]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  counters/d100_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.594    98.574    counters/CLK
    SLICE_X1Y69          FDCE                                         r  counters/d100_reg_reg[0]/C
                         clock pessimism              0.559    99.133    
                         clock uncertainty           -0.149    98.984    
    SLICE_X1Y69          FDCE (Setup_fdce_C_CE)      -0.408    98.576    counters/d100_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 95.113    

Slack (MET) :             95.113ns  (required time - arrival time)
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d100_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10M_clk_wiz_0 rise@100.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.060ns (24.754%)  route 3.222ns (75.246%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.856     0.493    counters/d1_reg_reg[3]_0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     0.645 r  counters/d1_reg[0]_i_2/O
                         net (fo=3, routed)           1.389     2.034    counters/eqOp0_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.332     2.366 r  counters/d1_reg[3]_i_4/O
                         net (fo=12, routed)          0.488     2.854    counters/p_2_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.120     2.974 r  counters/d100_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     3.462    counters/d100_reg[3]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.594    98.574    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[1]/C
                         clock pessimism              0.559    99.133    
                         clock uncertainty           -0.149    98.984    
    SLICE_X0Y69          FDCE (Setup_fdce_C_CE)      -0.408    98.576    counters/d100_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 95.113    

Slack (MET) :             95.113ns  (required time - arrival time)
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d100_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10M_clk_wiz_0 rise@100.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.060ns (24.754%)  route 3.222ns (75.246%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.856     0.493    counters/d1_reg_reg[3]_0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     0.645 r  counters/d1_reg[0]_i_2/O
                         net (fo=3, routed)           1.389     2.034    counters/eqOp0_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.332     2.366 r  counters/d1_reg[3]_i_4/O
                         net (fo=12, routed)          0.488     2.854    counters/p_2_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.120     2.974 r  counters/d100_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     3.462    counters/d100_reg[3]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.594    98.574    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[2]/C
                         clock pessimism              0.559    99.133    
                         clock uncertainty           -0.149    98.984    
    SLICE_X0Y69          FDCE (Setup_fdce_C_CE)      -0.408    98.576    counters/d100_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 95.113    

Slack (MET) :             95.113ns  (required time - arrival time)
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d100_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10M_clk_wiz_0 rise@100.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.060ns (24.754%)  route 3.222ns (75.246%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.856     0.493    counters/d1_reg_reg[3]_0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     0.645 r  counters/d1_reg[0]_i_2/O
                         net (fo=3, routed)           1.389     2.034    counters/eqOp0_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.332     2.366 r  counters/d1_reg[3]_i_4/O
                         net (fo=12, routed)          0.488     2.854    counters/p_2_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.120     2.974 r  counters/d100_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     3.462    counters/d100_reg[3]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.594    98.574    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[3]/C
                         clock pessimism              0.559    99.133    
                         clock uncertainty           -0.149    98.984    
    SLICE_X0Y69          FDCE (Setup_fdce_C_CE)      -0.408    98.576    counters/d100_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         98.576    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 95.113    

Slack (MET) :             95.229ns  (required time - arrival time)
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10M_clk_wiz_0 rise@100.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.064ns (23.010%)  route 3.560ns (76.990%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 98.579 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 f  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.856     0.493    counters/d1_reg_reg[3]_0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     0.645 f  counters/d1_reg[0]_i_2/O
                         net (fo=3, routed)           1.389     2.034    counters/eqOp0_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.332     2.366 f  counters/d1_reg[3]_i_4/O
                         net (fo=12, routed)          1.315     3.680    counters/p_2_in
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.124     3.804 r  counters/d1_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     3.804    counters/d1_reg[3]_i_2_n_0
    SLICE_X0Y84          FDCE                                         r  counters/d1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.599    98.579    counters/CLK
    SLICE_X0Y84          FDCE                                         r  counters/d1_reg_reg[3]/C
                         clock pessimism              0.575    99.154    
                         clock uncertainty           -0.149    99.005    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)        0.029    99.034    counters/d1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         99.034    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                 95.229    

Slack (MET) :             95.310ns  (required time - arrival time)
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10M_clk_wiz_0 rise@100.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.064ns (23.274%)  route 3.508ns (76.726%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 98.580 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 f  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.856     0.493    counters/d1_reg_reg[3]_0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.152     0.645 f  counters/d1_reg[0]_i_2/O
                         net (fo=3, routed)           1.389     2.034    counters/eqOp0_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.332     2.366 f  counters/d1_reg[3]_i_4/O
                         net (fo=12, routed)          1.262     3.628    counters/p_2_in
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.124     3.752 r  counters/d1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.752    counters/d1_reg[0]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    98.580    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
                         clock pessimism              0.600    99.180    
                         clock uncertainty           -0.149    99.031    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.031    99.062    counters/d1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         99.062    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                 95.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 freq_division/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            freq_division/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10M_clk_wiz_0 rise@0.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.542%)  route 0.189ns (50.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.570    freq_division/CLK
    SLICE_X4Y70          FDCE                                         r  freq_division/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  freq_division/state_reg/Q
                         net (fo=29, routed)          0.189    -0.240    freq_division/state
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  freq_division/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    freq_division/count_next[7]
    SLICE_X3Y70          FDCE                                         r  freq_division/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.866    -0.807    freq_division/CLK
    SLICE_X3Y70          FDCE                                         r  freq_division/count_reg[7]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.092    -0.440    freq_division/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 freq_division/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            freq_division/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10M_clk_wiz_0 rise@0.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.150%)  route 0.192ns (50.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.570    freq_division/CLK
    SLICE_X4Y70          FDCE                                         r  freq_division/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  freq_division/state_reg/Q
                         net (fo=29, routed)          0.192    -0.237    freq_division/state
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  freq_division/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    freq_division/count_next[8]
    SLICE_X3Y70          FDCE                                         r  freq_division/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.866    -0.807    freq_division/CLK
    SLICE_X3Y70          FDCE                                         r  freq_division/count_reg[8]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.092    -0.440    freq_division/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counters/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d100_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10M_clk_wiz_0 rise@0.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.857%)  route 0.187ns (50.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.570    counters/CLK
    SLICE_X1Y71          FDCE                                         r  counters/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counters/state_reg/Q
                         net (fo=16, routed)          0.187    -0.242    counters/state_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.045    -0.197 r  counters/d100_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    counters/d100_reg[0]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  counters/d100_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.867    -0.806    counters/CLK
    SLICE_X1Y69          FDCE                                         r  counters/d100_reg_reg[0]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X1Y69          FDCE (Hold_fdce_C_D)         0.091    -0.463    counters/d100_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 freq_division/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            freq_division/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10M_clk_wiz_0 rise@0.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.428%)  route 0.223ns (54.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.570    freq_division/CLK
    SLICE_X4Y70          FDCE                                         r  freq_division/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  freq_division/state_reg/Q
                         net (fo=29, routed)          0.223    -0.206    freq_division/state
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.045    -0.161 r  freq_division/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    freq_division/count_next[6]
    SLICE_X3Y70          FDCE                                         r  freq_division/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.866    -0.807    freq_division/CLK
    SLICE_X3Y70          FDCE                                         r  freq_division/count_reg[6]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.092    -0.440    freq_division/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 counters/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10M_clk_wiz_0 rise@0.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.570    counters/CLK
    SLICE_X1Y71          FDCE                                         r  counters/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counters/state_reg/Q
                         net (fo=16, routed)          0.193    -0.237    counters/state_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I2_O)        0.045    -0.192 r  counters/state_i_1/O
                         net (fo=1, routed)           0.000    -0.192    counters/state_i_1_n_0
    SLICE_X1Y71          FDCE                                         r  counters/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.865    -0.808    counters/CLK
    SLICE_X1Y71          FDCE                                         r  counters/state_reg/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.091    -0.479    counters/state_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 counters/d100_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d100_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10M_clk_wiz_0 rise@0.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.596    -0.568    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counters/d100_reg_reg[3]/Q
                         net (fo=3, routed)           0.197    -0.230    counters/d100_reg_reg[3]_0[3]
    SLICE_X0Y69          LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  counters/d100_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    counters/d100_reg[3]_i_2_n_0
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.867    -0.806    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[3]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.091    -0.477    counters/d100_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 counters/d10_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d10_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10M_clk_wiz_0 rise@0.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.302%)  route 0.199ns (51.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.592    -0.572    counters/CLK
    SLICE_X0Y73          FDCE                                         r  counters/d10_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  counters/d10_reg_reg[0]/Q
                         net (fo=6, routed)           0.199    -0.232    counters/Q[0]
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  counters/d10_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    counters/d10_reg[1]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  counters/d10_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.811    counters/CLK
    SLICE_X0Y73          FDCE                                         r  counters/d10_reg_reg[1]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.092    -0.480    counters/d10_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 counters/d10_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d10_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10M_clk_wiz_0 rise@0.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.570    counters/CLK
    SLICE_X0Y71          FDCE                                         r  counters/d10_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counters/d10_reg_reg[2]/Q
                         net (fo=4, routed)           0.199    -0.230    counters/Q[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.045    -0.185 r  counters/d10_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    counters/d10_reg[2]_i_1_n_0
    SLICE_X0Y71          FDCE                                         r  counters/d10_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.865    -0.808    counters/CLK
    SLICE_X0Y71          FDCE                                         r  counters/d10_reg_reg[2]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.091    -0.479    counters/d10_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 freq_division/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            freq_division/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10M_clk_wiz_0 rise@0.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.570    freq_division/CLK
    SLICE_X4Y70          FDCE                                         r  freq_division/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  freq_division/state_reg/Q
                         net (fo=29, routed)          0.209    -0.220    freq_division/state
    SLICE_X4Y70          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  freq_division/state_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    freq_division/state_i_1__0_n_0
    SLICE_X4Y70          FDCE                                         r  freq_division/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.863    -0.810    freq_division/CLK
    SLICE_X4Y70          FDCE                                         r  freq_division/state_reg/C
                         clock pessimism              0.240    -0.570    
    SLICE_X4Y70          FDCE (Hold_fdce_C_D)         0.091    -0.479    freq_division/state_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 counters/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counters/d100_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10M_clk_wiz_0 rise@0.000ns - clk_out_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.670%)  route 0.230ns (55.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.570    counters/CLK
    SLICE_X1Y71          FDCE                                         r  counters/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counters/state_reg/Q
                         net (fo=16, routed)          0.230    -0.199    counters/state_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  counters/d100_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    counters/d100_reg[2]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.867    -0.806    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[2]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.092    -0.462    counters/d100_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_10M_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { down_clk_pro/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   down_clk_pro/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X1Y69      counters/d100_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y69      counters/d100_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y69      counters/d100_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y69      counters/d100_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y73      counters/d10_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y73      counters/d10_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y71      counters/d10_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y72      counters/d10_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y69      counters/d100_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y69      counters/d100_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y73      counters/d10_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y73      counters/d10_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y69      counters/d100_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y69      counters/d100_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      counters/d100_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y73      counters/d10_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y73      counters/d10_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { down_clk_pro/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   down_clk_pro/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  down_clk_pro/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_10M_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counters/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 3.976ns (60.872%)  route 2.556ns (39.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  counters/d1_reg_reg[0]/Q
                         net (fo=6, routed)           2.556     2.192    d1_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.713 r  d1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.713    d1[0]
    H17                                                               r  d1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.472ns  (logic 4.009ns (61.938%)  route 2.463ns (38.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  counters/d1_reg_reg[2]/Q
                         net (fo=5, routed)           2.463     2.100    d1_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     5.652 r  d1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.652    d1[2]
    J13                                                               r  d1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 3.991ns (63.715%)  route 2.273ns (36.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.720    -0.820    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  counters/d1_reg_reg[1]/Q
                         net (fo=5, routed)           2.273     1.909    d1_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.445 r  d1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.445    d1[1]
    K15                                                               r  d1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d10_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 4.008ns (64.839%)  route 2.173ns (35.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.707    -0.833    counters/CLK
    SLICE_X0Y73          FDCE                                         r  counters/d10_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counters/d10_reg_reg[1]/Q
                         net (fo=5, routed)           2.173     1.797    d10_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.552     5.349 r  d10_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.349    d10[1]
    V17                                                               r  d10[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d10_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.134ns  (logic 4.008ns (65.333%)  route 2.127ns (34.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.707    -0.833    counters/CLK
    SLICE_X0Y73          FDCE                                         r  counters/d10_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counters/d10_reg_reg[0]/Q
                         net (fo=6, routed)           2.127     1.750    d10_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.552     5.302 r  d10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.302    d10[0]
    R18                                                               r  d10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d100_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.123ns  (logic 4.008ns (65.465%)  route 2.115ns (34.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.713    -0.827    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.456    -0.371 r  counters/d100_reg_reg[2]/Q
                         net (fo=4, routed)           2.115     1.744    d100_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.552     5.296 r  d100_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.296    d100[2]
    U14                                                               r  d100[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d100_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.004ns  (logic 4.148ns (69.089%)  route 1.856ns (30.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.713    -0.827    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.419    -0.408 r  counters/d100_reg_reg[1]/Q
                         net (fo=5, routed)           1.856     1.448    d100_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.729     5.178 r  d100_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.178    d100[1]
    T15                                                               r  d100[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d10_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.925ns  (logic 4.011ns (67.694%)  route 1.914ns (32.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.711    -0.829    counters/CLK
    SLICE_X0Y71          FDCE                                         r  counters/d10_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456    -0.373 r  counters/d10_reg_reg[2]/Q
                         net (fo=4, routed)           1.914     1.542    d10_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         3.555     5.097 r  d10_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.097    d10[2]
    U17                                                               r  d10[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d10_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.904ns  (logic 4.011ns (67.938%)  route 1.893ns (32.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.708    -0.832    counters/CLK
    SLICE_X0Y72          FDCE                                         r  counters/d10_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.376 r  counters/d10_reg_reg[3]/Q
                         net (fo=3, routed)           1.893     1.517    d10_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.555     5.073 r  d10_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.073    d10[3]
    U16                                                               r  d10[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d100_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.722ns  (logic 4.004ns (69.972%)  route 1.718ns (30.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.713    -0.827    counters/CLK
    SLICE_X1Y69          FDCE                                         r  counters/d100_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456    -0.371 r  counters/d100_reg_reg[0]/Q
                         net (fo=6, routed)           1.718     1.347    d100_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548     4.895 r  d100_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.895    d100[0]
    V16                                                               r  d100[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counters/d100_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.373ns (81.614%)  route 0.309ns (18.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.596    -0.568    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counters/d100_reg_reg[3]/Q
                         net (fo=3, routed)           0.309    -0.118    d100_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.114 r  d100_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.114    d100[3]
    T16                                                               r  d100[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.392ns (81.819%)  route 0.309ns (18.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.600    -0.564    counters/CLK
    SLICE_X0Y84          FDCE                                         r  counters/d1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  counters/d1_reg_reg[3]/Q
                         net (fo=4, routed)           0.309    -0.114    d1_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.137 r  d1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.137    d1[3]
    N14                                                               r  d1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d100_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.389ns (78.210%)  route 0.387ns (21.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.596    -0.568    counters/CLK
    SLICE_X1Y69          FDCE                                         r  counters/d100_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counters/d100_reg_reg[0]/Q
                         net (fo=6, routed)           0.387    -0.040    d100_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.208 r  d100_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.208    d100[0]
    V16                                                               r  d100[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d10_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.397ns (75.921%)  route 0.443ns (24.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.570    counters/CLK
    SLICE_X0Y72          FDCE                                         r  counters/d10_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counters/d10_reg_reg[3]/Q
                         net (fo=3, routed)           0.443     0.014    d10_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.270 r  d10_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.270    d10[3]
    U16                                                               r  d10[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d10_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.397ns (75.869%)  route 0.444ns (24.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.570    counters/CLK
    SLICE_X0Y71          FDCE                                         r  counters/d10_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counters/d10_reg_reg[2]/Q
                         net (fo=4, routed)           0.444     0.015    d10_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.271 r  d10_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.271    d10[2]
    U17                                                               r  d10[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d100_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.437ns (76.680%)  route 0.437ns (23.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.596    -0.568    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  counters/d100_reg_reg[1]/Q
                         net (fo=5, routed)           0.437    -0.003    d100_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.309     1.306 r  d100_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.306    d100[1]
    T15                                                               r  d100[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d100_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d100[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.394ns (72.282%)  route 0.535ns (27.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.596    -0.568    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counters/d100_reg_reg[2]/Q
                         net (fo=4, routed)           0.535     0.107    d100_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.360 r  d100_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.360    d100[2]
    U14                                                               r  d100[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d10_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.393ns (71.642%)  route 0.552ns (28.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.592    -0.572    counters/CLK
    SLICE_X0Y73          FDCE                                         r  counters/d10_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  counters/d10_reg_reg[0]/Q
                         net (fo=6, routed)           0.552     0.120    d10_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.373 r  d10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.373    d10[0]
    R18                                                               r  d10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d10_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d10[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.393ns (71.246%)  route 0.562ns (28.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.592    -0.572    counters/CLK
    SLICE_X0Y73          FDCE                                         r  counters/d10_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  counters/d10_reg_reg[1]/Q
                         net (fo=5, routed)           0.562     0.131    d10_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.384 r  d10_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.384    d10[1]
    V17                                                               r  d10[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counters/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.377ns (69.793%)  route 0.596ns (30.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.600    -0.564    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  counters/d1_reg_reg[1]/Q
                         net (fo=5, routed)           0.596     0.173    d1_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.409 r  d1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.409    d1[1]
    K15                                                               r  d1[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down_clk_pro/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            down_clk_pro/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    down_clk_pro/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     7.755 f  down_clk_pro/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     8.298    down_clk_pro/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.327 f  down_clk_pro/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     9.151    down_clk_pro/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  down_clk_pro/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down_clk_pro/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            down_clk_pro/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    down_clk_pro/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  down_clk_pro/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_10M_clk_wiz_0

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d100_in[1]
                            (input port)
  Destination:            counters/d100_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.332ns  (logic 1.632ns (25.774%)  route 4.700ns (74.226%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  d100_in[1] (IN)
                         net (fo=0)                   0.000     0.000    d100_in[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  d100_in_IBUF[1]_inst/O
                         net (fo=1, routed)           4.354     5.836    counters/d100_in_IBUF[1]
    SLICE_X0Y69          LUT5 (Prop_lut5_I0_O)        0.150     5.986 r  counters/d100_reg[1]_i_1/O
                         net (fo=1, routed)           0.346     6.332    counters/d100_reg[1]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.594    -1.426    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[1]/C

Slack:                    inf
  Source:                 d100_in[0]
                            (input port)
  Destination:            counters/d100_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.832ns  (logic 1.621ns (27.795%)  route 4.211ns (72.205%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  d100_in[0] (IN)
                         net (fo=0)                   0.000     0.000    d100_in[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  d100_in_IBUF[0]_inst/O
                         net (fo=1, routed)           4.211     5.708    counters/d100_in_IBUF[0]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.832 r  counters/d100_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.832    counters/d100_reg[0]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  counters/d100_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.594    -1.426    counters/CLK
    SLICE_X1Y69          FDCE                                         r  counters/d100_reg_reg[0]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            counters/d1_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.648ns (35.590%)  route 2.983ns (64.410%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          2.117     3.641    counters/LOAD_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I3_O)        0.124     3.765 r  counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.866     4.631    counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  counters/d1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.599    -1.421    counters/CLK
    SLICE_X0Y84          FDCE                                         r  counters/d1_reg_reg[3]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            counters/d1_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.648ns (36.295%)  route 2.893ns (63.705%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          2.117     3.641    counters/LOAD_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I3_O)        0.124     3.765 r  counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.776     4.541    counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    -1.420    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            counters/d1_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.648ns (36.295%)  route 2.893ns (63.705%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          2.117     3.641    counters/LOAD_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I3_O)        0.124     3.765 r  counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.776     4.541    counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    -1.420    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[1]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            counters/d1_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.648ns (36.295%)  route 2.893ns (63.705%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          2.117     3.641    counters/LOAD_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I3_O)        0.124     3.765 r  counters/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.776     4.541    counters/d1_reg[3]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.600    -1.420    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[2]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            counters/d100_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.678ns (39.179%)  route 2.605ns (60.821%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          2.117     3.641    counters/LOAD_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I3_O)        0.154     3.795 r  counters/d100_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.283    counters/d100_reg[3]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  counters/d100_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.594    -1.426    counters/CLK
    SLICE_X1Y69          FDCE                                         r  counters/d100_reg_reg[0]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            counters/d100_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.678ns (39.179%)  route 2.605ns (60.821%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          2.117     3.641    counters/LOAD_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I3_O)        0.154     3.795 r  counters/d100_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.283    counters/d100_reg[3]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.594    -1.426    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[1]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            counters/d100_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.678ns (39.179%)  route 2.605ns (60.821%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          2.117     3.641    counters/LOAD_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I3_O)        0.154     3.795 r  counters/d100_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.283    counters/d100_reg[3]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.594    -1.426    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[2]/C

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            counters/d100_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.678ns (39.179%)  route 2.605ns (60.821%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          2.117     3.641    counters/LOAD_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I3_O)        0.154     3.795 r  counters/d100_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.283    counters/d100_reg[3]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          1.594    -1.426    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d100_in[2]
                            (input port)
  Destination:            counters/d100_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.295ns (46.350%)  route 0.341ns (53.650%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  d100_in[2] (IN)
                         net (fo=0)                   0.000     0.000    d100_in[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  d100_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.341     0.591    counters/d100_in_IBUF[2]
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.045     0.636 r  counters/d100_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.636    counters/d100_reg[2]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.867    -0.806    counters/CLK
    SLICE_X0Y69          FDCE                                         r  counters/d100_reg_reg[2]/C

Slack:                    inf
  Source:                 d10_in[2]
                            (input port)
  Destination:            counters/d10_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.307ns (42.373%)  route 0.417ns (57.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  d10_in[2] (IN)
                         net (fo=0)                   0.000     0.000    d10_in[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  d10_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.417     0.679    counters/d10_in_IBUF[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.724 r  counters/d10_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.724    counters/d10_reg[2]_i_1_n_0
    SLICE_X0Y71          FDCE                                         r  counters/d10_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.865    -0.808    counters/CLK
    SLICE_X0Y71          FDCE                                         r  counters/d10_reg_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counters/d10_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.235ns (31.944%)  route 0.502ns (68.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.502     0.737    counters/AR[0]
    SLICE_X0Y73          FDCE                                         f  counters/d10_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.811    counters/CLK
    SLICE_X0Y73          FDCE                                         r  counters/d10_reg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counters/d10_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.235ns (31.944%)  route 0.502ns (68.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.502     0.737    counters/AR[0]
    SLICE_X0Y73          FDCE                                         f  counters/d10_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.811    counters/CLK
    SLICE_X0Y73          FDCE                                         r  counters/d10_reg_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counters/d1_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.235ns (31.074%)  route 0.522ns (68.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.522     0.758    counters/AR[0]
    SLICE_X0Y85          FDCE                                         f  counters/d1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.872    -0.801    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counters/d1_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.235ns (31.074%)  route 0.522ns (68.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.522     0.758    counters/AR[0]
    SLICE_X0Y85          FDCE                                         f  counters/d1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.872    -0.801    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counters/d1_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.235ns (31.074%)  route 0.522ns (68.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.522     0.758    counters/AR[0]
    SLICE_X0Y85          FDCE                                         f  counters/d1_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.872    -0.801    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[2]/C

Slack:                    inf
  Source:                 d1_in[2]
                            (input port)
  Destination:            counters/d1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.298ns (37.042%)  route 0.506ns (62.958%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  d1_in[2] (IN)
                         net (fo=0)                   0.000     0.000    d1_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  d1_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.506     0.759    counters/d1_in_IBUF[2]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.045     0.804 r  counters/d1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.804    counters/d1_reg[2]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.872    -0.801    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counters/d10_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.235ns (29.037%)  route 0.575ns (70.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=39, routed)          0.575     0.811    counters/AR[0]
    SLICE_X0Y72          FDCE                                         f  counters/d10_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.864    -0.809    counters/CLK
    SLICE_X0Y72          FDCE                                         r  counters/d10_reg_reg[3]/C

Slack:                    inf
  Source:                 d1_in[1]
                            (input port)
  Destination:            counters/d1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.292ns (35.776%)  route 0.525ns (64.224%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  d1_in[1] (IN)
                         net (fo=0)                   0.000     0.000    d1_in[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  d1_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.525     0.772    counters/d1_in_IBUF[1]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.045     0.817 r  counters/d1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.817    counters/d1_reg[1]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    down_clk_pro/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  down_clk_pro/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    down_clk_pro/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  down_clk_pro/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    down_clk_pro/inst/clk_out_10M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  down_clk_pro/inst/clkout1_buf/O
                         net (fo=38, routed)          0.872    -0.801    counters/CLK
    SLICE_X0Y85          FDCE                                         r  counters/d1_reg_reg[1]/C





