Classic Timing Analyzer report for projetoHardware
Mon May 08 23:56:38 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                               ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 34.125 ns                        ; unidadeControle:unidadeControle|state.ShiftExeSllv ; WriteDataReg[9]             ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 37.52 MHz ( period = 26.654 ns ) ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg2[18] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                    ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                               ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 37.52 MHz ( period = 26.654 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg10[18] ; clock      ; clock    ; None                        ; None                      ; 26.417 ns               ;
; N/A                                     ; 37.52 MHz ( period = 26.654 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg2[18]  ; clock      ; clock    ; None                        ; None                      ; 26.417 ns               ;
; N/A                                     ; 37.53 MHz ( period = 26.642 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg12[0]  ; clock      ; clock    ; None                        ; None                      ; 26.420 ns               ;
; N/A                                     ; 37.56 MHz ( period = 26.622 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg2[14]  ; clock      ; clock    ; None                        ; None                      ; 26.367 ns               ;
; N/A                                     ; 37.57 MHz ( period = 26.619 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg18[14] ; clock      ; clock    ; None                        ; None                      ; 26.364 ns               ;
; N/A                                     ; 37.59 MHz ( period = 26.602 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg10[18] ; clock      ; clock    ; None                        ; None                      ; 26.365 ns               ;
; N/A                                     ; 37.59 MHz ( period = 26.602 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg2[18]  ; clock      ; clock    ; None                        ; None                      ; 26.365 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.597 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg18[22] ; clock      ; clock    ; None                        ; None                      ; 26.342 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.596 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg2[22]  ; clock      ; clock    ; None                        ; None                      ; 26.341 ns               ;
; N/A                                     ; 37.61 MHz ( period = 26.590 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg12[0]  ; clock      ; clock    ; None                        ; None                      ; 26.368 ns               ;
; N/A                                     ; 37.61 MHz ( period = 26.590 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg15[18] ; clock      ; clock    ; None                        ; None                      ; 26.372 ns               ;
; N/A                                     ; 37.64 MHz ( period = 26.570 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg2[14]  ; clock      ; clock    ; None                        ; None                      ; 26.315 ns               ;
; N/A                                     ; 37.64 MHz ( period = 26.567 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg18[14] ; clock      ; clock    ; None                        ; None                      ; 26.312 ns               ;
; N/A                                     ; 37.67 MHz ( period = 26.545 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg18[22] ; clock      ; clock    ; None                        ; None                      ; 26.290 ns               ;
; N/A                                     ; 37.67 MHz ( period = 26.544 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg2[22]  ; clock      ; clock    ; None                        ; None                      ; 26.289 ns               ;
; N/A                                     ; 37.68 MHz ( period = 26.538 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg15[18] ; clock      ; clock    ; None                        ; None                      ; 26.320 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.522 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg19[22] ; clock      ; clock    ; None                        ; None                      ; 26.326 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.521 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg17[0]  ; clock      ; clock    ; None                        ; None                      ; 26.306 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.521 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg21[0]  ; clock      ; clock    ; None                        ; None                      ; 26.306 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.521 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg23[22] ; clock      ; clock    ; None                        ; None                      ; 26.325 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.521 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg5[16]  ; clock      ; clock    ; None                        ; None                      ; 26.282 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.515 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg15[22] ; clock      ; clock    ; None                        ; None                      ; 26.322 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.514 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg13[22] ; clock      ; clock    ; None                        ; None                      ; 26.321 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.511 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg1[16]  ; clock      ; clock    ; None                        ; None                      ; 26.272 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.510 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 26.316 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.509 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg3[21]  ; clock      ; clock    ; None                        ; None                      ; 26.315 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.499 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg6[21]  ; clock      ; clock    ; None                        ; None                      ; 26.302 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.498 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg22[21] ; clock      ; clock    ; None                        ; None                      ; 26.301 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.488 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg12[16] ; clock      ; clock    ; None                        ; None                      ; 26.277 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.484 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg4[16]  ; clock      ; clock    ; None                        ; None                      ; 26.273 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.482 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg8[16]  ; clock      ; clock    ; None                        ; None                      ; 26.259 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.482 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg16[22] ; clock      ; clock    ; None                        ; None                      ; 26.269 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.481 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg16[18] ; clock      ; clock    ; None                        ; None                      ; 26.278 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.480 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg22[22] ; clock      ; clock    ; None                        ; None                      ; 26.260 ns               ;
; N/A                                     ; 37.76 MHz ( period = 26.480 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg0[22]  ; clock      ; clock    ; None                        ; None                      ; 26.267 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.479 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg6[22]  ; clock      ; clock    ; None                        ; None                      ; 26.259 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.479 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg24[16] ; clock      ; clock    ; None                        ; None                      ; 26.256 ns               ;
; N/A                                     ; 37.78 MHz ( period = 26.472 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg25[16] ; clock      ; clock    ; None                        ; None                      ; 26.246 ns               ;
; N/A                                     ; 37.78 MHz ( period = 26.470 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg19[22] ; clock      ; clock    ; None                        ; None                      ; 26.274 ns               ;
; N/A                                     ; 37.78 MHz ( period = 26.469 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg17[0]  ; clock      ; clock    ; None                        ; None                      ; 26.254 ns               ;
; N/A                                     ; 37.78 MHz ( period = 26.469 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg21[0]  ; clock      ; clock    ; None                        ; None                      ; 26.254 ns               ;
; N/A                                     ; 37.78 MHz ( period = 26.469 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg23[22] ; clock      ; clock    ; None                        ; None                      ; 26.273 ns               ;
; N/A                                     ; 37.78 MHz ( period = 26.469 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg5[16]  ; clock      ; clock    ; None                        ; None                      ; 26.230 ns               ;
; N/A                                     ; 37.78 MHz ( period = 26.467 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg4[18]  ; clock      ; clock    ; None                        ; None                      ; 26.219 ns               ;
; N/A                                     ; 37.78 MHz ( period = 26.466 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg20[18] ; clock      ; clock    ; None                        ; None                      ; 26.218 ns               ;
; N/A                                     ; 37.79 MHz ( period = 26.463 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg15[22] ; clock      ; clock    ; None                        ; None                      ; 26.270 ns               ;
; N/A                                     ; 37.79 MHz ( period = 26.463 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg16[16] ; clock      ; clock    ; None                        ; None                      ; 26.250 ns               ;
; N/A                                     ; 37.79 MHz ( period = 26.462 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg13[22] ; clock      ; clock    ; None                        ; None                      ; 26.269 ns               ;
; N/A                                     ; 37.79 MHz ( period = 26.462 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg7[22]  ; clock      ; clock    ; None                        ; None                      ; 26.267 ns               ;
; N/A                                     ; 37.79 MHz ( period = 26.462 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg5[22]  ; clock      ; clock    ; None                        ; None                      ; 26.267 ns               ;
; N/A                                     ; 37.79 MHz ( period = 26.459 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg1[16]  ; clock      ; clock    ; None                        ; None                      ; 26.220 ns               ;
; N/A                                     ; 37.80 MHz ( period = 26.458 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 26.264 ns               ;
; N/A                                     ; 37.80 MHz ( period = 26.457 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg3[21]  ; clock      ; clock    ; None                        ; None                      ; 26.263 ns               ;
; N/A                                     ; 37.81 MHz ( period = 26.451 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg7[16]  ; clock      ; clock    ; None                        ; None                      ; 26.219 ns               ;
; N/A                                     ; 37.81 MHz ( period = 26.448 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg21[22] ; clock      ; clock    ; None                        ; None                      ; 26.245 ns               ;
; N/A                                     ; 37.81 MHz ( period = 26.447 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg6[21]  ; clock      ; clock    ; None                        ; None                      ; 26.250 ns               ;
; N/A                                     ; 37.81 MHz ( period = 26.446 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg22[21] ; clock      ; clock    ; None                        ; None                      ; 26.249 ns               ;
; N/A                                     ; 37.81 MHz ( period = 26.446 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg17[22] ; clock      ; clock    ; None                        ; None                      ; 26.243 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.436 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg12[16] ; clock      ; clock    ; None                        ; None                      ; 26.225 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.436 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg1[18]  ; clock      ; clock    ; None                        ; None                      ; 26.197 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.435 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg20[16] ; clock      ; clock    ; None                        ; None                      ; 26.222 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.434 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg28[16] ; clock      ; clock    ; None                        ; None                      ; 26.221 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.434 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg5[18]  ; clock      ; clock    ; None                        ; None                      ; 26.195 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.432 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg6[18]  ; clock      ; clock    ; None                        ; None                      ; 26.225 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.432 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg4[16]  ; clock      ; clock    ; None                        ; None                      ; 26.221 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.430 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg1[29]  ; clock      ; clock    ; None                        ; None                      ; 26.202 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.430 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg8[16]  ; clock      ; clock    ; None                        ; None                      ; 26.207 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.430 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg16[22] ; clock      ; clock    ; None                        ; None                      ; 26.217 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.429 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg16[18] ; clock      ; clock    ; None                        ; None                      ; 26.226 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.428 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg22[22] ; clock      ; clock    ; None                        ; None                      ; 26.208 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.428 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg0[22]  ; clock      ; clock    ; None                        ; None                      ; 26.215 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.427 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg6[22]  ; clock      ; clock    ; None                        ; None                      ; 26.207 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.427 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg24[16] ; clock      ; clock    ; None                        ; None                      ; 26.204 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.420 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg28[29] ; clock      ; clock    ; None                        ; None                      ; 26.175 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.420 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg25[16] ; clock      ; clock    ; None                        ; None                      ; 26.194 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.417 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg14[29] ; clock      ; clock    ; None                        ; None                      ; 26.172 ns               ;
; N/A                                     ; 37.86 MHz ( period = 26.415 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg4[18]  ; clock      ; clock    ; None                        ; None                      ; 26.167 ns               ;
; N/A                                     ; 37.86 MHz ( period = 26.414 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg20[18] ; clock      ; clock    ; None                        ; None                      ; 26.166 ns               ;
; N/A                                     ; 37.86 MHz ( period = 26.411 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg16[16] ; clock      ; clock    ; None                        ; None                      ; 26.198 ns               ;
; N/A                                     ; 37.86 MHz ( period = 26.410 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg7[22]  ; clock      ; clock    ; None                        ; None                      ; 26.215 ns               ;
; N/A                                     ; 37.86 MHz ( period = 26.410 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg5[22]  ; clock      ; clock    ; None                        ; None                      ; 26.215 ns               ;
; N/A                                     ; 37.86 MHz ( period = 26.410 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg28[18] ; clock      ; clock    ; None                        ; None                      ; 26.165 ns               ;
; N/A                                     ; 37.87 MHz ( period = 26.409 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg15[16] ; clock      ; clock    ; None                        ; None                      ; 26.191 ns               ;
; N/A                                     ; 37.87 MHz ( period = 26.409 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg14[18] ; clock      ; clock    ; None                        ; None                      ; 26.164 ns               ;
; N/A                                     ; 37.87 MHz ( period = 26.404 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg12[18] ; clock      ; clock    ; None                        ; None                      ; 26.176 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.402 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg7[18]  ; clock      ; clock    ; None                        ; None                      ; 26.170 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.399 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg7[16]  ; clock      ; clock    ; None                        ; None                      ; 26.167 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.397 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg30[16] ; clock      ; clock    ; None                        ; None                      ; 26.183 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.397 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg9[16]  ; clock      ; clock    ; None                        ; None                      ; 26.168 ns               ;
; N/A                                     ; 37.88 MHz ( period = 26.396 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg21[22] ; clock      ; clock    ; None                        ; None                      ; 26.193 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.394 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg17[22] ; clock      ; clock    ; None                        ; None                      ; 26.191 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.392 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg11[16] ; clock      ; clock    ; None                        ; None                      ; 26.163 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.389 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg20[29] ; clock      ; clock    ; None                        ; None                      ; 26.158 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.389 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg22[18] ; clock      ; clock    ; None                        ; None                      ; 26.168 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.388 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg13[27] ; clock      ; clock    ; None                        ; None                      ; 26.171 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.384 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg3[27]  ; clock      ; clock    ; None                        ; None                      ; 26.167 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.384 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg1[18]  ; clock      ; clock    ; None                        ; None                      ; 26.145 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.383 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg20[16] ; clock      ; clock    ; None                        ; None                      ; 26.170 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.382 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg27[16] ; clock      ; clock    ; None                        ; None                      ; 26.155 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.382 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg27[18] ; clock      ; clock    ; None                        ; None                      ; 26.155 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.382 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg28[16] ; clock      ; clock    ; None                        ; None                      ; 26.169 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.382 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg5[18]  ; clock      ; clock    ; None                        ; None                      ; 26.143 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.380 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg6[18]  ; clock      ; clock    ; None                        ; None                      ; 26.173 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.380 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg9[18]  ; clock      ; clock    ; None                        ; None                      ; 26.151 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.380 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg11[18] ; clock      ; clock    ; None                        ; None                      ; 26.151 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.379 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg31[18] ; clock      ; clock    ; None                        ; None                      ; 26.152 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.378 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav ; Banco_reg:BancoReg|Reg10[18] ; clock      ; clock    ; None                        ; None                      ; 26.141 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.378 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg1[29]  ; clock      ; clock    ; None                        ; None                      ; 26.150 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.378 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav ; Banco_reg:BancoReg|Reg2[18]  ; clock      ; clock    ; None                        ; None                      ; 26.141 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.378 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg21[16] ; clock      ; clock    ; None                        ; None                      ; 26.170 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.377 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg0[18]  ; clock      ; clock    ; None                        ; None                      ; 26.155 ns               ;
; N/A                                     ; 37.92 MHz ( period = 26.373 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg25[17] ; clock      ; clock    ; None                        ; None                      ; 26.125 ns               ;
; N/A                                     ; 37.92 MHz ( period = 26.373 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg17[16] ; clock      ; clock    ; None                        ; None                      ; 26.165 ns               ;
; N/A                                     ; 37.92 MHz ( period = 26.371 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg27[17] ; clock      ; clock    ; None                        ; None                      ; 26.123 ns               ;
; N/A                                     ; 37.92 MHz ( period = 26.368 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg28[29] ; clock      ; clock    ; None                        ; None                      ; 26.123 ns               ;
; N/A                                     ; 37.93 MHz ( period = 26.366 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav ; Banco_reg:BancoReg|Reg12[0]  ; clock      ; clock    ; None                        ; None                      ; 26.144 ns               ;
; N/A                                     ; 37.93 MHz ( period = 26.365 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg14[29] ; clock      ; clock    ; None                        ; None                      ; 26.120 ns               ;
; N/A                                     ; 37.93 MHz ( period = 26.364 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg18[27] ; clock      ; clock    ; None                        ; None                      ; 26.127 ns               ;
; N/A                                     ; 37.93 MHz ( period = 26.364 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg25[18] ; clock      ; clock    ; None                        ; None                      ; 26.138 ns               ;
; N/A                                     ; 37.94 MHz ( period = 26.358 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg28[18] ; clock      ; clock    ; None                        ; None                      ; 26.113 ns               ;
; N/A                                     ; 37.94 MHz ( period = 26.357 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg15[16] ; clock      ; clock    ; None                        ; None                      ; 26.139 ns               ;
; N/A                                     ; 37.94 MHz ( period = 26.357 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg14[18] ; clock      ; clock    ; None                        ; None                      ; 26.112 ns               ;
; N/A                                     ; 37.94 MHz ( period = 26.356 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg8[27]  ; clock      ; clock    ; None                        ; None                      ; 26.133 ns               ;
; N/A                                     ; 37.94 MHz ( period = 26.356 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg13[29] ; clock      ; clock    ; None                        ; None                      ; 26.156 ns               ;
; N/A                                     ; 37.94 MHz ( period = 26.356 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg26[17] ; clock      ; clock    ; None                        ; None                      ; 26.109 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.353 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg25[27] ; clock      ; clock    ; None                        ; None                      ; 26.105 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.353 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg27[27] ; clock      ; clock    ; None                        ; None                      ; 26.105 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.352 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg12[18] ; clock      ; clock    ; None                        ; None                      ; 26.124 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.350 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg24[27] ; clock      ; clock    ; None                        ; None                      ; 26.127 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.350 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg7[18]  ; clock      ; clock    ; None                        ; None                      ; 26.118 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.347 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg16[27] ; clock      ; clock    ; None                        ; None                      ; 26.125 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.347 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg0[27]  ; clock      ; clock    ; None                        ; None                      ; 26.125 ns               ;
; N/A                                     ; 37.96 MHz ( period = 26.346 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav ; Banco_reg:BancoReg|Reg2[14]  ; clock      ; clock    ; None                        ; None                      ; 26.091 ns               ;
; N/A                                     ; 37.96 MHz ( period = 26.345 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg30[16] ; clock      ; clock    ; None                        ; None                      ; 26.131 ns               ;
; N/A                                     ; 37.96 MHz ( period = 26.345 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg9[16]  ; clock      ; clock    ; None                        ; None                      ; 26.116 ns               ;
; N/A                                     ; 37.96 MHz ( period = 26.343 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav ; Banco_reg:BancoReg|Reg18[14] ; clock      ; clock    ; None                        ; None                      ; 26.088 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.340 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg11[16] ; clock      ; clock    ; None                        ; None                      ; 26.111 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.337 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg20[29] ; clock      ; clock    ; None                        ; None                      ; 26.106 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.337 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg22[18] ; clock      ; clock    ; None                        ; None                      ; 26.116 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.336 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg13[27] ; clock      ; clock    ; None                        ; None                      ; 26.119 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.335 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg13[17] ; clock      ; clock    ; None                        ; None                      ; 26.077 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.334 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg9[17]  ; clock      ; clock    ; None                        ; None                      ; 26.076 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.332 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg3[27]  ; clock      ; clock    ; None                        ; None                      ; 26.115 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.331 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg4[14]  ; clock      ; clock    ; None                        ; None                      ; 26.120 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.330 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg27[16] ; clock      ; clock    ; None                        ; None                      ; 26.103 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.330 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg27[18] ; clock      ; clock    ; None                        ; None                      ; 26.103 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.330 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg18[17] ; clock      ; clock    ; None                        ; None                      ; 26.093 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.330 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 26.132 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.330 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg19[21] ; clock      ; clock    ; None                        ; None                      ; 26.132 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.329 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg12[14] ; clock      ; clock    ; None                        ; None                      ; 26.118 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.328 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg9[18]  ; clock      ; clock    ; None                        ; None                      ; 26.099 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.328 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg11[18] ; clock      ; clock    ; None                        ; None                      ; 26.099 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.327 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg31[18] ; clock      ; clock    ; None                        ; None                      ; 26.100 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.326 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg21[16] ; clock      ; clock    ; None                        ; None                      ; 26.118 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.326 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg21[18] ; clock      ; clock    ; None                        ; None                      ; 26.118 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.326 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg17[18] ; clock      ; clock    ; None                        ; None                      ; 26.118 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.325 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg0[18]  ; clock      ; clock    ; None                        ; None                      ; 26.103 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.321 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav ; Banco_reg:BancoReg|Reg18[22] ; clock      ; clock    ; None                        ; None                      ; 26.066 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.321 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg25[17] ; clock      ; clock    ; None                        ; None                      ; 26.073 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.321 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg17[16] ; clock      ; clock    ; None                        ; None                      ; 26.113 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.320 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav ; Banco_reg:BancoReg|Reg2[22]  ; clock      ; clock    ; None                        ; None                      ; 26.065 ns               ;
; N/A                                     ; 38.00 MHz ( period = 26.319 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg27[17] ; clock      ; clock    ; None                        ; None                      ; 26.071 ns               ;
; N/A                                     ; 38.00 MHz ( period = 26.317 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg18[18] ; clock      ; clock    ; None                        ; None                      ; 26.095 ns               ;
; N/A                                     ; 38.00 MHz ( period = 26.314 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg26[18] ; clock      ; clock    ; None                        ; None                      ; 26.092 ns               ;
; N/A                                     ; 38.00 MHz ( period = 26.314 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav ; Banco_reg:BancoReg|Reg15[18] ; clock      ; clock    ; None                        ; None                      ; 26.096 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.312 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg18[27] ; clock      ; clock    ; None                        ; None                      ; 26.075 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.312 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg25[18] ; clock      ; clock    ; None                        ; None                      ; 26.086 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.310 ns )                    ; unidadeControle:unidadeControle|state.Jal          ; Banco_reg:BancoReg|Reg10[18] ; clock      ; clock    ; None                        ; None                      ; 26.110 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.310 ns )                    ; unidadeControle:unidadeControle|state.Jal          ; Banco_reg:BancoReg|Reg2[18]  ; clock      ; clock    ; None                        ; None                      ; 26.110 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.308 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg22[17] ; clock      ; clock    ; None                        ; None                      ; 26.088 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.308 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg6[17]  ; clock      ; clock    ; None                        ; None                      ; 26.088 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.304 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg8[27]  ; clock      ; clock    ; None                        ; None                      ; 26.081 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.304 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg13[29] ; clock      ; clock    ; None                        ; None                      ; 26.104 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.304 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg26[17] ; clock      ; clock    ; None                        ; None                      ; 26.057 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.303 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg24[17] ; clock      ; clock    ; None                        ; None                      ; 26.068 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.301 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg25[27] ; clock      ; clock    ; None                        ; None                      ; 26.053 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.301 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg27[27] ; clock      ; clock    ; None                        ; None                      ; 26.053 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg12[17] ; clock      ; clock    ; None                        ; None                      ; 26.057 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg19[17] ; clock      ; clock    ; None                        ; None                      ; 26.083 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.299 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg16[17] ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.298 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg24[27] ; clock      ; clock    ; None                        ; None                      ; 26.075 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.298 ns )                    ; unidadeControle:unidadeControle|state.Jal          ; Banco_reg:BancoReg|Reg12[0]  ; clock      ; clock    ; None                        ; None                      ; 26.113 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.298 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg28[17] ; clock      ; clock    ; None                        ; None                      ; 26.055 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.298 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg8[14]  ; clock      ; clock    ; None                        ; None                      ; 26.095 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.298 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg11[14] ; clock      ; clock    ; None                        ; None                      ; 26.089 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.297 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg17[17] ; clock      ; clock    ; None                        ; None                      ; 26.080 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.297 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg4[22]  ; clock      ; clock    ; None                        ; None                      ; 26.086 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.297 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg12[22] ; clock      ; clock    ; None                        ; None                      ; 26.086 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.296 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg14[17] ; clock      ; clock    ; None                        ; None                      ; 26.088 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.296 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg24[14] ; clock      ; clock    ; None                        ; None                      ; 26.093 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.295 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg16[27] ; clock      ; clock    ; None                        ; None                      ; 26.073 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.295 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl  ; Banco_reg:BancoReg|Reg0[27]  ; clock      ; clock    ; None                        ; None                      ; 26.073 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.294 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg9[14]  ; clock      ; clock    ; None                        ; None                      ; 26.085 ns               ;
; N/A                                     ; 38.04 MHz ( period = 26.290 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg1[17]  ; clock      ; clock    ; None                        ; None                      ; 26.051 ns               ;
; N/A                                     ; 38.04 MHz ( period = 26.290 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg5[17]  ; clock      ; clock    ; None                        ; None                      ; 26.051 ns               ;
; N/A                                     ; 38.04 MHz ( period = 26.289 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg6[20]  ; clock      ; clock    ; None                        ; None                      ; 26.094 ns               ;
; N/A                                     ; 38.04 MHz ( period = 26.288 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg25[21] ; clock      ; clock    ; None                        ; None                      ; 26.091 ns               ;
; N/A                                     ; 38.04 MHz ( period = 26.285 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg22[20] ; clock      ; clock    ; None                        ; None                      ; 26.090 ns               ;
; N/A                                     ; 38.05 MHz ( period = 26.284 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg20[17] ; clock      ; clock    ; None                        ; None                      ; 26.036 ns               ;
; N/A                                     ; 38.05 MHz ( period = 26.284 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv ; Banco_reg:BancoReg|Reg27[21] ; clock      ; clock    ; None                        ; None                      ; 26.087 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                    ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                 ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 34.125 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 34.123 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.073 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 34.071 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.899 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.849 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.847 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.847 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.781 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.779 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.709 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.709 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.707 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.702 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.700 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.657 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.623 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.555 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.533 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.531 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.509 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.507 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.507 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.505 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.491 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.483 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.476 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.460 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 33.445 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.443 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.442 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.440 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.439 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.438 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.436 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.433 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.412 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.410 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.408 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 33.365 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 33.365 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.362 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.360 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.357 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.355 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.350 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.348 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.313 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 33.307 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.294 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.293 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.292 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.286 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.283 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.281 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.278 ns  ; unidadeControle:unidadeControle|state.Andi           ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.276 ns  ; unidadeControle:unidadeControle|state.Andi           ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.237 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.235 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.225 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.223 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.219 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.216 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.215 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.212 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.186 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.184 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 33.163 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.162 ns  ; Registrador:A|Saida[0]                               ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.161 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.161 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.160 ns  ; Registrador:A|Saida[0]                               ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.159 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.149 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 33.147 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.145 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 33.140 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 33.136 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.131 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.127 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.125 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.124 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.117 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.116 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 33.101 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 33.097 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 33.093 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 33.093 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.091 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.089 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 33.088 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 33.075 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.068 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.068 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.052 ns  ; unidadeControle:unidadeControle|state.Andi           ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.049 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 33.044 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 33.037 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 33.035 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 33.033 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 33.029 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.026 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.022 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 33.021 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 33.011 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 33.000 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 32.999 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 32.996 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.949 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.948 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 32.946 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.942 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.941 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.937 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 32.936 ns  ; Registrador:A|Saida[0]                               ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 32.935 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 32.934 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.901 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 32.899 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.878 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.875 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.873 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 32.873 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.870 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 32.870 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 32.869 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 32.868 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.864 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 32.862 ns  ; unidadeControle:unidadeControle|state.Andi           ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.844 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.842 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.827 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 32.825 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 32.825 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 32.821 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.818 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 32.818 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 32.811 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.809 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.809 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 32.808 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.805 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 32.804 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.801 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 32.796 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 32.780 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.778 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.777 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.773 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.773 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.757 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 32.749 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.747 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.747 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.747 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.746 ns  ; Registrador:A|Saida[0]                               ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.745 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.740 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 32.735 ns  ; Registrador:pcReg|Saida[0]                           ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 32.733 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 32.733 ns  ; Registrador:pcReg|Saida[0]                           ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 32.729 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 32.728 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.726 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 32.724 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 32.724 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 32.723 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.722 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 32.717 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 32.716 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.711 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.701 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[22] ; clock      ;
; N/A                                     ; None                                                ; 32.697 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.696 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.692 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.689 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 32.688 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 32.687 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 32.685 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.685 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.685 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 32.682 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.678 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.678 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 32.674 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 32.672 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 32.660 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.656 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 32.656 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 32.654 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 32.652 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.649 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[22] ; clock      ;
; N/A                                     ; None                                                ; 32.644 ns  ; unidadeControle:unidadeControle|state.Andi           ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.644 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.629 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.623 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.619 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 32.613 ns  ; unidadeControle:unidadeControle|state.Andi           ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.603 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.602 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[29] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                      ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 08 23:56:36 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 37.52 MHz between source register "unidadeControle:unidadeControle|state.ShiftExeSllv" and destination register "Banco_reg:BancoReg|Reg10[18]" (period= 26.654 ns)
    Info: + Longest register to register delay is 26.417 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y32_N3; Fanout = 10; REG Node = 'unidadeControle:unidadeControle|state.ShiftExeSllv'
        Info: 2: + IC(0.541 ns) + CELL(0.398 ns) = 0.939 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|WideOr64~0'
        Info: 3: + IC(0.262 ns) + CELL(0.420 ns) = 1.621 ns; Loc. = LCCOMB_X48_Y32_N24; Fanout = 5; COMB Node = 'unidadeControle:unidadeControle|WideOr64~3'
        Info: 4: + IC(1.027 ns) + CELL(0.150 ns) = 2.798 ns; Loc. = LCCOMB_X49_Y35_N12; Fanout = 4; COMB Node = 'MuxA:MuxA|AOut[0]~13'
        Info: 5: + IC(0.917 ns) + CELL(0.275 ns) = 3.990 ns; Loc. = LCCOMB_X48_Y32_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~50'
        Info: 6: + IC(0.265 ns) + CELL(0.419 ns) = 4.674 ns; Loc. = LCCOMB_X48_Y32_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~21'
        Info: 7: + IC(0.259 ns) + CELL(0.150 ns) = 5.083 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~22'
        Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 5.481 ns; Loc. = LCCOMB_X48_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~23'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.884 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~24'
        Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 6.281 ns; Loc. = LCCOMB_X48_Y32_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~25'
        Info: 11: + IC(0.256 ns) + CELL(0.150 ns) = 6.687 ns; Loc. = LCCOMB_X48_Y32_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~26'
        Info: 12: + IC(0.698 ns) + CELL(0.271 ns) = 7.656 ns; Loc. = LCCOMB_X49_Y31_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~27'
        Info: 13: + IC(0.265 ns) + CELL(0.271 ns) = 8.192 ns; Loc. = LCCOMB_X49_Y31_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~28'
        Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 8.588 ns; Loc. = LCCOMB_X49_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~29'
        Info: 15: + IC(0.254 ns) + CELL(0.150 ns) = 8.992 ns; Loc. = LCCOMB_X49_Y31_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~30'
        Info: 16: + IC(0.249 ns) + CELL(0.150 ns) = 9.391 ns; Loc. = LCCOMB_X49_Y31_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~31'
        Info: 17: + IC(0.269 ns) + CELL(0.275 ns) = 9.935 ns; Loc. = LCCOMB_X49_Y31_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[12]~51'
        Info: 18: + IC(0.268 ns) + CELL(0.275 ns) = 10.478 ns; Loc. = LCCOMB_X49_Y31_N4; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~33'
        Info: 19: + IC(0.270 ns) + CELL(0.275 ns) = 11.023 ns; Loc. = LCCOMB_X49_Y31_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[14]~34'
        Info: 20: + IC(0.266 ns) + CELL(0.275 ns) = 11.564 ns; Loc. = LCCOMB_X49_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~35'
        Info: 21: + IC(0.261 ns) + CELL(0.150 ns) = 11.975 ns; Loc. = LCCOMB_X49_Y31_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~53'
        Info: 22: + IC(0.266 ns) + CELL(0.275 ns) = 12.516 ns; Loc. = LCCOMB_X49_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~37'
        Info: 23: + IC(0.257 ns) + CELL(0.150 ns) = 12.923 ns; Loc. = LCCOMB_X49_Y31_N30; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~38'
        Info: 24: + IC(0.452 ns) + CELL(0.275 ns) = 13.650 ns; Loc. = LCCOMB_X50_Y31_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~39'
        Info: 25: + IC(0.280 ns) + CELL(0.275 ns) = 14.205 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~55'
        Info: 26: + IC(0.257 ns) + CELL(0.275 ns) = 14.737 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~41'
        Info: 27: + IC(0.260 ns) + CELL(0.150 ns) = 15.147 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~42'
        Info: 28: + IC(0.269 ns) + CELL(0.275 ns) = 15.691 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~43'
        Info: 29: + IC(0.260 ns) + CELL(0.150 ns) = 16.101 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~57'
        Info: 30: + IC(0.272 ns) + CELL(0.275 ns) = 16.648 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~45'
        Info: 31: + IC(0.262 ns) + CELL(0.150 ns) = 17.060 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~58'
        Info: 32: + IC(0.736 ns) + CELL(0.275 ns) = 18.071 ns; Loc. = LCCOMB_X51_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~47'
        Info: 33: + IC(1.147 ns) + CELL(0.150 ns) = 19.368 ns; Loc. = LCCOMB_X42_Y32_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~59'
        Info: 34: + IC(0.262 ns) + CELL(0.275 ns) = 19.905 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~49'
        Info: 35: + IC(0.263 ns) + CELL(0.150 ns) = 20.318 ns; Loc. = LCCOMB_X42_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~4'
        Info: 36: + IC(0.256 ns) + CELL(0.150 ns) = 20.724 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 53; COMB Node = 'unidadeControle:unidadeControle|Selector73~1'
        Info: 37: + IC(0.815 ns) + CELL(0.275 ns) = 21.814 ns; Loc. = LCCOMB_X42_Y35_N28; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux13~0'
        Info: 38: + IC(0.256 ns) + CELL(0.420 ns) = 22.490 ns; Loc. = LCCOMB_X42_Y35_N18; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux13~1'
        Info: 39: + IC(0.738 ns) + CELL(0.150 ns) = 23.378 ns; Loc. = LCCOMB_X41_Y32_N8; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux13~2'
        Info: 40: + IC(1.247 ns) + CELL(0.150 ns) = 24.775 ns; Loc. = LCCOMB_X35_Y30_N2; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux13~3'
        Info: 41: + IC(1.276 ns) + CELL(0.366 ns) = 26.417 ns; Loc. = LCFF_X35_Y33_N13; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg10[18]'
        Info: Total cell delay = 9.265 ns ( 35.07 % )
        Info: Total interconnect delay = 17.152 ns ( 64.93 % )
    Info: - Smallest clock skew is -0.023 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.859 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1439; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.219 ns) + CELL(0.537 ns) = 2.859 ns; Loc. = LCFF_X35_Y33_N13; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg10[18]'
            Info: Total cell delay = 1.526 ns ( 53.38 % )
            Info: Total interconnect delay = 1.333 ns ( 46.62 % )
        Info: - Longest clock path from clock "clock" to source register is 2.882 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1439; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.242 ns) + CELL(0.537 ns) = 2.882 ns; Loc. = LCFF_X47_Y32_N3; Fanout = 10; REG Node = 'unidadeControle:unidadeControle|state.ShiftExeSllv'
            Info: Total cell delay = 1.526 ns ( 52.95 % )
            Info: Total interconnect delay = 1.356 ns ( 47.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[9]" through register "unidadeControle:unidadeControle|state.ShiftExeSllv" is 34.125 ns
    Info: + Longest clock path from clock "clock" to source register is 2.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1439; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.242 ns) + CELL(0.537 ns) = 2.882 ns; Loc. = LCFF_X47_Y32_N3; Fanout = 10; REG Node = 'unidadeControle:unidadeControle|state.ShiftExeSllv'
        Info: Total cell delay = 1.526 ns ( 52.95 % )
        Info: Total interconnect delay = 1.356 ns ( 47.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 30.993 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y32_N3; Fanout = 10; REG Node = 'unidadeControle:unidadeControle|state.ShiftExeSllv'
        Info: 2: + IC(0.541 ns) + CELL(0.398 ns) = 0.939 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|WideOr64~0'
        Info: 3: + IC(0.262 ns) + CELL(0.420 ns) = 1.621 ns; Loc. = LCCOMB_X48_Y32_N24; Fanout = 5; COMB Node = 'unidadeControle:unidadeControle|WideOr64~3'
        Info: 4: + IC(1.027 ns) + CELL(0.150 ns) = 2.798 ns; Loc. = LCCOMB_X49_Y35_N12; Fanout = 4; COMB Node = 'MuxA:MuxA|AOut[0]~13'
        Info: 5: + IC(0.917 ns) + CELL(0.275 ns) = 3.990 ns; Loc. = LCCOMB_X48_Y32_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~50'
        Info: 6: + IC(0.265 ns) + CELL(0.419 ns) = 4.674 ns; Loc. = LCCOMB_X48_Y32_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~21'
        Info: 7: + IC(0.259 ns) + CELL(0.150 ns) = 5.083 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~22'
        Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 5.481 ns; Loc. = LCCOMB_X48_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~23'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.884 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~24'
        Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 6.281 ns; Loc. = LCCOMB_X48_Y32_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~25'
        Info: 11: + IC(0.256 ns) + CELL(0.150 ns) = 6.687 ns; Loc. = LCCOMB_X48_Y32_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~26'
        Info: 12: + IC(0.698 ns) + CELL(0.271 ns) = 7.656 ns; Loc. = LCCOMB_X49_Y31_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~27'
        Info: 13: + IC(0.265 ns) + CELL(0.271 ns) = 8.192 ns; Loc. = LCCOMB_X49_Y31_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~28'
        Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 8.588 ns; Loc. = LCCOMB_X49_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~29'
        Info: 15: + IC(0.254 ns) + CELL(0.150 ns) = 8.992 ns; Loc. = LCCOMB_X49_Y31_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~30'
        Info: 16: + IC(0.249 ns) + CELL(0.150 ns) = 9.391 ns; Loc. = LCCOMB_X49_Y31_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~31'
        Info: 17: + IC(0.269 ns) + CELL(0.275 ns) = 9.935 ns; Loc. = LCCOMB_X49_Y31_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[12]~51'
        Info: 18: + IC(0.268 ns) + CELL(0.275 ns) = 10.478 ns; Loc. = LCCOMB_X49_Y31_N4; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~33'
        Info: 19: + IC(0.270 ns) + CELL(0.275 ns) = 11.023 ns; Loc. = LCCOMB_X49_Y31_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[14]~34'
        Info: 20: + IC(0.266 ns) + CELL(0.275 ns) = 11.564 ns; Loc. = LCCOMB_X49_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~35'
        Info: 21: + IC(0.261 ns) + CELL(0.150 ns) = 11.975 ns; Loc. = LCCOMB_X49_Y31_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~53'
        Info: 22: + IC(0.266 ns) + CELL(0.275 ns) = 12.516 ns; Loc. = LCCOMB_X49_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~37'
        Info: 23: + IC(0.257 ns) + CELL(0.150 ns) = 12.923 ns; Loc. = LCCOMB_X49_Y31_N30; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~38'
        Info: 24: + IC(0.452 ns) + CELL(0.275 ns) = 13.650 ns; Loc. = LCCOMB_X50_Y31_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~39'
        Info: 25: + IC(0.280 ns) + CELL(0.275 ns) = 14.205 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~55'
        Info: 26: + IC(0.257 ns) + CELL(0.275 ns) = 14.737 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~41'
        Info: 27: + IC(0.260 ns) + CELL(0.150 ns) = 15.147 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~42'
        Info: 28: + IC(0.269 ns) + CELL(0.275 ns) = 15.691 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~43'
        Info: 29: + IC(0.260 ns) + CELL(0.150 ns) = 16.101 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~57'
        Info: 30: + IC(0.272 ns) + CELL(0.275 ns) = 16.648 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~45'
        Info: 31: + IC(0.262 ns) + CELL(0.150 ns) = 17.060 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~58'
        Info: 32: + IC(0.736 ns) + CELL(0.275 ns) = 18.071 ns; Loc. = LCCOMB_X51_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~47'
        Info: 33: + IC(1.147 ns) + CELL(0.150 ns) = 19.368 ns; Loc. = LCCOMB_X42_Y32_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~59'
        Info: 34: + IC(0.262 ns) + CELL(0.275 ns) = 19.905 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~49'
        Info: 35: + IC(0.263 ns) + CELL(0.150 ns) = 20.318 ns; Loc. = LCCOMB_X42_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~4'
        Info: 36: + IC(0.256 ns) + CELL(0.150 ns) = 20.724 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 53; COMB Node = 'unidadeControle:unidadeControle|Selector73~1'
        Info: 37: + IC(1.370 ns) + CELL(0.150 ns) = 22.244 ns; Loc. = LCCOMB_X49_Y30_N24; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux22~0'
        Info: 38: + IC(1.179 ns) + CELL(0.150 ns) = 23.573 ns; Loc. = LCCOMB_X40_Y30_N0; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux22~1'
        Info: 39: + IC(0.241 ns) + CELL(0.150 ns) = 23.964 ns; Loc. = LCCOMB_X40_Y30_N18; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux22'
        Info: 40: + IC(4.231 ns) + CELL(2.798 ns) = 30.993 ns; Loc. = PIN_AJ12; Fanout = 0; PIN Node = 'WriteDataReg[9]'
        Info: Total cell delay = 11.152 ns ( 35.98 % )
        Info: Total interconnect delay = 19.841 ns ( 64.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Mon May 08 23:56:38 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


