/**
 * @file apple_silicon.mm
 * @brief Apple Silicon detection and optimization implementation
 *
 * Objective-C++ implementation using:
 * - sysctl for CPU information
 * - IOKit for chip identification
 * - Accelerate.framework for BLAS operations
 * - ProcessInfo for thermal/power state
 *
 * Copyright (c) 2024 DenseCore Authors
 * SPDX-License-Identifier: Apache-2.0
 */

#include "../include/apple_silicon.h"

#ifdef __APPLE__

#import <Accelerate/Accelerate.h>
#import <Foundation/Foundation.h>
#import <mach/mach.h>
#import <sys/sysctl.h>
#import <sys/types.h>

#include <cstdlib>
#include <cstring>
#include <string>

namespace densecore {
namespace apple {

// ============================================================================
// Internal Helpers
// ============================================================================

namespace {

/**
 * @brief Get sysctl string value
 */
std::string GetSysctlString(const char *name) {
  size_t size = 0;
  if (sysctlbyname(name, nullptr, &size, nullptr, 0) != 0) {
    return "";
  }
  std::string result(size, '\0');
  if (sysctlbyname(name, &result[0], &size, nullptr, 0) != 0) {
    return "";
  }
  // Remove trailing null
  while (!result.empty() && result.back() == '\0') {
    result.pop_back();
  }
  return result;
}

/**
 * @brief Get sysctl integer value
 */
int64_t GetSysctlInt(const char *name) {
  int64_t value = 0;
  size_t size = sizeof(value);
  if (sysctlbyname(name, &value, &size, nullptr, 0) != 0) {
    return -1;
  }
  return value;
}

/**
 * @brief Cached chip generation (computed once)
 */
ChipGeneration g_cached_chip = ChipGeneration::Unknown;
bool g_chip_detected = false;

/**
 * @brief Detect chip from machdep.cpu.brand_string
 */
ChipGeneration DetectFromBrandString(const std::string &brand) {
  // M4 family
  if (brand.find("M4 Max") != std::string::npos)
    return ChipGeneration::M4_Max;
  if (brand.find("M4 Pro") != std::string::npos)
    return ChipGeneration::M4_Pro;
  if (brand.find("M4") != std::string::npos)
    return ChipGeneration::M4;

  // M3 family
  if (brand.find("M3 Max") != std::string::npos)
    return ChipGeneration::M3_Max;
  if (brand.find("M3 Pro") != std::string::npos)
    return ChipGeneration::M3_Pro;
  if (brand.find("M3") != std::string::npos)
    return ChipGeneration::M3;

  // M2 family
  if (brand.find("M2 Ultra") != std::string::npos)
    return ChipGeneration::M2_Ultra;
  if (brand.find("M2 Max") != std::string::npos)
    return ChipGeneration::M2_Max;
  if (brand.find("M2 Pro") != std::string::npos)
    return ChipGeneration::M2_Pro;
  if (brand.find("M2") != std::string::npos)
    return ChipGeneration::M2;

  // M1 family
  if (brand.find("M1 Ultra") != std::string::npos)
    return ChipGeneration::M1_Ultra;
  if (brand.find("M1 Max") != std::string::npos)
    return ChipGeneration::M1_Max;
  if (brand.find("M1 Pro") != std::string::npos)
    return ChipGeneration::M1_Pro;
  if (brand.find("M1") != std::string::npos)
    return ChipGeneration::M1;

  return ChipGeneration::Unknown;
}

} // anonymous namespace

// ============================================================================
// Chip Generation Detection
// ============================================================================

ChipGeneration DetectChipGeneration() {
  if (g_chip_detected) {
    return g_cached_chip;
  }

  g_chip_detected = true;

  // First, check if we're on Apple Silicon
  if (!IsAppleSilicon()) {
    g_cached_chip = ChipGeneration::Unknown;
    return g_cached_chip;
  }

  // Try to get brand string
  std::string brand = GetSysctlString("machdep.cpu.brand_string");
  if (!brand.empty()) {
    g_cached_chip = DetectFromBrandString(brand);
    if (g_cached_chip != ChipGeneration::Unknown) {
      return g_cached_chip;
    }
  }

  // Fallback: Use IOKit to get chip info
  // This is a simplified approach - production code would use IORegistry
  @autoreleasepool {
    // Try reading from IOPlatformExpertDevice
    io_registry_entry_t entry =
        IORegistryEntryFromPath(kIOMasterPortDefault, "IOService:/AppleARMPE");

    if (entry != MACH_PORT_NULL) {
      CFTypeRef property = IORegistryEntryCreateCFProperty(
          entry, CFSTR("target-type"), kCFAllocatorDefault, 0);

      if (property != nullptr) {
        if (CFGetTypeID(property) == CFDataGetTypeID()) {
          CFDataRef data = (CFDataRef)property;
          const char *str = (const char *)CFDataGetBytePtr(data);
          std::string target(str, CFDataGetLength(data));

          // Parse target-type for chip info
          // Example values: "J316s", "J413", etc.
          // This would require a mapping table in production
        }
        CFRelease(property);
      }
      IOObjectRelease(entry);
    }
  }

  // If still unknown but confirmed Apple Silicon, assume at least M1
  if (g_cached_chip == ChipGeneration::Unknown && IsAppleSilicon()) {
    g_cached_chip = ChipGeneration::M1;
  }

  return g_cached_chip;
}

const char *ChipGenerationName(ChipGeneration gen) {
  switch (gen) {
  case ChipGeneration::Unknown:
    return "Unknown";
  case ChipGeneration::M1:
    return "M1";
  case ChipGeneration::M1_Pro:
    return "M1 Pro";
  case ChipGeneration::M1_Max:
    return "M1 Max";
  case ChipGeneration::M1_Ultra:
    return "M1 Ultra";
  case ChipGeneration::M2:
    return "M2";
  case ChipGeneration::M2_Pro:
    return "M2 Pro";
  case ChipGeneration::M2_Max:
    return "M2 Max";
  case ChipGeneration::M2_Ultra:
    return "M2 Ultra";
  case ChipGeneration::M3:
    return "M3";
  case ChipGeneration::M3_Pro:
    return "M3 Pro";
  case ChipGeneration::M3_Max:
    return "M3 Max";
  case ChipGeneration::M4:
    return "M4";
  case ChipGeneration::M4_Pro:
    return "M4 Pro";
  case ChipGeneration::M4_Max:
    return "M4 Max";
  default:
    return "Unknown";
  }
}

// ============================================================================
// Core Topology
// ============================================================================

int GetPerformanceCoreCount() {
  int64_t count = GetSysctlInt("hw.perflevel0.logicalcpu");
  if (count > 0) {
    return static_cast<int>(count);
  }

  // Fallback: estimate based on total cores (assume ~50% are P-cores)
  int64_t total = GetSysctlInt("hw.ncpu");
  if (total > 0) {
    return static_cast<int>(total / 2);
  }

  return 4; // Conservative default
}

int GetEfficiencyCoreCount() {
  int64_t count = GetSysctlInt("hw.perflevel1.logicalcpu");
  if (count > 0) {
    return static_cast<int>(count);
  }

  // Fallback
  int64_t total = GetSysctlInt("hw.ncpu");
  int p_cores = GetPerformanceCoreCount();
  if (total > p_cores) {
    return static_cast<int>(total - p_cores);
  }

  return 4; // Conservative default
}

int GetOptimalComputeThreadCount() {
  // For LLM inference, P-cores only gives best latency
  return GetPerformanceCoreCount();
}

bool PinToPerformanceCores() {
  // macOS doesn't have strict CPU affinity, but we can set QoS hints
  @autoreleasepool {
    // Set high priority QoS class for current thread
    pthread_set_qos_class_self_np(QOS_CLASS_USER_INTERACTIVE, 0);
    return true;
  }
}

bool PinToEfficiencyCores() {
  @autoreleasepool {
    // Set background QoS class to prefer E-cores
    pthread_set_qos_class_self_np(QOS_CLASS_BACKGROUND, 0);
    return true;
  }
}

// ============================================================================
// AMX (Apple Matrix Extensions)
// ============================================================================

bool HasAMX() {
  // All Apple Silicon chips have AMX
  return IsAppleSilicon();
}

int GetAMXBlockSize() {
  // AMX operates on 32x32 or 16x16 blocks depending on data type
  // For FP32, it's typically 16x16
  return 16;
}

void GemvAccelerate(float *output, const float *input, const float *weight,
                    int M, int K) {
  // Use BLAS sgemv: y = alpha * A * x + beta * y
  // A is M x K (row-major), x is K, y is M
  cblas_sgemv(CblasRowMajor, CblasNoTrans, M, K, // Matrix dimensions
              1.0f,                              // alpha
              weight, K,                         // A and leading dimension
              input, 1,                          // x and incX
              0.0f,                              // beta
              output, 1);                        // y and incY
}

void GemmAccelerate(float *C, const float *A, const float *B, int M, int N,
                    int K) {
  // Use BLAS sgemm: C = alpha * A * B + beta * C
  // A is M x K, B is K x N, C is M x N (all row-major)
  cblas_sgemm(CblasRowMajor, CblasNoTrans, CblasNoTrans, M, N,
              K,     // Matrix dimensions
              1.0f,  // alpha
              A, K,  // A and leading dimension
              B, N,  // B and leading dimension
              0.0f,  // beta
              C, N); // C and leading dimension
}

// ============================================================================
// Memory Information
// ============================================================================

MemoryInfo GetMemoryInfo() {
  MemoryInfo info = {0, 0, 0.0f};

  // Get total physical memory
  info.total_bytes = static_cast<uint64_t>(GetSysctlInt("hw.memsize"));

  // Get available memory via mach API
  vm_size_t page_size;
  mach_port_t mach_port = mach_host_self();
  vm_statistics64_data_t vm_stats;
  mach_msg_type_number_t count = sizeof(vm_stats) / sizeof(natural_t);

  if (host_page_size(mach_port, &page_size) == KERN_SUCCESS &&
      host_statistics64(mach_port, HOST_VM_INFO64, (host_info64_t)&vm_stats,
                        &count) == KERN_SUCCESS) {
    info.available_bytes =
        static_cast<uint64_t>(vm_stats.free_count) * page_size;
  }

  // Get bandwidth based on chip
  info.bandwidth_gbps = GetMemoryBandwidth(DetectChipGeneration());

  return info;
}

float GetMemoryBandwidth(ChipGeneration gen) {
  switch (gen) {
  case ChipGeneration::M1:
    return 68.25f;
  case ChipGeneration::M1_Pro:
    return 200.0f;
  case ChipGeneration::M1_Max:
    return 400.0f;
  case ChipGeneration::M1_Ultra:
    return 800.0f;

  case ChipGeneration::M2:
    return 100.0f;
  case ChipGeneration::M2_Pro:
    return 200.0f;
  case ChipGeneration::M2_Max:
    return 400.0f;
  case ChipGeneration::M2_Ultra:
    return 800.0f;

  case ChipGeneration::M3:
    return 100.0f;
  case ChipGeneration::M3_Pro:
    return 150.0f;
  case ChipGeneration::M3_Max:
    return 400.0f;

  case ChipGeneration::M4:
    return 120.0f;
  case ChipGeneration::M4_Pro:
    return 273.0f; // Estimated
  case ChipGeneration::M4_Max:
    return 546.0f; // Estimated

  default:
    return 100.0f; // Conservative estimate
  }
}

// ============================================================================
// Neural Engine
// ============================================================================

NeuralEngineInfo GetNeuralEngineInfo() {
  NeuralEngineInfo info = {false, 0, 16, true, true};

  if (!IsAppleSilicon()) {
    return info;
  }

  info.available = true;
  info.tops = GetNeuralEngineTOPS();

  return info;
}

bool IsNeuralEngineAvailable() { return IsAppleSilicon(); }

int GetNeuralEngineTOPS() {
  ChipGeneration gen = DetectChipGeneration();

  switch (gen) {
  case ChipGeneration::M1:
  case ChipGeneration::M1_Pro:
  case ChipGeneration::M1_Max:
    return 11;
  case ChipGeneration::M1_Ultra:
    return 22;

  case ChipGeneration::M2:
  case ChipGeneration::M2_Pro:
  case ChipGeneration::M2_Max:
    return 15;
  case ChipGeneration::M2_Ultra:
    return 31;

  case ChipGeneration::M3:
  case ChipGeneration::M3_Pro:
  case ChipGeneration::M3_Max:
    return 18;

  case ChipGeneration::M4:
  case ChipGeneration::M4_Pro:
  case ChipGeneration::M4_Max:
    return 38;

  default:
    return 11; // Conservative M1 baseline
  }
}

// ============================================================================
// Thermal and Power
// ============================================================================

ThermalState GetThermalState() {
  @autoreleasepool {
    NSProcessInfoThermalState state =
        [[NSProcessInfo processInfo] thermalState];
    switch (state) {
    case NSProcessInfoThermalStateNominal:
      return ThermalState::Nominal;
    case NSProcessInfoThermalStateFair:
      return ThermalState::Fair;
    case NSProcessInfoThermalStateSerious:
      return ThermalState::Serious;
    case NSProcessInfoThermalStateCritical:
      return ThermalState::Critical;
    default:
      return ThermalState::Nominal;
    }
  }
}

PowerMode GetPowerMode() {
  @autoreleasepool {
    if ([[NSProcessInfo processInfo] isLowPowerModeEnabled]) {
      return PowerMode::LowPower;
    }
    return PowerMode::Automatic;
  }
}

// ============================================================================
// Utility Functions
// ============================================================================

bool IsAppleSilicon() {
  // Check if we're running native ARM64
#if defined(__arm64__) || defined(__aarch64__)
  // Check for Rosetta translation
  if (IsRunningRosetta()) {
    return true; // Still Apple Silicon, just translated
  }
  return true;
#else
  // Running as x86_64 - check if under Rosetta
  return IsRunningRosetta();
#endif
}

bool IsRunningRosetta() {
  int ret = 0;
  size_t size = sizeof(ret);
  if (sysctlbyname("sysctl.proc_translated", &ret, &size, nullptr, 0) == 0) {
    return ret == 1;
  }
  return false;
}

int GetMacOSVersion() {
  @autoreleasepool {
    NSOperatingSystemVersion version =
        [[NSProcessInfo processInfo] operatingSystemVersion];
    return static_cast<int>(version.majorVersion * 10000 +
                            version.minorVersion * 100 + version.patchVersion);
  }
}

bool MacOSVersionAtLeast(int major, int minor) {
  @autoreleasepool {
    NSOperatingSystemVersion required = {major, minor, 0};
    return
        [[NSProcessInfo processInfo] isOperatingSystemAtLeastVersion:required];
  }
}

} // namespace apple
} // namespace densecore

#endif // __APPLE__
