INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port C is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [/home/steven/Desktop/Architecture/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [/home/steven/Desktop/Architecture/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-1315] redeclaration of ansi port memFromPC is not allowed [/home/steven/Desktop/Architecture/cpu.v:115]
WARNING: [VRFC 10-1315] redeclaration of ansi port memToRF is not allowed [/home/steven/Desktop/Architecture/cpu.v:116]
WARNING: [VRFC 10-1315] redeclaration of ansi port RFsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:117]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:118]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:119]
WARNING: [VRFC 10-1315] redeclaration of ansi port pcsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:120]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:121]
WARNING: [VRFC 10-1315] redeclaration of ansi port IR_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:122]
WARNING: [VRFC 10-1315] redeclaration of ansi port regWrite is not allowed [/home/steven/Desktop/Architecture/cpu.v:123]
WARNING: [VRFC 10-1315] redeclaration of ansi port readM is not allowed [/home/steven/Desktop/Architecture/cpu.v:124]
WARNING: [VRFC 10-1315] redeclaration of ansi port writeM is not allowed [/home/steven/Desktop/Architecture/cpu.v:125]
WARNING: [VRFC 10-1315] redeclaration of ansi port alucode is not allowed [/home/steven/Desktop/Architecture/cpu.v:126]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port opcode is not allowed [/home/steven/Desktop/Architecture/cpu.v:246]
WARNING: [VRFC 10-1315] redeclaration of ansi port ftncode is not allowed [/home/steven/Desktop/Architecture/cpu.v:247]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/Architecture/cpu.v:271]
INFO: [VRFC 10-311] analyzing module latch
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:322]
INFO: [VRFC 10-311] analyzing module signExtension
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:345]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
