LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY deneme IS
     PORT(SW: IN STD_LOGIC_VECTOR(9 DOWNTO 0);
     LEDG: OUT STD_LOGIC_VECTOR(9 DOWNTO 0));  
END deneme;

ARCHITECTURE Behaviour OF deneme IS
BEGIN 
	LEDG<=SW;
END Behaviour;--Tools'tan Programmer'a girip kodu makineye aktarýyoruz...