#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jan  1 21:53:43 2023
# Process ID: 5546
# Current directory: /home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.runs/design_1_doGain_0_2_synth_1
# Command line: vivado -log design_1_doGain_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_doGain_0_2.tcl
# Log file: /home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.runs/design_1_doGain_0_2_synth_1/design_1_doGain_0_2.vds
# Journal file: /home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.runs/design_1_doGain_0_2_synth_1/vivado.jou
# Running On: pedro-ThinkPad-T410s, OS: Linux, CPU Frequency: 2642.458 MHz, CPU Physical cores: 2, Host memory: 8130 MB
#-----------------------------------------------------------
source design_1_doGain_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1317.539 ; gain = 0.023 ; free physical = 2158 ; free virtual = 6981
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_doGain_0_2
Command: synth_design -top design_1_doGain_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5603
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1984.965 ; gain = 370.766 ; free physical = 491 ; free virtual = 5345
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.253; parent = 1152.157; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2941.062; parent = 1990.906; children = 950.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_doGain_0_2' [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ip/design_1_doGain_0_2/synth/design_1_doGain_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'doGain' [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain.v:10]
INFO: [Synth 8-6157] synthesizing module 'doGain_CRTL_BUS_s_axi' [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_CRTL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_CRTL_BUS_s_axi.v:200]
INFO: [Synth 8-6155] done synthesizing module 'doGain_CRTL_BUS_s_axi' (0#1) [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_CRTL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'doGain_mul_32s_32s_32_2_1' [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'doGain_mul_32s_32s_32_2_1' (0#1) [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both' [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both' (0#1) [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized0' [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized0' (0#1) [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized1' [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized1' (0#1) [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized2' [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized2' (0#1) [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized3' [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized3' (0#1) [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized4' [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized4' (0#1) [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'doGain' (0#1) [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_doGain_0_2' (0#1) [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ip/design_1_doGain_0_2/synth/design_1_doGain_0_2.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ipshared/c512/hdl/verilog/doGain_CRTL_BUS_s_axi.v:261]
WARNING: [Synth 8-7129] Port reset in module doGain_mul_32s_32s_32_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2062.871 ; gain = 448.672 ; free physical = 468 ; free virtual = 5325
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.253; parent = 1152.157; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3013.031; parent = 2062.875; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2077.715 ; gain = 463.516 ; free physical = 466 ; free virtual = 5323
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.253; parent = 1152.157; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3027.875; parent = 2077.719; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2077.715 ; gain = 463.516 ; free physical = 466 ; free virtual = 5323
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.253; parent = 1152.157; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3027.875; parent = 2077.719; children = 950.156
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2077.715 ; gain = 0.000 ; free physical = 475 ; free virtual = 5332
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ip/design_1_doGain_0_2/constraints/doGain_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.gen/sources_1/bd/design_1/ip/design_1_doGain_0_2/constraints/doGain_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.runs/design_1_doGain_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.runs/design_1_doGain_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.449 ; gain = 0.000 ; free physical = 482 ; free virtual = 5354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2203.449 ; gain = 0.000 ; free physical = 479 ; free virtual = 5351
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 511 ; free virtual = 5385
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.253; parent = 1152.157; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 508 ; free virtual = 5382
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.253; parent = 1152.157; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.runs/design_1_doGain_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 506 ; free virtual = 5380
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.253; parent = 1152.157; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'doGain_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'doGain_CRTL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'doGain_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'doGain_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 579 ; free virtual = 5454
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.253; parent = 1152.157; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 48    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/tmp_product, operation Mode is: A*B2.
DSP Report: register tmp_data_V_reg_212_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp_data_V_reg_212_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U1/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
WARNING: [Synth 8-3332] Sequential element (CRTL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (CRTL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[47]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[46]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[45]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[44]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[43]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[42]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[41]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[40]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[39]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[38]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[37]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[36]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[35]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[34]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[33]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[32]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[31]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[30]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[29]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[28]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[27]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[26]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[25]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[24]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[23]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[22]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[21]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[20]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[19]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[18]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[17]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[16]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[15]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[47]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[46]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[45]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[44]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[43]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[42]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[41]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[40]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[39]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[38]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[37]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[36]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[35]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[34]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[33]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[32]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[31]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[30]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[29]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[28]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[27]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[26]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[25]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[24]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[23]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[22]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[21]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[20]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[19]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[18]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[17]__0) is unused and will be removed from module doGain.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 528 ; free virtual = 5421
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.253; parent = 1152.157; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|doGain      | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|doGain      | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|doGain      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|doGain      | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 123 ; free virtual = 4995
Synthesis current peak Physical Memory [PSS] (MB): peak = 1448.396; parent = 1277.636; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 124 ; free virtual = 4996
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.662; parent = 1278.902; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 143 ; free virtual = 4997
Synthesis current peak Physical Memory [PSS] (MB): peak = 1452.203; parent = 1281.462; children = 171.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 601 ; free virtual = 5453
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.360; parent = 1295.178; children = 186.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 600 ; free virtual = 5452
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.376; parent = 1295.193; children = 186.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 600 ; free virtual = 5452
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.423; parent = 1295.240; children = 186.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 600 ; free virtual = 5452
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.423; parent = 1295.240; children = 186.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 603 ; free virtual = 5455
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.423; parent = 1295.240; children = 186.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 603 ; free virtual = 5455
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.438; parent = 1295.256; children = 186.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|doGain      | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|doGain      | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|doGain      | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     4|
|2     |DSP48E1 |     3|
|4     |LUT1    |     2|
|5     |LUT2    |    28|
|6     |LUT3    |   187|
|7     |LUT4    |    23|
|8     |LUT5    |    38|
|9     |LUT6    |    39|
|10    |FDRE    |   435|
|11    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.449 ; gain = 589.250 ; free physical = 603 ; free virtual = 5455
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.490; parent = 1295.309; children = 186.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3153.609; parent = 2203.453; children = 950.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 2203.449 ; gain = 463.516 ; free physical = 674 ; free virtual = 5526
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2203.457 ; gain = 589.250 ; free physical = 674 ; free virtual = 5526
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.457 ; gain = 0.000 ; free physical = 782 ; free virtual = 5634
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.457 ; gain = 0.000 ; free physical = 699 ; free virtual = 5552
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c4dd97c0
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:09 . Memory (MB): peak = 2203.457 ; gain = 885.918 ; free physical = 915 ; free virtual = 5768
INFO: [Common 17-1381] The checkpoint '/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.runs/design_1_doGain_0_2_synth_1/design_1_doGain_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_doGain_0_2, cache-ID = f247c5b42eba67f1
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials/lab_07/lab_07.runs/design_1_doGain_0_2_synth_1/design_1_doGain_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_doGain_0_2_utilization_synth.rpt -pb design_1_doGain_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  1 21:55:13 2023...
