# verilog-basics
Verilog Practice Schedule
# Day 1 â€“ Combinational Basics

## Modules Implemented:
- Half Adder
- Full Adder
- Half Subtractor
- Full Subtractor
- Ripple Carry Adder

## Tools Used:
- Verilog (on EDAPlayground)
- GTKWave for simulation

## Notes:
- All designs have testbenches
- Screenshots of waveform included
