[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[WARNING STA-0354] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO PAR-0004] Partitioning netlist.
Netlist Partitioning Parameters
	Number of partitions = 2
	UBfactor = 1.0
	Seed = 1
	Vertex dimensions = 1
	Hyperedge dimensions = 1
	Placement dimensions = 0
	Timing aware flag = true
	Guardband flag = false
	Global net threshold = 1000
	Top 1000 critical timing paths are extracted.
	Fence aware flag = false
[INFO PAR-0005] Reading netlist.
[INFO PAR-0037] Extracting timing paths.
[WARNING PAR-0019] The traversed timing graph has 1 unconstrained hyperedges!
[INFO PAR-0018] Read netlist has 469 vertices, 451 hyperedges and 52 timing paths.
[INFO PAR-0016] Partitioning using multilevel methodology.
Display Timing Path Cuts Statistics
	Total number of timing paths = 52
	Total number of timing-critical paths = 1
	Total number of timing-noncritical paths = 51
	The worst number of cuts on timing-critical paths = 1
	The average number of cuts on timing-critical paths = 1.0
	Total number of timing-noncritical to timing critical paths = 32
	The worst number of cuts on timing-non2critical paths = 2
	The average number of cuts on timing-non2critical paths = 1.28125
[INFO PAR-0001] Writing partition to verilog.
No differences found.
No differences found.
