//
// Module mopshub_lib.elink_proc_in.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 11:15:09 10/21/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module elink_proc_in #(
   // synopsys template
   parameter generate_mopshub = 0
)
( 
   // Port Declarations
   input   wire    [1:0]  EDATA_IN, 
   input   wire           clk, 
   input   wire           enc_stream, 
   input   wire           reverse_stream_10b, 
   input   wire           rst, 
   input   wire           swap_rx_bits, 
   output  wire    [1:0]  ISK, 
   output  wire    [7:0]  data_out, 
   output  wire           data_rdy
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [1:0] ISK_8b10b;
wire        data_8b10b_rdy;
wire  [7:0] data_direct_out;
wire        data_direct_rdy;
wire  [7:0] dec_data_out;


// Instances 
elink_proc_in_dec8b10b #(generate_mopshub) elink_proc_in_dec8b10b0( 
   .DATA_IN            (EDATA_IN), 
   .clk                (clk), 
   .swap_rx_bits       (swap_rx_bits), 
   .reverse_stream_10b (reverse_stream_10b), 
   .ISK                (ISK_8b10b), 
   .rst                (rst), 
   .dec8b_data         (dec_data_out), 
   .dec8b_rdy          (data_8b10b_rdy)
); 

elink_proc_in_direct elink_proc_in_direct0( 
   .DATA_IN            (EDATA_IN), 
   .clk                (clk), 
   .reverse_stream_10b (reverse_stream_10b), 
   .rst                (rst), 
   .swap_rx_bits       (swap_rx_bits), 
   .data_direct_out    (data_direct_out), 
   .data_direct_rdy    (data_direct_rdy)
); 

// HDL Embedded Text Block 10 eb10
// HDL Embedded Text Block 8 enc_doutrdy
// enc_doutrdy 8  
assign data_out = (enc_stream ==1) ? dec_data_out   : data_direct_out;
assign data_rdy = (enc_stream ==1) ? data_8b10b_rdy : data_direct_rdy;
assign ISK = ISK_8b10b;







endmodule // elink_proc_in

