
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048512    0.000862    0.309560 v fanout51/A (sg13g2_buf_8)
     8    0.037631    0.029537    0.089478    0.399038 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.029837    0.002422    0.401460 v _213_/A (sg13g2_nand3_1)
     2    0.011075    0.057407    0.058695    0.460155 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.057419    0.000662    0.460816 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002208    0.029833    0.059976    0.520793 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029833    0.000078    0.520871 v _300_/D (sg13g2_dfrbpq_1)
                                              0.520871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000715    0.123069 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273069   clock uncertainty
                                  0.000000    0.273069   clock reconvergence pessimism
                                 -0.036807    0.236261   library hold time
                                              0.236261   data required time
---------------------------------------------------------------------------------------------
                                              0.236261   data required time
                                             -0.520871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284609   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048512    0.000862    0.309560 v fanout51/A (sg13g2_buf_8)
     8    0.037631    0.029537    0.089478    0.399038 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.029841    0.002442    0.401480 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004718    0.050342    0.096974    0.498453 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.050343    0.000338    0.498791 ^ _219_/A (sg13g2_inv_1)
     1    0.002040    0.019081    0.030844    0.529635 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.019081    0.000075    0.529710 v _301_/D (sg13g2_dfrbpq_1)
                                              0.529710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273070   clock uncertainty
                                  0.000000    0.273070   clock reconvergence pessimism
                                 -0.033400    0.239671   library hold time
                                              0.239671   data required time
---------------------------------------------------------------------------------------------
                                              0.239671   data required time
                                             -0.529710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290039   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.035960    0.175532    0.298382 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035963    0.000367    0.298749 v fanout70/A (sg13g2_buf_8)
     8    0.049022    0.033329    0.086653    0.385402 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.033862    0.003177    0.388579 v _195_/A (sg13g2_xor2_1)
     2    0.010324    0.047402    0.089708    0.478287 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.047412    0.000674    0.478961 v _196_/B (sg13g2_xor2_1)
     1    0.002989    0.027842    0.058731    0.537692 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.027842    0.000108    0.537799 v _295_/D (sg13g2_dfrbpq_1)
                                              0.537799   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272850   clock uncertainty
                                  0.000000    0.272850   clock reconvergence pessimism
                                 -0.036177    0.236673   library hold time
                                              0.236673   data required time
---------------------------------------------------------------------------------------------
                                              0.236673   data required time
                                             -0.537799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301126   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048512    0.000862    0.309560 v fanout51/A (sg13g2_buf_8)
     8    0.037631    0.029537    0.089478    0.399038 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.029614    0.001059    0.400097 v _202_/B (sg13g2_xor2_1)
     2    0.011204    0.050009    0.087082    0.487179 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.050011    0.000394    0.487573 v _204_/A (sg13g2_xor2_1)
     1    0.001821    0.024505    0.059535    0.547108 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024505    0.000069    0.547177 v _297_/D (sg13g2_dfrbpq_1)
                                              0.547177   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273786   clock uncertainty
                                  0.000000    0.273786   clock reconvergence pessimism
                                 -0.035046    0.238740   library hold time
                                              0.238740   data required time
---------------------------------------------------------------------------------------------
                                              0.238740   data required time
                                             -0.547177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308437   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.019665    0.161473    0.285236 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019665    0.000113    0.285349 v fanout56/A (sg13g2_buf_1)
     4    0.024657    0.082583    0.110505    0.395854 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.082632    0.001169    0.397023 v _210_/B (sg13g2_xnor2_1)
     1    0.006346    0.050770    0.087625    0.484647 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.050771    0.000271    0.484918 v _211_/B (sg13g2_xnor2_1)
     1    0.002883    0.032445    0.060705    0.545623 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.032445    0.000187    0.545810 v _299_/D (sg13g2_dfrbpq_1)
                                              0.545810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273763   clock uncertainty
                                  0.000000    0.273763   clock reconvergence pessimism
                                 -0.037563    0.236200   library hold time
                                              0.236200   data required time
---------------------------------------------------------------------------------------------
                                              0.236200   data required time
                                             -0.545810   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309610   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048512    0.000862    0.309560 v fanout51/A (sg13g2_buf_8)
     8    0.037631    0.029537    0.089478    0.399038 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.029842    0.002443    0.401481 v _191_/B (sg13g2_xnor2_1)
     2    0.010389    0.071592    0.085738    0.487219 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071600    0.000625    0.487843 v _192_/B (sg13g2_xnor2_1)
     1    0.002394    0.030383    0.065623    0.553467 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030383    0.000086    0.553553 v _294_/D (sg13g2_dfrbpq_1)
                                              0.553553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000542    0.122895 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272895   clock uncertainty
                                  0.000000    0.272895   clock reconvergence pessimism
                                 -0.036982    0.235913   library hold time
                                              0.235913   data required time
---------------------------------------------------------------------------------------------
                                              0.235913   data required time
                                             -0.553553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317640   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000715    0.123069 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009635    0.038226    0.177369    0.300437 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.038238    0.000640    0.301077 v output2/A (sg13g2_buf_2)
     1    0.081427    0.132824    0.168106    0.469183 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.132988    0.003871    0.473054 v sign (out)
                                              0.473054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.473054   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323054   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048497    0.000342    0.309040 v fanout52/A (sg13g2_buf_2)
     5    0.028582    0.056658    0.110618    0.419659 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.056783    0.001997    0.421656 v _199_/B (sg13g2_xnor2_1)
     2    0.009426    0.067373    0.092005    0.513660 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.067373    0.000306    0.513967 v _200_/B (sg13g2_xor2_1)
     1    0.002434    0.026012    0.063986    0.577953 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.026012    0.000090    0.578043 v _296_/D (sg13g2_dfrbpq_1)
                                              0.578043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023679    0.001495    0.123984 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273984   clock uncertainty
                                  0.000000    0.273984   clock reconvergence pessimism
                                 -0.035522    0.238462   library hold time
                                              0.238462   data required time
---------------------------------------------------------------------------------------------
                                              0.238462   data required time
                                             -0.578043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339581   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000717    0.123070 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013069    0.048495    0.185628    0.308698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048497    0.000342    0.309040 v fanout52/A (sg13g2_buf_2)
     5    0.028582    0.056658    0.110618    0.419659 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.056877    0.002735    0.422394 v _206_/B (sg13g2_xnor2_1)
     2    0.012067    0.081806    0.103833    0.526227 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.081806    0.000395    0.526622 v _208_/A (sg13g2_xor2_1)
     1    0.002794    0.027333    0.075904    0.602526 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.027333    0.000102    0.602628 v _298_/D (sg13g2_dfrbpq_1)
                                              0.602628   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273776   clock uncertainty
                                  0.000000    0.273776   clock reconvergence pessimism
                                 -0.035943    0.237833   library hold time
                                              0.237833   data required time
---------------------------------------------------------------------------------------------
                                              0.237833   data required time
                                             -0.602628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364795   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000715    0.123069 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009789    0.049192    0.183887    0.306955 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.049201    0.000653    0.307608 ^ _127_/A (sg13g2_inv_1)
     1    0.006045    0.029660    0.041601    0.349209 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029662    0.000255    0.349464 v output3/A (sg13g2_buf_2)
     1    0.082520    0.134548    0.164807    0.514271 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.134756    0.004387    0.518658 v signB (out)
                                              0.518658   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518658   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368658   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003123    0.024747    0.164910    0.288685 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024747    0.000120    0.288805 ^ fanout61/A (sg13g2_buf_1)
     5    0.022680    0.099387    0.114819    0.403624 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.099417    0.001423    0.405047 ^ _275_/A (sg13g2_nor2_1)
     1    0.005310    0.029678    0.065851    0.470898 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.029683    0.000358    0.471256 v output30/A (sg13g2_buf_2)
     1    0.082827    0.134028    0.166332    0.637588 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.134159    0.002921    0.640510 v sine_out[3] (out)
                                              0.640510   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.640510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490510   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001286    0.123776 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003123    0.024747    0.164910    0.288685 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024747    0.000120    0.288805 ^ fanout61/A (sg13g2_buf_1)
     5    0.022680    0.099387    0.114819    0.403624 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.099445    0.001973    0.405597 ^ _212_/A (sg13g2_nor2_1)
     2    0.009461    0.042842    0.079062    0.484659 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.042872    0.000642    0.485301 v output26/A (sg13g2_buf_2)
     1    0.083545    0.136567    0.170745    0.656046 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.137024    0.006512    0.662558 v sine_out[2] (out)
                                              0.662558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.662558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512558   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030157    0.002314    0.393569 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007588    0.041908    0.076204    0.469773 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.041908    0.000243    0.470016 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003765    0.035341    0.058257    0.528273 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.035341    0.000273    0.528546 v output23/A (sg13g2_buf_2)
     1    0.083610    0.137241    0.164601    0.693146 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.138282    0.009764    0.702911 v sine_out[27] (out)
                                              0.702911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.702911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552911   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030337    0.001912    0.468241 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004295    0.033739    0.072728    0.540969 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.033739    0.000307    0.541277 v output12/A (sg13g2_buf_2)
     1    0.081865    0.132579    0.167573    0.708849 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.132682    0.002464    0.711313 v sine_out[17] (out)
                                              0.711313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.711313   data arrival time
---------------------------------------------------------------------------------------------
                                              0.561313   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030410    0.002292    0.468621 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004315    0.045265    0.064614    0.533235 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.045266    0.000169    0.533404 v output29/A (sg13g2_buf_2)
     1    0.084425    0.138009    0.172479    0.705883 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.138534    0.007010    0.712893 v sine_out[32] (out)
                                              0.712893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562893   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038852    0.004168    0.396779 ^ fanout69/A (sg13g2_buf_8)
     8    0.030935    0.028824    0.077099    0.473878 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028842    0.001149    0.475027 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003358    0.040199    0.059956    0.534983 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.040199    0.000130    0.535113 v output28/A (sg13g2_buf_2)
     1    0.084332    0.139117    0.164875    0.699988 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.141093    0.013402    0.713390 v sine_out[31] (out)
                                              0.713390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.713390   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563390   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030157    0.002314    0.393569 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007588    0.041908    0.076204    0.469773 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.041908    0.000237    0.470010 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005812    0.034291    0.073055    0.543065 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.034296    0.000410    0.543475 v output13/A (sg13g2_buf_2)
     1    0.082224    0.133127    0.168114    0.711589 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.133239    0.002632    0.714220 v sine_out[18] (out)
                                              0.714220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564220   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030159    0.002321    0.393576 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004826    0.024556    0.060216    0.453792 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.024562    0.000350    0.454141 v _179_/B (sg13g2_nand2_1)
     2    0.008388    0.046402    0.049759    0.503900 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046410    0.000447    0.504346 ^ _281_/B (sg13g2_nor2_1)
     1    0.007421    0.034211    0.046688    0.551035 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.034224    0.000518    0.551552 v output35/A (sg13g2_buf_2)
     1    0.082248    0.133163    0.168098    0.719650 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133276    0.002642    0.722293 v sine_out[8] (out)
                                              0.722293   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.722293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572293   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038830    0.004101    0.396713 ^ _140_/B (sg13g2_nor2_2)
     5    0.022476    0.045392    0.055849    0.452561 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045414    0.000913    0.453475 v _169_/A (sg13g2_nand2_1)
     1    0.003939    0.030735    0.039277    0.492751 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.030735    0.000156    0.492907 ^ _170_/B (sg13g2_nand2_1)
     1    0.005269    0.041309    0.056876    0.549783 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.041311    0.000345    0.550128 v output20/A (sg13g2_buf_2)
     1    0.082474    0.134853    0.169150    0.719278 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.135245    0.006002    0.725280 v sine_out[24] (out)
                                              0.725280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.725280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575280   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000165    0.296101 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009446    0.057602    0.382641    0.678743 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057602    0.000402    0.679145 ^ fanout74/A (sg13g2_buf_8)
     8    0.042269    0.034488    0.090222    0.769366 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034814    0.001971    0.771337 ^ _128_/A (sg13g2_inv_2)
     5    0.020054    0.038609    0.045370    0.816707 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038619    0.000533    0.817240 v _293_/D (sg13g2_dfrbpq_1)
                                              0.817240   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273051   clock uncertainty
                                  0.000000    0.273051   clock reconvergence pessimism
                                 -0.039592    0.233459   library hold time
                                              0.233459   data required time
---------------------------------------------------------------------------------------------
                                              0.233459   data required time
                                             -0.817240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.583781   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.035960    0.175532    0.298382 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035963    0.000367    0.298749 v fanout70/A (sg13g2_buf_8)
     8    0.049022    0.033329    0.086653    0.385402 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.033858    0.003164    0.388566 v _215_/C (sg13g2_nand3_1)
     2    0.007618    0.044055    0.056963    0.445529 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.044066    0.000530    0.446059 ^ _284_/B (sg13g2_and2_1)
     1    0.006842    0.040250    0.098830    0.544889 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.040255    0.000446    0.545335 ^ output7/A (sg13g2_buf_2)
     1    0.082639    0.174426    0.182821    0.728156 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.174741    0.006089    0.734246 ^ sine_out[12] (out)
                                              0.734246   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.734246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.584246   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030159    0.002321    0.393576 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004826    0.024556    0.060216    0.453792 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.024562    0.000350    0.454141 v _179_/B (sg13g2_nand2_1)
     2    0.008388    0.046402    0.049759    0.503900 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046404    0.000239    0.504139 ^ _180_/B (sg13g2_nand2_1)
     1    0.004668    0.039871    0.059680    0.563820 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039874    0.000331    0.564151 v output24/A (sg13g2_buf_2)
     1    0.082981    0.134300    0.171367    0.735518 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.134435    0.002995    0.738514 v sine_out[28] (out)
                                              0.738514   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738514   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588514   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023323    0.000697    0.123051 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005933    0.034787    0.172886    0.295937 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034787    0.000204    0.296140 ^ fanout75/A (sg13g2_buf_2)
     6    0.026764    0.064035    0.102792    0.398932 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.064043    0.000779    0.399711 ^ _153_/B (sg13g2_nor2_1)
     3    0.011542    0.046086    0.065126    0.464837 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.046099    0.000624    0.465461 v _159_/A1 (sg13g2_a21oi_1)
     1    0.004060    0.048586    0.074254    0.539715 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.048586    0.000162    0.539876 ^ _160_/B (sg13g2_nor2_1)
     1    0.004332    0.025954    0.039176    0.579053 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025954    0.000173    0.579226 v output14/A (sg13g2_buf_2)
     1    0.081786    0.132979    0.163661    0.742887 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.133080    0.002428    0.745315 v sine_out[19] (out)
                                              0.745315   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.745315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595315   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108217    0.000908    0.411171 ^ fanout53/A (sg13g2_buf_8)
     8    0.034815    0.033408    0.108958    0.520129 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.034988    0.006213    0.526342 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004458    0.042648    0.054324    0.580666 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.042649    0.000328    0.580994 v output15/A (sg13g2_buf_2)
     1    0.084130    0.137521    0.171012    0.752006 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.138024    0.006849    0.758855 v sine_out[1] (out)
                                              0.758855   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.758855   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608855   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030122    0.002093    0.393348 ^ fanout64/A (sg13g2_buf_8)
     7    0.037405    0.031193    0.074758    0.468106 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031596    0.002688    0.470794 ^ fanout62/A (sg13g2_buf_8)
     8    0.031478    0.028672    0.073474    0.544269 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028805    0.001881    0.546150 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003324    0.033261    0.053277    0.599427 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033261    0.000133    0.599560 v output5/A (sg13g2_buf_2)
     1    0.081934    0.132682    0.167396    0.766956 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.132787    0.002495    0.769451 v sine_out[10] (out)
                                              0.769451   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.769451   data arrival time
---------------------------------------------------------------------------------------------
                                              0.619451   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108214    0.000786    0.411049 ^ fanout55/A (sg13g2_buf_2)
     8    0.029729    0.071450    0.141014    0.552064 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.071491    0.001583    0.553647 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004663    0.031215    0.047374    0.601020 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.031216    0.000326    0.601347 v output16/A (sg13g2_buf_2)
     1    0.081898    0.132620    0.166380    0.767727 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132724    0.002479    0.770206 v sine_out[20] (out)
                                              0.770206   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.770206   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620206   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108214    0.000786    0.411049 ^ fanout55/A (sg13g2_buf_2)
     8    0.029729    0.071450    0.141014    0.552064 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.071486    0.001489    0.553553 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004856    0.031706    0.047944    0.601497 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.031712    0.000358    0.601855 v output11/A (sg13g2_buf_2)
     1    0.081855    0.132557    0.166587    0.768442 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.132660    0.002459    0.770901 v sine_out[16] (out)
                                              0.770901   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.770901   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620901   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030122    0.002093    0.393348 ^ fanout64/A (sg13g2_buf_8)
     7    0.037405    0.031193    0.074758    0.468106 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031596    0.002688    0.470794 ^ fanout62/A (sg13g2_buf_8)
     8    0.031478    0.028672    0.073474    0.544269 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028802    0.001855    0.546124 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.004185    0.035424    0.056931    0.603055 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.035424    0.000305    0.603361 v output36/A (sg13g2_buf_2)
     1    0.082152    0.133023    0.168598    0.771958 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133134    0.002603    0.774561 v sine_out[9] (out)
                                              0.774561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.774561   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624561   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038830    0.004101    0.396713 ^ _140_/B (sg13g2_nor2_2)
     5    0.022476    0.045392    0.055849    0.452561 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045406    0.000756    0.453317 v _152_/B (sg13g2_nor2_2)
     4    0.019233    0.094036    0.096786    0.550103 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.094054    0.001066    0.551169 ^ _277_/B (sg13g2_nor2_1)
     1    0.004303    0.029372    0.053629    0.604799 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.029372    0.000165    0.604964 v output32/A (sg13g2_buf_2)
     1    0.082903    0.135484    0.163759    0.768723 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.135898    0.006181    0.774904 v sine_out[5] (out)
                                              0.774904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.774904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624904   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038830    0.004101    0.396713 ^ _140_/B (sg13g2_nor2_2)
     5    0.022476    0.045392    0.055849    0.452561 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045413    0.000906    0.453467 v _144_/A (sg13g2_nand2_1)
     2    0.011594    0.059488    0.063302    0.516770 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.059509    0.000910    0.517679 ^ _145_/B (sg13g2_nand2_1)
     1    0.007771    0.057522    0.077586    0.595266 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.057551    0.001034    0.596300 v output9/A (sg13g2_buf_2)
     1    0.081877    0.132687    0.179082    0.775381 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.132791    0.002470    0.777851 v sine_out[14] (out)
                                              0.777851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.777851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.627851   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108214    0.000786    0.411049 ^ fanout55/A (sg13g2_buf_2)
     8    0.029729    0.071450    0.141014    0.552064 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.071489    0.001542    0.553606 ^ _167_/A (sg13g2_nor2_1)
     1    0.005122    0.029540    0.054886    0.608493 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029545    0.000356    0.608849 v output19/A (sg13g2_buf_2)
     1    0.082519    0.134877    0.163515    0.772364 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.135271    0.006013    0.778377 v sine_out[23] (out)
                                              0.778377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.778377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628377   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030421    0.002342    0.468671 ^ _135_/B (sg13g2_nor2_1)
     1    0.005882    0.026855    0.037088    0.505759 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.026879    0.000440    0.506199 v _174_/A (sg13g2_nand2_1)
     1    0.005419    0.032312    0.037903    0.544103 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.032332    0.000402    0.544505 ^ _175_/B (sg13g2_nand2_1)
     1    0.006330    0.047081    0.061869    0.606374 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.047106    0.000468    0.606841 v output22/A (sg13g2_buf_2)
     1    0.082646    0.135147    0.172090    0.778931 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.135549    0.006080    0.785011 v sine_out[26] (out)
                                              0.785011   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.785011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635011   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030198    0.001007    0.467336 ^ _183_/A (sg13g2_and2_1)
     2    0.007507    0.042588    0.090962    0.558298 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042589    0.000240    0.558538 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004124    0.030101    0.066086    0.624624 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.030101    0.000162    0.624787 v output25/A (sg13g2_buf_2)
     1    0.083338    0.134807    0.166911    0.791697 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.134954    0.003166    0.794864 v sine_out[29] (out)
                                              0.794864   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.794864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.644864   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030198    0.001007    0.467336 ^ _183_/A (sg13g2_and2_1)
     2    0.007507    0.042588    0.090962    0.558298 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042591    0.000384    0.558682 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.004806    0.031843    0.065129    0.623811 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.031844    0.000348    0.624159 v output27/A (sg13g2_buf_2)
     1    0.083506    0.135069    0.167879    0.792039 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.135221    0.003245    0.795284 v sine_out[30] (out)
                                              0.795284   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.795284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645284   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.019665    0.161473    0.285236 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019665    0.000113    0.285349 v fanout56/A (sg13g2_buf_1)
     4    0.024657    0.082583    0.110505    0.395854 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.082631    0.001135    0.396989 v _239_/A (sg13g2_and3_1)
     1    0.005891    0.029556    0.101393    0.498382 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.029563    0.000420    0.498802 v _256_/A2 (sg13g2_a22oi_1)
     1    0.006199    0.075516    0.095845    0.594648 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.075526    0.000802    0.595450 ^ output4/A (sg13g2_buf_2)
     1    0.084630    0.178508    0.202233    0.797683 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.178931    0.007129    0.804812 ^ sine_out[0] (out)
                                              0.804812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.804812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.654812   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038830    0.004101    0.396713 ^ _140_/B (sg13g2_nor2_2)
     5    0.022476    0.045392    0.055849    0.452561 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045406    0.000756    0.453317 v _152_/B (sg13g2_nor2_2)
     4    0.019233    0.094036    0.096786    0.550103 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.094052    0.001001    0.551104 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.004017    0.030234    0.085355    0.636459 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.030235    0.000289    0.636748 v output18/A (sg13g2_buf_2)
     1    0.081874    0.133202    0.165814    0.802561 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.133306    0.002469    0.805030 v sine_out[22] (out)
                                              0.805030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.805030   data arrival time
---------------------------------------------------------------------------------------------
                                              0.655030   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.046681    0.182061    0.304911 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046683    0.000379    0.305290 ^ fanout70/A (sg13g2_buf_8)
     8    0.050683    0.038087    0.087321    0.392611 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.038830    0.004101    0.396713 ^ _140_/B (sg13g2_nor2_2)
     5    0.022476    0.045392    0.055849    0.452561 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045406    0.000756    0.453317 v _152_/B (sg13g2_nor2_2)
     4    0.019233    0.094036    0.096786    0.550103 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.094051    0.000979    0.551082 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.004410    0.035985    0.087154    0.638236 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.035985    0.000306    0.638541 v output6/A (sg13g2_buf_2)
     1    0.081889    0.132625    0.168675    0.807216 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.132729    0.002476    0.809693 v sine_out[11] (out)
                                              0.809693   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.809693   data arrival time
---------------------------------------------------------------------------------------------
                                              0.659692   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030014    0.001194    0.392449 ^ fanout65/A (sg13g2_buf_8)
     8    0.035061    0.030111    0.073880    0.466329 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030211    0.001105    0.467434 ^ _150_/B (sg13g2_and2_1)
     3    0.012065    0.060055    0.109209    0.576643 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.060056    0.000344    0.576987 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.005159    0.033163    0.073756    0.650743 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.033168    0.000337    0.651081 v output17/A (sg13g2_buf_2)
     1    0.082654    0.135111    0.165357    0.816437 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.135514    0.006087    0.822525 v sine_out[21] (out)
                                              0.822525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.822525   data arrival time
---------------------------------------------------------------------------------------------
                                              0.672525   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108217    0.000908    0.411171 ^ fanout53/A (sg13g2_buf_8)
     8    0.034815    0.033408    0.108958    0.520129 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.035045    0.006325    0.526454 ^ _130_/B (sg13g2_nor2_1)
     2    0.010673    0.041842    0.050800    0.577254 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041849    0.000429    0.577682 v _136_/B (sg13g2_nand2b_2)
     4    0.018251    0.048811    0.052838    0.630520 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.048843    0.001012    0.631532 ^ _276_/A (sg13g2_nor2_1)
     1    0.003770    0.027972    0.042648    0.674181 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.027972    0.000146    0.674327 v output31/A (sg13g2_buf_2)
     1    0.082255    0.133151    0.165077    0.839404 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133265    0.002650    0.842054 v sine_out[4] (out)
                                              0.842054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.842054   data arrival time
---------------------------------------------------------------------------------------------
                                              0.692054   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023679    0.001495    0.123984 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013169    0.048729    0.186210    0.310194 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.048734    0.000525    0.310719 v fanout67/A (sg13g2_buf_8)
     8    0.039285    0.030062    0.090043    0.400762 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030425    0.002316    0.403079 v _125_/A (sg13g2_inv_2)
     3    0.016208    0.040721    0.043372    0.446450 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.040733    0.000581    0.447032 ^ fanout50/A (sg13g2_buf_8)
     8    0.035037    0.030604    0.079185    0.526216 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.030846    0.002142    0.528359 ^ _185_/A (sg13g2_nor2_2)
     5    0.022636    0.046275    0.055679    0.584038 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.046311    0.001051    0.585089 v _278_/B (sg13g2_nor2_1)
     1    0.004093    0.055310    0.062370    0.647459 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.055310    0.000293    0.647752 ^ output33/A (sg13g2_buf_2)
     1    0.082530    0.174133    0.190126    0.837878 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.174442    0.006034    0.843912 ^ sine_out[6] (out)
                                              0.843912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.843912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.693912   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001297    0.123786 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009873    0.049518    0.184390    0.308176 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.049521    0.000432    0.308608 ^ fanout66/A (sg13g2_buf_8)
     5    0.032623    0.029979    0.082646    0.391254 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030122    0.002093    0.393348 ^ fanout64/A (sg13g2_buf_8)
     7    0.037405    0.031193    0.074758    0.468106 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031438    0.001943    0.470049 ^ fanout63/A (sg13g2_buf_1)
     5    0.022704    0.099429    0.118158    0.588206 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.099460    0.001454    0.589661 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.005042    0.037565    0.088761    0.678422 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.037567    0.000354    0.678776 v output8/A (sg13g2_buf_2)
     1    0.081843    0.132560    0.169406    0.848182 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.132662    0.002453    0.850635 v sine_out[13] (out)
                                              0.850635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.850635   data arrival time
---------------------------------------------------------------------------------------------
                                              0.700635   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108217    0.000908    0.411171 ^ fanout53/A (sg13g2_buf_8)
     8    0.034815    0.033408    0.108958    0.520129 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.035045    0.006325    0.526454 ^ _130_/B (sg13g2_nor2_1)
     2    0.010673    0.041842    0.050800    0.577254 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041849    0.000429    0.577682 v _136_/B (sg13g2_nand2b_2)
     4    0.018251    0.048811    0.052838    0.630520 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.048847    0.001066    0.631586 ^ _279_/A (sg13g2_nor2_1)
     1    0.006215    0.034367    0.048953    0.680539 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.034404    0.000631    0.681170 v output34/A (sg13g2_buf_2)
     1    0.082349    0.134627    0.165720    0.846890 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.135011    0.005939    0.852829 v sine_out[7] (out)
                                              0.852829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.852829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.702829   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022991    0.001356    0.057034 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020126    0.023320    0.065320    0.122354 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023321    0.000496    0.122850 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.035960    0.175532    0.298382 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035963    0.000367    0.298749 v fanout70/A (sg13g2_buf_8)
     8    0.049022    0.033329    0.086653    0.385402 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.034141    0.004014    0.389416 v fanout69/A (sg13g2_buf_8)
     8    0.029858    0.026553    0.080330    0.469745 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.026564    0.000898    0.470643 v _146_/B1 (sg13g2_o21ai_1)
     4    0.018196    0.097769    0.089354    0.559997 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.097772    0.000467    0.560464 ^ _171_/A (sg13g2_nand2_1)
     1    0.004515    0.042650    0.070753    0.631216 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.042653    0.000328    0.631544 v _172_/B (sg13g2_nand2_1)
     1    0.005711    0.039721    0.048847    0.680391 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.039722    0.000393    0.680784 ^ output21/A (sg13g2_buf_2)
     1    0.082651    0.174451    0.182570    0.863354 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.174766    0.006096    0.869450 ^ sine_out[25] (out)
                                              0.869450   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.869450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.719450   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015140    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001183    0.000591    0.000591 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021663    0.022966    0.055087    0.055678 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022992    0.001362    0.057040 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020859    0.023648    0.065450    0.122489 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023670    0.001274    0.123763 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003009    0.024340    0.164577    0.288340 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024340    0.000116    0.288456 ^ fanout56/A (sg13g2_buf_1)
     4    0.025059    0.108206    0.121807    0.410263 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.108217    0.000908    0.411171 ^ fanout53/A (sg13g2_buf_8)
     8    0.034815    0.033408    0.108958    0.520129 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.034350    0.004792    0.524921 ^ _143_/A (sg13g2_nor2_1)
     2    0.006616    0.032815    0.044313    0.569234 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032816    0.000194    0.569428 v _147_/A (sg13g2_nand2_1)
     2    0.010946    0.054578    0.056174    0.625602 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054615    0.001151    0.626753 ^ _149_/B (sg13g2_nand2_1)
     1    0.007552    0.055863    0.074875    0.701628 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.055891    0.000995    0.702623 v output10/A (sg13g2_buf_2)
     1    0.082211    0.133188    0.178535    0.881157 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.133300    0.002625    0.883783 v sine_out[15] (out)
                                              0.883783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.883783   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733783   slack (MET)



