#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1888be0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1884e00 .scope module, "NSum_tb" "NSum_tb" 3 1;
 .timescale 0 0;
v0x18b5f00_0 .var "Ack", 0 0;
v0x18b5fc0_0 .var "N", 2 0;
v0x18b6090_0 .var "N_valid", 0 0;
v0x18b6190_0 .var "clk", 0 0;
v0x18b6260_0 .var "reset", 0 0;
v0x18b6300_0 .net "sum", 3 0, v0x18b5b60_0;  1 drivers
v0x18b63d0_0 .net "sum_valid", 0 0, v0x18b5d20_0;  1 drivers
S_0x18987e0 .scope module, "uut" "NSum" 3 11, 4 2 0, S_0x1884e00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "N";
    .port_info 1 /INPUT 1 "N_valid";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Ack";
    .port_info 5 /OUTPUT 4 "sum";
    .port_info 6 /OUTPUT 1 "sum_valid";
P_0x18989c0 .param/l "busy" 0 4 19, C4<01>;
P_0x1898a00 .param/l "done" 0 4 20, C4<10>;
P_0x1898a40 .param/l "idle" 0 4 18, C4<00>;
v0x1895850_0 .net "Ack", 0 0, v0x18b5f00_0;  1 drivers
v0x18b4320_0 .net "N", 2 0, v0x18b5fc0_0;  1 drivers
v0x18b4400_0 .net "N_valid", 0 0, v0x18b6090_0;  1 drivers
v0x18b44d0_0 .net *"_ivl_1", 0 0, L_0x18b64a0;  1 drivers
L_0x7f7bc68c8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18b45b0_0 .net *"_ivl_11", 0 0, L_0x7f7bc68c8060;  1 drivers
v0x18b46e0_0 .net *"_ivl_14", 31 0, L_0x18b6bd0;  1 drivers
L_0x7f7bc68c80a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18b47c0_0 .net *"_ivl_17", 28 0, L_0x7f7bc68c80a8;  1 drivers
L_0x7f7bc68c80f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x18b48a0_0 .net/2u *"_ivl_18", 31 0, L_0x7f7bc68c80f0;  1 drivers
L_0x7f7bc68c8018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x18b4980_0 .net/2u *"_ivl_2", 2 0, L_0x7f7bc68c8018;  1 drivers
L_0x7f7bc68c8138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x18b4af0_0 .net/2u *"_ivl_22", 1 0, L_0x7f7bc68c8138;  1 drivers
v0x18b4bd0_0 .net *"_ivl_24", 0 0, L_0x18c6e10;  1 drivers
L_0x7f7bc68c8180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x18b4c90_0 .net/2u *"_ivl_26", 3 0, L_0x7f7bc68c8180;  1 drivers
L_0x7f7bc68c81c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x18b4d70_0 .net/2u *"_ivl_28", 1 0, L_0x7f7bc68c81c8;  1 drivers
v0x18b4e50_0 .net *"_ivl_30", 0 0, L_0x18c6fa0;  1 drivers
L_0x7f7bc68c8210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x18b4f10_0 .net/2u *"_ivl_32", 1 0, L_0x7f7bc68c8210;  1 drivers
v0x18b4ff0_0 .net *"_ivl_34", 0 0, L_0x18c7090;  1 drivers
L_0x7f7bc68c8258 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x18b50b0_0 .net/2u *"_ivl_36", 3 0, L_0x7f7bc68c8258;  1 drivers
v0x18b5260_0 .net *"_ivl_38", 3 0, L_0x18c72b0;  1 drivers
v0x18b5300_0 .net *"_ivl_4", 2 0, L_0x18b65a0;  1 drivers
v0x18b53e0_0 .net *"_ivl_40", 3 0, L_0x18c7380;  1 drivers
v0x18b54c0_0 .net *"_ivl_8", 3 0, L_0x18b6920;  1 drivers
v0x18b55a0_0 .net "add_out", 3 0, L_0x18b6a60;  1 drivers
v0x18b5680_0 .net "clk", 0 0, v0x18b6190_0;  1 drivers
v0x18b5740_0 .var "i", 2 0;
v0x18b5820_0 .net "i_eq_1", 0 0, L_0x18c6c80;  1 drivers
v0x18b58e0_0 .net "in_mux", 2 0, L_0x18b6760;  1 drivers
v0x18b59c0_0 .net "reset", 0 0, v0x18b6260_0;  1 drivers
v0x18b5a80_0 .var "state", 1 0;
v0x18b5b60_0 .var "sum", 3 0;
v0x18b5c40_0 .net "sum_mux", 3 0, L_0x18c7580;  1 drivers
v0x18b5d20_0 .var "sum_valid", 0 0;
E_0x185e390 .event posedge, v0x18b5680_0;
L_0x18b64a0 .part v0x18b5a80_0, 0, 1;
L_0x18b65a0 .arith/sub 3, v0x18b5740_0, L_0x7f7bc68c8018;
L_0x18b6760 .functor MUXZ 3, v0x18b5fc0_0, L_0x18b65a0, L_0x18b64a0, C4<>;
L_0x18b6920 .concat [ 3 1 0 0], v0x18b5740_0, L_0x7f7bc68c8060;
L_0x18b6a60 .arith/sum 4, v0x18b5b60_0, L_0x18b6920;
L_0x18b6bd0 .concat [ 3 29 0 0], v0x18b5740_0, L_0x7f7bc68c80a8;
L_0x18c6c80 .cmp/eq 32, L_0x18b6bd0, L_0x7f7bc68c80f0;
L_0x18c6e10 .cmp/eq 2, v0x18b5a80_0, L_0x7f7bc68c8138;
L_0x18c6fa0 .cmp/eq 2, v0x18b5a80_0, L_0x7f7bc68c81c8;
L_0x18c7090 .cmp/eq 2, v0x18b5a80_0, L_0x7f7bc68c8210;
L_0x18c72b0 .functor MUXZ 4, L_0x7f7bc68c8258, v0x18b5b60_0, L_0x18c7090, C4<>;
L_0x18c7380 .functor MUXZ 4, L_0x18c72b0, L_0x18b6a60, L_0x18c6fa0, C4<>;
L_0x18c7580 .functor MUXZ 4, L_0x18c7380, L_0x7f7bc68c8180, L_0x18c6e10, C4<>;
    .scope S_0x18987e0;
T_0 ;
    %wait E_0x185e390;
    %load/vec4 v0x18b59c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18b5a80_0, 0;
T_0.0 ;
    %load/vec4 v0x18b58e0_0;
    %assign/vec4 v0x18b5740_0, 0;
    %load/vec4 v0x18b5c40_0;
    %assign/vec4 v0x18b5b60_0, 0;
    %load/vec4 v0x18b5a80_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x18b5d20_0, 0;
    %load/vec4 v0x18b5a80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x18b5820_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x18b5a80_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x18b4400_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0x18b5a80_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x1895850_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %assign/vec4 v0x18b5a80_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1884e00;
T_1 ;
    %vpi_call/w 3 22 "$dumpfile", "NSum.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1884e00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1884e00;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18b6190_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b6190_0;
    %inv;
    %store/vec4 v0x18b6190_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x1884e00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b6090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b6260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18b6260_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b6260_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x18b5fc0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18b6090_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b6090_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x18b5fc0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18b6090_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b6090_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18b5f00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b5f00_0, 0, 1;
    %delay 50, 0;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
