

================================================================
== Vivado HLS Report for 'SeedFilling1_Core'
================================================================
* Date:           Wed Dec  5 16:00:34 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        seedfill
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.717|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+--------+-----+--------+---------+
        |                         |                      |    Latency   |   Interval   | Pipeline|
        |         Instance        |        Module        | min |   max  | min |   max  |   Type  |
        +-------------------------+----------------------+-----+--------+-----+--------+---------+
        |SeedFilling_U0           |SeedFilling           |    ?|       ?|    ?|       ?|   none  |
        |Array2D2Mat_U0           |Array2D2Mat           |    1|  251501|    1|  251501|   none  |
        |Mat2Array2D_U0           |Mat2Array2D           |    1|  251501|    1|  251501|   none  |
        |Mat2AXIvideo_U0          |Mat2AXIvideo          |    1|  252001|    1|  252001|   none  |
        |AXIvideo2Mat_U0          |AXIvideo2Mat          |    3|  253503|    3|  253503|   none  |
        |Block_Mat_exit5_proc_U0  |Block_Mat_exit5_proc  |    0|       0|    0|       0|   none  |
        +-------------------------+----------------------+-----+--------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      40|
|FIFO             |        0|      -|      60|     480|
|Instance         |      256|      1|    2074|    3177|
|Memory           |      256|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      45|
|Register         |        -|      -|       7|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      512|      1|    2141|    3742|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       17|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------+------------------------------+---------+-------+-----+------+
    |AXIvideo2Mat_U0                 |AXIvideo2Mat                  |        0|      0|  249|   529|
    |Array2D2Mat_U0                  |Array2D2Mat                   |        0|      0|  265|   327|
    |Block_Mat_exit5_proc_U0         |Block_Mat_exit5_proc          |        0|      0|    2|    29|
    |Mat2AXIvideo_U0                 |Mat2AXIvideo                  |        0|      0|  249|   469|
    |Mat2Array2D_U0                  |Mat2Array2D                   |        0|      0|  283|   318|
    |SeedFilling_U0                  |SeedFilling                   |      256|      1|  876|  1273|
    |SeedFilling1_Core_ctrl_s_axi_U  |SeedFilling1_Core_ctrl_s_axi  |        0|      0|  150|   232|
    +--------------------------------+------------------------------+---------+-------+-----+------+
    |Total                           |                              |      256|      1| 2074|  3177|
    +--------------------------------+------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |src_val_U    |SeedFilling1_CoreeOg  |      128|  0|   0|  250000|    8|     2|      4000000|
    |label_val_U  |SeedFilling1_CoreeOg  |      128|  0|   0|  250000|    8|     2|      4000000|
    +-------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |Total        |                      |      256|  0|   0|  500000|   16|     4|      8000000|
    +-------------+----------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    +-------------------------+---------+---+----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+------+-----+---------+
    |label_cols_c_U           |        0|  5|  44|     2|   32|       64|
    |label_rows_c_U           |        0|  5|  44|     2|   32|       64|
    |p_label_cols_V_c_U       |        0|  5|  44|     2|   32|       64|
    |p_label_data_stream_0_U  |        0|  5|  20|     2|    8|       16|
    |p_label_rows_V_c_U       |        0|  5|  44|     2|   32|       64|
    |p_src_cols_V_c18_U       |        0|  5|  44|     2|   32|       64|
    |p_src_cols_V_c_U         |        0|  5|  44|     2|   32|       64|
    |p_src_data_stream_0_s_U  |        0|  5|  20|     2|    8|       16|
    |p_src_rows_V_c17_U       |        0|  5|  44|     2|   32|       64|
    |p_src_rows_V_c_U         |        0|  5|  44|     2|   32|       64|
    |src_cols_c_U             |        0|  5|  44|     2|   32|       64|
    |src_rows_c_U             |        0|  5|  44|     2|   32|       64|
    +-------------------------+---------+---+----+------+-----+---------+
    |Total                    |        0| 60| 480|    24|  336|      672|
    +-------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_ready_count            |     +    |      0|  0|  10|           2|           1|
    |Block_Mat_exit5_proc_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIvideo2Mat_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |Block_Mat_exit5_proc_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |SeedFilling_U0_ap_continue                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_label_val                 |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2Mat_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_Mat_exit5_proc_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_label_val           |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  40|          14|          12|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |   9|          2|    2|          4|
    |Block_Mat_exit5_proc_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_label_val           |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  45|         10|    7|         14|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count                |  2|   0|    2|          0|
    |Block_Mat_exit5_proc_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_label_val           |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  7|   0|    7|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|s_axi_ctrl_AWVALID  |  in |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_AWREADY  | out |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_AWADDR   |  in |    6|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_WVALID   |  in |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_WREADY   | out |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_WDATA    |  in |   32|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_WSTRB    |  in |    4|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_ARVALID  |  in |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_ARREADY  | out |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_ARADDR   |  in |    6|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_RVALID   | out |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_RREADY   |  in |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_RDATA    | out |   32|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_RRESP    | out |    2|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_BVALID   | out |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_BREADY   |  in |    1|    s_axi   |        ctrl       |    pointer   |
|s_axi_ctrl_BRESP    | out |    2|    s_axi   |        ctrl       |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs | SeedFilling1_Core | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | SeedFilling1_Core | return value |
|interrupt           | out |    1| ap_ctrl_hs | SeedFilling1_Core | return value |
|src_axis_TDATA      |  in |    8|    axis    | src_axis_V_data_V |    pointer   |
|src_axis_TKEEP      |  in |    1|    axis    | src_axis_V_keep_V |    pointer   |
|src_axis_TSTRB      |  in |    1|    axis    | src_axis_V_strb_V |    pointer   |
|src_axis_TUSER      |  in |    1|    axis    | src_axis_V_user_V |    pointer   |
|src_axis_TLAST      |  in |    1|    axis    | src_axis_V_last_V |    pointer   |
|src_axis_TID        |  in |    1|    axis    |  src_axis_V_id_V  |    pointer   |
|src_axis_TDEST      |  in |    1|    axis    | src_axis_V_dest_V |    pointer   |
|src_axis_TVALID     |  in |    1|    axis    | src_axis_V_dest_V |    pointer   |
|src_axis_TREADY     | out |    1|    axis    | src_axis_V_dest_V |    pointer   |
|dst_axis_TDATA      | out |    8|    axis    | dst_axis_V_data_V |    pointer   |
|dst_axis_TKEEP      | out |    1|    axis    | dst_axis_V_keep_V |    pointer   |
|dst_axis_TSTRB      | out |    1|    axis    | dst_axis_V_strb_V |    pointer   |
|dst_axis_TUSER      | out |    1|    axis    | dst_axis_V_user_V |    pointer   |
|dst_axis_TLAST      | out |    1|    axis    | dst_axis_V_last_V |    pointer   |
|dst_axis_TID        | out |    1|    axis    |  dst_axis_V_id_V  |    pointer   |
|dst_axis_TDEST      | out |    1|    axis    | dst_axis_V_dest_V |    pointer   |
|dst_axis_TVALID     | out |    1|    axis    | dst_axis_V_dest_V |    pointer   |
|dst_axis_TREADY     |  in |    1|    axis    | dst_axis_V_dest_V |    pointer   |
+--------------------+-----+-----+------------+-------------------+--------------+

