0.6
2018.2
Jun 14 2018
20:41:02
U:/DLD_Lab4/DLD_Lab4.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
U:/DLD_Lab4/DLD_Lab4.srcs/sources_1/imports/new/adder.v,1570209291,verilog,,U:/DLD_Lab4/DLD_Lab4.srcs/sources_1/imports/new/full_adder.v,,three_bit_adder,,,,,,,,
U:/DLD_Lab4/DLD_Lab4.srcs/sources_1/imports/new/full_adder.v,1570209335,verilog,,U:/DLD_Lab4/DLD_Lab4.srcs/sources_1/imports/new/half_adder.v,,full_adder,,,,,,,,
U:/DLD_Lab4/DLD_Lab4.srcs/sources_1/imports/new/half_adder.v,1570208973,verilog,,U:/DLD_Lab4/DLD_Lab4.srcs/sources_1/imports/new/three_bit_adder_tb.v,,half_adder,,,,,,,,
U:/DLD_Lab4/DLD_Lab4.srcs/sources_1/imports/new/three_bit_adder_tb.v,1570209660,verilog,,,,three_bit_adder_tb,,,,,,,,
