#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 10 14:13:01 2022
# Process ID: 4680
# Current directory: D:/IIIT-D/Channel_Estimation/design_impl/least_squares
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7328 D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.xpr
# Log file: D:/IIIT-D/Channel_Estimation/design_impl/least_squares/vivado.log
# Journal file: D:/IIIT-D/Channel_Estimation/design_impl/least_squares\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf
open_bd_design {D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.srcs/sources_1/bd/designLS/designLS.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXIS_MM2S}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
startgroup
set_property -dict [list CONFIG.c_sg_length_width {23}] [get_bd_cells axi_dma_0]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {LS_estimator_0_out_stream}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets LS_estimator_0_out_stream] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
save_bd_design
reset_run synth_1
reset_run designLS_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
generate_target all [get_files  D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.srcs/sources_1/bd/designLS/designLS.bd]
export_ip_user_files -of_objects [get_files D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.srcs/sources_1/bd/designLS/designLS.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.srcs/sources_1/bd/designLS/designLS.bd]
export_simulation -of_objects [get_files D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.srcs/sources_1/bd/designLS/designLS.bd] -directory D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.ip_user_files/sim_scripts -ip_user_files_dir D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.ip_user_files -ipstatic_source_dir D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.cache/compile_simlib/modelsim} {questa=D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.cache/compile_simlib/questa} {riviera=D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.cache/compile_simlib/riviera} {activehdl=D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file copy -force D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.runs/impl_1/designLS_wrapper.sysdef D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf

launch_sdk -workspace D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf
open_hw
close_hw
