# Cadence-RTL-to-GDSII-Flow<br/>

## Objective <br/>

Implement the RTL of a design from its specification<br/>
Use the Xcelium™ simulator to simulate the design<br/>
Verify Code Coverage using the Integrated Metrics Center<br/>
Synthesize the design from RTL to Gates using the Genus™ Synthesis Solution<br/>
Insert test structures to be able to test the design using the Genus Synthesis Solution and verify the test coverage using the Encounter® test<br/>
Compare the design against the RTL using the Conformal® Equivalence Checker<br/>

## Run the digital implementation flow with the Innovus™ Implementation System: 
Create a floorplan<br/>
Implement power structures and clock trees<br/>
Place-and-route the design<br/>
Verify the design<br/>
Run signoff checks to make sure that the design chip can be fabricated<br/>

# Agenda<br/>
* Design Specification and RTL Coding<br/>
* Design Simulation Using the Xcelium Simulator<br/>
- Simulating a Simple Counter Design<br/>
* Code Coverage Using the Integrated Metrics Center<br/>
- Code Coverage Flow for a Simple Counter Design<br/>
* The Synthesis Stage<br/>
- Running the Basic Synthesis Flow<br/>
- Running the Synthesis Flow with DFT<br/>
* The Test Stage<br/>
- Running the Basic ATPG Flow in Modus Test<br/>
* The Equivalency Checking Stage<br/>
- Running the Equivalence Checking Flow in Conformal<br/>
- Creating a .v Format File from .lib Format<br/>
* The Implementation Stage<br/>
- Running the Basic Implementation Flow<br/>
* Gate-Level Simulation    <br/>
- Running Gate-Level Simulations on a Simple Counter Design<br/>
* Timing Analysis and Debug<br/>
- Using Global Timing Debug Interface to Debug Timing Results<br/>
