[
    {
        "age": null,
        "album": "",
        "author": "/u/brucehoult",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-15T21:28:20.787873+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-15T20:39:55+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1knirdk/dcroma_riscv_ai_pc_preorder/\"> <img src=\"https://external-preview.redd.it/AqZxS_xnHOcWWezakIFELCpjk2BbgLu6f0vSjr_kL3Y.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=9236b5750594b63364525f062c4ca142f8154c50\" alt=\"DC-Roma RISC-V AI PC preorder\" title=\"DC-Roma RISC-V AI PC preorder\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>8x P550 EIC7702. Shipping Q3. It\u2019s literally the Framework main board plus a case. The cheapest config you can preorder now is $449 for 32 GB RAM, 1 TB SSD, in a Coolermaster case N.B. NOT A LAPTOP.</p> <p>Forget the AI bollocks that\u2019s a pretty good dev machine even if no RVV. I\u2019m guessing it\u2019ll build riscv-gnu-toolchain faster than a Pioneer \u2014 but not things with actually good parallel build systems such as LLVM or the Linux kernel. </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://dee",
        "id": 2690613,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1knirdk/dcroma_riscv_ai_pc_preorder",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/AqZxS_xnHOcWWezakIFELCpjk2BbgLu6f0vSjr_kL3Y.jpg?width=640&crop=smart&auto=webp&s=9236b5750594b63364525f062c4ca142f8154c50",
        "title": "DC-Roma RISC-V AI PC preorder",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Big_Caterpillar_7417",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-15T19:17:12.007317+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-15T18:49:30+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>for MUL rd,rs1,rs2, i know that mul returns the lower half bits of the product and it doesn\u2019t matter whether rs1 and rs2 are signed or unsigned since the result will be the same. but does anyone know why? is there some sort of formal proof or general case that explains why it\u2019s the same lower bits</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Big_Caterpillar_7417\"> /u/Big_Caterpillar_7417 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kng2ga/assembly_mul_and_mulh/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kng2ga/assembly_mul_and_mulh/\">[comments]</a></span>",
        "id": 2689681,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kng2ga/assembly_mul_and_mulh",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "assembly (mul and mulh)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Big_Caterpillar_7417",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-15T19:17:12.195277+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-15T18:49:22+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>for MUL rd,rs1,rs2, i know that mul returns the lower half bits of the product and it doesn\u2019t matter whether rs1 and rs2 are signed or unsigned since the result will be the same. but does anyone know why? is there some sort of formal proof or general case that explains why it\u2019s the same lower bits</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Big_Caterpillar_7417\"> /u/Big_Caterpillar_7417 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kng2c6/assembly_mul_and_mulh/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kng2c6/assembly_mul_and_mulh/\">[comments]</a></span>",
        "id": 2689682,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kng2c6/assembly_mul_and_mulh",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "assembly (mul and mulh)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/golden_shawerma",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-15T18:12:21.875077+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-15T17:38:25+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;ve built a milkv duo s audio hat with two mics, an accelerometer, fuel gauge, and jst connectors for both a speaker and a battery.</p> <p>It will have slots for SPI if you needed to use it, and you can use dupont wires to connect every pin on this hat to a pi if you wanted to (not the prettiest thing in the world, but still)</p> <p>If I put it up on a site for purchase, would anyone be interested in buying it?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/golden_shawerma\"> /u/golden_shawerma </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kneb7h/milkv_duo_s_audio_hat/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kneb7h/milkv_duo_s_audio_hat/\">[comments]</a></span>",
        "id": 2689118,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kneb7h/milkv_duo_s_audio_hat",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Milkv Duo S audio hat",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Far-Bullfrog-4298",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-15T14:57:10.237307+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-15T14:53:31+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I recently completed a RISC-V CPU with a 5-stage pipeline (IF, ID, EX, MEM, WB) using Verilog. It supports arithmetic (add, sub, mul), branching, memory access, and can execute C code compiled with GCC. GitHub repo: <a href=\"https://github.com/SHAOWEICHEN000/RISCV_CPU\">https://github.com/SHAOWEICHEN000/RISCV_CPU</a></p> <p>I\u2019d love feedback or suggestions for optimization / synthesis.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Far-Bullfrog-4298\"> /u/Far-Bullfrog-4298 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kna7nc/new_learner_needs_suggestions/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kna7nc/new_learner_needs_suggestions/\">[comments]</a></span>",
        "id": 2687181,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kna7nc/new_learner_needs_suggestions",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "New learner needs suggestions",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/urosp",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-15T04:08:07.963026+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-15T03:42:54+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kmypqv/bare_metal_javascript_on_riscv/\"> <img src=\"https://external-preview.redd.it/6WKyYFK4Eit5ZsrKJpCfVOtiWQz57v-vfhQz92H6reU.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=173219e49b4c4b723149141e7ecbeb5bc52d1ddf\" alt=\"Bare metal JavaScript on RISC-V\" title=\"Bare metal JavaScript on RISC-V\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hey everyone, I&#39;m posting a fun little exercise of running JavaScript on bare-metal RISC-V. The practical value of this is, obviously, questionable, but it was a fun thought experiment and it may be interesting for some of your smaller projects (or bigger ones!).</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/urosp\"> /u/urosp </a> <br/> <span><a href=\"https://popovicu.com/posts/bare-metal-javascript-riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kmypqv/bare_metal_javascript_on_riscv/\">[comment",
        "id": 2683068,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kmypqv/bare_metal_javascript_on_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/6WKyYFK4Eit5ZsrKJpCfVOtiWQz57v-vfhQz92H6reU.jpg?width=640&crop=smart&auto=webp&s=173219e49b4c4b723149141e7ecbeb5bc52d1ddf",
        "title": "Bare metal JavaScript on RISC-V",
        "vote": 0
    }
]