package test

top scheduled_block __test__f(clk: clock) {
  source fn __test__f__src(a: bits[32] id=1, b: bits[32] id=2, c: bits[32] id=3, d: bits[32] id=4) -> bits[32] {
  }
  a: bits[32] = param(name=a, id=1)
  b: bits[32] = param(name=b, id=2)
  c: bits[32] = param(name=c, id=3)
  d: bits[32] = param(name=d, id=4)
  stage_inputs_valid_0: bits[1] = literal(value=1, id=8)
  stage_outputs_ready_0: bits[1] = literal(value=1, id=9)
  controlled_stage(stage_inputs_valid_0, stage_outputs_ready_0) {
    active_inputs_valid active_inputs_valid_0: bits[1] = literal(value=1, id=10)
    umul.5: bits[32] = umul(a, b, id=5)
    umul.6: bits[32] = umul(c, d, id=6)
    ret stage_outputs_valid_0: bits[1] = and(stage_inputs_valid_0, active_inputs_valid_0, id=11)
  }
  stage_inputs_valid_1: bits[1] = literal(value=1, id=12)
  stage_outputs_ready_1: bits[1] = literal(value=1, id=13)
  controlled_stage(stage_inputs_valid_1, stage_outputs_ready_1) {
    active_inputs_valid active_inputs_valid_1: bits[1] = literal(value=1, id=14)
    add.7: bits[32] = add(umul.5, umul.6, id=7)
    ret stage_outputs_valid_1: bits[1] = and(stage_inputs_valid_1, active_inputs_valid_1, id=15)
  }
  ret add.7
}
