TimeQuest Timing Analyzer report for Z80_bridge
Tue Jul 07 15:28:52 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'gpu_clk'
 13. Slow 1200mV 85C Model Hold: 'gpu_clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'gpu_clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'z80_clk'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'gpu_clk'
 28. Slow 1200mV 0C Model Hold: 'gpu_clk'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'gpu_clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'z80_clk'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'gpu_clk'
 42. Fast 1200mV 0C Model Hold: 'gpu_clk'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'gpu_clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'z80_clk'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Slow Corner Signal Integrity Metrics
 58. Fast Corner Signal Integrity Metrics
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Z80_bridge                                                     ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5F256C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Tue Jul 07 15:28:50 2020 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; gpu_clk    ; Base ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { gpu_clk } ;
; z80_clk    ; Base ; 125.000 ; 8.0 MHz   ; 0.000 ; 62.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { z80_clk } ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 169.35 MHz ; 169.35 MHz      ; gpu_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; gpu_clk ; -0.119 ; -0.119           ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; gpu_clk ; 0.043 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+---------+-------------------------------+
; Clock   ; Slack   ; End Point TNS                 ;
+---------+---------+-------------------------------+
; gpu_clk ; 3.788   ; 0.000                         ;
; z80_clk ; 121.000 ; 0.000                         ;
+---------+---------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'gpu_clk'                                                                                                                  ;
+--------+-----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.119 ; z80_clk                           ; Z80_bridge_v2:inst|Z80_CLKr          ; z80_clk      ; gpu_clk     ; 0.500        ; 2.636      ; 3.276      ;
; 0.469  ; z80_clk                           ; Z80_bridge_v2:inst|Z80_CLKr          ; z80_clk      ; gpu_clk     ; 1.000        ; 2.636      ; 3.188      ;
; 2.095  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.844      ;
; 2.095  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.844      ;
; 2.095  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.844      ;
; 2.095  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.844      ;
; 2.095  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.844      ;
; 2.095  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.844      ;
; 2.095  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.844      ;
; 2.142  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.796      ;
; 2.142  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.796      ;
; 2.363  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.576      ;
; 2.363  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.576      ;
; 2.363  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.576      ;
; 2.363  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.576      ;
; 2.363  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.576      ;
; 2.363  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.576      ;
; 2.363  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.576      ;
; 2.375  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.561      ;
; 2.390  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.546      ;
; 2.395  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.541      ;
; 2.410  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.528      ;
; 2.410  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.528      ;
; 2.410  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.526      ;
; 2.412  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.524      ;
; 2.427  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.509      ;
; 2.468  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.471      ;
; 2.468  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.471      ;
; 2.468  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.471      ;
; 2.468  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.471      ;
; 2.468  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.471      ;
; 2.468  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.471      ;
; 2.468  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.471      ;
; 2.515  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.423      ;
; 2.515  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.423      ;
; 2.612  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.327      ;
; 2.612  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.327      ;
; 2.612  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.327      ;
; 2.612  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.327      ;
; 2.612  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.327      ;
; 2.612  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.327      ;
; 2.612  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.327      ;
; 2.614  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.325      ;
; 2.614  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.325      ;
; 2.614  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.325      ;
; 2.614  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.325      ;
; 2.614  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.325      ;
; 2.614  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.325      ;
; 2.614  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.325      ;
; 2.677  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.261      ;
; 2.677  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.261      ;
; 2.680  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.258      ;
; 2.680  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.258      ;
; 2.685  ; Z80_bridge_v2:inst|Z80_addr_r[10] ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.251      ;
; 2.705  ; Z80_bridge_v2:inst|Z80_addr_r[10] ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.231      ;
; 2.707  ; Z80_bridge_v2:inst|Z80_addr_r[11] ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.229      ;
; 2.722  ; Z80_bridge_v2:inst|Z80_addr_r[10] ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.214      ;
; 2.725  ; Z80_bridge_v2:inst|Z80_addr_r[11] ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.211      ;
; 2.731  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.208      ;
; 2.731  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.208      ;
; 2.731  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.208      ;
; 2.731  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.208      ;
; 2.731  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.208      ;
; 2.731  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.208      ;
; 2.731  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.208      ;
; 2.733  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.206      ;
; 2.733  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.206      ;
; 2.733  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.206      ;
; 2.733  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.206      ;
; 2.733  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.206      ;
; 2.733  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.206      ;
; 2.733  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.206      ;
; 2.738  ; Z80_bridge_v2:inst|Z80_addr_r[11] ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.198      ;
; 2.747  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.192      ;
; 2.747  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.192      ;
; 2.747  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.192      ;
; 2.747  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.192      ;
; 2.747  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.192      ;
; 2.747  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.192      ;
; 2.747  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.192      ;
; 2.778  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.160      ;
; 2.778  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.160      ;
; 2.780  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.158      ;
; 2.780  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.158      ;
; 2.794  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.144      ;
; 2.794  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.144      ;
; 2.826  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.110      ;
; 2.841  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.095      ;
; 2.850  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.089      ;
; 2.850  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.089      ;
; 2.850  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.089      ;
; 2.850  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.089      ;
; 2.850  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.089      ;
; 2.850  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.089      ;
; 2.850  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.082     ; 5.089      ;
; 2.854  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.084      ;
; 2.895  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.085     ; 5.041      ;
; 2.903  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.035      ;
; 2.907  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.031      ;
; 2.907  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.083     ; 5.031      ;
+--------+-----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'gpu_clk'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.043 ; z80_clk                                   ; Z80_bridge_v2:inst|Z80_CLKr               ; z80_clk      ; gpu_clk     ; 0.000        ; 2.733      ; 2.988      ;
; 0.452 ; Z80_bridge_v2:inst|Z80_245data_dir        ; Z80_bridge_v2:inst|Z80_245data_dir        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_read_port          ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_read_memory        ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[0]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_write_memory       ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|SPKR_EN                ; Z80_bridge_v2:inst|SPKR_EN                ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_write_port         ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.490 ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.784      ;
; 0.492 ; Z80_bridge_v2:inst|PS2_STAT[7]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.786      ;
; 0.499 ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; inst6                                     ; inst2                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Z80_bridge_v2:inst|Z80_wData_r[0]         ; Z80_bridge_v2:inst|SPKR_EN                ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; inst2                                     ; inst3                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.796      ;
; 0.508 ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.802      ;
; 0.525 ; Z80_bridge_v2:inst|gpu_rd_req             ; inst6                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.819      ;
; 0.558 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.852      ;
; 0.560 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.854      ;
; 0.593 ; z80_clk                                   ; Z80_bridge_v2:inst|Z80_CLKr               ; z80_clk      ; gpu_clk     ; -0.500       ; 2.733      ; 3.038      ;
; 0.692 ; inst3                                     ; inst4                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.986      ;
; 0.699 ; inst4                                     ; inst5                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.993      ;
; 0.706 ; Z80_bridge_v2:inst|Z80_CLKr               ; Z80_bridge_v2:inst|Z80_CLKr2              ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.000      ;
; 0.744 ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; Z80_bridge_v2:inst|PS2_STAT[6]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.039      ;
; 0.747 ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; Z80_bridge_v2:inst|PS2_STAT[5]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.042      ;
; 0.755 ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.049      ;
; 0.758 ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.052      ;
; 0.760 ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[2]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.054      ;
; 0.763 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.768 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[1]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.062      ;
; 0.780 ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[1]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.074      ;
; 0.789 ; Z80_bridge_v2:inst|last_z80_read_memory   ; Z80_bridge_v2:inst|gpu_rd_req             ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.083      ;
; 0.790 ; Z80_bridge_v2:inst|last_z80_write_memory  ; Z80_bridge_v2:inst|gpu_wr_ena             ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.084      ;
; 0.813 ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.107      ;
; 0.819 ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.113      ;
; 0.823 ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.117      ;
; 0.841 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.135      ;
; 0.845 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.139      ;
; 0.883 ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.177      ;
; 0.894 ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.188      ;
; 1.021 ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.315      ;
; 1.029 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.323      ;
; 1.033 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.327      ;
; 1.099 ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; Z80_bridge_v2:inst|PS2_STAT[6]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.394      ;
; 1.109 ; Z80_bridge_v2:inst|PS2_STAT[5]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.403      ;
; 1.110 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[2]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.404      ;
; 1.114 ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.408      ;
; 1.118 ; Z80_bridge_v2:inst|PS2_STAT[5]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.412      ;
; 1.119 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.413      ;
; 1.123 ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[2]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.418      ;
; 1.132 ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.427      ;
; 1.138 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 1.431      ;
; 1.138 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 1.431      ;
; 1.138 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 1.431      ;
; 1.138 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 1.431      ;
; 1.160 ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.454      ;
; 1.166 ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.460      ;
; 1.173 ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.467      ;
; 1.174 ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.468      ;
; 1.207 ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.501      ;
; 1.219 ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.513      ;
; 1.224 ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.518      ;
; 1.225 ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.519      ;
; 1.227 ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.521      ;
; 1.230 ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.525      ;
; 1.239 ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.533      ;
; 1.245 ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.539      ;
; 1.250 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.544      ;
; 1.253 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|Z80_rData[3]~reg0      ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.547      ;
; 1.254 ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.548      ;
; 1.259 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.553      ;
; 1.263 ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.558      ;
; 1.272 ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.567      ;
; 1.277 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.080      ; 1.569      ;
; 1.277 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.080      ; 1.569      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'gpu_clk'                                                                        ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 3.788 ; 4.008        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_port         ;
; 3.788 ; 4.008        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ;
; 3.788 ; 4.008        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ;
; 3.788 ; 4.008        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_245data_dir        ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_CLKr               ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_CLKr2              ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_IORQn_r            ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_M1n_r              ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_MREQn_r            ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_RDn_r              ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_WRn_r              ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[0]~en        ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[1]~en        ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[3]~en        ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[4]~en        ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[5]~en        ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[6]~en        ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[7]~en        ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_memory        ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_port          ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory       ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ;
; 3.789 ; 4.009        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|SPKR_EN                ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[0]          ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[13]         ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[14]         ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[15]         ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[16]         ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[1]          ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[2]          ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[3]          ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[4]          ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[5]          ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[6]          ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[7]          ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[1]~reg0      ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[2]~en        ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[2]~reg0      ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[3]~reg0      ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[5]~reg0      ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[6]~reg0      ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[7]~reg0      ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_wData_r[0]         ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|last_z80_read_port     ;
; 3.790 ; 4.010        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|last_z80_write_port    ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[0]            ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[1]            ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[2]            ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[3]            ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[4]            ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[5]            ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[6]            ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[7]            ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[10]         ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[11]         ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[12]         ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[17]         ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[18]         ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[19]         ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[20]         ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[21]         ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[8]          ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[9]          ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[0]~reg0      ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[4]~reg0      ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|gpu_rd_req             ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|gpu_wr_ena             ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|last_z80_read_memory   ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|last_z80_write_memory  ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; inst2                                     ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; inst3                                     ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; inst4                                     ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; inst5                                     ;
; 3.791 ; 4.011        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; inst6                                     ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[0]            ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[1]            ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[2]            ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[3]            ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[4]            ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[5]            ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[6]            ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[7]            ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|SPKR_EN                ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[0]          ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[13]         ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[14]         ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[15]         ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[16]         ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[17]         ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[18]         ;
; 3.800 ; 3.988        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[19]         ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'z80_clk'                                 ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; Slack   ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; 121.000 ; 125.000      ; 4.000          ; Port Rate ; z80_clk ; Rise       ; z80_clk ;
+---------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpu_rData[*]  ; gpu_clk    ; 2.922 ; 3.146 ; Rise       ; gpu_clk         ;
;  gpu_rData[0] ; gpu_clk    ; 2.577 ; 2.920 ; Rise       ; gpu_clk         ;
;  gpu_rData[1] ; gpu_clk    ; 2.543 ; 2.830 ; Rise       ; gpu_clk         ;
;  gpu_rData[2] ; gpu_clk    ; 2.922 ; 3.146 ; Rise       ; gpu_clk         ;
;  gpu_rData[3] ; gpu_clk    ; 2.423 ; 2.742 ; Rise       ; gpu_clk         ;
;  gpu_rData[4] ; gpu_clk    ; 2.634 ; 2.844 ; Rise       ; gpu_clk         ;
;  gpu_rData[5] ; gpu_clk    ; 2.539 ; 2.789 ; Rise       ; gpu_clk         ;
;  gpu_rData[6] ; gpu_clk    ; 2.554 ; 2.808 ; Rise       ; gpu_clk         ;
;  gpu_rData[7] ; gpu_clk    ; 2.421 ; 2.735 ; Rise       ; gpu_clk         ;
; z80_ADDR[*]   ; gpu_clk    ; 2.882 ; 3.070 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; 2.612 ; 2.828 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; 2.732 ; 2.945 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; 2.779 ; 3.013 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; 2.416 ; 2.681 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; 1.747 ; 1.957 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; 2.164 ; 2.354 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; 2.578 ; 2.803 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; 2.118 ; 2.311 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; 2.777 ; 2.909 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; 1.777 ; 2.021 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; 2.732 ; 2.984 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; 1.986 ; 2.235 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; 2.605 ; 2.748 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; 2.358 ; 2.557 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; 2.316 ; 2.539 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; 2.117 ; 2.389 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; 2.119 ; 2.372 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; 2.882 ; 3.070 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 2.319 ; 2.512 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; 2.219 ; 2.395 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; 2.772 ; 2.905 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; 2.177 ; 2.413 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; 1.686 ; 1.960 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; 2.415 ; 2.555 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; 2.658 ; 2.902 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; 2.037 ; 2.270 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; 2.832 ; 3.068 ; Rise       ; gpu_clk         ;
; z80_clk       ; gpu_clk    ; 0.531 ; 0.619 ; Rise       ; gpu_clk         ;
; z80_wDATA[*]  ; gpu_clk    ; 2.692 ; 2.898 ; Rise       ; gpu_clk         ;
;  z80_wDATA[0] ; gpu_clk    ; 2.692 ; 2.898 ; Rise       ; gpu_clk         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; gpu_rData[*]  ; gpu_clk    ; -1.874 ; -2.148 ; Rise       ; gpu_clk         ;
;  gpu_rData[0] ; gpu_clk    ; -2.026 ; -2.331 ; Rise       ; gpu_clk         ;
;  gpu_rData[1] ; gpu_clk    ; -2.055 ; -2.319 ; Rise       ; gpu_clk         ;
;  gpu_rData[2] ; gpu_clk    ; -2.360 ; -2.549 ; Rise       ; gpu_clk         ;
;  gpu_rData[3] ; gpu_clk    ; -1.877 ; -2.160 ; Rise       ; gpu_clk         ;
;  gpu_rData[4] ; gpu_clk    ; -2.148 ; -2.334 ; Rise       ; gpu_clk         ;
;  gpu_rData[5] ; gpu_clk    ; -1.993 ; -2.206 ; Rise       ; gpu_clk         ;
;  gpu_rData[6] ; gpu_clk    ; -2.008 ; -2.224 ; Rise       ; gpu_clk         ;
;  gpu_rData[7] ; gpu_clk    ; -1.874 ; -2.148 ; Rise       ; gpu_clk         ;
; z80_ADDR[*]   ; gpu_clk    ; -1.296 ; -1.483 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; -2.138 ; -2.346 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; -2.259 ; -2.459 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; -2.303 ; -2.524 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; -1.951 ; -2.206 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; -1.296 ; -1.483 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; -1.696 ; -1.864 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; -2.106 ; -2.322 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; -1.652 ; -1.823 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; -2.301 ; -2.424 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; -1.321 ; -1.545 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; -2.254 ; -2.497 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; -1.538 ; -1.778 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; -2.132 ; -2.270 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; -1.878 ; -2.058 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; -1.838 ; -2.041 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; -1.647 ; -1.896 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; -1.648 ; -1.881 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; -2.397 ; -2.579 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; -1.862 ; -2.044 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; -1.749 ; -1.903 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; -2.296 ; -2.421 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; -1.705 ; -1.919 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; -1.255 ; -1.515 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; -1.933 ; -2.056 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; -2.183 ; -2.417 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; -1.592 ; -1.812 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; -2.354 ; -2.577 ; Rise       ; gpu_clk         ;
; z80_clk       ; gpu_clk    ; -0.043 ; -0.093 ; Rise       ; gpu_clk         ;
; z80_wDATA[*]  ; gpu_clk    ; -2.216 ; -2.414 ; Rise       ; gpu_clk         ;
;  z80_wDATA[0] ; gpu_clk    ; -2.216 ; -2.414 ; Rise       ; gpu_clk         ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; gpu_r_RDY    ; gpu_clk    ; 6.159 ; 6.115 ; Rise       ; gpu_clk         ;
; gpu_r_req    ; gpu_clk    ; 7.856 ; 7.549 ; Rise       ; gpu_clk         ;
; gpu_w_req    ; gpu_clk    ; 7.024 ; 6.842 ; Rise       ; gpu_clk         ;
; speaker      ; gpu_clk    ; 6.967 ; 6.793 ; Rise       ; gpu_clk         ;
; z80_BDIR_EN  ; gpu_clk    ; 8.521 ; 8.139 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 8.175 ; 8.132 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 6.549 ; 6.462 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 6.994 ; 6.994 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 7.153 ; 7.153 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 6.863 ; 6.863 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 6.548 ; 6.462 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 6.591 ; 6.485 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 8.175 ; 8.132 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 7.033 ; 7.033 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 9.156 ; 8.688 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; gpu_r_RDY    ; gpu_clk    ; 6.031 ; 5.989 ; Rise       ; gpu_clk         ;
; gpu_r_req    ; gpu_clk    ; 7.658 ; 7.362 ; Rise       ; gpu_clk         ;
; gpu_w_req    ; gpu_clk    ; 6.859 ; 6.684 ; Rise       ; gpu_clk         ;
; speaker      ; gpu_clk    ; 6.804 ; 6.636 ; Rise       ; gpu_clk         ;
; z80_BDIR_EN  ; gpu_clk    ; 8.296 ; 7.928 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 5.388 ; 5.400 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 5.393 ; 5.400 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 6.191 ; 6.191 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 6.340 ; 6.340 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 6.094 ; 6.094 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 5.388 ; 5.400 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 5.671 ; 5.671 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 5.712 ; 5.712 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 6.205 ; 6.205 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 8.905 ; 8.455 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 176.4 MHz ; 176.4 MHz       ; gpu_clk    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; gpu_clk ; -0.023 ; -0.023          ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; gpu_clk ; 0.103 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+---------+------------------------------+
; Clock   ; Slack   ; End Point TNS                ;
+---------+---------+------------------------------+
; gpu_clk ; 3.798   ; 0.000                        ;
; z80_clk ; 121.000 ; 0.000                        ;
+---------+---------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'gpu_clk'                                                                                                                   ;
+--------+-----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.023 ; z80_clk                           ; Z80_bridge_v2:inst|Z80_CLKr          ; z80_clk      ; gpu_clk     ; 0.500        ; 2.450      ; 2.995      ;
; 0.447  ; z80_clk                           ; Z80_bridge_v2:inst|Z80_CLKr          ; z80_clk      ; gpu_clk     ; 1.000        ; 2.450      ; 3.025      ;
; 2.331  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.618      ;
; 2.331  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.618      ;
; 2.331  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.618      ;
; 2.331  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.618      ;
; 2.331  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.618      ;
; 2.331  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.618      ;
; 2.331  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.618      ;
; 2.382  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 5.566      ;
; 2.382  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 5.566      ;
; 2.657  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.292      ;
; 2.657  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.292      ;
; 2.657  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.292      ;
; 2.657  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.292      ;
; 2.657  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.292      ;
; 2.657  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.292      ;
; 2.657  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.292      ;
; 2.708  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 5.240      ;
; 2.708  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 5.240      ;
; 2.715  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.234      ;
; 2.715  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.234      ;
; 2.715  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.234      ;
; 2.715  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.234      ;
; 2.715  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.234      ;
; 2.715  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.234      ;
; 2.715  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 5.234      ;
; 2.766  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 5.182      ;
; 2.766  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 5.182      ;
; 2.810  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 5.134      ;
; 2.813  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 5.131      ;
; 2.822  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 5.122      ;
; 2.825  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 5.119      ;
; 2.836  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 5.108      ;
; 2.839  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 5.105      ;
; 2.981  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.968      ;
; 2.981  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.968      ;
; 2.981  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.968      ;
; 2.981  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.968      ;
; 2.981  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.968      ;
; 2.981  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.968      ;
; 2.981  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.968      ;
; 2.982  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.967      ;
; 2.982  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.967      ;
; 2.982  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.967      ;
; 2.982  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.967      ;
; 2.982  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.967      ;
; 2.982  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.967      ;
; 2.982  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.967      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.957      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.957      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.957      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.957      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.957      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.957      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.957      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.958      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.958      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.958      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.958      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.958      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.958      ;
; 2.992  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.958      ;
; 2.994  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.956      ;
; 2.994  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.956      ;
; 2.994  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.956      ;
; 2.994  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.956      ;
; 2.994  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.956      ;
; 2.994  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.956      ;
; 2.994  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.956      ;
; 3.032  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 4.916      ;
; 3.032  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 4.916      ;
; 3.033  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 4.915      ;
; 3.033  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 4.915      ;
; 3.042  ; Z80_bridge_v2:inst|Z80_addr_r[10] ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 4.902      ;
; 3.043  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 4.905      ;
; 3.043  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.074     ; 4.905      ;
; 3.043  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.906      ;
; 3.043  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.906      ;
; 3.045  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.904      ;
; 3.045  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.073     ; 4.904      ;
; 3.054  ; Z80_bridge_v2:inst|Z80_addr_r[10] ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 4.890      ;
; 3.061  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.075     ; 4.886      ;
; 3.067  ; Z80_bridge_v2:inst|Z80_addr_r[11] ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 4.877      ;
; 3.068  ; Z80_bridge_v2:inst|Z80_addr_r[10] ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 4.876      ;
; 3.079  ; Z80_bridge_v2:inst|Z80_addr_r[11] ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 4.865      ;
; 3.093  ; Z80_bridge_v2:inst|Z80_addr_r[11] ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 4.851      ;
; 3.112  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.075     ; 4.835      ;
; 3.192  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 4.752      ;
; 3.195  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.078     ; 4.749      ;
; 3.207  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.743      ;
; 3.207  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.743      ;
; 3.207  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.743      ;
; 3.207  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.743      ;
; 3.207  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.743      ;
; 3.207  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.743      ;
; 3.207  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.072     ; 4.743      ;
; 3.244  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.075     ; 4.703      ;
; 3.244  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.075     ; 4.703      ;
; 3.244  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.075     ; 4.703      ;
+--------+-----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'gpu_clk'                                                                                                                                ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.103 ; z80_clk                                   ; Z80_bridge_v2:inst|Z80_CLKr               ; z80_clk      ; gpu_clk     ; 0.000        ; 2.537      ; 2.835      ;
; 0.400 ; Z80_bridge_v2:inst|z80_write_memory       ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|Z80_245data_dir        ; Z80_bridge_v2:inst|Z80_245data_dir        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_read_port          ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_read_memory        ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[0]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|SPKR_EN                ; Z80_bridge_v2:inst|SPKR_EN                ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_write_port         ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.454 ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.722      ;
; 0.457 ; Z80_bridge_v2:inst|PS2_STAT[7]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.725      ;
; 0.462 ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.730      ;
; 0.463 ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.731      ;
; 0.463 ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.731      ;
; 0.464 ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.732      ;
; 0.470 ; inst2                                     ; inst3                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; inst6                                     ; inst2                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Z80_bridge_v2:inst|Z80_wData_r[0]         ; Z80_bridge_v2:inst|SPKR_EN                ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.478 ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.746      ;
; 0.492 ; Z80_bridge_v2:inst|gpu_rd_req             ; inst6                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.760      ;
; 0.519 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 0.788      ;
; 0.521 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 0.790      ;
; 0.547 ; z80_clk                                   ; Z80_bridge_v2:inst|Z80_CLKr               ; z80_clk      ; gpu_clk     ; -0.500       ; 2.537      ; 2.779      ;
; 0.615 ; inst3                                     ; inst4                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.883      ;
; 0.646 ; inst4                                     ; inst5                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.914      ;
; 0.653 ; Z80_bridge_v2:inst|Z80_CLKr               ; Z80_bridge_v2:inst|Z80_CLKr2              ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 0.922      ;
; 0.693 ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; Z80_bridge_v2:inst|PS2_STAT[6]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; Z80_bridge_v2:inst|PS2_STAT[5]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.967      ;
; 0.702 ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.970      ;
; 0.707 ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[2]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.710 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.978      ;
; 0.720 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[1]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.988      ;
; 0.728 ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[1]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.996      ;
; 0.735 ; Z80_bridge_v2:inst|last_z80_read_memory   ; Z80_bridge_v2:inst|gpu_rd_req             ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.003      ;
; 0.735 ; Z80_bridge_v2:inst|last_z80_write_memory  ; Z80_bridge_v2:inst|gpu_wr_ena             ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.003      ;
; 0.753 ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.022      ;
; 0.761 ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.030      ;
; 0.762 ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.030      ;
; 0.787 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.056      ;
; 0.789 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.058      ;
; 0.808 ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.076      ;
; 0.815 ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.083      ;
; 0.912 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.181      ;
; 0.915 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.184      ;
; 0.937 ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.205      ;
; 1.015 ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[2]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; Z80_bridge_v2:inst|PS2_STAT[6]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; Z80_bridge_v2:inst|PS2_STAT[5]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.286      ;
; 1.026 ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[2]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.295      ;
; 1.031 ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.299      ;
; 1.033 ; Z80_bridge_v2:inst|PS2_STAT[5]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.301      ;
; 1.043 ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.312      ;
; 1.064 ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.333      ;
; 1.068 ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.336      ;
; 1.072 ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.340      ;
; 1.088 ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.356      ;
; 1.112 ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.380      ;
; 1.123 ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.391      ;
; 1.124 ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.392      ;
; 1.125 ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.393      ;
; 1.125 ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.393      ;
; 1.131 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|Z80_rData[3]~reg0      ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.399      ;
; 1.132 ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.400      ;
; 1.132 ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.400      ;
; 1.133 ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.401      ;
; 1.137 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.071      ; 1.403      ;
; 1.137 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.071      ; 1.403      ;
; 1.137 ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; Z80_bridge_v2:inst|z80_read_memory        ; Z80_bridge_v2:inst|gpu_rd_req             ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.406      ;
; 1.140 ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.409      ;
; 1.142 ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.071      ; 1.408      ;
; 1.148 ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.417      ;
; 1.153 ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.421      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'gpu_clk'                                                                         ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[0]            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[1]            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[2]            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[3]            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[4]            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[5]            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[6]            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[7]            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_CLKr               ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_CLKr2              ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_IORQn_r            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_M1n_r              ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_MREQn_r            ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_RDn_r              ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_WRn_r              ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[10]         ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[11]         ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[12]         ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[17]         ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[18]         ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[19]         ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[20]         ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[21]         ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[8]          ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[9]          ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[0]~reg0      ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[1]~reg0      ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[2]~en        ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[2]~reg0      ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[3]~reg0      ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[4]~reg0      ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[5]~reg0      ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[6]~reg0      ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[7]~reg0      ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|gpu_rd_req             ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|gpu_wr_ena             ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|last_z80_read_memory   ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|last_z80_write_memory  ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory       ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; inst2                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; inst3                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; inst4                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; inst5                                     ;
; 3.798 ; 4.014        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; inst6                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|SPKR_EN                ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|SPKR_EN                ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_245data_dir        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_245data_dir        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_CLKr               ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_CLKr2              ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_IORQn_r            ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_M1n_r              ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_MREQn_r            ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_RDn_r              ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_WRn_r              ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[0]          ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[0]          ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[13]         ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[13]         ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[14]         ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[14]         ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[15]         ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[15]         ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[16]         ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[16]         ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[1]          ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[1]          ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[2]          ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[2]          ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[3]          ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[3]          ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[4]          ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[4]          ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[5]          ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[5]          ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[6]          ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[6]          ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[7]          ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[7]          ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[0]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[0]~en        ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[1]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[1]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[1]~reg0      ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[2]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[2]~reg0      ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[3]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[3]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[3]~reg0      ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[4]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[4]~en        ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[5]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[5]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[5]~reg0      ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[6]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[6]~en        ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[6]~reg0      ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'z80_clk'                                  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; Slack   ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; 121.000 ; 125.000      ; 4.000          ; Port Rate ; z80_clk ; Rise       ; z80_clk ;
+---------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpu_rData[*]  ; gpu_clk    ; 2.658 ; 2.678 ; Rise       ; gpu_clk         ;
;  gpu_rData[0] ; gpu_clk    ; 2.312 ; 2.486 ; Rise       ; gpu_clk         ;
;  gpu_rData[1] ; gpu_clk    ; 2.288 ; 2.402 ; Rise       ; gpu_clk         ;
;  gpu_rData[2] ; gpu_clk    ; 2.658 ; 2.678 ; Rise       ; gpu_clk         ;
;  gpu_rData[3] ; gpu_clk    ; 2.153 ; 2.329 ; Rise       ; gpu_clk         ;
;  gpu_rData[4] ; gpu_clk    ; 2.369 ; 2.403 ; Rise       ; gpu_clk         ;
;  gpu_rData[5] ; gpu_clk    ; 2.268 ; 2.374 ; Rise       ; gpu_clk         ;
;  gpu_rData[6] ; gpu_clk    ; 2.275 ; 2.386 ; Rise       ; gpu_clk         ;
;  gpu_rData[7] ; gpu_clk    ; 2.152 ; 2.321 ; Rise       ; gpu_clk         ;
; z80_ADDR[*]   ; gpu_clk    ; 2.625 ; 2.622 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; 2.356 ; 2.410 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; 2.459 ; 2.519 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; 2.503 ; 2.573 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; 2.139 ; 2.287 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; 1.523 ; 1.620 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; 1.925 ; 1.979 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; 2.320 ; 2.386 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; 1.875 ; 1.942 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; 2.493 ; 2.490 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; 1.536 ; 1.669 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; 2.443 ; 2.562 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; 1.722 ; 1.884 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; 2.348 ; 2.339 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; 2.113 ; 2.143 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; 2.071 ; 2.132 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; 1.872 ; 2.007 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; 1.879 ; 1.988 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; 2.625 ; 2.622 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 2.055 ; 2.145 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; 1.971 ; 2.012 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; 2.485 ; 2.485 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; 1.918 ; 2.032 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; 1.450 ; 1.639 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; 2.173 ; 2.151 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; 2.396 ; 2.478 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; 1.777 ; 1.915 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; 2.534 ; 2.624 ; Rise       ; gpu_clk         ;
; z80_clk       ; gpu_clk    ; 0.553 ; 0.523 ; Rise       ; gpu_clk         ;
; z80_wDATA[*]  ; gpu_clk    ; 2.419 ; 2.483 ; Rise       ; gpu_clk         ;
;  z80_wDATA[0] ; gpu_clk    ; 2.419 ; 2.483 ; Rise       ; gpu_clk         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; gpu_rData[*]  ; gpu_clk    ; -1.660 ; -1.797 ; Rise       ; gpu_clk         ;
;  gpu_rData[0] ; gpu_clk    ; -1.816 ; -1.962 ; Rise       ; gpu_clk         ;
;  gpu_rData[1] ; gpu_clk    ; -1.848 ; -1.950 ; Rise       ; gpu_clk         ;
;  gpu_rData[2] ; gpu_clk    ; -2.149 ; -2.143 ; Rise       ; gpu_clk         ;
;  gpu_rData[3] ; gpu_clk    ; -1.662 ; -1.810 ; Rise       ; gpu_clk         ;
;  gpu_rData[4] ; gpu_clk    ; -1.930 ; -1.952 ; Rise       ; gpu_clk         ;
;  gpu_rData[5] ; gpu_clk    ; -1.775 ; -1.852 ; Rise       ; gpu_clk         ;
;  gpu_rData[6] ; gpu_clk    ; -1.782 ; -1.863 ; Rise       ; gpu_clk         ;
;  gpu_rData[7] ; gpu_clk    ; -1.660 ; -1.797 ; Rise       ; gpu_clk         ;
; z80_ADDR[*]   ; gpu_clk    ; -1.119 ; -1.201 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; -1.931 ; -1.984 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; -2.033 ; -2.088 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; -2.075 ; -2.140 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; -1.724 ; -1.868 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; -1.119 ; -1.201 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; -1.505 ; -1.546 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; -1.897 ; -1.962 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; -1.456 ; -1.509 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; -2.065 ; -2.061 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; -1.128 ; -1.249 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; -2.014 ; -2.131 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; -1.323 ; -1.480 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; -1.923 ; -1.917 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; -1.682 ; -1.703 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; -1.642 ; -1.693 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; -1.451 ; -1.573 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; -1.457 ; -1.554 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; -2.189 ; -2.188 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; -1.645 ; -1.729 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; -1.548 ; -1.576 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; -2.058 ; -2.056 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; -1.495 ; -1.597 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; -1.063 ; -1.244 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; -1.739 ; -1.710 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; -1.969 ; -2.049 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; -1.377 ; -1.508 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; -2.104 ; -2.188 ; Rise       ; gpu_clk         ;
; z80_clk       ; gpu_clk    ; -0.103 ; -0.047 ; Rise       ; gpu_clk         ;
; z80_wDATA[*]  ; gpu_clk    ; -1.992 ; -2.056 ; Rise       ; gpu_clk         ;
;  z80_wDATA[0] ; gpu_clk    ; -1.992 ; -2.056 ; Rise       ; gpu_clk         ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; gpu_r_RDY    ; gpu_clk    ; 5.922 ; 5.818 ; Rise       ; gpu_clk         ;
; gpu_r_req    ; gpu_clk    ; 7.555 ; 7.107 ; Rise       ; gpu_clk         ;
; gpu_w_req    ; gpu_clk    ; 6.761 ; 6.464 ; Rise       ; gpu_clk         ;
; speaker      ; gpu_clk    ; 6.712 ; 6.404 ; Rise       ; gpu_clk         ;
; z80_BDIR_EN  ; gpu_clk    ; 8.225 ; 7.630 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 7.932 ; 7.787 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 6.301 ; 6.130 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 6.584 ; 6.364 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 6.656 ; 6.520 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 6.429 ; 6.253 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 6.308 ; 6.136 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 6.341 ; 6.149 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 7.932 ; 7.787 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 6.577 ; 6.377 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 8.838 ; 8.134 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; gpu_r_RDY    ; gpu_clk    ; 5.806 ; 5.706 ; Rise       ; gpu_clk         ;
; gpu_r_req    ; gpu_clk    ; 7.372 ; 6.940 ; Rise       ; gpu_clk         ;
; gpu_w_req    ; gpu_clk    ; 6.609 ; 6.323 ; Rise       ; gpu_clk         ;
; speaker      ; gpu_clk    ; 6.562 ; 6.265 ; Rise       ; gpu_clk         ;
; z80_BDIR_EN  ; gpu_clk    ; 8.014 ; 7.442 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 5.079 ; 5.079 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 5.080 ; 5.080 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 5.805 ; 5.805 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 5.920 ; 5.920 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 5.706 ; 5.706 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 5.079 ; 5.079 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 5.319 ; 5.319 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 5.366 ; 5.366 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 5.789 ; 5.789 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 8.602 ; 7.925 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; gpu_clk ; -0.121 ; -0.121          ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+--------+----------------+
; Clock   ; Slack  ; End Point TNS  ;
+---------+--------+----------------+
; gpu_clk ; -0.083 ; -0.083         ;
+---------+--------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+---------+------------------------------+
; Clock   ; Slack   ; End Point TNS                ;
+---------+---------+------------------------------+
; gpu_clk ; 3.438   ; 0.000                        ;
; z80_clk ; 121.000 ; 0.000                        ;
+---------+---------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'gpu_clk'                                                                                                                   ;
+--------+-----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.121 ; z80_clk                           ; Z80_bridge_v2:inst|Z80_CLKr          ; z80_clk      ; gpu_clk     ; 0.500        ; 1.196      ; 1.824      ;
; 0.878  ; z80_clk                           ; Z80_bridge_v2:inst|Z80_CLKr          ; z80_clk      ; gpu_clk     ; 1.000        ; 1.196      ; 1.325      ;
; 5.440  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.531      ;
; 5.440  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.531      ;
; 5.440  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.531      ;
; 5.440  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.531      ;
; 5.440  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.531      ;
; 5.440  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.531      ;
; 5.440  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.531      ;
; 5.480  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.489      ;
; 5.480  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.489      ;
; 5.513  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.453      ;
; 5.513  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.453      ;
; 5.515  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.451      ;
; 5.515  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.451      ;
; 5.523  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.443      ;
; 5.525  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.441      ;
; 5.593  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.378      ;
; 5.593  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.378      ;
; 5.593  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.378      ;
; 5.593  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.378      ;
; 5.593  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.378      ;
; 5.593  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.378      ;
; 5.593  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.378      ;
; 5.632  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.339      ;
; 5.632  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.339      ;
; 5.632  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.339      ;
; 5.632  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.339      ;
; 5.632  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.339      ;
; 5.632  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.339      ;
; 5.632  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.339      ;
; 5.633  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.336      ;
; 5.633  ; Z80_bridge_v2:inst|Z80_addr_r[20] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.336      ;
; 5.651  ; Z80_bridge_v2:inst|Z80_addr_r[10] ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.315      ;
; 5.651  ; Z80_bridge_v2:inst|Z80_addr_r[10] ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.315      ;
; 5.661  ; Z80_bridge_v2:inst|Z80_addr_r[10] ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.305      ;
; 5.671  ; Z80_bridge_v2:inst|Z80_addr_r[11] ; Z80_bridge_v2:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.295      ;
; 5.671  ; Z80_bridge_v2:inst|Z80_addr_r[11] ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.295      ;
; 5.672  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.297      ;
; 5.672  ; Z80_bridge_v2:inst|Z80_addr_r[19] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.297      ;
; 5.681  ; Z80_bridge_v2:inst|Z80_addr_r[11] ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.285      ;
; 5.681  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.290      ;
; 5.681  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.290      ;
; 5.681  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.290      ;
; 5.681  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.290      ;
; 5.681  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.290      ;
; 5.681  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.290      ;
; 5.681  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.290      ;
; 5.684  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.287      ;
; 5.684  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.287      ;
; 5.684  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.287      ;
; 5.684  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.287      ;
; 5.684  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.287      ;
; 5.684  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.287      ;
; 5.684  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.287      ;
; 5.689  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.282      ;
; 5.689  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.282      ;
; 5.689  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.282      ;
; 5.689  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.282      ;
; 5.689  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.282      ;
; 5.689  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.282      ;
; 5.689  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.282      ;
; 5.712  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.254      ;
; 5.714  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.252      ;
; 5.721  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.248      ;
; 5.721  ; Z80_bridge_v2:inst|Z80_addr_r[14] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.248      ;
; 5.724  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.245      ;
; 5.724  ; Z80_bridge_v2:inst|Z80_addr_r[15] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.245      ;
; 5.729  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.240      ;
; 5.729  ; inst5                             ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.240      ;
; 5.730  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.236      ;
; 5.732  ; Z80_bridge_v2:inst|Z80_addr_r[9]  ; Z80_bridge_v2:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.234      ;
; 5.737  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.234      ;
; 5.737  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.234      ;
; 5.737  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.234      ;
; 5.737  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.234      ;
; 5.737  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.234      ;
; 5.737  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.234      ;
; 5.737  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.234      ;
; 5.755  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.214      ;
; 5.765  ; Z80_bridge_v2:inst|z80_read_port  ; Z80_bridge_v2:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.204      ;
; 5.777  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.192      ;
; 5.777  ; Z80_bridge_v2:inst|Z80_addr_r[18] ; Z80_bridge_v2:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.038     ; 2.192      ;
; 5.784  ; Z80_bridge_v2:inst|Z80_addr_r[4]  ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.037     ; 2.186      ;
; 5.787  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.184      ;
; 5.787  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.184      ;
; 5.787  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.184      ;
; 5.787  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.184      ;
; 5.787  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.184      ;
; 5.787  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.184      ;
; 5.787  ; Z80_bridge_v2:inst|Z80_addr_r[21] ; Z80_bridge_v2:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.184      ;
; 5.788  ; Z80_bridge_v2:inst|Z80_addr_r[5]  ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.037     ; 2.182      ;
; 5.797  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.169      ;
; 5.798  ; Z80_bridge_v2:inst|Z80_addr_r[12] ; Z80_bridge_v2:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.041     ; 2.168      ;
; 5.799  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.172      ;
; 5.799  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.172      ;
; 5.799  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.172      ;
; 5.799  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.172      ;
; 5.799  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.172      ;
; 5.799  ; Z80_bridge_v2:inst|Z80_addr_r[16] ; Z80_bridge_v2:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 8.000        ; -0.036     ; 2.172      ;
+--------+-----------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'gpu_clk'                                                                                                                                 ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.083 ; z80_clk                                   ; Z80_bridge_v2:inst|Z80_CLKr               ; z80_clk      ; gpu_clk     ; 0.000        ; 1.241      ; 1.242      ;
; 0.186  ; Z80_bridge_v2:inst|z80_read_port          ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[0]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_write_memory       ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|SPKR_EN                ; Z80_bridge_v2:inst|SPKR_EN                ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_write_port         ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; Z80_bridge_v2:inst|Z80_245data_dir        ; Z80_bridge_v2:inst|Z80_245data_dir        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Z80_bridge_v2:inst|z80_read_memory        ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; inst6                                     ; inst2                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; Z80_bridge_v2:inst|Z80_wData_r[0]         ; Z80_bridge_v2:inst|SPKR_EN                ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; inst2                                     ; inst3                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.315      ;
; 0.196  ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.317      ;
; 0.197  ; Z80_bridge_v2:inst|PS2_STAT[7]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.318      ;
; 0.199  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.319      ;
; 0.200  ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.321      ;
; 0.201  ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.322      ;
; 0.202  ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.323      ;
; 0.202  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.322      ;
; 0.204  ; Z80_bridge_v2:inst|gpu_rd_req             ; inst6                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.324      ;
; 0.206  ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.327      ;
; 0.233  ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.354      ;
; 0.238  ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.359      ;
; 0.262  ; inst3                                     ; inst4                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.383      ;
; 0.268  ; inst4                                     ; inst5                                     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.389      ;
; 0.270  ; Z80_bridge_v2:inst|Z80_CLKr               ; Z80_bridge_v2:inst|Z80_CLKr2              ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.391      ;
; 0.297  ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; Z80_bridge_v2:inst|PS2_STAT[6]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.300  ; Z80_bridge_v2:inst|PS2_STAT[5]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.421      ;
; 0.301  ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.422      ;
; 0.304  ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[2]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.306  ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[1]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.429      ;
; 0.310  ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[1]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.431      ;
; 0.319  ; Z80_bridge_v2:inst|last_z80_read_memory   ; Z80_bridge_v2:inst|gpu_rd_req             ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.440      ;
; 0.320  ; Z80_bridge_v2:inst|last_z80_write_memory  ; Z80_bridge_v2:inst|gpu_wr_ena             ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.441      ;
; 0.330  ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.451      ;
; 0.331  ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.452      ;
; 0.335  ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.455      ;
; 0.343  ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.464      ;
; 0.343  ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.464      ;
; 0.374  ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.495      ;
; 0.378  ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.499      ;
; 0.420  ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.541      ;
; 0.424  ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.545      ;
; 0.427  ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.547      ;
; 0.434  ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.554      ;
; 0.434  ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.554      ;
; 0.434  ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.554      ;
; 0.434  ; Z80_bridge_v2:inst|Z80_RDn_r              ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.554      ;
; 0.446  ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.567      ;
; 0.447  ; Z80_bridge_v2:inst|PS2_STAT[6]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.568      ;
; 0.453  ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.574      ;
; 0.458  ; Z80_bridge_v2:inst|PS2_STAT[5]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.579      ;
; 0.460  ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[2]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.581      ;
; 0.461  ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.582      ;
; 0.461  ; Z80_bridge_v2:inst|PS2_STAT[5]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.582      ;
; 0.463  ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[2]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.584      ;
; 0.464  ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.585      ;
; 0.466  ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[3]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.587      ;
; 0.467  ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.588      ;
; 0.480  ; Z80_bridge_v2:inst|PS2_STAT[3]            ; Z80_bridge_v2:inst|Z80_rData[3]~reg0      ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.601      ;
; 0.480  ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.600      ;
; 0.482  ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ; Z80_bridge_v2:inst|z80_read_memory        ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.602      ;
; 0.484  ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.605      ;
; 0.485  ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.606      ;
; 0.486  ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.607      ;
; 0.486  ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.607      ;
; 0.498  ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ; Z80_bridge_v2:inst|z80_write_memory       ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.619      ;
; 0.509  ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[6]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.630      ;
; 0.512  ; Z80_bridge_v2:inst|PS2_STAT[4]            ; Z80_bridge_v2:inst|PS2_STAT[7]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.633      ;
; 0.513  ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ; Z80_bridge_v2:inst|z80_read_port          ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.634      ;
; 0.513  ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.634      ;
; 0.513  ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.634      ;
; 0.516  ; Z80_bridge_v2:inst|PS2_STAT[7]            ; Z80_bridge_v2:inst|Z80_rData[7]~reg0      ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.637      ;
; 0.516  ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_port         ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.035      ; 0.635      ;
; 0.516  ; Z80_bridge_v2:inst|z80_read_memory        ; Z80_bridge_v2:inst|gpu_rd_req             ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.636      ;
; 0.516  ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.637      ;
; 0.517  ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.035      ; 0.636      ;
; 0.517  ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.035      ; 0.636      ;
; 0.519  ; Z80_bridge_v2:inst|Z80_WRn_r              ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.035      ; 0.638      ;
; 0.519  ; Z80_bridge_v2:inst|PS2_STAT[2]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.640      ;
; 0.526  ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.647      ;
; 0.529  ; Z80_bridge_v2:inst|PS2_STAT[0]            ; Z80_bridge_v2:inst|PS2_STAT[5]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.650      ;
; 0.529  ; Z80_bridge_v2:inst|PS2_STAT[1]            ; Z80_bridge_v2:inst|PS2_STAT[4]            ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.650      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'gpu_clk'                                                                        ;
+-------+--------------+----------------+-----------------+---------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+---------+------------+-------------------------------------------+
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[0]            ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[1]            ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[2]            ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[3]            ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[4]            ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[5]            ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[6]            ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|PS2_STAT[7]            ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_245data_dir        ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_CLKr               ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_CLKr2              ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_IORQn_r            ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_M1n_r              ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_MREQn_r            ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_RDn_r              ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_WRn_r              ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[13]         ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[14]         ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[15]         ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[16]         ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[17]         ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[18]         ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[19]         ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[20]         ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[21]         ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[8]          ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[0]~en        ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[0]~reg0      ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[1]~en        ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[1]~reg0      ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[2]~en        ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[2]~reg0      ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[3]~en        ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[3]~reg0      ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[4]~en        ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[4]~reg0      ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[5]~en        ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[5]~reg0      ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[6]~en        ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[6]~reg0      ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[7]~en        ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_rData[7]~reg0      ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|gpu_rd_req             ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|gpu_wr_ena             ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|last_z80_read_memory   ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|last_z80_write_memory  ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_memory        ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_memory_fc[0]  ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_memory_fc[1]  ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_memory_fc[2]  ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_port          ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_port_fc[0]    ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_port_fc[1]    ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_read_port_fc[2]    ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory       ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory_fc[0] ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory_fc[1] ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_memory_fc[2] ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_port         ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_port_fc[0]   ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_port_fc[1]   ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|z80_write_port_fc[2]   ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; inst2                                     ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; inst3                                     ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; inst4                                     ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; inst5                                     ;
; 3.438 ; 3.622        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; inst6                                     ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|SPKR_EN                ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[0]          ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[10]         ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[11]         ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[12]         ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[1]          ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[2]          ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[3]          ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[4]          ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[5]          ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[6]          ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[7]          ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_addr_r[9]          ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|Z80_wData_r[0]         ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|last_z80_read_port     ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width ; gpu_clk ; Rise       ; Z80_bridge_v2:inst|last_z80_write_port    ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst2|clk                                 ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst3|clk                                 ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst4|clk                                 ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst5|clk                                 ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst6|clk                                 ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|PS2_STAT[0]|clk                      ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|PS2_STAT[1]|clk                      ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|PS2_STAT[2]|clk                      ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|PS2_STAT[3]|clk                      ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|PS2_STAT[4]|clk                      ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|PS2_STAT[5]|clk                      ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|PS2_STAT[6]|clk                      ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|PS2_STAT[7]|clk                      ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|Z80_245data_dir|clk                  ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|Z80_CLKr2|clk                        ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|Z80_CLKr|clk                         ;
; 3.618 ; 3.618        ; 0.000          ; Low Pulse Width ; gpu_clk ; Rise       ; inst|Z80_IORQn_r|clk                      ;
+-------+--------------+----------------+-----------------+---------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'z80_clk'                                  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; Slack   ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; 121.000 ; 125.000      ; 4.000          ; Port Rate ; z80_clk ; Rise       ; z80_clk ;
+---------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpu_rData[*]  ; gpu_clk    ; 1.296 ; 1.940 ; Rise       ; gpu_clk         ;
;  gpu_rData[0] ; gpu_clk    ; 1.204 ; 1.870 ; Rise       ; gpu_clk         ;
;  gpu_rData[1] ; gpu_clk    ; 1.178 ; 1.830 ; Rise       ; gpu_clk         ;
;  gpu_rData[2] ; gpu_clk    ; 1.296 ; 1.940 ; Rise       ; gpu_clk         ;
;  gpu_rData[3] ; gpu_clk    ; 1.127 ; 1.770 ; Rise       ; gpu_clk         ;
;  gpu_rData[4] ; gpu_clk    ; 1.199 ; 1.830 ; Rise       ; gpu_clk         ;
;  gpu_rData[5] ; gpu_clk    ; 1.159 ; 1.779 ; Rise       ; gpu_clk         ;
;  gpu_rData[6] ; gpu_clk    ; 1.169 ; 1.792 ; Rise       ; gpu_clk         ;
;  gpu_rData[7] ; gpu_clk    ; 1.121 ; 1.770 ; Rise       ; gpu_clk         ;
; z80_ADDR[*]   ; gpu_clk    ; 1.270 ; 1.912 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; 1.166 ; 1.786 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; 1.222 ; 1.828 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; 1.235 ; 1.855 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; 1.130 ; 1.735 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; 0.809 ; 1.363 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; 0.995 ; 1.574 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; 1.150 ; 1.758 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; 0.973 ; 1.543 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; 1.242 ; 1.831 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; 0.850 ; 1.423 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; 1.249 ; 1.864 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; 0.929 ; 1.486 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; 1.153 ; 1.742 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; 1.070 ; 1.678 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; 1.059 ; 1.665 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; 0.995 ; 1.617 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; 0.982 ; 1.603 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; 1.270 ; 1.912 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 1.046 ; 1.600 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; 0.992 ; 1.584 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; 1.245 ; 1.832 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; 1.017 ; 1.623 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; 0.790 ; 1.330 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; 1.093 ; 1.691 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; 1.203 ; 1.823 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; 0.942 ; 1.491 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; 1.271 ; 1.906 ; Rise       ; gpu_clk         ;
; z80_clk       ; gpu_clk    ; 0.122 ; 0.621 ; Rise       ; gpu_clk         ;
; z80_wDATA[*]  ; gpu_clk    ; 1.210 ; 1.830 ; Rise       ; gpu_clk         ;
;  z80_wDATA[0] ; gpu_clk    ; 1.210 ; 1.830 ; Rise       ; gpu_clk         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; gpu_rData[*]  ; gpu_clk    ; -0.885 ; -1.512 ; Rise       ; gpu_clk         ;
;  gpu_rData[0] ; gpu_clk    ; -0.964 ; -1.610 ; Rise       ; gpu_clk         ;
;  gpu_rData[1] ; gpu_clk    ; -0.966 ; -1.601 ; Rise       ; gpu_clk         ;
;  gpu_rData[2] ; gpu_clk    ; -1.049 ; -1.676 ; Rise       ; gpu_clk         ;
;  gpu_rData[3] ; gpu_clk    ; -0.890 ; -1.514 ; Rise       ; gpu_clk         ;
;  gpu_rData[4] ; gpu_clk    ; -0.985 ; -1.601 ; Rise       ; gpu_clk         ;
;  gpu_rData[5] ; gpu_clk    ; -0.918 ; -1.521 ; Rise       ; gpu_clk         ;
;  gpu_rData[6] ; gpu_clk    ; -0.928 ; -1.533 ; Rise       ; gpu_clk         ;
;  gpu_rData[7] ; gpu_clk    ; -0.885 ; -1.512 ; Rise       ; gpu_clk         ;
; z80_ADDR[*]   ; gpu_clk    ; -0.611 ; -1.153 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; -0.960 ; -1.570 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; -1.012 ; -1.611 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; -1.024 ; -1.636 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; -0.926 ; -1.522 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; -0.611 ; -1.153 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; -0.789 ; -1.355 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; -0.945 ; -1.543 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; -0.768 ; -1.325 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; -1.031 ; -1.613 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; -0.652 ; -1.210 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; -1.039 ; -1.645 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; -0.733 ; -1.283 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; -0.947 ; -1.528 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; -0.863 ; -1.455 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; -0.853 ; -1.443 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; -0.791 ; -1.396 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; -0.779 ; -1.383 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; -1.061 ; -1.691 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; -0.843 ; -1.392 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; -0.786 ; -1.364 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; -1.034 ; -1.614 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; -0.812 ; -1.402 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; -0.598 ; -1.133 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; -0.886 ; -1.468 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; -0.996 ; -1.606 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; -0.744 ; -1.287 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; -1.059 ; -1.685 ; Rise       ; gpu_clk         ;
; z80_clk       ; gpu_clk    ; 0.083  ; -0.395 ; Rise       ; gpu_clk         ;
; z80_wDATA[*]  ; gpu_clk    ; -1.003 ; -1.613 ; Rise       ; gpu_clk         ;
;  z80_wDATA[0] ; gpu_clk    ; -1.003 ; -1.613 ; Rise       ; gpu_clk         ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; gpu_r_RDY    ; gpu_clk    ; 2.914 ; 2.989 ; Rise       ; gpu_clk         ;
; gpu_r_req    ; gpu_clk    ; 3.603 ; 3.744 ; Rise       ; gpu_clk         ;
; gpu_w_req    ; gpu_clk    ; 3.250 ; 3.335 ; Rise       ; gpu_clk         ;
; speaker      ; gpu_clk    ; 3.217 ; 3.300 ; Rise       ; gpu_clk         ;
; z80_BDIR_EN  ; gpu_clk    ; 3.872 ; 4.033 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 4.178 ; 4.208 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 3.687 ; 3.687 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 4.111 ; 4.111 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 4.178 ; 4.178 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 4.081 ; 4.081 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 3.687 ; 3.687 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 3.833 ; 3.833 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 4.061 ; 4.208 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 4.113 ; 4.113 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 4.116 ; 4.301 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; gpu_r_RDY    ; gpu_clk    ; 2.857 ; 2.931 ; Rise       ; gpu_clk         ;
; gpu_r_req    ; gpu_clk    ; 3.517 ; 3.653 ; Rise       ; gpu_clk         ;
; gpu_w_req    ; gpu_clk    ; 3.179 ; 3.260 ; Rise       ; gpu_clk         ;
; speaker      ; gpu_clk    ; 3.147 ; 3.227 ; Rise       ; gpu_clk         ;
; z80_BDIR_EN  ; gpu_clk    ; 3.777 ; 3.932 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 2.753 ; 2.753 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 2.754 ; 2.754 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 3.129 ; 3.130 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 3.160 ; 3.195 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 3.088 ; 3.088 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 2.753 ; 2.753 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 2.871 ; 2.871 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 2.900 ; 2.900 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 3.120 ; 3.120 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 4.011 ; 4.189 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+--------+--------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack ; -0.121 ; -0.083 ; N/A      ; N/A     ; 3.438               ;
;  gpu_clk         ; -0.121 ; -0.083 ; N/A      ; N/A     ; 3.438               ;
;  z80_clk         ; N/A    ; N/A    ; N/A      ; N/A     ; 121.000             ;
; Design-wide TNS  ; -0.121 ; -0.083 ; 0.0      ; 0.0     ; 0.0                 ;
;  gpu_clk         ; -0.121 ; -0.083 ; N/A      ; N/A     ; 0.000               ;
;  z80_clk         ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpu_rData[*]  ; gpu_clk    ; 2.922 ; 3.146 ; Rise       ; gpu_clk         ;
;  gpu_rData[0] ; gpu_clk    ; 2.577 ; 2.920 ; Rise       ; gpu_clk         ;
;  gpu_rData[1] ; gpu_clk    ; 2.543 ; 2.830 ; Rise       ; gpu_clk         ;
;  gpu_rData[2] ; gpu_clk    ; 2.922 ; 3.146 ; Rise       ; gpu_clk         ;
;  gpu_rData[3] ; gpu_clk    ; 2.423 ; 2.742 ; Rise       ; gpu_clk         ;
;  gpu_rData[4] ; gpu_clk    ; 2.634 ; 2.844 ; Rise       ; gpu_clk         ;
;  gpu_rData[5] ; gpu_clk    ; 2.539 ; 2.789 ; Rise       ; gpu_clk         ;
;  gpu_rData[6] ; gpu_clk    ; 2.554 ; 2.808 ; Rise       ; gpu_clk         ;
;  gpu_rData[7] ; gpu_clk    ; 2.421 ; 2.735 ; Rise       ; gpu_clk         ;
; z80_ADDR[*]   ; gpu_clk    ; 2.882 ; 3.070 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; 2.612 ; 2.828 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; 2.732 ; 2.945 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; 2.779 ; 3.013 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; 2.416 ; 2.681 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; 1.747 ; 1.957 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; 2.164 ; 2.354 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; 2.578 ; 2.803 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; 2.118 ; 2.311 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; 2.777 ; 2.909 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; 1.777 ; 2.021 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; 2.732 ; 2.984 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; 1.986 ; 2.235 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; 2.605 ; 2.748 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; 2.358 ; 2.557 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; 2.316 ; 2.539 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; 2.117 ; 2.389 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; 2.119 ; 2.372 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; 2.882 ; 3.070 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 2.319 ; 2.512 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; 2.219 ; 2.395 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; 2.772 ; 2.905 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; 2.177 ; 2.413 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; 1.686 ; 1.960 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; 2.415 ; 2.555 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; 2.658 ; 2.902 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; 2.037 ; 2.270 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; 2.832 ; 3.068 ; Rise       ; gpu_clk         ;
; z80_clk       ; gpu_clk    ; 0.553 ; 0.621 ; Rise       ; gpu_clk         ;
; z80_wDATA[*]  ; gpu_clk    ; 2.692 ; 2.898 ; Rise       ; gpu_clk         ;
;  z80_wDATA[0] ; gpu_clk    ; 2.692 ; 2.898 ; Rise       ; gpu_clk         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; gpu_rData[*]  ; gpu_clk    ; -0.885 ; -1.512 ; Rise       ; gpu_clk         ;
;  gpu_rData[0] ; gpu_clk    ; -0.964 ; -1.610 ; Rise       ; gpu_clk         ;
;  gpu_rData[1] ; gpu_clk    ; -0.966 ; -1.601 ; Rise       ; gpu_clk         ;
;  gpu_rData[2] ; gpu_clk    ; -1.049 ; -1.676 ; Rise       ; gpu_clk         ;
;  gpu_rData[3] ; gpu_clk    ; -0.890 ; -1.514 ; Rise       ; gpu_clk         ;
;  gpu_rData[4] ; gpu_clk    ; -0.985 ; -1.601 ; Rise       ; gpu_clk         ;
;  gpu_rData[5] ; gpu_clk    ; -0.918 ; -1.521 ; Rise       ; gpu_clk         ;
;  gpu_rData[6] ; gpu_clk    ; -0.928 ; -1.533 ; Rise       ; gpu_clk         ;
;  gpu_rData[7] ; gpu_clk    ; -0.885 ; -1.512 ; Rise       ; gpu_clk         ;
; z80_ADDR[*]   ; gpu_clk    ; -0.611 ; -1.153 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; -0.960 ; -1.570 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; -1.012 ; -1.611 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; -1.024 ; -1.636 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; -0.926 ; -1.522 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; -0.611 ; -1.153 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; -0.789 ; -1.355 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; -0.945 ; -1.543 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; -0.768 ; -1.325 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; -1.031 ; -1.613 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; -0.652 ; -1.210 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; -1.039 ; -1.645 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; -0.733 ; -1.283 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; -0.947 ; -1.528 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; -0.863 ; -1.455 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; -0.853 ; -1.443 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; -0.791 ; -1.396 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; -0.779 ; -1.383 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; -1.061 ; -1.691 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; -0.843 ; -1.392 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; -0.786 ; -1.364 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; -1.034 ; -1.614 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; -0.812 ; -1.402 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; -0.598 ; -1.133 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; -0.886 ; -1.468 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; -0.996 ; -1.606 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; -0.744 ; -1.287 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; -1.059 ; -1.685 ; Rise       ; gpu_clk         ;
; z80_clk       ; gpu_clk    ; 0.083  ; -0.047 ; Rise       ; gpu_clk         ;
; z80_wDATA[*]  ; gpu_clk    ; -1.003 ; -1.613 ; Rise       ; gpu_clk         ;
;  z80_wDATA[0] ; gpu_clk    ; -1.003 ; -1.613 ; Rise       ; gpu_clk         ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; gpu_r_RDY    ; gpu_clk    ; 6.159 ; 6.115 ; Rise       ; gpu_clk         ;
; gpu_r_req    ; gpu_clk    ; 7.856 ; 7.549 ; Rise       ; gpu_clk         ;
; gpu_w_req    ; gpu_clk    ; 7.024 ; 6.842 ; Rise       ; gpu_clk         ;
; speaker      ; gpu_clk    ; 6.967 ; 6.793 ; Rise       ; gpu_clk         ;
; z80_BDIR_EN  ; gpu_clk    ; 8.521 ; 8.139 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 8.175 ; 8.132 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 6.549 ; 6.462 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 6.994 ; 6.994 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 7.153 ; 7.153 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 6.863 ; 6.863 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 6.548 ; 6.462 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 6.591 ; 6.485 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 8.175 ; 8.132 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 7.033 ; 7.033 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 9.156 ; 8.688 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; gpu_r_RDY    ; gpu_clk    ; 2.857 ; 2.931 ; Rise       ; gpu_clk         ;
; gpu_r_req    ; gpu_clk    ; 3.517 ; 3.653 ; Rise       ; gpu_clk         ;
; gpu_w_req    ; gpu_clk    ; 3.179 ; 3.260 ; Rise       ; gpu_clk         ;
; speaker      ; gpu_clk    ; 3.147 ; 3.227 ; Rise       ; gpu_clk         ;
; z80_BDIR_EN  ; gpu_clk    ; 3.777 ; 3.932 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 2.753 ; 2.753 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 2.754 ; 2.754 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 3.129 ; 3.130 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 3.160 ; 3.195 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 3.088 ; 3.088 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 2.753 ; 2.753 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 2.871 ; 2.871 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 2.900 ; 2.900 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 3.120 ; 3.120 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 4.011 ; 4.189 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; z80_DATA_DIR  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; gpu_r_req     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_OE_EN     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_BDIR_EN   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; gpu_w_req     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; gpu_r_RDY     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; speaker       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpu_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_RD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpu_rData[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpu_rData[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpu_rData[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpu_rData[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpu_rData[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpu_rData[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpu_rData[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpu_rData[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_IORQ                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_MREQ                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_WR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_M1                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; z80_DATA_DIR  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; gpu_r_req     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; z80_OE_EN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; z80_BDIR_EN   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; gpu_w_req     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; gpu_r_RDY     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; speaker       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; z80_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; z80_DATA_DIR  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; gpu_r_req     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; z80_OE_EN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; z80_BDIR_EN   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; gpu_w_req     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; gpu_r_RDY     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; speaker       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; z80_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; z80_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; z80_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; z80_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; gpu_clk    ; gpu_clk  ; 1293     ; 0        ; 0        ; 0        ;
; z80_clk    ; gpu_clk  ; 1        ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; gpu_clk    ; gpu_clk  ; 1293     ; 0        ; 0        ; 0        ;
; z80_clk    ; gpu_clk  ; 1        ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jul 07 15:28:49 2020
Info: Command: quartus_sta Z80_bridge -c Z80_bridge
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'SDC1.sdc'
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From gpu_clk (Rise) to gpu_clk (Rise) (setup and hold)
    Critical Warning: From z80_clk (Rise) to gpu_clk (Rise) (setup and hold)
    Critical Warning: From z80_clk (Fall) to gpu_clk (Rise) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.119
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.119        -0.119 gpu_clk 
Info: Worst-case hold slack is 0.043
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.043         0.000 gpu_clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 3.788
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.788         0.000 gpu_clk 
    Info:   121.000         0.000 z80_clk 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From gpu_clk (Rise) to gpu_clk (Rise) (setup and hold)
    Critical Warning: From z80_clk (Rise) to gpu_clk (Rise) (setup and hold)
    Critical Warning: From z80_clk (Fall) to gpu_clk (Rise) (setup and hold)
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.023
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.023        -0.023 gpu_clk 
Info: Worst-case hold slack is 0.103
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.103         0.000 gpu_clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 3.798
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.798         0.000 gpu_clk 
    Info:   121.000         0.000 z80_clk 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From gpu_clk (Rise) to gpu_clk (Rise) (setup and hold)
    Critical Warning: From z80_clk (Rise) to gpu_clk (Rise) (setup and hold)
    Critical Warning: From z80_clk (Fall) to gpu_clk (Rise) (setup and hold)
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.121
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.121        -0.121 gpu_clk 
Info: Worst-case hold slack is -0.083
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.083        -0.083 gpu_clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 3.438
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.438         0.000 gpu_clk 
    Info:   121.000         0.000 z80_clk 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Tue Jul 07 15:28:52 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


