{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509312149824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509312149830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 22:22:29 2017 " "Processing started: Sun Oct 29 22:22:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509312149830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312149830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4LcdInterface -c mainRevision " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4LcdInterface -c mainRevision" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312149831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509312150358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509312150359 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "systemFile.qsys " "Elaborating Qsys system entity \"systemFile.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312160429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:44 Progress: Loading lab4LcdInterface/systemFile.qsys " "2017.10.29.22:22:44 Progress: Loading lab4LcdInterface/systemFile.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312164603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:45 Progress: Reading input file " "2017.10.29.22:22:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312165120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:45 Progress: Adding CPU \[altera_nios2_gen2 17.0\] " "2017.10.29.22:22:45 Progress: Adding CPU \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312165251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Parameterizing module CPU " "2017.10.29.22:22:46 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Adding LCD \[LCD 1.0\] " "2017.10.29.22:22:46 Progress: Adding LCD \[LCD 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Parameterizing module LCD " "2017.10.29.22:22:46 Progress: Parameterizing module LCD" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Adding SDRAM_ctrl \[altera_avalon_new_sdram_controller 17.0\] " "2017.10.29.22:22:46 Progress: Adding SDRAM_ctrl \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Parameterizing module SDRAM_ctrl " "2017.10.29.22:22:46 Progress: Parameterizing module SDRAM_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Adding TCDM \[altera_avalon_onchip_memory2 17.0\] " "2017.10.29.22:22:46 Progress: Adding TCDM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Parameterizing module TCDM " "2017.10.29.22:22:46 Progress: Parameterizing module TCDM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Adding TCIM \[altera_avalon_onchip_memory2 17.0\] " "2017.10.29.22:22:46 Progress: Adding TCIM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Parameterizing module TCIM " "2017.10.29.22:22:46 Progress: Parameterizing module TCIM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Adding altpll_0 \[altpll 17.0\] " "2017.10.29.22:22:46 Progress: Adding altpll_0 \[altpll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Parameterizing module altpll_0 " "2017.10.29.22:22:46 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.10.29.22:22:46 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Parameterizing module clk_0 " "2017.10.29.22:22:46 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\] " "2017.10.29.22:22:46 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Parameterizing module jtag_uart " "2017.10.29.22:22:46 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.0\] " "2017.10.29.22:22:46 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Parameterizing module performance_counter_0 " "2017.10.29.22:22:46 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\] " "2017.10.29.22:22:46 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Parameterizing module sysid " "2017.10.29.22:22:46 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:46 Progress: Adding timer_0 \[altera_avalon_timer 17.0\] " "2017.10.29.22:22:46 Progress: Adding timer_0 \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312166965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:47 Progress: Parameterizing module timer_0 " "2017.10.29.22:22:47 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312167004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:47 Progress: Building connections " "2017.10.29.22:22:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312167004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:47 Progress: Parameterizing connections " "2017.10.29.22:22:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312167043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:47 Progress: Validating " "2017.10.29.22:22:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312167047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.29.22:22:47 Progress: Done reading input file " "2017.10.29.22:22:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312167762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "SystemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312168743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SystemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312168744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "SystemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312168744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.sysid: Time stamp will be automatically updated when this component is generated. " "SystemFile.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312168744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile: Generating systemFile \"systemFile\" for QUARTUS_SYNTH " "SystemFile: Generating systemFile \"systemFile\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312169504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312171481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312171493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312172545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312172545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312173011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312173011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"systemFile\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"systemFile\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312175963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD: \"systemFile\" instantiated LCD \"LCD\" " "LCD: \"systemFile\" instantiated LCD \"LCD\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: Starting RTL generation for module 'systemFile_SDRAM_ctrl' " "SDRAM_ctrl: Starting RTL generation for module 'systemFile_SDRAM_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=systemFile_SDRAM_ctrl --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0002_SDRAM_ctrl_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0002_SDRAM_ctrl_gen//systemFile_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_ctrl:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=systemFile_SDRAM_ctrl --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0002_SDRAM_ctrl_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0002_SDRAM_ctrl_gen//systemFile_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: Done RTL generation for module 'systemFile_SDRAM_ctrl' " "SDRAM_ctrl: Done RTL generation for module 'systemFile_SDRAM_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: \"systemFile\" instantiated altera_avalon_new_sdram_controller \"SDRAM_ctrl\" " "SDRAM_ctrl: \"systemFile\" instantiated altera_avalon_new_sdram_controller \"SDRAM_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: Starting RTL generation for module 'systemFile_TCDM' " "TCDM: Starting RTL generation for module 'systemFile_TCDM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCDM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0003_TCDM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0003_TCDM_gen//systemFile_TCDM_component_configuration.pl  --do_build_sim=0  \] " "TCDM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCDM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0003_TCDM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0003_TCDM_gen//systemFile_TCDM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: Done RTL generation for module 'systemFile_TCDM' " "TCDM: Done RTL generation for module 'systemFile_TCDM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCDM\" " "TCDM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCDM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: Starting RTL generation for module 'systemFile_TCIM' " "TCIM: Starting RTL generation for module 'systemFile_TCIM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCIM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0004_TCIM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0004_TCIM_gen//systemFile_TCIM_component_configuration.pl  --do_build_sim=0  \] " "TCIM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCIM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0004_TCIM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0004_TCIM_gen//systemFile_TCIM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312176853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: Done RTL generation for module 'systemFile_TCIM' " "TCIM: Done RTL generation for module 'systemFile_TCIM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312177082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCIM\" " "TCIM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCIM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312177091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"systemFile\" instantiated altpll \"altpll_0\" " "Altpll_0: \"systemFile\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'systemFile_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'systemFile_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systemFile_jtag_uart --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0007_jtag_uart_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0007_jtag_uart_gen//systemFile_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systemFile_jtag_uart --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0007_jtag_uart_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0007_jtag_uart_gen//systemFile_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'systemFile_jtag_uart' " "Jtag_uart: Done RTL generation for module 'systemFile_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"systemFile\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"systemFile\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'systemFile_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'systemFile_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=systemFile_performance_counter_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0008_performance_counter_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0008_performance_counter_0_gen//systemFile_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=systemFile_performance_counter_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0008_performance_counter_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0008_performance_counter_0_gen//systemFile_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'systemFile_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'systemFile_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"systemFile\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"systemFile\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"systemFile\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"systemFile\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'systemFile_timer_0' " "Timer_0: Starting RTL generation for module 'systemFile_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=systemFile_timer_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0010_timer_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0010_timer_0_gen//systemFile_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=systemFile_timer_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0010_timer_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0010_timer_0_gen//systemFile_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312178761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'systemFile_timer_0' " "Timer_0: Done RTL generation for module 'systemFile_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312179011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"systemFile\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"systemFile\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312179016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312181670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312181925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312182121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312182320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312182517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312182711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312182905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312183098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312183293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312185348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312185892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312186427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"systemFile\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"systemFile\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312186439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"systemFile\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"systemFile\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312186447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'systemFile_CPU_cpu' " "Cpu: Starting RTL generation for module 'systemFile_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312186471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systemFile_CPU_cpu --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0013_cpu_gen/ --quartus_bindir=D:/programs/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0013_cpu_gen//systemFile_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systemFile_CPU_cpu --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0013_cpu_gen/ --quartus_bindir=D:/programs/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7468_6455816165880750681.dir/0013_cpu_gen//systemFile_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312186471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:07 (*) Starting Nios II generation " "Cpu: # 2017.10.29 22:23:07 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:07 (*)   Checking for plaintext license. " "Cpu: # 2017.10.29 22:23:07 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:07 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.10.29 22:23:07 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.10.29 22:23:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:07 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.10.29 22:23:07 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:07 (*)   Plaintext license not found. " "Cpu: # 2017.10.29 22:23:07 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:07 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2017.10.29 22:23:07 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.10.29 22:23:08 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.10.29 22:23:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.10.29 22:23:08 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2017.10.29 22:23:08 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.10.29 22:23:08 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)   Creating all objects for CPU " "Cpu: # 2017.10.29 22:23:08 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)     Testbench " "Cpu: # 2017.10.29 22:23:08 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)     Instruction decoding " "Cpu: # 2017.10.29 22:23:08 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)       Instruction fields " "Cpu: # 2017.10.29 22:23:08 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)       Instruction decodes " "Cpu: # 2017.10.29 22:23:08 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:08 (*)       Signals for RTL simulation waveforms " "Cpu: # 2017.10.29 22:23:08 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:09 (*)       Instruction controls " "Cpu: # 2017.10.29 22:23:09 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:09 (*)     Pipeline frontend " "Cpu: # 2017.10.29 22:23:09 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:09 (*)   Master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) overlaps with master instruction_master address range (0x1000000, 0x3ffffff) " "Cpu: # 2017.10.29 22:23:09 (*)   Master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) overlaps with master instruction_master address range (0x1000000, 0x3ffffff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:09 (*)   Master instruction_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) " "Cpu: # 2017.10.29 22:23:09 (*)   Master instruction_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:09 (*)   Generating non-optimal tightly-coupled master logic due to overlap " "Cpu: # 2017.10.29 22:23:09 (*)   Generating non-optimal tightly-coupled master logic due to overlap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:09 (*)     Pipeline backend " "Cpu: # 2017.10.29 22:23:09 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:09 (*)   Master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) overlaps with master data_master address range (0x1000000, 0x3ffffff) " "Cpu: # 2017.10.29 22:23:09 (*)   Master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) overlaps with master data_master address range (0x1000000, 0x3ffffff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:09 (*)   Master data_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) " "Cpu: # 2017.10.29 22:23:09 (*)   Master data_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:09 (*)   Generating non-optimal tightly-coupled master logic due to overlap " "Cpu: # 2017.10.29 22:23:09 (*)   Generating non-optimal tightly-coupled master logic due to overlap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:11 (*)   Generating RTL from CPU objects " "Cpu: # 2017.10.29 22:23:11 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:12 (*)   Creating encrypted RTL " "Cpu: # 2017.10.29 22:23:12 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.29 22:23:13 (*) Done Nios II generation " "Cpu: # 2017.10.29 22:23:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'systemFile_CPU_cpu' " "Cpu: Done RTL generation for module 'systemFile_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\" " "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\" " "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312193999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_ctrl_s1_burst_adapter\" " "SDRAM_ctrl_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_ctrl_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_avalon_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"LCD_avalon_slave_cmd_width_adapter\" " "LCD_avalon_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"LCD_avalon_slave_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312194688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312195020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312195029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312195037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile: Done \"systemFile\" with 44 modules, 77 files " "SystemFile: Done \"systemFile\" with 44 modules, 77 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312195041 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "systemFile.qsys " "Finished elaborating Qsys system entity \"systemFile.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312196107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-behavioural " "Found design unit 1: testbench-behavioural" {  } { { "testbench.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/testbench.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196708 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/testbench.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file writer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writer-behavioural " "Found design unit 1: writer-behavioural" {  } { { "writer.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/writer.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196711 ""} { "Info" "ISGN_ENTITY_NAME" "1 writer " "Found entity 1: writer" {  } { { "writer.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/writer.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reader.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reader-behavioural " "Found design unit 1: reader-behavioural" {  } { { "reader.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/reader.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196714 ""} { "Info" "ISGN_ENTITY_NAME" "1 reader " "Found entity 1: reader" {  } { { "reader.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/reader.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parport.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file parport.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parPort-PP " "Found design unit 1: parPort-PP" {  } { { "parPort.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/parPort.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196716 ""} { "Info" "ISGN_ENTITY_NAME" "1 parPort " "Found entity 1: parPort" {  } { { "parPort.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/parPort.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelentity.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelentity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevelEntity " "Found entity 1: topLevelEntity" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_default_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_incr_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196745 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196752 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196752 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196752 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196752 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312196758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/systemfile/submodules/altera_merlin_master_agent.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/systemfile/submodules/altera_merlin_master_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196774 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/systemfile/submodules/altera_reset_synchronizer.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312196800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/dflipflop.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/systemfile/submodules/dflipflop.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavioural " "Found design unit 1: D_FF-behavioural" {  } { { "db/ip/systemfile/submodules/dflipflop.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/dflipflop.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196803 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "db/ip/systemfile/submodules/dflipflop.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/dflipflop.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/lcddriver.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/systemfile/submodules/lcddriver.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LcdDriver-LCD " "Found design unit 1: LcdDriver-LCD" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196806 ""} { "Info" "ISGN_ENTITY_NAME" "1 LcdDriver " "Found entity 1: LcdDriver" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU " "Found entity 1: systemFile_CPU" {  } { { "db/ip/systemfile/submodules/systemfile_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312196809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312196809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_ic_data_module " "Found entity 1: systemFile_CPU_cpu_ic_data_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_CPU_cpu_ic_tag_module " "Found entity 2: systemFile_CPU_cpu_ic_tag_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_CPU_cpu_bht_module " "Found entity 3: systemFile_CPU_cpu_bht_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_CPU_cpu_register_bank_a_module " "Found entity 4: systemFile_CPU_cpu_register_bank_a_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "5 systemFile_CPU_cpu_register_bank_b_module " "Found entity 5: systemFile_CPU_cpu_register_bank_b_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "6 systemFile_CPU_cpu_dc_tag_module " "Found entity 6: systemFile_CPU_cpu_dc_tag_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "7 systemFile_CPU_cpu_dc_data_module " "Found entity 7: systemFile_CPU_cpu_dc_data_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "8 systemFile_CPU_cpu_dc_victim_module " "Found entity 8: systemFile_CPU_cpu_dc_victim_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "9 systemFile_CPU_cpu_nios2_oci_debug " "Found entity 9: systemFile_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "10 systemFile_CPU_cpu_nios2_oci_break " "Found entity 10: systemFile_CPU_cpu_nios2_oci_break" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "11 systemFile_CPU_cpu_nios2_oci_xbrk " "Found entity 11: systemFile_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "12 systemFile_CPU_cpu_nios2_oci_dbrk " "Found entity 12: systemFile_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "13 systemFile_CPU_cpu_nios2_oci_itrace " "Found entity 13: systemFile_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "14 systemFile_CPU_cpu_nios2_oci_td_mode " "Found entity 14: systemFile_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "15 systemFile_CPU_cpu_nios2_oci_dtrace " "Found entity 15: systemFile_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "16 systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "17 systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "18 systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "19 systemFile_CPU_cpu_nios2_oci_fifo " "Found entity 19: systemFile_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "20 systemFile_CPU_cpu_nios2_oci_pib " "Found entity 20: systemFile_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "21 systemFile_CPU_cpu_nios2_oci_im " "Found entity 21: systemFile_CPU_cpu_nios2_oci_im" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "22 systemFile_CPU_cpu_nios2_performance_monitors " "Found entity 22: systemFile_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "23 systemFile_CPU_cpu_nios2_avalon_reg " "Found entity 23: systemFile_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "24 systemFile_CPU_cpu_ociram_sp_ram_module " "Found entity 24: systemFile_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "25 systemFile_CPU_cpu_nios2_ocimem " "Found entity 25: systemFile_CPU_cpu_nios2_ocimem" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "26 systemFile_CPU_cpu_nios2_oci " "Found entity 26: systemFile_CPU_cpu_nios2_oci" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""} { "Info" "ISGN_ENTITY_NAME" "27 systemFile_CPU_cpu " "Found entity 27: systemFile_CPU_cpu" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_sysclk " "Found entity 1: systemFile_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_tck " "Found entity 1: systemFile_CPU_cpu_debug_slave_tck" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_wrapper " "Found entity 1: systemFile_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_mult_cell " "Found entity 1: systemFile_CPU_cpu_mult_cell" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_test_bench " "Found entity 1: systemFile_CPU_cpu_test_bench" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_SDRAM_ctrl_input_efifo_module " "Found entity 1: systemFile_SDRAM_ctrl_input_efifo_module" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197596 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_SDRAM_ctrl " "Found entity 2: systemFile_SDRAM_ctrl" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_tcdm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_tcdm.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_TCDM " "Found entity 1: systemFile_TCDM" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_tcim.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_tcim.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_TCIM " "Found entity 1: systemFile_TCIM" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/systemfile/submodules/systemfile_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_altpll_0_dffpipe_l2c " "Found entity 1: systemFile_altpll_0_dffpipe_l2c" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197606 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_altpll_0_stdsync_sv6 " "Found entity 2: systemFile_altpll_0_stdsync_sv6" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197606 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_altpll_0_altpll_pka2 " "Found entity 3: systemFile_altpll_0_altpll_pka2" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197606 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_altpll_0 " "Found entity 4: systemFile_altpll_0" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_irq_mapper " "Found entity 1: systemFile_irq_mapper" {  } { { "db/ip/systemfile/submodules/systemfile_irq_mapper.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/systemfile/submodules/systemfile_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_jtag_uart_sim_scfifo_w " "Found entity 1: systemFile_jtag_uart_sim_scfifo_w" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197613 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_jtag_uart_scfifo_w " "Found entity 2: systemFile_jtag_uart_scfifo_w" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197613 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_jtag_uart_sim_scfifo_r " "Found entity 3: systemFile_jtag_uart_sim_scfifo_r" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197613 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_jtag_uart_scfifo_r " "Found entity 4: systemFile_jtag_uart_scfifo_r" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197613 ""} { "Info" "ISGN_ENTITY_NAME" "5 systemFile_jtag_uart " "Found entity 5: systemFile_jtag_uart" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0 " "Found entity 1: systemFile_mm_interconnect_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_demux " "Found entity 1: systemFile_mm_interconnect_0_cmd_demux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_demux_001 " "Found entity 1: systemFile_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_mux " "Found entity 1: systemFile_mm_interconnect_0_cmd_mux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_mux_001 " "Found entity 1: systemFile_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197650 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router " "Found entity 2: systemFile_mm_interconnect_0_router" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_001_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197654 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_001 " "Found entity 2: systemFile_mm_interconnect_0_router_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_002_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197657 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_002 " "Found entity 2: systemFile_mm_interconnect_0_router_002" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_003_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197661 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_003 " "Found entity 2: systemFile_mm_interconnect_0_router_003" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_004_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197665 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_004 " "Found entity 2: systemFile_mm_interconnect_0_router_004" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197665 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509312197668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_008_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197669 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_008 " "Found entity 2: systemFile_mm_interconnect_0_router_008" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_demux " "Found entity 1: systemFile_mm_interconnect_0_rsp_demux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_demux_001 " "Found entity 1: systemFile_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_mux " "Found entity 1: systemFile_mm_interconnect_0_rsp_mux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_mux_001 " "Found entity 1: systemFile_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_1 " "Found entity 1: systemFile_mm_interconnect_1" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_2 " "Found entity 1: systemFile_mm_interconnect_2" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_performance_counter_0 " "Found entity 1: systemFile_performance_counter_0" {  } { { "db/ip/systemfile/submodules/systemfile_performance_counter_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_sysid " "Found entity 1: systemFile_sysid" {  } { { "db/ip/systemfile/submodules/systemfile_sysid.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_timer_0 " "Found entity 1: systemFile_timer_0" {  } { { "db/ip/systemfile/submodules/systemfile_timer_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/systemfile.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/systemfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile " "Found entity 1: systemFile" {  } { { "db/ip/systemfile/systemfile.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312197702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312197702 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(318) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509312197768 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(328) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509312197768 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(338) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509312197768 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(682) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509312197770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevelEntity " "Elaborating entity \"topLevelEntity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509312197847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile systemFile:inst " "Elaborating entity \"systemFile\" for hierarchy \"systemFile:inst\"" {  } { { "topLevelEntity.bdf" "inst" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 128 600 1000 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312197851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU systemFile:inst\|systemFile_CPU:cpu " "Elaborating entity \"systemFile_CPU\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\"" {  } { { "db/ip/systemfile/systemfile.v" "cpu" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312197857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu " "Elaborating entity \"systemFile_CPU_cpu\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu.v" "cpu" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312197899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_test_bench systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_test_bench:the_systemFile_CPU_cpu_test_bench " "Elaborating entity \"systemFile_CPU_cpu_test_bench\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_test_bench:the_systemFile_CPU_cpu_test_bench\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_test_bench" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 6025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ic_data_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data " "Elaborating entity \"systemFile_CPU_cpu_ic_data_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ic_data" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312198186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312198186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ic_tag_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag " "Elaborating entity \"systemFile_CPU_cpu_ic_tag_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ic_tag" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_7ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312198295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312198295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_bht_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht " "Elaborating entity \"systemFile_CPU_cpu_bht_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_bht" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312198394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312198394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_register_bank_a_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a " "Elaborating entity \"systemFile_CPU_cpu_register_bank_a_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_register_bank_a" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312198501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312198501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_register_bank_b_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_b_module:systemFile_CPU_cpu_register_bank_b " "Elaborating entity \"systemFile_CPU_cpu_register_bank_b_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_b_module:systemFile_CPU_cpu_register_bank_b\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_register_bank_b" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_mult_cell systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell " "Elaborating entity \"systemFile_CPU_cpu_mult_cell\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_mult_cell" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312198659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312198659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312198979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_tag_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag " "Elaborating entity \"systemFile_CPU_cpu_dc_tag_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_tag" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_1jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312199586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312199586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated " "Elaborating entity \"altsyncram_1jc1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_data_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data " "Elaborating entity \"systemFile_CPU_cpu_dc_data_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_data" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312199691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312199691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_victim_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim " "Elaborating entity \"systemFile_CPU_cpu_dc_victim_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_victim" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312199797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312199797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 10307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_debug systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_debug\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_debug" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_break systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_break:the_systemFile_CPU_cpu_nios2_oci_break " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_break\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_break:the_systemFile_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_break" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_xbrk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_xbrk:the_systemFile_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_xbrk:the_systemFile_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_xbrk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312199989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_dbrk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dbrk:the_systemFile_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dbrk:the_systemFile_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_dbrk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_itrace systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_itrace\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_itrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_dtrace systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_dtrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_td_mode systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\|systemFile_CPU_cpu_nios2_oci_td_mode:systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\|systemFile_CPU_cpu_nios2_oci_td_mode:systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_pib systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_pib:the_systemFile_CPU_cpu_nios2_oci_pib " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_pib\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_pib:the_systemFile_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_pib" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_im systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_im:the_systemFile_CPU_cpu_nios2_oci_im " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_im\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_im:the_systemFile_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_im" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_avalon_reg systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_avalon_reg:the_systemFile_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"systemFile_CPU_cpu_nios2_avalon_reg\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_avalon_reg:the_systemFile_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_avalon_reg" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_ocimem systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem " "Elaborating entity \"systemFile_CPU_cpu_nios2_ocimem\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_ocimem" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ociram_sp_ram_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram " "Elaborating entity \"systemFile_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ociram_sp_ram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312200608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_wrapper systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_wrapper\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_debug_slave_wrapper" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_tck systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_tck:the_systemFile_CPU_cpu_debug_slave_tck " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_tck\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_tck:the_systemFile_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "the_systemFile_CPU_cpu_debug_slave_tck" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_sysclk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_sysclk:the_systemFile_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_sysclk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_sysclk:the_systemFile_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "the_systemFile_CPU_cpu_debug_slave_sysclk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "systemFile_CPU_cpu_debug_slave_phy" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdDriver systemFile:inst\|LcdDriver:lcd " "Elaborating entity \"LcdDriver\" for hierarchy \"systemFile:inst\|LcdDriver:lcd\"" {  } { { "db/ip/systemfile/systemfile.v" "lcd" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200938 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadData_DO lcddriver.vhdl(26) " "VHDL Signal Declaration warning at lcddriver.vhdl(26): used implicit default value for signal \"ReadData_DO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509312200939 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadDataValid_SO lcddriver.vhdl(27) " "VHDL Signal Declaration warning at lcddriver.vhdl(27): used implicit default value for signal \"ReadDataValid_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509312200939 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idleCount_D lcddriver.vhdl(184) " "VHDL Process Statement warning at lcddriver.vhdl(184): signal \"idleCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200940 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idleCount_D lcddriver.vhdl(185) " "VHDL Process Statement warning at lcddriver.vhdl(185): signal \"idleCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address_DI lcddriver.vhdl(194) " "VHDL Process Statement warning at lcddriver.vhdl(194): signal \"Address_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_DI lcddriver.vhdl(195) " "VHDL Process Statement warning at lcddriver.vhdl(195): signal \"BurstCount_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BeginBurstTransfer_DI lcddriver.vhdl(196) " "VHDL Process Statement warning at lcddriver.vhdl(196): signal \"BeginBurstTransfer_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IsData_D lcddriver.vhdl(229) " "VHDL Process Statement warning at lcddriver.vhdl(229): signal \"IsData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteData_Persist_D lcddriver.vhdl(250) " "VHDL Process Statement warning at lcddriver.vhdl(250): signal \"WriteData_Persist_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BitEnable_Persist_D lcddriver.vhdl(250) " "VHDL Process Statement warning at lcddriver.vhdl(250): signal \"BitEnable_Persist_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteData_Persist_D lcddriver.vhdl(324) " "VHDL Process Statement warning at lcddriver.vhdl(324): signal \"WriteData_Persist_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BitEnable_Persist_D lcddriver.vhdl(324) " "VHDL Process Statement warning at lcddriver.vhdl(324): signal \"BitEnable_Persist_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IsData_D lcddriver.vhdl(349) " "VHDL Process Statement warning at lcddriver.vhdl(349): signal \"IsData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteData_Persist_D lcddriver.vhdl(357) " "VHDL Process Statement warning at lcddriver.vhdl(357): signal \"WriteData_Persist_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200941 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BitEnable_Persist_D lcddriver.vhdl(357) " "VHDL Process Statement warning at lcddriver.vhdl(357): signal \"BitEnable_Persist_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200942 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_D lcddriver.vhdl(369) " "VHDL Process Statement warning at lcddriver.vhdl(369): signal \"BurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200942 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_D lcddriver.vhdl(374) " "VHDL Process Statement warning at lcddriver.vhdl(374): signal \"BurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200942 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IsData_D lcddriver.vhdl(382) " "VHDL Process Statement warning at lcddriver.vhdl(382): signal \"IsData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509312200942 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BurstCount_D lcddriver.vhdl(145) " "VHDL Process Statement warning at lcddriver.vhdl(145): inferring latch(es) for signal or variable \"BurstCount_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509312200942 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DC_NSO lcddriver.vhdl(145) " "VHDL Process Statement warning at lcddriver.vhdl(145): inferring latch(es) for signal or variable \"DC_NSO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509312200943 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IsData_D lcddriver.vhdl(145) " "VHDL Process Statement warning at lcddriver.vhdl(145): inferring latch(es) for signal or variable \"IsData_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509312200943 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsData_D lcddriver.vhdl(145) " "Inferred latch for \"IsData_D\" at lcddriver.vhdl(145)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200944 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_NSO lcddriver.vhdl(145) " "Inferred latch for \"DC_NSO\" at lcddriver.vhdl(145)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200944 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[0\] lcddriver.vhdl(145) " "Inferred latch for \"BurstCount_D\[0\]\" at lcddriver.vhdl(145)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200944 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[1\] lcddriver.vhdl(145) " "Inferred latch for \"BurstCount_D\[1\]\" at lcddriver.vhdl(145)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200944 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[2\] lcddriver.vhdl(145) " "Inferred latch for \"BurstCount_D\[2\]\" at lcddriver.vhdl(145)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200944 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[3\] lcddriver.vhdl(145) " "Inferred latch for \"BurstCount_D\[3\]\" at lcddriver.vhdl(145)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200944 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[4\] lcddriver.vhdl(145) " "Inferred latch for \"BurstCount_D\[4\]\" at lcddriver.vhdl(145)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200944 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[5\] lcddriver.vhdl(145) " "Inferred latch for \"BurstCount_D\[5\]\" at lcddriver.vhdl(145)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200944 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[6\] lcddriver.vhdl(145) " "Inferred latch for \"BurstCount_D\[6\]\" at lcddriver.vhdl(145)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200944 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[7\] lcddriver.vhdl(145) " "Inferred latch for \"BurstCount_D\[7\]\" at lcddriver.vhdl(145)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312200944 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF systemFile:inst\|LcdDriver:lcd\|D_FF:WriteDataStorage " "Elaborating entity \"D_FF\" for hierarchy \"systemFile:inst\|LcdDriver:lcd\|D_FF:WriteDataStorage\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "WriteDataStorage" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_SDRAM_ctrl systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl " "Elaborating entity \"systemFile_SDRAM_ctrl\" for hierarchy \"systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\"" {  } { { "db/ip/systemfile/systemfile.v" "sdram_ctrl" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312200970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_SDRAM_ctrl_input_efifo_module systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|systemFile_SDRAM_ctrl_input_efifo_module:the_systemFile_SDRAM_ctrl_input_efifo_module " "Elaborating entity \"systemFile_SDRAM_ctrl_input_efifo_module\" for hierarchy \"systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|systemFile_SDRAM_ctrl_input_efifo_module:the_systemFile_SDRAM_ctrl_input_efifo_module\"" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "the_systemFile_SDRAM_ctrl_input_efifo_module" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_TCDM systemFile:inst\|systemFile_TCDM:tcdm " "Elaborating entity \"systemFile_TCDM\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\"" {  } { { "db/ip/systemfile/systemfile.v" "tcdm" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Instantiated megafunction \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemFile_TCDM.hex " "Parameter \"init_file\" = \"systemFile_TCDM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201085 ""}  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509312201085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pag1 " "Found entity 1: altsyncram_pag1" {  } { { "db/altsyncram_pag1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_pag1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312201133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312201133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pag1 systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\|altsyncram_pag1:auto_generated " "Elaborating entity \"altsyncram_pag1\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\|altsyncram_pag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_TCIM systemFile:inst\|systemFile_TCIM:tcim " "Elaborating entity \"systemFile_TCIM\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\"" {  } { { "db/ip/systemfile/systemfile.v" "tcim" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Instantiated megafunction \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemFile_TCIM.hex " "Parameter \"init_file\" = \"systemFile_TCIM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201239 ""}  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509312201239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pk22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pk22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pk22 " "Found entity 1: altsyncram_pk22" {  } { { "db/altsyncram_pk22.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_pk22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312201291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312201291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pk22 systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\|altsyncram_pk22:auto_generated " "Elaborating entity \"altsyncram_pk22\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\|altsyncram_pk22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0 systemFile:inst\|systemFile_altpll_0:altpll_0 " "Elaborating entity \"systemFile_altpll_0\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\"" {  } { { "db/ip/systemfile/systemfile.v" "altpll_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_stdsync_sv6 systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"systemFile_altpll_0_stdsync_sv6\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "stdsync2" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_dffpipe_l2c systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\|systemFile_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"systemFile_altpll_0_dffpipe_l2c\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\|systemFile_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "dffpipe3" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_altpll_pka2 systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1 " "Elaborating entity \"systemFile_altpll_0_altpll_pka2\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "sd1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart systemFile:inst\|systemFile_jtag_uart:jtag_uart " "Elaborating entity \"systemFile_jtag_uart\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\"" {  } { { "db/ip/systemfile/systemfile.v" "jtag_uart" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart_scfifo_w systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w " "Elaborating entity \"systemFile_jtag_uart_scfifo_w\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "the_systemFile_jtag_uart_scfifo_w" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "wfifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312201633 ""}  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509312201633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312201679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312201679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312201700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312201700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312201721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312201721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312201777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312201777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312201834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312201834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312201891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312201891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart_scfifo_r systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_r:the_systemFile_jtag_uart_scfifo_r " "Elaborating entity \"systemFile_jtag_uart_scfifo_r\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_r:the_systemFile_jtag_uart_scfifo_r\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "the_systemFile_jtag_uart_scfifo_r" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312201905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "systemFile_jtag_uart_alt_jtag_atlantic" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312202238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312202238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312202238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312202238 ""}  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509312202238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202317 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_performance_counter_0 systemFile:inst\|systemFile_performance_counter_0:performance_counter_0 " "Elaborating entity \"systemFile_performance_counter_0\" for hierarchy \"systemFile:inst\|systemFile_performance_counter_0:performance_counter_0\"" {  } { { "db/ip/systemfile/systemfile.v" "performance_counter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_sysid systemFile:inst\|systemFile_sysid:sysid " "Elaborating entity \"systemFile_sysid\" for hierarchy \"systemFile:inst\|systemFile_sysid:sysid\"" {  } { { "db/ip/systemfile/systemfile.v" "sysid" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_timer_0 systemFile:inst\|systemFile_timer_0:timer_0 " "Elaborating entity \"systemFile_timer_0\" for hierarchy \"systemFile:inst\|systemFile_timer_0:timer_0\"" {  } { { "db/ip/systemfile/systemfile.v" "timer_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"systemFile_mm_interconnect_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_avalon_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_avalon_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312202988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tcim_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tcim_s2_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "tcim_s2_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_avalon_slave_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_avalon_slave_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_avalon_slave_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_avalon_slave_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rdata_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router " "Elaborating entity \"systemFile_mm_interconnect_0_router\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\|systemFile_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\|systemFile_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"systemFile_mm_interconnect_0_router_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_001_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\|systemFile_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_001_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\|systemFile_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_002 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"systemFile_mm_interconnect_0_router_002\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_002" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_002_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\|systemFile_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_002_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\|systemFile_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_003 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"systemFile_mm_interconnect_0_router_003\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_003" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_003_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\|systemFile_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_003_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\|systemFile_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_004 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"systemFile_mm_interconnect_0_router_004\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_004" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_004_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\|systemFile_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_004_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\|systemFile_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_008 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"systemFile_mm_interconnect_0_router_008\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_008" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_008_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008\|systemFile_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_008_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008\|systemFile_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_burst_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_demux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_demux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_demux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_demux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_demux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_mux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_mux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_mux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_mux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_mux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_demux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_demux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_demux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_demux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_demux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_mux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_mux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_mux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_mux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_mux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_avalon_slave_cmd_width_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_avalon_slave_cmd_width_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_avalon_slave_rsp_width_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509312203857 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509312203858 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509312203858 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "crosser" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312203999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_1 systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"systemFile_mm_interconnect_1\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_tightly_coupled_data_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_tightly_coupled_data_master_0_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "cpu_tightly_coupled_data_master_0_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tcdm_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tcdm_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "tcdm_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_2 systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"systemFile_mm_interconnect_2\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_2" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" "cpu_tightly_coupled_instruction_master_0_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_irq_mapper systemFile:inst\|systemFile_irq_mapper:irq_mapper " "Elaborating entity \"systemFile_irq_mapper\" for hierarchy \"systemFile:inst\|systemFile_irq_mapper:irq_mapper\"" {  } { { "db/ip/systemfile/systemfile.v" "irq_mapper" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller systemFile:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/systemfile/systemfile.v" "rst_controller" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller systemFile:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/systemfile/systemfile.v" "rst_controller_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312204613 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_systemFile_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_systemFile_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_itrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1509312206302 "|topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e24 " "Found entity 1: altsyncram_6e24" {  } { { "db/altsyncram_6e24.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_6e24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312208404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312208404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312208665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312208665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312208769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312208769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ii " "Found entity 1: cntr_6ii" {  } { { "db/cntr_6ii.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_6ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312208915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312208915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312208972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312208972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312209052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312209052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312209164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312209164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312209219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312209219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312209295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312209295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312209350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312209350 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312209678 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509312209913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.29.22:23:34 Progress: Loading sld89fabb54/alt_sld_fab_wrapper_hw.tcl " "2017.10.29.22:23:34 Progress: Loading sld89fabb54/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312214180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312216578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312216785 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312219001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312219126 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312219259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312219413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312219420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312219423 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509312220115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld89fabb54/alt_sld_fab.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312220745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312220745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312220881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312220881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312220883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312220883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312220975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312220975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312221094 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312221094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312221094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312221195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312221195 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem " "RAM logic \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509312226608 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1509312226608 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312230788 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312230788 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312230788 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509312230788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312230852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230852 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509312230852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312230902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312230902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312230936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509312230936 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509312230936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509312230982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312230982 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1509312232214 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1509312232214 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1509312232289 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1509312232289 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1509312232289 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1509312232289 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1509312232289 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509312232311 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[10\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[10\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[11\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[11\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[12\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[12\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[13\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[13\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[14\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[14\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[15\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[15\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[8\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[8\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[9\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[9\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509312232512 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1509312232512 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[0\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[10\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[11\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[12\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[13\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[14\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[15\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[1\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[2\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[3\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[4\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[5\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[6\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[7\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[8\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[9\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509312232532 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1509312232532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509312232546 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509312232546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[1\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509312232546 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509312232546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[2\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509312232546 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509312232546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[3\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509312232546 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509312232546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[4\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509312232547 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509312232547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[5\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509312232547 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509312232547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[6\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509312232547 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509312232547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[7\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|StatePres_D.StatePostTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509312232547 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509312232547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|IsData_D " "Latch systemFile:inst\|LcdDriver:lcd\|IsData_D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_avalon_slave_agent\|local_write " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_avalon_slave_agent\|local_write" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509312232547 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509312232547 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 356 -1 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 352 -1 0 } } { "db/ip/systemfile/submodules/altera_reset_synchronizer.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 306 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7706 -1 0 } } { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2618 -1 0 } } { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 398 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 4070 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 5943 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7715 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 5856 -1 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 267 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509312232588 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509312232589 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509312235623 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509312235623 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 456 352 528 472 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509312235624 "|topLevelEntity|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_READn VCC " "Pin \"LCD_READn\" is stuck at VCC" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 312 352 528 328 "LCD_READn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509312235624 "|topLevelEntity|LCD_READn"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_IM0 GND " "Pin \"LCD_IM0\" is stuck at GND" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 280 352 528 296 "LCD_IM0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509312235624 "|topLevelEntity|LCD_IM0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1509312235624 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312236177 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "702 " "702 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509312240910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312241320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.map.smsg " "Generated suppressed messages file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312242323 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 197 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 197 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1509312244390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509312244603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509312244603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8938 " "Implemented 8938 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509312245487 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509312245487 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1509312245487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8388 " "Implemented 8388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509312245487 ""} { "Info" "ICUT_CUT_TM_RAMS" "476 " "Implemented 476 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509312245487 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1509312245487 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1509312245487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509312245487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "887 " "Peak virtual memory: 887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509312245587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 22:24:05 2017 " "Processing ended: Sun Oct 29 22:24:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509312245587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509312245587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:42 " "Total CPU time (on all processors): 00:02:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509312245587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509312245587 ""}
