
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000110  00800200  000018b6  0000194a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000018b6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000020  00800310  00800310  00001a5a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a5a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002e0  00000000  00000000  00001ab6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002252  00000000  00000000  00001d96  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001183  00000000  00000000  00003fe8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000017e9  00000000  00000000  0000516b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005c8  00000000  00000000  00006954  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000083a  00000000  00000000  00006f1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e0e  00000000  00000000  00007756  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000200  00000000  00000000  00008564  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	b0 c1       	rjmp	.+864    	; 0x36e <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	77 c3       	rjmp	.+1774   	; 0x770 <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	6c c5       	rjmp	.+2776   	; 0xb76 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	d3 c4       	rjmp	.+2470   	; 0xa50 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	d6 05       	cpc	r29, r6
      e6:	28 06       	cpc	r2, r24
      e8:	28 06       	cpc	r2, r24
      ea:	28 06       	cpc	r2, r24
      ec:	28 06       	cpc	r2, r24
      ee:	28 06       	cpc	r2, r24
      f0:	28 06       	cpc	r2, r24
      f2:	28 06       	cpc	r2, r24
      f4:	d6 05       	cpc	r29, r6
      f6:	28 06       	cpc	r2, r24
      f8:	28 06       	cpc	r2, r24
      fa:	28 06       	cpc	r2, r24
      fc:	28 06       	cpc	r2, r24
      fe:	28 06       	cpc	r2, r24
     100:	28 06       	cpc	r2, r24
     102:	28 06       	cpc	r2, r24
     104:	d8 05       	cpc	r29, r8
     106:	28 06       	cpc	r2, r24
     108:	28 06       	cpc	r2, r24
     10a:	28 06       	cpc	r2, r24
     10c:	28 06       	cpc	r2, r24
     10e:	28 06       	cpc	r2, r24
     110:	28 06       	cpc	r2, r24
     112:	28 06       	cpc	r2, r24
     114:	28 06       	cpc	r2, r24
     116:	28 06       	cpc	r2, r24
     118:	28 06       	cpc	r2, r24
     11a:	28 06       	cpc	r2, r24
     11c:	28 06       	cpc	r2, r24
     11e:	28 06       	cpc	r2, r24
     120:	28 06       	cpc	r2, r24
     122:	28 06       	cpc	r2, r24
     124:	d8 05       	cpc	r29, r8
     126:	28 06       	cpc	r2, r24
     128:	28 06       	cpc	r2, r24
     12a:	28 06       	cpc	r2, r24
     12c:	28 06       	cpc	r2, r24
     12e:	28 06       	cpc	r2, r24
     130:	28 06       	cpc	r2, r24
     132:	28 06       	cpc	r2, r24
     134:	28 06       	cpc	r2, r24
     136:	28 06       	cpc	r2, r24
     138:	28 06       	cpc	r2, r24
     13a:	28 06       	cpc	r2, r24
     13c:	28 06       	cpc	r2, r24
     13e:	28 06       	cpc	r2, r24
     140:	28 06       	cpc	r2, r24
     142:	28 06       	cpc	r2, r24
     144:	24 06       	cpc	r2, r20
     146:	28 06       	cpc	r2, r24
     148:	28 06       	cpc	r2, r24
     14a:	28 06       	cpc	r2, r24
     14c:	28 06       	cpc	r2, r24
     14e:	28 06       	cpc	r2, r24
     150:	28 06       	cpc	r2, r24
     152:	28 06       	cpc	r2, r24
     154:	01 06       	cpc	r0, r17
     156:	28 06       	cpc	r2, r24
     158:	28 06       	cpc	r2, r24
     15a:	28 06       	cpc	r2, r24
     15c:	28 06       	cpc	r2, r24
     15e:	28 06       	cpc	r2, r24
     160:	28 06       	cpc	r2, r24
     162:	28 06       	cpc	r2, r24
     164:	28 06       	cpc	r2, r24
     166:	28 06       	cpc	r2, r24
     168:	28 06       	cpc	r2, r24
     16a:	28 06       	cpc	r2, r24
     16c:	28 06       	cpc	r2, r24
     16e:	28 06       	cpc	r2, r24
     170:	28 06       	cpc	r2, r24
     172:	28 06       	cpc	r2, r24
     174:	f5 05       	cpc	r31, r5
     176:	28 06       	cpc	r2, r24
     178:	28 06       	cpc	r2, r24
     17a:	28 06       	cpc	r2, r24
     17c:	28 06       	cpc	r2, r24
     17e:	28 06       	cpc	r2, r24
     180:	28 06       	cpc	r2, r24
     182:	28 06       	cpc	r2, r24
     184:	13 06       	cpc	r1, r19

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 eb       	ldi	r30, 0xB6	; 182
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 31       	cpi	r26, 0x10	; 16
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a0 e1       	ldi	r26, 0x10	; 16
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a0 33       	cpi	r26, 0x30	; 48
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	bd d1       	rcall	.+890    	; 0x53c <main>
     1c2:	0c 94 59 0c 	jmp	0x18b2	; 0x18b2 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
enum interrupt_flags interrupt_flag = no_flag; 


int CAN_init()
{
	MCP_init();
     1c8:	2c d1       	rcall	.+600    	; 0x422 <MCP_init>
	// Turn mask/filters off
	MCP_bit_modify(MCP_RXB0CTRL, MCP_FILTER_OFF, MCP_FILTER_OFF);
     1ca:	40 e6       	ldi	r20, 0x60	; 96
     1cc:	60 e6       	ldi	r22, 0x60	; 96
     1ce:	80 e6       	ldi	r24, 0x60	; 96
     1d0:	55 d1       	rcall	.+682    	; 0x47c <MCP_bit_modify>
	MCP_bit_modify(MCP_RXB1CTRL, MCP_FILTER_OFF, MCP_FILTER_OFF);
     1d2:	40 e6       	ldi	r20, 0x60	; 96
     1d4:	60 e6       	ldi	r22, 0x60	; 96
     1d6:	80 e7       	ldi	r24, 0x70	; 112
     1d8:	51 d1       	rcall	.+674    	; 0x47c <MCP_bit_modify>
	
	// Rollover enable
	MCP_bit_modify(MCP_RXB0CTRL, MCP_ROLLOVER, MCP_ROLLOVER);
     1da:	44 e0       	ldi	r20, 0x04	; 4
     1dc:	64 e0       	ldi	r22, 0x04	; 4
     1de:	80 e6       	ldi	r24, 0x60	; 96
     1e0:	4d d1       	rcall	.+666    	; 0x47c <MCP_bit_modify>
	MCP_bit_modify(MCP_RXB1CTRL, MCP_ROLLOVER, MCP_ROLLOVER);
     1e2:	44 e0       	ldi	r20, 0x04	; 4
     1e4:	64 e0       	ldi	r22, 0x04	; 4
     1e6:	80 e7       	ldi	r24, 0x70	; 112
     1e8:	49 d1       	rcall	.+658    	; 0x47c <MCP_bit_modify>
	
	//Set to loop-back mode
	//MCP_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_LOOPBACK);
	
	// Set to normal mode
	MCP_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     1ea:	40 e0       	ldi	r20, 0x00	; 0
     1ec:	60 ee       	ldi	r22, 0xE0	; 224
     1ee:	8f e0       	ldi	r24, 0x0F	; 15
     1f0:	45 d1       	rcall	.+650    	; 0x47c <MCP_bit_modify>
	
	uint8_t value = MCP_read(MCP_CANSTAT);
     1f2:	8e e0       	ldi	r24, 0x0E	; 14
     1f4:	04 d1       	rcall	.+520    	; 0x3fe <MCP_read>
	if ((value & MODE_MASK) != MODE_NORMAL){
     1f6:	80 7e       	andi	r24, 0xE0	; 224
     1f8:	31 f0       	breq	.+12     	; 0x206 <CAN_init+0x3e>
		printf("MCP2515 is NOT in normal mode after CAN init\n");
     1fa:	8e e0       	ldi	r24, 0x0E	; 14
     1fc:	92 e0       	ldi	r25, 0x02	; 2
     1fe:	50 d7       	rcall	.+3744   	; 0x10a0 <puts>
		return 1;
     200:	81 e0       	ldi	r24, 0x01	; 1
     202:	90 e0       	ldi	r25, 0x00	; 0
     204:	08 95       	ret
	}
	
	
	// Interrupt pin (enable CANINTE.RXnIE)
	MCP_write(MCP_CANINTE, MCP_RX_INT);
     206:	63 e0       	ldi	r22, 0x03	; 3
     208:	8b e2       	ldi	r24, 0x2B	; 43
     20a:	19 d1       	rcall	.+562    	; 0x43e <MCP_write>
	GICR |= (1 << INT0);
	#endif

	#if defined(__AVR_ATmega2560__)
	// Falling edge of INT2 generates interrupt request
	EICRA |= (0 << ISC21) | (0 << ISC20);
     20c:	e9 e6       	ldi	r30, 0x69	; 105
     20e:	f0 e0       	ldi	r31, 0x00	; 0
     210:	80 81       	ld	r24, Z
     212:	80 83       	st	Z, r24
	// Enable external interrupts of INT2
	EIMSK |= (1 << INT2);
     214:	ea 9a       	sbi	0x1d, 2	; 29
	#endif
	return 0;
     216:	80 e0       	ldi	r24, 0x00	; 0
     218:	90 e0       	ldi	r25, 0x00	; 0
}
     21a:	08 95       	ret

0000021c <CAN_msg_send>:

void CAN_msg_send(can_msg *message)
{
     21c:	ef 92       	push	r14
     21e:	ff 92       	push	r15
     220:	0f 93       	push	r16
     222:	1f 93       	push	r17
     224:	cf 93       	push	r28
     226:	df 93       	push	r29
     228:	7c 01       	movw	r14, r24
	// Write ID to TXB0SIDH
	MCP_write(MCP_TXB0SIDH, (message->id) >> 3);
     22a:	fc 01       	movw	r30, r24
     22c:	60 81       	ld	r22, Z
     22e:	71 81       	ldd	r23, Z+1	; 0x01
     230:	76 95       	lsr	r23
     232:	67 95       	ror	r22
     234:	76 95       	lsr	r23
     236:	67 95       	ror	r22
     238:	76 95       	lsr	r23
     23a:	67 95       	ror	r22
     23c:	81 e3       	ldi	r24, 0x31	; 49
     23e:	ff d0       	rcall	.+510    	; 0x43e <MCP_write>
	// Write 0 to TXB0SIDL and extended identifier registers
	MCP_write(MCP_TXB0SIDL, (message->id) << 5);
     240:	f7 01       	movw	r30, r14
     242:	60 81       	ld	r22, Z
     244:	62 95       	swap	r22
     246:	66 0f       	add	r22, r22
     248:	60 7e       	andi	r22, 0xE0	; 224
     24a:	82 e3       	ldi	r24, 0x32	; 50
     24c:	f8 d0       	rcall	.+496    	; 0x43e <MCP_write>
	MCP_write(MCP_TXB0EID8, 0);
     24e:	60 e0       	ldi	r22, 0x00	; 0
     250:	83 e3       	ldi	r24, 0x33	; 51
     252:	f5 d0       	rcall	.+490    	; 0x43e <MCP_write>
	MCP_write(MCP_TXB0EID0, 0);
     254:	60 e0       	ldi	r22, 0x00	; 0
     256:	84 e3       	ldi	r24, 0x34	; 52
     258:	f2 d0       	rcall	.+484    	; 0x43e <MCP_write>
	
	//Write data length
	MCP_write(MCP_TXB0DLC, message->length);
     25a:	f7 01       	movw	r30, r14
     25c:	62 81       	ldd	r22, Z+2	; 0x02
     25e:	85 e3       	ldi	r24, 0x35	; 53
     260:	ee d0       	rcall	.+476    	; 0x43e <MCP_write>
	
	for (int i = 0; i < message->length; i++){
     262:	f7 01       	movw	r30, r14
     264:	82 81       	ldd	r24, Z+2	; 0x02
     266:	88 23       	and	r24, r24
     268:	91 f0       	breq	.+36     	; 0x28e <CAN_msg_send+0x72>
     26a:	87 01       	movw	r16, r14
     26c:	0d 5f       	subi	r16, 0xFD	; 253
     26e:	1f 4f       	sbci	r17, 0xFF	; 255
     270:	c0 e0       	ldi	r28, 0x00	; 0
     272:	d0 e0       	ldi	r29, 0x00	; 0
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
     274:	f8 01       	movw	r30, r16
     276:	61 91       	ld	r22, Z+
     278:	8f 01       	movw	r16, r30
     27a:	8c 2f       	mov	r24, r28
     27c:	8a 5c       	subi	r24, 0xCA	; 202
     27e:	df d0       	rcall	.+446    	; 0x43e <MCP_write>
	MCP_write(MCP_TXB0EID0, 0);
	
	//Write data length
	MCP_write(MCP_TXB0DLC, message->length);
	
	for (int i = 0; i < message->length; i++){
     280:	21 96       	adiw	r28, 0x01	; 1
     282:	f7 01       	movw	r30, r14
     284:	22 81       	ldd	r18, Z+2	; 0x02
     286:	30 e0       	ldi	r19, 0x00	; 0
     288:	c2 17       	cp	r28, r18
     28a:	d3 07       	cpc	r29, r19
     28c:	9c f3       	brlt	.-26     	; 0x274 <CAN_msg_send+0x58>
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
	}
	MCP_request_to_send(MCP_RTS_TX0);
     28e:	81 e8       	ldi	r24, 0x81	; 129
     290:	e9 d0       	rcall	.+466    	; 0x464 <MCP_request_to_send>
}
     292:	df 91       	pop	r29
     294:	cf 91       	pop	r28
     296:	1f 91       	pop	r17
     298:	0f 91       	pop	r16
     29a:	ff 90       	pop	r15
     29c:	ef 90       	pop	r14
     29e:	08 95       	ret

000002a0 <CAN_msg_receive>:

void CAN_msg_receive(can_msg *msg, uint8_t reg)
{
     2a0:	cf 92       	push	r12
     2a2:	df 92       	push	r13
     2a4:	ef 92       	push	r14
     2a6:	ff 92       	push	r15
     2a8:	0f 93       	push	r16
     2aa:	1f 93       	push	r17
     2ac:	cf 93       	push	r28
     2ae:	df 93       	push	r29
     2b0:	7c 01       	movw	r14, r24
     2b2:	c6 2f       	mov	r28, r22

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
     2b4:	81 e0       	ldi	r24, 0x01	; 1
     2b6:	86 0f       	add	r24, r22
     2b8:	a2 d0       	rcall	.+324    	; 0x3fe <MCP_read>
     2ba:	d8 2f       	mov	r29, r24
     2bc:	82 e0       	ldi	r24, 0x02	; 2
     2be:	8c 0f       	add	r24, r28
     2c0:	9e d0       	rcall	.+316    	; 0x3fe <MCP_read>
     2c2:	48 2f       	mov	r20, r24
     2c4:	42 95       	swap	r20
     2c6:	46 95       	lsr	r20
     2c8:	47 70       	andi	r20, 0x07	; 7
     2ca:	2d 2f       	mov	r18, r29
     2cc:	30 e0       	ldi	r19, 0x00	; 0
     2ce:	c9 01       	movw	r24, r18
     2d0:	88 0f       	add	r24, r24
     2d2:	99 1f       	adc	r25, r25
     2d4:	88 0f       	add	r24, r24
     2d6:	99 1f       	adc	r25, r25
     2d8:	88 0f       	add	r24, r24
     2da:	99 1f       	adc	r25, r25
     2dc:	84 2b       	or	r24, r20
     2de:	f7 01       	movw	r30, r14
     2e0:	91 83       	std	Z+1, r25	; 0x01
     2e2:	80 83       	st	Z, r24
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
     2e4:	85 e0       	ldi	r24, 0x05	; 5
     2e6:	8c 0f       	add	r24, r28
     2e8:	8a d0       	rcall	.+276    	; 0x3fe <MCP_read>
     2ea:	8f 70       	andi	r24, 0x0F	; 15
     2ec:	f7 01       	movw	r30, r14
     2ee:	82 83       	std	Z+2, r24	; 0x02
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     2f0:	88 23       	and	r24, r24
     2f2:	f1 f0       	breq	.+60     	; 0x330 <CAN_msg_receive+0x90>
     2f4:	0f 2e       	mov	r0, r31
     2f6:	f6 e0       	ldi	r31, 0x06	; 6
     2f8:	df 2e       	mov	r13, r31
     2fa:	f0 2d       	mov	r31, r0
     2fc:	dc 0e       	add	r13, r28
     2fe:	87 01       	movw	r16, r14
     300:	0d 5f       	subi	r16, 0xFD	; 253
     302:	1f 4f       	sbci	r17, 0xFF	; 255
     304:	0f 2e       	mov	r0, r31
     306:	fe e0       	ldi	r31, 0x0E	; 14
     308:	cf 2e       	mov	r12, r31
     30a:	f0 2d       	mov	r31, r0
     30c:	cc 0e       	add	r12, r28
{

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
     30e:	c0 e0       	ldi	r28, 0x00	; 0
     310:	d0 e0       	ldi	r29, 0x00	; 0
	while( (i < msg->length) && (i < 8) ){
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
     312:	8d 2d       	mov	r24, r13
     314:	74 d0       	rcall	.+232    	; 0x3fe <MCP_read>
     316:	f8 01       	movw	r30, r16
     318:	81 93       	st	Z+, r24
     31a:	8f 01       	movw	r16, r30
		i++;
     31c:	21 96       	adiw	r28, 0x01	; 1

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     31e:	f7 01       	movw	r30, r14
     320:	22 81       	ldd	r18, Z+2	; 0x02
     322:	30 e0       	ldi	r19, 0x00	; 0
     324:	c2 17       	cp	r28, r18
     326:	d3 07       	cpc	r29, r19
     328:	1c f4       	brge	.+6      	; 0x330 <CAN_msg_receive+0x90>
     32a:	d3 94       	inc	r13
     32c:	dc 10       	cpse	r13, r12
     32e:	f1 cf       	rjmp	.-30     	; 0x312 <CAN_msg_receive+0x72>
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
		i++;
	}	
	
}
     330:	df 91       	pop	r29
     332:	cf 91       	pop	r28
     334:	1f 91       	pop	r17
     336:	0f 91       	pop	r16
     338:	ff 90       	pop	r15
     33a:	ef 90       	pop	r14
     33c:	df 90       	pop	r13
     33e:	cf 90       	pop	r12
     340:	08 95       	ret

00000342 <CAN_handle_interrupt>:

void CAN_handle_interrupt(can_msg *msg)
{
	//printf("EFLG: %x\n", MCP_read(MCP_EFLG));
	//printf("RXB0CTRL: %x\n", MCP_read(MCP_RXB0CTRL));
	switch(interrupt_flag){
     342:	20 91 10 03 	lds	r18, 0x0310
     346:	21 30       	cpi	r18, 0x01	; 1
     348:	41 f0       	breq	.+16     	; 0x35a <CAN_handle_interrupt+0x18>
     34a:	18 f0       	brcs	.+6      	; 0x352 <CAN_handle_interrupt+0x10>
     34c:	22 30       	cpi	r18, 0x02	; 2
     34e:	51 f0       	breq	.+20     	; 0x364 <CAN_handle_interrupt+0x22>
     350:	08 95       	ret
		case no_flag:
		//printf("no interrupt 1\n");
			msg->data[0] = CAN_NO_MESSAGE;
     352:	2a e0       	ldi	r18, 0x0A	; 10
     354:	fc 01       	movw	r30, r24
     356:	23 83       	std	Z+3, r18	; 0x03
			break;
     358:	08 95       	ret
		case RX0:
			CAN_msg_receive(msg, MCP_RXB0CTRL);
     35a:	60 e6       	ldi	r22, 0x60	; 96
     35c:	a1 df       	rcall	.-190    	; 0x2a0 <CAN_msg_receive>
			interrupt_flag = no_flag;
     35e:	10 92 10 03 	sts	0x0310, r1
			//printf("interrupt handled 1\n");
			break;
     362:	08 95       	ret
		case RX1:
			CAN_msg_receive(msg, MCP_RXB1CTRL);
     364:	60 e7       	ldi	r22, 0x70	; 112
     366:	9c df       	rcall	.-200    	; 0x2a0 <CAN_msg_receive>
			interrupt_flag = no_flag;
     368:	10 92 10 03 	sts	0x0310, r1
     36c:	08 95       	ret

0000036e <__vector_3>:
	
}
#endif

#if defined(__AVR_ATmega2560__)
ISR(INT2_vect){
     36e:	1f 92       	push	r1
     370:	0f 92       	push	r0
     372:	0f b6       	in	r0, 0x3f	; 63
     374:	0f 92       	push	r0
     376:	11 24       	eor	r1, r1
     378:	0b b6       	in	r0, 0x3b	; 59
     37a:	0f 92       	push	r0
     37c:	2f 93       	push	r18
     37e:	3f 93       	push	r19
     380:	4f 93       	push	r20
     382:	5f 93       	push	r21
     384:	6f 93       	push	r22
     386:	7f 93       	push	r23
     388:	8f 93       	push	r24
     38a:	9f 93       	push	r25
     38c:	af 93       	push	r26
     38e:	bf 93       	push	r27
     390:	ef 93       	push	r30
     392:	ff 93       	push	r31
	uint8_t interrupt = MCP_read(MCP_CANINTF);
     394:	8c e2       	ldi	r24, 0x2C	; 44
     396:	33 d0       	rcall	.+102    	; 0x3fe <MCP_read>

	if (interrupt & MCP_RX0IF){
     398:	80 ff       	sbrs	r24, 0
     39a:	08 c0       	rjmp	.+16     	; 0x3ac <__vector_3+0x3e>
		interrupt_flag = RX0;
     39c:	81 e0       	ldi	r24, 0x01	; 1
     39e:	80 93 10 03 	sts	0x0310, r24
		// clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3a2:	40 e0       	ldi	r20, 0x00	; 0
     3a4:	61 e0       	ldi	r22, 0x01	; 1
     3a6:	8c e2       	ldi	r24, 0x2C	; 44
     3a8:	69 d0       	rcall	.+210    	; 0x47c <MCP_bit_modify>
     3aa:	09 c0       	rjmp	.+18     	; 0x3be <__vector_3+0x50>
	}
	else if (interrupt & MCP_RX1IF){
     3ac:	81 ff       	sbrs	r24, 1
     3ae:	07 c0       	rjmp	.+14     	; 0x3be <__vector_3+0x50>
		interrupt_flag = RX1;
     3b0:	82 e0       	ldi	r24, 0x02	; 2
     3b2:	80 93 10 03 	sts	0x0310, r24
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     3b6:	40 e0       	ldi	r20, 0x00	; 0
     3b8:	62 e0       	ldi	r22, 0x02	; 2
     3ba:	8c e2       	ldi	r24, 0x2C	; 44
     3bc:	5f d0       	rcall	.+190    	; 0x47c <MCP_bit_modify>
	}
	
}
     3be:	ff 91       	pop	r31
     3c0:	ef 91       	pop	r30
     3c2:	bf 91       	pop	r27
     3c4:	af 91       	pop	r26
     3c6:	9f 91       	pop	r25
     3c8:	8f 91       	pop	r24
     3ca:	7f 91       	pop	r23
     3cc:	6f 91       	pop	r22
     3ce:	5f 91       	pop	r21
     3d0:	4f 91       	pop	r20
     3d2:	3f 91       	pop	r19
     3d4:	2f 91       	pop	r18
     3d6:	0f 90       	pop	r0
     3d8:	0b be       	out	0x3b, r0	; 59
     3da:	0f 90       	pop	r0
     3dc:	0f be       	out	0x3f, r0	; 63
     3de:	0f 90       	pop	r0
     3e0:	1f 90       	pop	r1
     3e2:	18 95       	reti

000003e4 <MCP_reset>:
	SPI_transmit_receive(MCP_READ_STATUS);
	uint8_t status = SPI_transmit_receive(0);
	SPI_set_ss(1);
	
	return status;
}
     3e4:	80 e0       	ldi	r24, 0x00	; 0
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	76 d0       	rcall	.+236    	; 0x4d6 <SPI_set_ss>
     3ea:	80 ec       	ldi	r24, 0xC0	; 192
     3ec:	68 d0       	rcall	.+208    	; 0x4be <SPI_transmit_receive>
     3ee:	82 e4       	ldi	r24, 0x42	; 66
     3f0:	8a 95       	dec	r24
     3f2:	f1 f7       	brne	.-4      	; 0x3f0 <MCP_reset+0xc>
     3f4:	00 c0       	rjmp	.+0      	; 0x3f6 <MCP_reset+0x12>
     3f6:	81 e0       	ldi	r24, 0x01	; 1
     3f8:	90 e0       	ldi	r25, 0x00	; 0
     3fa:	6d c0       	rjmp	.+218    	; 0x4d6 <SPI_set_ss>
     3fc:	08 95       	ret

000003fe <MCP_read>:
     3fe:	cf 93       	push	r28
     400:	c8 2f       	mov	r28, r24
     402:	80 e0       	ldi	r24, 0x00	; 0
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	67 d0       	rcall	.+206    	; 0x4d6 <SPI_set_ss>
     408:	83 e0       	ldi	r24, 0x03	; 3
     40a:	59 d0       	rcall	.+178    	; 0x4be <SPI_transmit_receive>
     40c:	8c 2f       	mov	r24, r28
     40e:	57 d0       	rcall	.+174    	; 0x4be <SPI_transmit_receive>
     410:	80 e0       	ldi	r24, 0x00	; 0
     412:	55 d0       	rcall	.+170    	; 0x4be <SPI_transmit_receive>
     414:	c8 2f       	mov	r28, r24
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	90 e0       	ldi	r25, 0x00	; 0
     41a:	5d d0       	rcall	.+186    	; 0x4d6 <SPI_set_ss>
     41c:	8c 2f       	mov	r24, r28
     41e:	cf 91       	pop	r28
     420:	08 95       	ret

00000422 <MCP_init>:
     422:	44 d0       	rcall	.+136    	; 0x4ac <SPI_init>
     424:	df df       	rcall	.-66     	; 0x3e4 <MCP_reset>
     426:	8e e0       	ldi	r24, 0x0E	; 14
     428:	ea df       	rcall	.-44     	; 0x3fe <MCP_read>
     42a:	80 7e       	andi	r24, 0xE0	; 224
     42c:	80 38       	cpi	r24, 0x80	; 128
     42e:	29 f0       	breq	.+10     	; 0x43a <MCP_init+0x18>
     430:	8b e3       	ldi	r24, 0x3B	; 59
     432:	92 e0       	ldi	r25, 0x02	; 2
     434:	35 d6       	rcall	.+3178   	; 0x10a0 <puts>
     436:	81 e0       	ldi	r24, 0x01	; 1
     438:	08 95       	ret
     43a:	80 e0       	ldi	r24, 0x00	; 0
     43c:	08 95       	ret

0000043e <MCP_write>:
     43e:	cf 93       	push	r28
     440:	df 93       	push	r29
     442:	d8 2f       	mov	r29, r24
     444:	c6 2f       	mov	r28, r22
     446:	80 e0       	ldi	r24, 0x00	; 0
     448:	90 e0       	ldi	r25, 0x00	; 0
     44a:	45 d0       	rcall	.+138    	; 0x4d6 <SPI_set_ss>
     44c:	82 e0       	ldi	r24, 0x02	; 2
     44e:	37 d0       	rcall	.+110    	; 0x4be <SPI_transmit_receive>
     450:	8d 2f       	mov	r24, r29
     452:	35 d0       	rcall	.+106    	; 0x4be <SPI_transmit_receive>
     454:	8c 2f       	mov	r24, r28
     456:	33 d0       	rcall	.+102    	; 0x4be <SPI_transmit_receive>
     458:	81 e0       	ldi	r24, 0x01	; 1
     45a:	90 e0       	ldi	r25, 0x00	; 0
     45c:	3c d0       	rcall	.+120    	; 0x4d6 <SPI_set_ss>
     45e:	df 91       	pop	r29
     460:	cf 91       	pop	r28
     462:	08 95       	ret

00000464 <MCP_request_to_send>:
     464:	cf 93       	push	r28
     466:	c8 2f       	mov	r28, r24
     468:	80 e0       	ldi	r24, 0x00	; 0
     46a:	90 e0       	ldi	r25, 0x00	; 0
     46c:	34 d0       	rcall	.+104    	; 0x4d6 <SPI_set_ss>
     46e:	8c 2f       	mov	r24, r28
     470:	26 d0       	rcall	.+76     	; 0x4be <SPI_transmit_receive>
     472:	81 e0       	ldi	r24, 0x01	; 1
     474:	90 e0       	ldi	r25, 0x00	; 0
     476:	2f d0       	rcall	.+94     	; 0x4d6 <SPI_set_ss>
     478:	cf 91       	pop	r28
     47a:	08 95       	ret

0000047c <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     47c:	1f 93       	push	r17
     47e:	cf 93       	push	r28
     480:	df 93       	push	r29
     482:	18 2f       	mov	r17, r24
     484:	d6 2f       	mov	r29, r22
     486:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     488:	80 e0       	ldi	r24, 0x00	; 0
     48a:	90 e0       	ldi	r25, 0x00	; 0
     48c:	24 d0       	rcall	.+72     	; 0x4d6 <SPI_set_ss>
	SPI_transmit_receive(MCP_BITMOD);
     48e:	85 e0       	ldi	r24, 0x05	; 5
     490:	16 d0       	rcall	.+44     	; 0x4be <SPI_transmit_receive>
	
	SPI_transmit_receive(address);
     492:	81 2f       	mov	r24, r17
     494:	14 d0       	rcall	.+40     	; 0x4be <SPI_transmit_receive>
	SPI_transmit_receive(mask);
     496:	8d 2f       	mov	r24, r29
     498:	12 d0       	rcall	.+36     	; 0x4be <SPI_transmit_receive>
	SPI_transmit_receive(data);
     49a:	8c 2f       	mov	r24, r28
     49c:	10 d0       	rcall	.+32     	; 0x4be <SPI_transmit_receive>
	
	SPI_set_ss(1);
     49e:	81 e0       	ldi	r24, 0x01	; 1
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	19 d0       	rcall	.+50     	; 0x4d6 <SPI_set_ss>
     4a4:	df 91       	pop	r29
     4a6:	cf 91       	pop	r28
     4a8:	1f 91       	pop	r17
     4aa:	08 95       	ret

000004ac <SPI_init>:
	// Set MOSI, SCK and SS output
	#if defined(__AVR_ATmega162__)
	DDRB |= (1 << DDB5)|(1 << DDB7)|(1 << DDB4);
	#endif
	#if defined(__AVR_ATmega2560__)
	DDRB |= (1 << DDB2)|(1 << DDB1)|(1 << DDB0) | (1 << DDB7);
     4ac:	84 b1       	in	r24, 0x04	; 4
     4ae:	87 68       	ori	r24, 0x87	; 135
     4b0:	84 b9       	out	0x04, r24	; 4
	#endif
	
	// Enable SPI, Master, set clock rate
	SPCR = (1 << MSTR)|(1 << SPR0);
     4b2:	81 e1       	ldi	r24, 0x11	; 17
     4b4:	8c bd       	out	0x2c, r24	; 44
	
	SPCR |= (1 << SPE);
     4b6:	8c b5       	in	r24, 0x2c	; 44
     4b8:	80 64       	ori	r24, 0x40	; 64
     4ba:	8c bd       	out	0x2c, r24	; 44
     4bc:	08 95       	ret

000004be <SPI_transmit_receive>:
}

uint8_t SPI_transmit_receive(uint8_t data)
{
	// Start transmission (write to data register)
	SPDR = data;
     4be:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete
	//printf("Hello from SPI transmit receive 1\n");
	while(!(SPSR & (1 << SPIF)));
     4c0:	0d b4       	in	r0, 0x2d	; 45
     4c2:	07 fe       	sbrs	r0, 7
     4c4:	fd cf       	rjmp	.-6      	; 0x4c0 <SPI_transmit_receive+0x2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4c6:	85 ef       	ldi	r24, 0xF5	; 245
     4c8:	90 e0       	ldi	r25, 0x00	; 0
     4ca:	01 97       	sbiw	r24, 0x01	; 1
     4cc:	f1 f7       	brne	.-4      	; 0x4ca <SPI_transmit_receive+0xc>
     4ce:	00 c0       	rjmp	.+0      	; 0x4d0 <SPI_transmit_receive+0x12>
     4d0:	00 00       	nop
	//printf("Hello from SPI transmit receive 2\n");
	
	_delay_us(200);
	return SPDR;
     4d2:	8e b5       	in	r24, 0x2e	; 46
	
}
     4d4:	08 95       	ret

000004d6 <SPI_set_ss>:
		clear_bit(PORTB, PB4);
	}
	#endif
	
	#if defined(__AVR_ATmega2560__)
	if (val == 1){
     4d6:	81 30       	cpi	r24, 0x01	; 1
     4d8:	91 05       	cpc	r25, r1
     4da:	11 f4       	brne	.+4      	; 0x4e0 <SPI_set_ss+0xa>
		set_bit(PORTB, PB7);
     4dc:	2f 9a       	sbi	0x05, 7	; 5
     4de:	08 95       	ret
	}
	else if (val == 0){
     4e0:	89 2b       	or	r24, r25
     4e2:	09 f4       	brne	.+2      	; 0x4e6 <SPI_set_ss+0x10>
		clear_bit(PORTB, PB7);
     4e4:	2f 98       	cbi	0x05, 7	; 5
     4e6:	08 95       	ret

000004e8 <UART_Transmit>:

// transmit data
void UART_Transmit (unsigned char data)
{
	// Wait for empty transmit buffer
	while (!( UCSR0A & (1<<UDRE0))); 
     4e8:	e0 ec       	ldi	r30, 0xC0	; 192
     4ea:	f0 e0       	ldi	r31, 0x00	; 0
     4ec:	90 81       	ld	r25, Z
     4ee:	95 ff       	sbrs	r25, 5
     4f0:	fd cf       	rjmp	.-6      	; 0x4ec <UART_Transmit+0x4>
	
	// Put data into buffer, sends the data
	UDR0 = data;  
     4f2:	80 93 c6 00 	sts	0x00C6, r24
     4f6:	08 95       	ret

000004f8 <UART_Recieve>:

// function to receive data
unsigned char UART_Recieve (void)
{
	//Wait for data to be received
	while(!(UCSR0A & (1<<RXC0)));  
     4f8:	e0 ec       	ldi	r30, 0xC0	; 192
     4fa:	f0 e0       	ldi	r31, 0x00	; 0
     4fc:	80 81       	ld	r24, Z
     4fe:	88 23       	and	r24, r24
     500:	ec f7       	brge	.-6      	; 0x4fc <UART_Recieve+0x4>
	
	//Get and return received data from buffer
	return UDR0;  
     502:	80 91 c6 00 	lds	r24, 0x00C6
     506:	08 95       	ret

00000508 <UART_Init>:

void UART_Init( unsigned int ubrr ){
	/* 
	Set baud rate
	 */
	UBRR0H |= (unsigned char)(ubrr>>8);
     508:	e5 ec       	ldi	r30, 0xC5	; 197
     50a:	f0 e0       	ldi	r31, 0x00	; 0
     50c:	20 81       	ld	r18, Z
     50e:	92 2b       	or	r25, r18
     510:	90 83       	st	Z, r25
	UBRR0L |= (unsigned char)ubrr;
     512:	e4 ec       	ldi	r30, 0xC4	; 196
     514:	f0 e0       	ldi	r31, 0x00	; 0
     516:	90 81       	ld	r25, Z
     518:	89 2b       	or	r24, r25
     51a:	80 83       	st	Z, r24
	/* 
	Enable receiver and transmitter
	 */
	UCSR0B |= (1<<RXEN0)|(1<<TXEN0);
     51c:	e1 ec       	ldi	r30, 0xC1	; 193
     51e:	f0 e0       	ldi	r31, 0x00	; 0
     520:	80 81       	ld	r24, Z
     522:	88 61       	ori	r24, 0x18	; 24
     524:	80 83       	st	Z, r24
	 */
	#if defined(__AVR_ATmega162__)
	UCSR0C |= (1<<URSEL0)|(1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
	#endif
	#if defined(__AVR_ATmega2560__)
	UCSR0C |= (1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     526:	e2 ec       	ldi	r30, 0xC2	; 194
     528:	f0 e0       	ldi	r31, 0x00	; 0
     52a:	80 81       	ld	r24, Z
     52c:	8e 60       	ori	r24, 0x0E	; 14
     52e:	80 83       	st	Z, r24
	#endif
	
	fdevopen(&UART_Transmit, &UART_Recieve);
     530:	6c e7       	ldi	r22, 0x7C	; 124
     532:	72 e0       	ldi	r23, 0x02	; 2
     534:	84 e7       	ldi	r24, 0x74	; 116
     536:	92 e0       	ldi	r25, 0x02	; 2
     538:	58 c5       	rjmp	.+2736   	; 0xfea <fdevopen>
     53a:	08 95       	ret

0000053c <main>:
#include <stdlib.h>
#include <avr/io.h>
#include <util/delay.h>
#include <avr/interrupt.h>

int main( void ){
     53c:	cf 93       	push	r28
     53e:	df 93       	push	r29
     540:	cd b7       	in	r28, 0x3d	; 61
     542:	de b7       	in	r29, 0x3e	; 62
     544:	66 97       	sbiw	r28, 0x16	; 22
     546:	0f b6       	in	r0, 0x3f	; 63
     548:	f8 94       	cli
     54a:	de bf       	out	0x3e, r29	; 62
     54c:	0f be       	out	0x3f, r0	; 63
     54e:	cd bf       	out	0x3d, r28	; 61
	cli();
     550:	f8 94       	cli
	
	UART_Init( MYUBRR );
     552:	87 e6       	ldi	r24, 0x67	; 103
     554:	90 e0       	ldi	r25, 0x00	; 0
     556:	d8 df       	rcall	.-80     	; 0x508 <UART_Init>
	printf("Initializations\n");
     558:	8c e6       	ldi	r24, 0x6C	; 108
     55a:	92 e0       	ldi	r25, 0x02	; 2
     55c:	a1 d5       	rcall	.+2882   	; 0x10a0 <puts>
	CAN_init();
     55e:	34 de       	rcall	.-920    	; 0x1c8 <CAN_init>
	COUNTER_init();
     560:	4a d1       	rcall	.+660    	; 0x7f6 <COUNTER_init>
	ADC_init_2560();
     562:	1e d1       	rcall	.+572    	; 0x7a0 <ADC_init_2560>
	MOTOR_init();
     564:	80 d1       	rcall	.+768    	; 0x866 <MOTOR_init>
	SOLENOID_init();
     566:	70 d2       	rcall	.+1248   	; 0xa48 <SOLENOID_init>
	CONTROLLER_init_timer();
     568:	85 d0       	rcall	.+266    	; 0x674 <CONTROLLER_init_timer>
	printf("\n\n\nInit done\n");
     56a:	8c e7       	ldi	r24, 0x7C	; 124
     56c:	92 e0       	ldi	r25, 0x02	; 2
     56e:	98 d5       	rcall	.+2864   	; 0x10a0 <puts>
	sei();
     570:	78 94       	sei
	
	MOTOR_find_limits();
     572:	ef d1       	rcall	.+990    	; 0x952 <MOTOR_find_limits>
	int y;
	int u;
	int reference = 127;
	int val;
	int prev_value = 0;
	CONTROLLER_set_reference(reference);
     574:	8f e7       	ldi	r24, 0x7F	; 127
     576:	8f d0       	rcall	.+286    	; 0x696 <CONTROLLER_set_reference>
	int msg_type;
	int y;
	int u;
	int reference = 127;
	int val;
	int prev_value = 0;
     578:	e1 2c       	mov	r14, r1
     57a:	f1 2c       	mov	r15, r1
	can_msg receive;
	can_msg send;
	int msg_type;
	int y;
	int u;
	int reference = 127;
     57c:	0f 2e       	mov	r0, r31
     57e:	ff e7       	ldi	r31, 0x7F	; 127
     580:	cf 2e       	mov	r12, r31
     582:	d1 2c       	mov	r13, r1
     584:	f0 2d       	mov	r31, r0
			case CAN_JOY_POS_X:
				printf("\n\nReceived joystick position: (%d) \n",receive.data[1]);
				SERVO_set_position(receive.data[1]);
				break;
			case CAN_SLIDER_POS_R:
				printf("\n\nReceived slider pos (x): (%d) \n", receive.data[1]);
     586:	0f 2e       	mov	r0, r31
     588:	fe ea       	ldi	r31, 0xAE	; 174
     58a:	8f 2e       	mov	r8, r31
     58c:	f2 e0       	ldi	r31, 0x02	; 2
     58e:	9f 2e       	mov	r9, r31
     590:	f0 2d       	mov	r31, r0
		CAN_handle_interrupt(&receive);
		
		msg_type = receive.data[0];
		switch(msg_type){
			case CAN_JOY_POS_X:
				printf("\n\nReceived joystick position: (%d) \n",receive.data[1]);
     592:	0f 2e       	mov	r0, r31
     594:	f9 e8       	ldi	r31, 0x89	; 137
     596:	af 2e       	mov	r10, r31
     598:	f2 e0       	ldi	r31, 0x02	; 2
     59a:	bf 2e       	mov	r11, r31
     59c:	f0 2d       	mov	r31, r0
		}
		
		val = IR_read();
		if (val - prev_value < 3){
			if (val == 0){
				send.id = ATmega2560_ID;
     59e:	68 94       	set
     5a0:	66 24       	eor	r6, r6
     5a2:	61 f8       	bld	r6, 1
     5a4:	71 2c       	mov	r7, r1
     5a6:	21 2c       	mov	r2, r1
     5a8:	31 2c       	mov	r3, r1
     5aa:	44 24       	eor	r4, r4
     5ac:	4a 94       	dec	r4
     5ae:	51 2c       	mov	r5, r1
	int val;
	int prev_value = 0;
	CONTROLLER_set_reference(reference);
	
	while(1){
		CAN_handle_interrupt(&receive);
     5b0:	ce 01       	movw	r24, r28
     5b2:	01 96       	adiw	r24, 0x01	; 1
     5b4:	c6 de       	rcall	.-628    	; 0x342 <CAN_handle_interrupt>
		
		msg_type = receive.data[0];
		switch(msg_type){
     5b6:	8c 81       	ldd	r24, Y+4	; 0x04
     5b8:	83 30       	cpi	r24, 0x03	; 3
     5ba:	b1 f0       	breq	.+44     	; 0x5e8 <main+0xac>
     5bc:	18 f4       	brcc	.+6      	; 0x5c4 <main+0x88>
     5be:	88 23       	and	r24, r24
     5c0:	31 f0       	breq	.+12     	; 0x5ce <main+0x92>
     5c2:	2a c0       	rjmp	.+84     	; 0x618 <main+0xdc>
     5c4:	84 30       	cpi	r24, 0x04	; 4
     5c6:	f1 f0       	breq	.+60     	; 0x604 <main+0xc8>
     5c8:	86 30       	cpi	r24, 0x06	; 6
     5ca:	f9 f0       	breq	.+62     	; 0x60a <main+0xce>
     5cc:	25 c0       	rjmp	.+74     	; 0x618 <main+0xdc>
			case CAN_JOY_POS_X:
				printf("\n\nReceived joystick position: (%d) \n",receive.data[1]);
     5ce:	8d 81       	ldd	r24, Y+5	; 0x05
     5d0:	1f 92       	push	r1
     5d2:	8f 93       	push	r24
     5d4:	bf 92       	push	r11
     5d6:	af 92       	push	r10
     5d8:	52 d5       	rcall	.+2724   	; 0x107e <printf>
				SERVO_set_position(receive.data[1]);
     5da:	8d 81       	ldd	r24, Y+5	; 0x05
     5dc:	74 d2       	rcall	.+1256   	; 0xac6 <SERVO_set_position>
				break;
     5de:	0f 90       	pop	r0
     5e0:	0f 90       	pop	r0
     5e2:	0f 90       	pop	r0
     5e4:	0f 90       	pop	r0
     5e6:	18 c0       	rjmp	.+48     	; 0x618 <main+0xdc>
			case CAN_SLIDER_POS_R:
				printf("\n\nReceived slider pos (x): (%d) \n", receive.data[1]);
     5e8:	8d 81       	ldd	r24, Y+5	; 0x05
     5ea:	1f 92       	push	r1
     5ec:	8f 93       	push	r24
     5ee:	9f 92       	push	r9
     5f0:	8f 92       	push	r8
     5f2:	45 d5       	rcall	.+2698   	; 0x107e <printf>
				reference = CONTROLLER_set_reference(receive.data[1]);
     5f4:	8d 81       	ldd	r24, Y+5	; 0x05
     5f6:	4f d0       	rcall	.+158    	; 0x696 <CONTROLLER_set_reference>
     5f8:	6c 01       	movw	r12, r24
				break;
     5fa:	0f 90       	pop	r0
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
     600:	0f 90       	pop	r0
     602:	0a c0       	rjmp	.+20     	; 0x618 <main+0xdc>
			case CAN_TOUCH_BUTTON:
				SOLENOID_pulse(1);
     604:	81 e0       	ldi	r24, 0x01	; 1
     606:	09 d2       	rcall	.+1042   	; 0xa1a <SOLENOID_pulse>
				
				break;
     608:	07 c0       	rjmp	.+14     	; 0x618 <main+0xdc>
			case CAN_SPEED:
				printf("Starting game\n");
     60a:	80 ed       	ldi	r24, 0xD0	; 208
     60c:	92 e0       	ldi	r25, 0x02	; 2
     60e:	48 d5       	rcall	.+2704   	; 0x10a0 <puts>
				MOTOR_set_max_velocity(receive.data[1]);
     610:	8d 81       	ldd	r24, Y+5	; 0x05
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	4a d1       	rcall	.+660    	; 0x8aa <MOTOR_set_max_velocity>
				MOTOR_find_limits();
     616:	9d d1       	rcall	.+826    	; 0x952 <MOTOR_find_limits>
				break;
			default:
				break;
		}
		
		val = IR_read();
     618:	09 d1       	rcall	.+530    	; 0x82c <IR_read>
     61a:	08 2f       	mov	r16, r24
     61c:	10 e0       	ldi	r17, 0x00	; 0
		if (val - prev_value < 3){
     61e:	c8 01       	movw	r24, r16
     620:	8e 19       	sub	r24, r14
     622:	9f 09       	sbc	r25, r15
     624:	03 97       	sbiw	r24, 0x03	; 3
     626:	7c f4       	brge	.+30     	; 0x646 <main+0x10a>
			if (val == 0){
     628:	01 15       	cp	r16, r1
     62a:	11 05       	cpc	r17, r1
     62c:	59 f4       	brne	.+22     	; 0x644 <main+0x108>
				send.id = ATmega2560_ID;
     62e:	7d 86       	std	Y+13, r7	; 0x0d
     630:	6c 86       	std	Y+12, r6	; 0x0c
				send.data[0] = CAN_LIVES;
     632:	85 e0       	ldi	r24, 0x05	; 5
     634:	8f 87       	std	Y+15, r24	; 0x0f
				send.length = 1;
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	8e 87       	std	Y+14, r24	; 0x0e
				CAN_msg_send(&send);
     63a:	ce 01       	movw	r24, r28
     63c:	0c 96       	adiw	r24, 0x0c	; 12
     63e:	ee dd       	rcall	.-1060   	; 0x21c <CAN_msg_send>
			}
			prev_value = val;
     640:	78 01       	movw	r14, r16
     642:	01 c0       	rjmp	.+2      	; 0x646 <main+0x10a>
     644:	78 01       	movw	r14, r16
		}
		
		y = MOTOR_read_scaled_encoder();
     646:	c2 d1       	rcall	.+900    	; 0x9cc <MOTOR_read_scaled_encoder>
     648:	99 23       	and	r25, r25
     64a:	14 f4       	brge	.+4      	; 0x650 <main+0x114>
     64c:	82 2d       	mov	r24, r2
     64e:	93 2d       	mov	r25, r3
     650:	8f 3f       	cpi	r24, 0xFF	; 255
     652:	91 05       	cpc	r25, r1
     654:	19 f0       	breq	.+6      	; 0x65c <main+0x120>
     656:	14 f0       	brlt	.+4      	; 0x65c <main+0x120>
     658:	84 2d       	mov	r24, r4
     65a:	95 2d       	mov	r25, r5
		if (y < 0){ y = 0; }
		if (y > 255){ y = 255; }
		u = CONTROLLER_run(y, reference);
     65c:	b6 01       	movw	r22, r12
     65e:	27 d0       	rcall	.+78     	; 0x6ae <CONTROLLER_run>
     660:	18 2f       	mov	r17, r24
		MOTOR_set_dir(u < 0);
     662:	99 1f       	adc	r25, r25
     664:	99 27       	eor	r25, r25
     666:	99 1f       	adc	r25, r25
     668:	89 2f       	mov	r24, r25
     66a:	90 e0       	ldi	r25, 0x00	; 0
     66c:	0d d1       	rcall	.+538    	; 0x888 <MOTOR_set_dir>
		MOTOR_set_velocity((uint8_t)u);		
     66e:	81 2f       	mov	r24, r17
     670:	30 d1       	rcall	.+608    	; 0x8d2 <MOTOR_set_velocity>
	}
     672:	9e cf       	rjmp	.-196    	; 0x5b0 <main+0x74>

00000674 <CONTROLLER_init_timer>:
	// OC3A disconnected. Normal port operation	
	// Normal mode (mode 0) (everything is zero initially)

	
	// Set prescaler to 1/64
	TCCR3B |= (1 << CS31) | (1 << CS30);
     674:	e1 e9       	ldi	r30, 0x91	; 145
     676:	f0 e0       	ldi	r31, 0x00	; 0
     678:	80 81       	ld	r24, Z
     67a:	83 60       	ori	r24, 0x03	; 3
     67c:	80 83       	st	Z, r24
	
	//Set the desired output compare match that will generate a timer interrupt
	// Choose dt = 0.1 -> OCR3A = 12500
	OCR3A = 0x30D4;
     67e:	84 ed       	ldi	r24, 0xD4	; 212
     680:	90 e3       	ldi	r25, 0x30	; 48
     682:	90 93 99 00 	sts	0x0099, r25
     686:	80 93 98 00 	sts	0x0098, r24
	
	//Enable output compare interrupt 3A
	TIMSK3 |= (1 << OCIE3A);
     68a:	e1 e7       	ldi	r30, 0x71	; 113
     68c:	f0 e0       	ldi	r31, 0x00	; 0
     68e:	80 81       	ld	r24, Z
     690:	82 60       	ori	r24, 0x02	; 2
     692:	80 83       	st	Z, r24
     694:	08 95       	ret

00000696 <CONTROLLER_set_reference>:

int CONTROLLER_set_reference(uint8_t reference)
{
	int reff;
	//printf("\nReference: (%d)\n", reference);
	reff = abs(reference - 0xFF); // 255 is rightmost position, 0 is leftmost position
     696:	28 2f       	mov	r18, r24
     698:	30 e0       	ldi	r19, 0x00	; 0
     69a:	2f 5f       	subi	r18, 0xFF	; 255
     69c:	31 09       	sbc	r19, r1
     69e:	c9 01       	movw	r24, r18
     6a0:	99 23       	and	r25, r25
     6a2:	24 f4       	brge	.+8      	; 0x6ac <CONTROLLER_set_reference+0x16>
     6a4:	88 27       	eor	r24, r24
     6a6:	99 27       	eor	r25, r25
     6a8:	82 1b       	sub	r24, r18
     6aa:	93 0b       	sbc	r25, r19
	//printf("\n\nReference: (%d) \n", (int)reff);
	return reff;
	
}
     6ac:	08 95       	ret

000006ae <CONTROLLER_run>:
	static int u;
	static int prev_err;
	int derivative;
	int dt = 1; //0.1*10
	
	switch(run_controller_flag){
     6ae:	20 91 17 03 	lds	r18, 0x0317
     6b2:	30 91 18 03 	lds	r19, 0x0318
     6b6:	21 30       	cpi	r18, 0x01	; 1
     6b8:	31 05       	cpc	r19, r1
     6ba:	09 f0       	breq	.+2      	; 0x6be <CONTROLLER_run+0x10>
     6bc:	50 c0       	rjmp	.+160    	; 0x75e <CONTROLLER_run+0xb0>
		case 0:
			break;
		case 1:
			error = reference - y;
     6be:	68 1b       	sub	r22, r24
     6c0:	79 0b       	sbc	r23, r25
			if (abs(error) > 10){
     6c2:	cb 01       	movw	r24, r22
     6c4:	22 f4       	brpl	.+8      	; 0x6ce <CONTROLLER_run+0x20>
     6c6:	88 27       	eor	r24, r24
     6c8:	99 27       	eor	r25, r25
     6ca:	86 1b       	sub	r24, r22
     6cc:	97 0b       	sbc	r25, r23
     6ce:	0b 97       	sbiw	r24, 0x0b	; 11
     6d0:	54 f0       	brlt	.+20     	; 0x6e6 <CONTROLLER_run+0x38>
				integral = integral + error*dt;
     6d2:	80 91 15 03 	lds	r24, 0x0315
     6d6:	90 91 16 03 	lds	r25, 0x0316
     6da:	86 0f       	add	r24, r22
     6dc:	97 1f       	adc	r25, r23
     6de:	90 93 16 03 	sts	0x0316, r25
     6e2:	80 93 15 03 	sts	0x0315, r24
			}
			derivative = (error - prev_err)/dt;
			u = Kp*error + Ki*integral + Kd*derivative;
     6e6:	80 91 0a 02 	lds	r24, 0x020A
     6ea:	90 91 0b 02 	lds	r25, 0x020B
     6ee:	68 9f       	mul	r22, r24
     6f0:	90 01       	movw	r18, r0
     6f2:	69 9f       	mul	r22, r25
     6f4:	30 0d       	add	r19, r0
     6f6:	78 9f       	mul	r23, r24
     6f8:	30 0d       	add	r19, r0
     6fa:	11 24       	eor	r1, r1
     6fc:	e0 91 08 02 	lds	r30, 0x0208
     700:	f0 91 09 02 	lds	r31, 0x0209
     704:	40 91 15 03 	lds	r20, 0x0315
     708:	50 91 16 03 	lds	r21, 0x0316
     70c:	e4 9f       	mul	r30, r20
     70e:	c0 01       	movw	r24, r0
     710:	e5 9f       	mul	r30, r21
     712:	90 0d       	add	r25, r0
     714:	f4 9f       	mul	r31, r20
     716:	90 0d       	add	r25, r0
     718:	11 24       	eor	r1, r1
     71a:	82 0f       	add	r24, r18
     71c:	93 1f       	adc	r25, r19
		case 1:
			error = reference - y;
			if (abs(error) > 10){
				integral = integral + error*dt;
			}
			derivative = (error - prev_err)/dt;
     71e:	20 91 13 03 	lds	r18, 0x0313
     722:	30 91 14 03 	lds	r19, 0x0314
     726:	fb 01       	movw	r30, r22
     728:	e2 1b       	sub	r30, r18
     72a:	f3 0b       	sbc	r31, r19
			u = Kp*error + Ki*integral + Kd*derivative;
     72c:	40 91 06 02 	lds	r20, 0x0206
     730:	50 91 07 02 	lds	r21, 0x0207
     734:	e4 9f       	mul	r30, r20
     736:	90 01       	movw	r18, r0
     738:	e5 9f       	mul	r30, r21
     73a:	30 0d       	add	r19, r0
     73c:	f4 9f       	mul	r31, r20
     73e:	30 0d       	add	r19, r0
     740:	11 24       	eor	r1, r1
     742:	82 0f       	add	r24, r18
     744:	93 1f       	adc	r25, r19
     746:	90 93 12 03 	sts	0x0312, r25
     74a:	80 93 11 03 	sts	0x0311, r24
			//printf("\nInput u: %d\n", (int)u/100);
			//printf("Output y: %d\n", (int)y);
			//printf("Reference: %d\n", (int)reference);
			//printf("Error: %d\n", (int)error);
			//printf("Integral: %d\n", (int)integral/10);
			prev_err = error;
     74e:	70 93 14 03 	sts	0x0314, r23
     752:	60 93 13 03 	sts	0x0313, r22
			run_controller_flag = 0;
     756:	10 92 18 03 	sts	0x0318, r1
     75a:	10 92 17 03 	sts	0x0317, r1
			break;
			
	}
	return (int)u/100;
     75e:	80 91 11 03 	lds	r24, 0x0311
     762:	90 91 12 03 	lds	r25, 0x0312
     766:	64 e6       	ldi	r22, 0x64	; 100
     768:	70 e0       	ldi	r23, 0x00	; 0
     76a:	12 d4       	rcall	.+2084   	; 0xf90 <__divmodhi4>
     76c:	cb 01       	movw	r24, r22
	
}
     76e:	08 95       	ret

00000770 <__vector_32>:

ISR(TIMER3_COMPA_vect){
     770:	1f 92       	push	r1
     772:	0f 92       	push	r0
     774:	0f b6       	in	r0, 0x3f	; 63
     776:	0f 92       	push	r0
     778:	11 24       	eor	r1, r1
     77a:	8f 93       	push	r24
     77c:	9f 93       	push	r25
	TCNT3 = 0;
     77e:	10 92 95 00 	sts	0x0095, r1
     782:	10 92 94 00 	sts	0x0094, r1
	run_controller_flag = 1;
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	90 93 18 03 	sts	0x0318, r25
     78e:	80 93 17 03 	sts	0x0317, r24
     792:	9f 91       	pop	r25
     794:	8f 91       	pop	r24
     796:	0f 90       	pop	r0
     798:	0f be       	out	0x3f, r0	; 63
     79a:	0f 90       	pop	r0
     79c:	1f 90       	pop	r1
     79e:	18 95       	reti

000007a0 <ADC_init_2560>:
#include <avr/io.h>

void ADC_init_2560()
{
	// Enable ADC and set prescaler to 128 (ADPS2:0 = 111)
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     7a0:	ea e7       	ldi	r30, 0x7A	; 122
     7a2:	f0 e0       	ldi	r31, 0x00	; 0
     7a4:	80 81       	ld	r24, Z
     7a6:	87 68       	ori	r24, 0x87	; 135
     7a8:	80 83       	st	Z, r24
     7aa:	08 95       	ret

000007ac <ADC_read_2560>:
}

uint8_t ADC_read_2560()
{
	// Reference selection: AVCC w/ external capacitor at AREF. Left adjust result
	ADMUX |= (1 << REFS0) | (1 << ADLAR);
     7ac:	ec e7       	ldi	r30, 0x7C	; 124
     7ae:	f0 e0       	ldi	r31, 0x00	; 0
     7b0:	80 81       	ld	r24, Z
     7b2:	80 66       	ori	r24, 0x60	; 96
     7b4:	80 83       	st	Z, r24
	// Select analog input: MUX5:0 = 00000. Initially zero, so not necessary to set
	// Start conversion
	ADCSRA |= (1 << ADSC);
     7b6:	ea e7       	ldi	r30, 0x7A	; 122
     7b8:	f0 e0       	ldi	r31, 0x00	; 0
     7ba:	80 81       	ld	r24, Z
     7bc:	80 64       	ori	r24, 0x40	; 64
     7be:	80 83       	st	Z, r24
	// Wait until conversion is complete
	while(ADCSRA & (1 << ADSC));
     7c0:	80 81       	ld	r24, Z
     7c2:	86 fd       	sbrc	r24, 6
     7c4:	fd cf       	rjmp	.-6      	; 0x7c0 <ADC_read_2560+0x14>
	// Read converted data
	return ADCH;
     7c6:	80 91 79 00 	lds	r24, 0x0079
     7ca:	08 95       	ret

000007cc <COUNTER_set_pulse_width>:
	// Set middle position of servo
	COUNTER_set_pulse_width(0x0177);
}

void COUNTER_set_pulse_width(uint16_t pulse_width)
{
     7cc:	cf 93       	push	r28
     7ce:	df 93       	push	r29
     7d0:	ec 01       	movw	r28, r24
	
	printf("Pulse width: %d\n", pulse_width);
     7d2:	df 93       	push	r29
     7d4:	cf 93       	push	r28
     7d6:	8e ed       	ldi	r24, 0xDE	; 222
     7d8:	92 e0       	ldi	r25, 0x02	; 2
     7da:	9f 93       	push	r25
     7dc:	8f 93       	push	r24
     7de:	4f d4       	rcall	.+2206   	; 0x107e <printf>
	OCR1A = pulse_width;
     7e0:	d0 93 89 00 	sts	0x0089, r29
     7e4:	c0 93 88 00 	sts	0x0088, r28
     7e8:	0f 90       	pop	r0
     7ea:	0f 90       	pop	r0
     7ec:	0f 90       	pop	r0
     7ee:	0f 90       	pop	r0
     7f0:	df 91       	pop	r29
     7f2:	cf 91       	pop	r28
     7f4:	08 95       	ret

000007f6 <COUNTER_init>:


void COUNTER_init()
{
	// Clear OC1A on compare match, set OC1A at BOTTOM (non-inverting)
	TCCR1A |= (1 << COM1A1) | (0 << COM1A0);
     7f6:	a0 e8       	ldi	r26, 0x80	; 128
     7f8:	b0 e0       	ldi	r27, 0x00	; 0
     7fa:	8c 91       	ld	r24, X
     7fc:	80 68       	ori	r24, 0x80	; 128
     7fe:	8c 93       	st	X, r24
	
	// Set to mode 14 (Fast PWM)
	TCCR1B |= (1 << WGM13) | (1 << WGM12);
     800:	e1 e8       	ldi	r30, 0x81	; 129
     802:	f0 e0       	ldi	r31, 0x00	; 0
     804:	80 81       	ld	r24, Z
     806:	88 61       	ori	r24, 0x18	; 24
     808:	80 83       	st	Z, r24
	TCCR1A |= (1 << WGM11) | (0 << WGM10);
     80a:	8c 91       	ld	r24, X
     80c:	82 60       	ori	r24, 0x02	; 2
     80e:	8c 93       	st	X, r24
	
	// Set prescaler to 1/64
	TCCR1B |= (0 << CS12) | (1 << CS11) | (1 << CS10);
     810:	80 81       	ld	r24, Z
     812:	83 60       	ori	r24, 0x03	; 3
     814:	80 83       	st	Z, r24
	
	// Set TOP
	// frequency = 50 Hz
	// TOP = 5000
	ICR1 = F_CPU/(64*50);
     816:	88 e8       	ldi	r24, 0x88	; 136
     818:	93 e1       	ldi	r25, 0x13	; 19
     81a:	90 93 87 00 	sts	0x0087, r25
     81e:	80 93 86 00 	sts	0x0086, r24
	
	// Set OC1A to output
	DDRB |= (1 << DDB5);
     822:	25 9a       	sbi	0x04, 5	; 4
	
	// Set middle position of servo
	COUNTER_set_pulse_width(0x0177);
     824:	87 e7       	ldi	r24, 0x77	; 119
     826:	91 e0       	ldi	r25, 0x01	; 1
     828:	d1 cf       	rjmp	.-94     	; 0x7cc <COUNTER_set_pulse_width>
     82a:	08 95       	ret

0000082c <IR_read>:
#include "adc_2560.h"

uint8_t IR_read()
{
	static uint8_t values[4];
	values[0] = ADC_read_2560();
     82c:	bf df       	rcall	.-130    	; 0x7ac <ADC_read_2560>
     82e:	80 93 19 03 	sts	0x0319, r24
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     832:	ec e1       	ldi	r30, 0x1C	; 28
     834:	f3 e0       	ldi	r31, 0x03	; 3
     836:	90 81       	ld	r25, Z
		if (i != 0){
			values[i] = values[i - 1];
     838:	ab e1       	ldi	r26, 0x1B	; 27
     83a:	b3 e0       	ldi	r27, 0x03	; 3
     83c:	2c 91       	ld	r18, X
     83e:	20 83       	st	Z, r18
	static uint8_t values[4];
	values[0] = ADC_read_2560();
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     840:	30 e0       	ldi	r19, 0x00	; 0
     842:	29 0f       	add	r18, r25
     844:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     846:	ea e1       	ldi	r30, 0x1A	; 26
     848:	f3 e0       	ldi	r31, 0x03	; 3
     84a:	90 81       	ld	r25, Z
     84c:	9c 93       	st	X, r25
	static uint8_t values[4];
	values[0] = ADC_read_2560();
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     84e:	29 0f       	add	r18, r25
     850:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     852:	80 83       	st	Z, r24
	static uint8_t values[4];
	values[0] = ADC_read_2560();
	//printf("ADC value: %d\n", values[0]);
	int avg = 0;
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     854:	a9 01       	movw	r20, r18
     856:	48 0f       	add	r20, r24
     858:	51 1d       	adc	r21, r1
     85a:	ca 01       	movw	r24, r20
		if (i != 0){
			values[i] = values[i - 1];
		}
	}
	avg = avg / 4;
     85c:	95 95       	asr	r25
     85e:	87 95       	ror	r24
     860:	95 95       	asr	r25
     862:	87 95       	ror	r24
	return avg;
}
     864:	08 95       	ret

00000866 <MOTOR_init>:
const uint8_t init_velocity = 0x60;


void MOTOR_init()
{
	TWI_Master_Initialise();
     866:	41 d1       	rcall	.+642    	; 0xaea <TWI_Master_Initialise>
	// Set MJ1 pins as output
	// PH4 = EN, PH1 = DIR
	DDRH |= (1 << PH4) | (1 << PH1);
     868:	e1 e0       	ldi	r30, 0x01	; 1
     86a:	f1 e0       	ldi	r31, 0x01	; 1
     86c:	80 81       	ld	r24, Z
     86e:	82 61       	ori	r24, 0x12	; 18
     870:	80 83       	st	Z, r24
	
	// Enable motor and select direction in MJ1
	PORTH |= (1 << PH4) | (1 << PH1);
     872:	a2 e0       	ldi	r26, 0x02	; 2
     874:	b1 e0       	ldi	r27, 0x01	; 1
     876:	8c 91       	ld	r24, X
     878:	82 61       	ori	r24, 0x12	; 18
     87a:	8c 93       	st	X, r24
	
	//Setup encoder
	// Set MJ2 pins as input
	DDRK = 0x00;
     87c:	10 92 07 01 	sts	0x0107, r1
	
	// Set some MJ1 pins to output, PH3 = SEL, PH5 = !OE, PH6 = RST
	DDRH |= (1 << PH3) | (1 << PH5)| (1 << PH6);
     880:	80 81       	ld	r24, Z
     882:	88 66       	ori	r24, 0x68	; 104
     884:	80 83       	st	Z, r24
     886:	08 95       	ret

00000888 <MOTOR_set_dir>:
}


void MOTOR_set_dir(int dir)
{
	if (dir == 1){
     888:	81 30       	cpi	r24, 0x01	; 1
     88a:	91 05       	cpc	r25, r1
     88c:	31 f4       	brne	.+12     	; 0x89a <MOTOR_set_dir+0x12>
		// retning hyre
		PORTH |= (1 << PH1);
     88e:	e2 e0       	ldi	r30, 0x02	; 2
     890:	f1 e0       	ldi	r31, 0x01	; 1
     892:	80 81       	ld	r24, Z
     894:	82 60       	ori	r24, 0x02	; 2
     896:	80 83       	st	Z, r24
     898:	08 95       	ret
	}
	else if (dir == 0){
     89a:	89 2b       	or	r24, r25
     89c:	29 f4       	brne	.+10     	; 0x8a8 <MOTOR_set_dir+0x20>
		// retning venstre 
		PORTH &= ~(1 << PH1);
     89e:	e2 e0       	ldi	r30, 0x02	; 2
     8a0:	f1 e0       	ldi	r31, 0x01	; 1
     8a2:	80 81       	ld	r24, Z
     8a4:	8d 7f       	andi	r24, 0xFD	; 253
     8a6:	80 83       	st	Z, r24
     8a8:	08 95       	ret

000008aa <MOTOR_set_max_velocity>:
		//perror("Invalid motor direction: ");
	//}
}

void MOTOR_set_max_velocity(int speed){
	switch (speed){
     8aa:	82 30       	cpi	r24, 0x02	; 2
     8ac:	91 05       	cpc	r25, r1
     8ae:	49 f0       	breq	.+18     	; 0x8c2 <MOTOR_set_max_velocity+0x18>
     8b0:	83 30       	cpi	r24, 0x03	; 3
     8b2:	91 05       	cpc	r25, r1
     8b4:	51 f0       	breq	.+20     	; 0x8ca <MOTOR_set_max_velocity+0x20>
     8b6:	01 97       	sbiw	r24, 0x01	; 1
     8b8:	59 f4       	brne	.+22     	; 0x8d0 <MOTOR_set_max_velocity+0x26>
		case 1:
			max_velocity = 0x40;
     8ba:	80 e4       	ldi	r24, 0x40	; 64
     8bc:	80 93 0c 02 	sts	0x020C, r24
			break;
     8c0:	08 95       	ret
		case 2:
			max_velocity = 0x60;
     8c2:	80 e6       	ldi	r24, 0x60	; 96
     8c4:	80 93 0c 02 	sts	0x020C, r24
			break;
     8c8:	08 95       	ret
		case 3:
			max_velocity = 0x80;
     8ca:	80 e8       	ldi	r24, 0x80	; 128
     8cc:	80 93 0c 02 	sts	0x020C, r24
     8d0:	08 95       	ret

000008d2 <MOTOR_set_velocity>:
		
	}
}

void MOTOR_set_velocity(uint8_t vel)
{
     8d2:	cf 93       	push	r28
     8d4:	df 93       	push	r29
     8d6:	1f 92       	push	r1
     8d8:	cd b7       	in	r28, 0x3d	; 61
     8da:	de b7       	in	r29, 0x3e	; 62
	uint8_t velocity[1];
	if (vel < max_velocity){ velocity[0] = vel; }
     8dc:	90 91 0c 02 	lds	r25, 0x020C
     8e0:	89 17       	cp	r24, r25
     8e2:	10 f4       	brcc	.+4      	; 0x8e8 <MOTOR_set_velocity+0x16>
     8e4:	89 83       	std	Y+1, r24	; 0x01
     8e6:	03 c0       	rjmp	.+6      	; 0x8ee <MOTOR_set_velocity+0x1c>
	else{ velocity[0] = max_velocity; }
     8e8:	80 91 0c 02 	lds	r24, 0x020C
     8ec:	89 83       	std	Y+1, r24	; 0x01
	TWI_send_address_and_data(velocity, 1);
     8ee:	61 e0       	ldi	r22, 0x01	; 1
     8f0:	70 e0       	ldi	r23, 0x00	; 0
     8f2:	ce 01       	movw	r24, r28
     8f4:	01 96       	adiw	r24, 0x01	; 1
     8f6:	c8 d0       	rcall	.+400    	; 0xa88 <TWI_send_address_and_data>
	
	if(!TWI_Transceiver_Busy() && !TWI_statusReg.lastTransOK){
     8f8:	02 d1       	rcall	.+516    	; 0xafe <TWI_Transceiver_Busy>
     8fa:	81 11       	cpse	r24, r1
     8fc:	09 c0       	rjmp	.+18     	; 0x910 <MOTOR_set_velocity+0x3e>
     8fe:	80 91 1e 03 	lds	r24, 0x031E
     902:	80 fd       	sbrc	r24, 0
     904:	05 c0       	rjmp	.+10     	; 0x910 <MOTOR_set_velocity+0x3e>
		printf("TWI error\n");
     906:	8f ee       	ldi	r24, 0xEF	; 239
     908:	92 e0       	ldi	r25, 0x02	; 2
     90a:	ca d3       	rcall	.+1940   	; 0x10a0 <puts>
		TWI_act_on_failure_in_last_transmission( TWI_Get_State_Info() );
     90c:	fc d0       	rcall	.+504    	; 0xb06 <TWI_Get_State_Info>
     90e:	ab d0       	rcall	.+342    	; 0xa66 <TWI_act_on_failure_in_last_transmission>
	}
}
     910:	0f 90       	pop	r0
     912:	df 91       	pop	r29
     914:	cf 91       	pop	r28
     916:	08 95       	ret

00000918 <MOTOR_read_encoder>:

int16_t MOTOR_read_encoder(void)
{	
	// Set !OE low
	PORTH &= ~(1<<PH5);
     918:	e2 e0       	ldi	r30, 0x02	; 2
     91a:	f1 e0       	ldi	r31, 0x01	; 1
     91c:	80 81       	ld	r24, Z
     91e:	8f 7d       	andi	r24, 0xDF	; 223
     920:	80 83       	st	Z, r24
	
	// Set SEL low to get high byte(0)
	PORTH &= ~(1<<PH3);
     922:	80 81       	ld	r24, Z
     924:	87 7f       	andi	r24, 0xF7	; 247
     926:	80 83       	st	Z, r24
     928:	8a e6       	ldi	r24, 0x6A	; 106
     92a:	8a 95       	dec	r24
     92c:	f1 f7       	brne	.-4      	; 0x92a <MOTOR_read_encoder+0x12>
     92e:	00 c0       	rjmp	.+0      	; 0x930 <MOTOR_read_encoder+0x18>
	
	_delay_us(20);
	// Read MSB
	uint8_t encoder_value_MSB;
	encoder_value_MSB = PINK;
     930:	20 91 06 01 	lds	r18, 0x0106
	
	
	// Set SEL high to get low byte(1)
	PORTH |= (1<<PH3);
     934:	80 81       	ld	r24, Z
     936:	88 60       	ori	r24, 0x08	; 8
     938:	80 83       	st	Z, r24
     93a:	8a e6       	ldi	r24, 0x6A	; 106
     93c:	8a 95       	dec	r24
     93e:	f1 f7       	brne	.-4      	; 0x93c <MOTOR_read_encoder+0x24>
     940:	00 c0       	rjmp	.+0      	; 0x942 <MOTOR_read_encoder+0x2a>
	_delay_us(20);
	
	// Read LSB
	uint8_t encoder_value_LSB;
	encoder_value_LSB = PINK;
     942:	80 91 06 01 	lds	r24, 0x0106

	// Set !OE high
	PORTH |= (1<<PH5);
     946:	90 81       	ld	r25, Z
     948:	90 62       	ori	r25, 0x20	; 32
     94a:	90 83       	st	Z, r25
	
	// Process received data
	int16_t total_encoder_value = encoder_value_MSB << 8 | encoder_value_LSB;
     94c:	90 e0       	ldi	r25, 0x00	; 0
	//printf("\tEncoder value: %x\n", total_encoder_value);
	
	return total_encoder_value;
	
}
     94e:	92 2b       	or	r25, r18
     950:	08 95       	ret

00000952 <MOTOR_find_limits>:
}

void MOTOR_find_limits( void ) 
{
	// *** Calibrate ***
	MOTOR_set_dir(1);
     952:	81 e0       	ldi	r24, 0x01	; 1
     954:	90 e0       	ldi	r25, 0x00	; 0
     956:	98 df       	rcall	.-208    	; 0x888 <MOTOR_set_dir>
	MOTOR_set_velocity(init_velocity);
     958:	80 e6       	ldi	r24, 0x60	; 96
     95a:	bb df       	rcall	.-138    	; 0x8d2 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     95c:	2f ef       	ldi	r18, 0xFF	; 255
     95e:	87 ea       	ldi	r24, 0xA7	; 167
     960:	91 e6       	ldi	r25, 0x61	; 97
     962:	21 50       	subi	r18, 0x01	; 1
     964:	80 40       	sbci	r24, 0x00	; 0
     966:	90 40       	sbci	r25, 0x00	; 0
     968:	e1 f7       	brne	.-8      	; 0x962 <MOTOR_find_limits+0x10>
     96a:	00 c0       	rjmp	.+0      	; 0x96c <MOTOR_find_limits+0x1a>
     96c:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	b0 df       	rcall	.-160    	; 0x8d2 <MOTOR_set_velocity>
	
	// Reset encoder
	PORTH &= ~(1 << PH6);
     972:	e2 e0       	ldi	r30, 0x02	; 2
     974:	f1 e0       	ldi	r31, 0x01	; 1
     976:	80 81       	ld	r24, Z
     978:	8f 7b       	andi	r24, 0xBF	; 191
     97a:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     97c:	2a e6       	ldi	r18, 0x6A	; 106
     97e:	2a 95       	dec	r18
     980:	f1 f7       	brne	.-4      	; 0x97e <MOTOR_find_limits+0x2c>
     982:	00 c0       	rjmp	.+0      	; 0x984 <MOTOR_find_limits+0x32>
	_delay_us(20);
	PORTH |= (1 << PH6);
     984:	80 81       	ld	r24, Z
     986:	80 64       	ori	r24, 0x40	; 64
     988:	80 83       	st	Z, r24
	
	// Find max encoder value
	MOTOR_set_dir(0);
     98a:	80 e0       	ldi	r24, 0x00	; 0
     98c:	90 e0       	ldi	r25, 0x00	; 0
     98e:	7c df       	rcall	.-264    	; 0x888 <MOTOR_set_dir>
	MOTOR_set_velocity(init_velocity);
     990:	80 e6       	ldi	r24, 0x60	; 96
     992:	9f df       	rcall	.-194    	; 0x8d2 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     994:	8f ef       	ldi	r24, 0xFF	; 255
     996:	97 ea       	ldi	r25, 0xA7	; 167
     998:	21 e6       	ldi	r18, 0x61	; 97
     99a:	81 50       	subi	r24, 0x01	; 1
     99c:	90 40       	sbci	r25, 0x00	; 0
     99e:	20 40       	sbci	r18, 0x00	; 0
     9a0:	e1 f7       	brne	.-8      	; 0x99a <MOTOR_find_limits+0x48>
     9a2:	00 c0       	rjmp	.+0      	; 0x9a4 <MOTOR_find_limits+0x52>
     9a4:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	94 df       	rcall	.-216    	; 0x8d2 <MOTOR_set_velocity>
	MOTOR_max_encoder_value = MOTOR_read_encoder();
     9aa:	b6 df       	rcall	.-148    	; 0x918 <MOTOR_read_encoder>
     9ac:	80 93 24 03 	sts	0x0324, r24
     9b0:	90 93 25 03 	sts	0x0325, r25
	printf("Max encoder value: %d\n", MOTOR_max_encoder_value);
     9b4:	9f 93       	push	r25
     9b6:	8f 93       	push	r24
     9b8:	89 ef       	ldi	r24, 0xF9	; 249
     9ba:	92 e0       	ldi	r25, 0x02	; 2
     9bc:	9f 93       	push	r25
     9be:	8f 93       	push	r24
     9c0:	5e d3       	rcall	.+1724   	; 0x107e <printf>
     9c2:	0f 90       	pop	r0
     9c4:	0f 90       	pop	r0
     9c6:	0f 90       	pop	r0
     9c8:	0f 90       	pop	r0
     9ca:	08 95       	ret

000009cc <MOTOR_read_scaled_encoder>:
	return total_encoder_value;
	
}

int MOTOR_read_scaled_encoder()
{
     9cc:	cf 92       	push	r12
     9ce:	df 92       	push	r13
     9d0:	ef 92       	push	r14
     9d2:	ff 92       	push	r15
	float encoder_value = (float)MOTOR_read_encoder()/MOTOR_max_encoder_value * 0xFF; //Scaled between 0 and 255
     9d4:	a1 df       	rcall	.-190    	; 0x918 <MOTOR_read_encoder>
     9d6:	bc 01       	movw	r22, r24
     9d8:	88 27       	eor	r24, r24
     9da:	77 fd       	sbrc	r23, 7
     9dc:	80 95       	com	r24
     9de:	98 2f       	mov	r25, r24
     9e0:	e8 d1       	rcall	.+976    	; 0xdb2 <__floatsisf>
     9e2:	6b 01       	movw	r12, r22
     9e4:	7c 01       	movw	r14, r24
     9e6:	60 91 24 03 	lds	r22, 0x0324
     9ea:	70 91 25 03 	lds	r23, 0x0325
     9ee:	88 27       	eor	r24, r24
     9f0:	77 fd       	sbrc	r23, 7
     9f2:	80 95       	com	r24
     9f4:	98 2f       	mov	r25, r24
     9f6:	dd d1       	rcall	.+954    	; 0xdb2 <__floatsisf>
     9f8:	9b 01       	movw	r18, r22
     9fa:	ac 01       	movw	r20, r24
     9fc:	c7 01       	movw	r24, r14
     9fe:	b6 01       	movw	r22, r12
     a00:	3d d1       	rcall	.+634    	; 0xc7c <__divsf3>
     a02:	20 e0       	ldi	r18, 0x00	; 0
     a04:	30 e0       	ldi	r19, 0x00	; 0
     a06:	4f e7       	ldi	r20, 0x7F	; 127
     a08:	53 e4       	ldi	r21, 0x43	; 67
     a0a:	5f d2       	rcall	.+1214   	; 0xeca <__mulsf3>
	//encoder_value = abs(encoder_value - 255.0); // 255 is rightmost position, 0 is leftmost position
	//printf("\tScaled encoder value: %d\n", (int)encoder_value);
	return (int)encoder_value;
     a0c:	9f d1       	rcall	.+830    	; 0xd4c <__fixsfsi>
     a0e:	cb 01       	movw	r24, r22
     a10:	ff 90       	pop	r15
     a12:	ef 90       	pop	r14
     a14:	df 90       	pop	r13
     a16:	cf 90       	pop	r12
     a18:	08 95       	ret

00000a1a <SOLENOID_pulse>:

void SOLENOID_pulse(uint8_t shoot)
{
	// This function should only be called if shoot has changed from 0 to 1
	// (message received from 162 only when this happens)
	if (shoot){
     a1a:	81 11       	cpse	r24, r1
		// Start timer
		//set pin to 0
		PORTF &= ~(1 << PF1);
     a1c:	89 98       	cbi	0x11, 1	; 17
     a1e:	08 95       	ret

00000a20 <SOLENOID_timer_init>:
	}
}

void SOLENOID_timer_init(){
	//CTC mode
	TCCR4B |= (1 << WGM42);
     a20:	e1 ea       	ldi	r30, 0xA1	; 161
     a22:	f0 e0       	ldi	r31, 0x00	; 0
     a24:	80 81       	ld	r24, Z
     a26:	88 60       	ori	r24, 0x08	; 8
     a28:	80 83       	st	Z, r24
	
	// Prescaler = 256
	TCCR4B |= (1 << CS42);
     a2a:	80 81       	ld	r24, Z
     a2c:	84 60       	ori	r24, 0x04	; 4
     a2e:	80 83       	st	Z, r24
	
	// Set output compare value
	OCR4A = 0x5162;		// 20834, corresponds to f = 3Hz
     a30:	82 e6       	ldi	r24, 0x62	; 98
     a32:	91 e5       	ldi	r25, 0x51	; 81
     a34:	90 93 a9 00 	sts	0x00A9, r25
     a38:	80 93 a8 00 	sts	0x00A8, r24
	// Start timer
	TIMSK4 |= (1 << OCIE4A);
     a3c:	e2 e7       	ldi	r30, 0x72	; 114
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	80 81       	ld	r24, Z
     a42:	82 60       	ori	r24, 0x02	; 2
     a44:	80 83       	st	Z, r24
     a46:	08 95       	ret

00000a48 <SOLENOID_init>:

void SOLENOID_init()
{
	// Set the correct pin as output
	// Choose A1: PF1
	DDRF |= (1 << DDF1);
     a48:	81 9a       	sbi	0x10, 1	; 16
	PORTF |= (1 << PF1);
     a4a:	89 9a       	sbi	0x11, 1	; 17
	
	SOLENOID_timer_init();
     a4c:	e9 cf       	rjmp	.-46     	; 0xa20 <SOLENOID_timer_init>
     a4e:	08 95       	ret

00000a50 <__vector_42>:
	OCR4A = 0x5162;		// 20834, corresponds to f = 3Hz
	// Start timer
	TIMSK4 |= (1 << OCIE4A);
}

ISR(TIMER4_COMPA_vect){
     a50:	1f 92       	push	r1
     a52:	0f 92       	push	r0
     a54:	0f b6       	in	r0, 0x3f	; 63
     a56:	0f 92       	push	r0
     a58:	11 24       	eor	r1, r1
	
	PORTF |= (1 << PF1);
     a5a:	89 9a       	sbi	0x11, 1	; 17

}
     a5c:	0f 90       	pop	r0
     a5e:	0f be       	out	0x3f, r0	; 63
     a60:	0f 90       	pop	r0
     a62:	1f 90       	pop	r1
     a64:	18 95       	reti

00000a66 <TWI_act_on_failure_in_last_transmission>:

#include "TWI_Master.h"
#include "twi_handler.h"

unsigned char TWI_act_on_failure_in_last_transmission( unsigned char TWIerrormsg )
{
     a66:	cf 93       	push	r28
     a68:	c8 2f       	mov	r28, r24
	if (( TWIerrormsg == TWI_MTX_ADR_NACK ) | ( TWIerrormsg == TWI_MRX_ADR_NACK )){
     a6a:	81 e0       	ldi	r24, 0x01	; 1
     a6c:	c8 34       	cpi	r28, 0x48	; 72
     a6e:	09 f0       	breq	.+2      	; 0xa72 <TWI_act_on_failure_in_last_transmission+0xc>
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	81 11       	cpse	r24, r1
     a74:	05 c0       	rjmp	.+10     	; 0xa80 <TWI_act_on_failure_in_last_transmission+0x1a>
     a76:	81 e0       	ldi	r24, 0x01	; 1
     a78:	c0 32       	cpi	r28, 0x20	; 32
     a7a:	09 f0       	breq	.+2      	; 0xa7e <TWI_act_on_failure_in_last_transmission+0x18>
     a7c:	80 e0       	ldi	r24, 0x00	; 0
     a7e:	81 11       	cpse	r24, r1
		TWI_Start_Transceiver();
     a80:	6c d0       	rcall	.+216    	; 0xb5a <TWI_Start_Transceiver>
	}
	return TWIerrormsg;
}
     a82:	8c 2f       	mov	r24, r28
     a84:	cf 91       	pop	r28
     a86:	08 95       	ret

00000a88 <TWI_send_address_and_data>:

void TWI_send_address_and_data(uint8_t *message, int message_length)
{
     a88:	cf 93       	push	r28
     a8a:	df 93       	push	r29
     a8c:	00 d0       	rcall	.+0      	; 0xa8e <TWI_send_address_and_data+0x6>
     a8e:	1f 92       	push	r1
     a90:	cd b7       	in	r28, 0x3d	; 61
     a92:	de b7       	in	r29, 0x3e	; 62
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
     a94:	20 e5       	ldi	r18, 0x50	; 80
     a96:	29 83       	std	Y+1, r18	; 0x01
	message_buffer[1] = 0x00;
     a98:	1a 82       	std	Y+2, r1	; 0x02
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     a9a:	16 16       	cp	r1, r22
     a9c:	17 06       	cpc	r1, r23
     a9e:	44 f4       	brge	.+16     	; 0xab0 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     aa0:	fc 01       	movw	r30, r24
     aa2:	20 81       	ld	r18, Z
     aa4:	2b 83       	std	Y+3, r18	; 0x03
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
	message_buffer[1] = 0x00;
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     aa6:	62 30       	cpi	r22, 0x02	; 2
     aa8:	71 05       	cpc	r23, r1
     aaa:	14 f0       	brlt	.+4      	; 0xab0 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     aac:	81 81       	ldd	r24, Z+1	; 0x01
     aae:	8c 83       	std	Y+4, r24	; 0x04
		//printf("%d ", message_buffer[i+2]);
	}
	TWI_Start_Transceiver_With_Data(message_buffer, message_length + 2);
     ab0:	6e 5f       	subi	r22, 0xFE	; 254
     ab2:	ce 01       	movw	r24, r28
     ab4:	01 96       	adiw	r24, 0x01	; 1
     ab6:	2f d0       	rcall	.+94     	; 0xb16 <TWI_Start_Transceiver_With_Data>
     ab8:	0f 90       	pop	r0
     aba:	0f 90       	pop	r0
     abc:	0f 90       	pop	r0
     abe:	0f 90       	pop	r0
     ac0:	df 91       	pop	r29
     ac2:	cf 91       	pop	r28
     ac4:	08 95       	ret

00000ac6 <SERVO_set_position>:
#include <stdlib.h>


void SERVO_set_position(uint8_t pos)
{
	uint16_t pulse_width = MIN + (uint16_t)pos;
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	86 50       	subi	r24, 0x06	; 6
     aca:	9f 4f       	sbci	r25, 0xFF	; 255
	if ( pulse_width > MAX){ pulse_width = MAX; }
     acc:	85 3f       	cpi	r24, 0xF5	; 245
     ace:	21 e0       	ldi	r18, 0x01	; 1
     ad0:	92 07       	cpc	r25, r18
     ad2:	20 f4       	brcc	.+8      	; 0xadc <SERVO_set_position+0x16>
	else if ( pulse_width < MIN ){ pulse_width = MIN; }
     ad4:	8a 3f       	cpi	r24, 0xFA	; 250
     ad6:	91 05       	cpc	r25, r1
     ad8:	20 f0       	brcs	.+8      	; 0xae2 <SERVO_set_position+0x1c>
     ada:	05 c0       	rjmp	.+10     	; 0xae6 <SERVO_set_position+0x20>


void SERVO_set_position(uint8_t pos)
{
	uint16_t pulse_width = MIN + (uint16_t)pos;
	if ( pulse_width > MAX){ pulse_width = MAX; }
     adc:	84 ef       	ldi	r24, 0xF4	; 244
     ade:	91 e0       	ldi	r25, 0x01	; 1
     ae0:	02 c0       	rjmp	.+4      	; 0xae6 <SERVO_set_position+0x20>
	else if ( pulse_width < MIN ){ pulse_width = MIN; }
     ae2:	8a ef       	ldi	r24, 0xFA	; 250
     ae4:	90 e0       	ldi	r25, 0x00	; 0
		
	COUNTER_set_pulse_width(pulse_width);
     ae6:	72 ce       	rjmp	.-796    	; 0x7cc <COUNTER_set_pulse_width>
     ae8:	08 95       	ret

00000aea <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     aea:	8c e0       	ldi	r24, 0x0C	; 12
     aec:	80 93 b8 00 	sts	0x00B8, r24
     af0:	8f ef       	ldi	r24, 0xFF	; 255
     af2:	80 93 bb 00 	sts	0x00BB, r24
     af6:	84 e0       	ldi	r24, 0x04	; 4
     af8:	80 93 bc 00 	sts	0x00BC, r24
     afc:	08 95       	ret

00000afe <TWI_Transceiver_Busy>:
     afe:	80 91 bc 00 	lds	r24, 0x00BC
     b02:	81 70       	andi	r24, 0x01	; 1
     b04:	08 95       	ret

00000b06 <TWI_Get_State_Info>:
     b06:	ec eb       	ldi	r30, 0xBC	; 188
     b08:	f0 e0       	ldi	r31, 0x00	; 0
     b0a:	80 81       	ld	r24, Z
     b0c:	80 fd       	sbrc	r24, 0
     b0e:	fd cf       	rjmp	.-6      	; 0xb0a <TWI_Get_State_Info+0x4>
     b10:	80 91 0d 02 	lds	r24, 0x020D
     b14:	08 95       	ret

00000b16 <TWI_Start_Transceiver_With_Data>:
     b16:	ec eb       	ldi	r30, 0xBC	; 188
     b18:	f0 e0       	ldi	r31, 0x00	; 0
     b1a:	20 81       	ld	r18, Z
     b1c:	20 fd       	sbrc	r18, 0
     b1e:	fd cf       	rjmp	.-6      	; 0xb1a <TWI_Start_Transceiver_With_Data+0x4>
     b20:	60 93 1f 03 	sts	0x031F, r22
     b24:	fc 01       	movw	r30, r24
     b26:	20 81       	ld	r18, Z
     b28:	20 93 20 03 	sts	0x0320, r18
     b2c:	20 fd       	sbrc	r18, 0
     b2e:	0c c0       	rjmp	.+24     	; 0xb48 <TWI_Start_Transceiver_With_Data+0x32>
     b30:	62 30       	cpi	r22, 0x02	; 2
     b32:	50 f0       	brcs	.+20     	; 0xb48 <TWI_Start_Transceiver_With_Data+0x32>
     b34:	dc 01       	movw	r26, r24
     b36:	11 96       	adiw	r26, 0x01	; 1
     b38:	e1 e2       	ldi	r30, 0x21	; 33
     b3a:	f3 e0       	ldi	r31, 0x03	; 3
     b3c:	81 e0       	ldi	r24, 0x01	; 1
     b3e:	9d 91       	ld	r25, X+
     b40:	91 93       	st	Z+, r25
     b42:	8f 5f       	subi	r24, 0xFF	; 255
     b44:	86 13       	cpse	r24, r22
     b46:	fb cf       	rjmp	.-10     	; 0xb3e <TWI_Start_Transceiver_With_Data+0x28>
     b48:	10 92 1e 03 	sts	0x031E, r1
     b4c:	88 ef       	ldi	r24, 0xF8	; 248
     b4e:	80 93 0d 02 	sts	0x020D, r24
     b52:	85 ea       	ldi	r24, 0xA5	; 165
     b54:	80 93 bc 00 	sts	0x00BC, r24
     b58:	08 95       	ret

00000b5a <TWI_Start_Transceiver>:
     b5a:	ec eb       	ldi	r30, 0xBC	; 188
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	80 81       	ld	r24, Z
     b60:	80 fd       	sbrc	r24, 0
     b62:	fd cf       	rjmp	.-6      	; 0xb5e <TWI_Start_Transceiver+0x4>
     b64:	10 92 1e 03 	sts	0x031E, r1
     b68:	88 ef       	ldi	r24, 0xF8	; 248
     b6a:	80 93 0d 02 	sts	0x020D, r24
     b6e:	85 ea       	ldi	r24, 0xA5	; 165
     b70:	80 93 bc 00 	sts	0x00BC, r24
     b74:	08 95       	ret

00000b76 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     b76:	1f 92       	push	r1
     b78:	0f 92       	push	r0
     b7a:	0f b6       	in	r0, 0x3f	; 63
     b7c:	0f 92       	push	r0
     b7e:	11 24       	eor	r1, r1
     b80:	0b b6       	in	r0, 0x3b	; 59
     b82:	0f 92       	push	r0
     b84:	2f 93       	push	r18
     b86:	3f 93       	push	r19
     b88:	8f 93       	push	r24
     b8a:	9f 93       	push	r25
     b8c:	af 93       	push	r26
     b8e:	bf 93       	push	r27
     b90:	ef 93       	push	r30
     b92:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     b94:	80 91 b9 00 	lds	r24, 0x00B9
     b98:	90 e0       	ldi	r25, 0x00	; 0
     b9a:	fc 01       	movw	r30, r24
     b9c:	38 97       	sbiw	r30, 0x08	; 8
     b9e:	e1 35       	cpi	r30, 0x51	; 81
     ba0:	f1 05       	cpc	r31, r1
     ba2:	08 f0       	brcs	.+2      	; 0xba6 <__vector_39+0x30>
     ba4:	55 c0       	rjmp	.+170    	; 0xc50 <__vector_39+0xda>
     ba6:	ee 58       	subi	r30, 0x8E	; 142
     ba8:	ff 4f       	sbci	r31, 0xFF	; 255
     baa:	05 c2       	rjmp	.+1034   	; 0xfb6 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     bac:	10 92 1d 03 	sts	0x031D, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     bb0:	e0 91 1d 03 	lds	r30, 0x031D
     bb4:	80 91 1f 03 	lds	r24, 0x031F
     bb8:	e8 17       	cp	r30, r24
     bba:	70 f4       	brcc	.+28     	; 0xbd8 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     bbc:	81 e0       	ldi	r24, 0x01	; 1
     bbe:	8e 0f       	add	r24, r30
     bc0:	80 93 1d 03 	sts	0x031D, r24
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	e0 5e       	subi	r30, 0xE0	; 224
     bc8:	fc 4f       	sbci	r31, 0xFC	; 252
     bca:	80 81       	ld	r24, Z
     bcc:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bd0:	85 e8       	ldi	r24, 0x85	; 133
     bd2:	80 93 bc 00 	sts	0x00BC, r24
     bd6:	43 c0       	rjmp	.+134    	; 0xc5e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     bd8:	80 91 1e 03 	lds	r24, 0x031E
     bdc:	81 60       	ori	r24, 0x01	; 1
     bde:	80 93 1e 03 	sts	0x031E, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     be2:	84 e9       	ldi	r24, 0x94	; 148
     be4:	80 93 bc 00 	sts	0x00BC, r24
     be8:	3a c0       	rjmp	.+116    	; 0xc5e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     bea:	e0 91 1d 03 	lds	r30, 0x031D
     bee:	81 e0       	ldi	r24, 0x01	; 1
     bf0:	8e 0f       	add	r24, r30
     bf2:	80 93 1d 03 	sts	0x031D, r24
     bf6:	80 91 bb 00 	lds	r24, 0x00BB
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	e0 5e       	subi	r30, 0xE0	; 224
     bfe:	fc 4f       	sbci	r31, 0xFC	; 252
     c00:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     c02:	20 91 1d 03 	lds	r18, 0x031D
     c06:	30 e0       	ldi	r19, 0x00	; 0
     c08:	80 91 1f 03 	lds	r24, 0x031F
     c0c:	90 e0       	ldi	r25, 0x00	; 0
     c0e:	01 97       	sbiw	r24, 0x01	; 1
     c10:	28 17       	cp	r18, r24
     c12:	39 07       	cpc	r19, r25
     c14:	24 f4       	brge	.+8      	; 0xc1e <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c16:	85 ec       	ldi	r24, 0xC5	; 197
     c18:	80 93 bc 00 	sts	0x00BC, r24
     c1c:	20 c0       	rjmp	.+64     	; 0xc5e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c1e:	85 e8       	ldi	r24, 0x85	; 133
     c20:	80 93 bc 00 	sts	0x00BC, r24
     c24:	1c c0       	rjmp	.+56     	; 0xc5e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     c26:	80 91 bb 00 	lds	r24, 0x00BB
     c2a:	e0 91 1d 03 	lds	r30, 0x031D
     c2e:	f0 e0       	ldi	r31, 0x00	; 0
     c30:	e0 5e       	subi	r30, 0xE0	; 224
     c32:	fc 4f       	sbci	r31, 0xFC	; 252
     c34:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     c36:	80 91 1e 03 	lds	r24, 0x031E
     c3a:	81 60       	ori	r24, 0x01	; 1
     c3c:	80 93 1e 03 	sts	0x031E, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c40:	84 e9       	ldi	r24, 0x94	; 148
     c42:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     c46:	0b c0       	rjmp	.+22     	; 0xc5e <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c48:	85 ea       	ldi	r24, 0xA5	; 165
     c4a:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     c4e:	07 c0       	rjmp	.+14     	; 0xc5e <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     c50:	80 91 b9 00 	lds	r24, 0x00B9
     c54:	80 93 0d 02 	sts	0x020D, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     c58:	84 e0       	ldi	r24, 0x04	; 4
     c5a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     c5e:	ff 91       	pop	r31
     c60:	ef 91       	pop	r30
     c62:	bf 91       	pop	r27
     c64:	af 91       	pop	r26
     c66:	9f 91       	pop	r25
     c68:	8f 91       	pop	r24
     c6a:	3f 91       	pop	r19
     c6c:	2f 91       	pop	r18
     c6e:	0f 90       	pop	r0
     c70:	0b be       	out	0x3b, r0	; 59
     c72:	0f 90       	pop	r0
     c74:	0f be       	out	0x3f, r0	; 63
     c76:	0f 90       	pop	r0
     c78:	1f 90       	pop	r1
     c7a:	18 95       	reti

00000c7c <__divsf3>:
     c7c:	0c d0       	rcall	.+24     	; 0xc96 <__divsf3x>
     c7e:	eb c0       	rjmp	.+470    	; 0xe56 <__fp_round>
     c80:	e3 d0       	rcall	.+454    	; 0xe48 <__fp_pscB>
     c82:	40 f0       	brcs	.+16     	; 0xc94 <__divsf3+0x18>
     c84:	da d0       	rcall	.+436    	; 0xe3a <__fp_pscA>
     c86:	30 f0       	brcs	.+12     	; 0xc94 <__divsf3+0x18>
     c88:	21 f4       	brne	.+8      	; 0xc92 <__divsf3+0x16>
     c8a:	5f 3f       	cpi	r21, 0xFF	; 255
     c8c:	19 f0       	breq	.+6      	; 0xc94 <__divsf3+0x18>
     c8e:	cc c0       	rjmp	.+408    	; 0xe28 <__fp_inf>
     c90:	51 11       	cpse	r21, r1
     c92:	15 c1       	rjmp	.+554    	; 0xebe <__fp_szero>
     c94:	cf c0       	rjmp	.+414    	; 0xe34 <__fp_nan>

00000c96 <__divsf3x>:
     c96:	f0 d0       	rcall	.+480    	; 0xe78 <__fp_split3>
     c98:	98 f3       	brcs	.-26     	; 0xc80 <__divsf3+0x4>

00000c9a <__divsf3_pse>:
     c9a:	99 23       	and	r25, r25
     c9c:	c9 f3       	breq	.-14     	; 0xc90 <__divsf3+0x14>
     c9e:	55 23       	and	r21, r21
     ca0:	b1 f3       	breq	.-20     	; 0xc8e <__divsf3+0x12>
     ca2:	95 1b       	sub	r25, r21
     ca4:	55 0b       	sbc	r21, r21
     ca6:	bb 27       	eor	r27, r27
     ca8:	aa 27       	eor	r26, r26
     caa:	62 17       	cp	r22, r18
     cac:	73 07       	cpc	r23, r19
     cae:	84 07       	cpc	r24, r20
     cb0:	38 f0       	brcs	.+14     	; 0xcc0 <__divsf3_pse+0x26>
     cb2:	9f 5f       	subi	r25, 0xFF	; 255
     cb4:	5f 4f       	sbci	r21, 0xFF	; 255
     cb6:	22 0f       	add	r18, r18
     cb8:	33 1f       	adc	r19, r19
     cba:	44 1f       	adc	r20, r20
     cbc:	aa 1f       	adc	r26, r26
     cbe:	a9 f3       	breq	.-22     	; 0xcaa <__divsf3_pse+0x10>
     cc0:	33 d0       	rcall	.+102    	; 0xd28 <__divsf3_pse+0x8e>
     cc2:	0e 2e       	mov	r0, r30
     cc4:	3a f0       	brmi	.+14     	; 0xcd4 <__divsf3_pse+0x3a>
     cc6:	e0 e8       	ldi	r30, 0x80	; 128
     cc8:	30 d0       	rcall	.+96     	; 0xd2a <__divsf3_pse+0x90>
     cca:	91 50       	subi	r25, 0x01	; 1
     ccc:	50 40       	sbci	r21, 0x00	; 0
     cce:	e6 95       	lsr	r30
     cd0:	00 1c       	adc	r0, r0
     cd2:	ca f7       	brpl	.-14     	; 0xcc6 <__divsf3_pse+0x2c>
     cd4:	29 d0       	rcall	.+82     	; 0xd28 <__divsf3_pse+0x8e>
     cd6:	fe 2f       	mov	r31, r30
     cd8:	27 d0       	rcall	.+78     	; 0xd28 <__divsf3_pse+0x8e>
     cda:	66 0f       	add	r22, r22
     cdc:	77 1f       	adc	r23, r23
     cde:	88 1f       	adc	r24, r24
     ce0:	bb 1f       	adc	r27, r27
     ce2:	26 17       	cp	r18, r22
     ce4:	37 07       	cpc	r19, r23
     ce6:	48 07       	cpc	r20, r24
     ce8:	ab 07       	cpc	r26, r27
     cea:	b0 e8       	ldi	r27, 0x80	; 128
     cec:	09 f0       	breq	.+2      	; 0xcf0 <__divsf3_pse+0x56>
     cee:	bb 0b       	sbc	r27, r27
     cf0:	80 2d       	mov	r24, r0
     cf2:	bf 01       	movw	r22, r30
     cf4:	ff 27       	eor	r31, r31
     cf6:	93 58       	subi	r25, 0x83	; 131
     cf8:	5f 4f       	sbci	r21, 0xFF	; 255
     cfa:	2a f0       	brmi	.+10     	; 0xd06 <__divsf3_pse+0x6c>
     cfc:	9e 3f       	cpi	r25, 0xFE	; 254
     cfe:	51 05       	cpc	r21, r1
     d00:	68 f0       	brcs	.+26     	; 0xd1c <__divsf3_pse+0x82>
     d02:	92 c0       	rjmp	.+292    	; 0xe28 <__fp_inf>
     d04:	dc c0       	rjmp	.+440    	; 0xebe <__fp_szero>
     d06:	5f 3f       	cpi	r21, 0xFF	; 255
     d08:	ec f3       	brlt	.-6      	; 0xd04 <__divsf3_pse+0x6a>
     d0a:	98 3e       	cpi	r25, 0xE8	; 232
     d0c:	dc f3       	brlt	.-10     	; 0xd04 <__divsf3_pse+0x6a>
     d0e:	86 95       	lsr	r24
     d10:	77 95       	ror	r23
     d12:	67 95       	ror	r22
     d14:	b7 95       	ror	r27
     d16:	f7 95       	ror	r31
     d18:	9f 5f       	subi	r25, 0xFF	; 255
     d1a:	c9 f7       	brne	.-14     	; 0xd0e <__divsf3_pse+0x74>
     d1c:	88 0f       	add	r24, r24
     d1e:	91 1d       	adc	r25, r1
     d20:	96 95       	lsr	r25
     d22:	87 95       	ror	r24
     d24:	97 f9       	bld	r25, 7
     d26:	08 95       	ret
     d28:	e1 e0       	ldi	r30, 0x01	; 1
     d2a:	66 0f       	add	r22, r22
     d2c:	77 1f       	adc	r23, r23
     d2e:	88 1f       	adc	r24, r24
     d30:	bb 1f       	adc	r27, r27
     d32:	62 17       	cp	r22, r18
     d34:	73 07       	cpc	r23, r19
     d36:	84 07       	cpc	r24, r20
     d38:	ba 07       	cpc	r27, r26
     d3a:	20 f0       	brcs	.+8      	; 0xd44 <__divsf3_pse+0xaa>
     d3c:	62 1b       	sub	r22, r18
     d3e:	73 0b       	sbc	r23, r19
     d40:	84 0b       	sbc	r24, r20
     d42:	ba 0b       	sbc	r27, r26
     d44:	ee 1f       	adc	r30, r30
     d46:	88 f7       	brcc	.-30     	; 0xd2a <__divsf3_pse+0x90>
     d48:	e0 95       	com	r30
     d4a:	08 95       	ret

00000d4c <__fixsfsi>:
     d4c:	04 d0       	rcall	.+8      	; 0xd56 <__fixunssfsi>
     d4e:	68 94       	set
     d50:	b1 11       	cpse	r27, r1
     d52:	b5 c0       	rjmp	.+362    	; 0xebe <__fp_szero>
     d54:	08 95       	ret

00000d56 <__fixunssfsi>:
     d56:	98 d0       	rcall	.+304    	; 0xe88 <__fp_splitA>
     d58:	88 f0       	brcs	.+34     	; 0xd7c <__fixunssfsi+0x26>
     d5a:	9f 57       	subi	r25, 0x7F	; 127
     d5c:	90 f0       	brcs	.+36     	; 0xd82 <__fixunssfsi+0x2c>
     d5e:	b9 2f       	mov	r27, r25
     d60:	99 27       	eor	r25, r25
     d62:	b7 51       	subi	r27, 0x17	; 23
     d64:	a0 f0       	brcs	.+40     	; 0xd8e <__fixunssfsi+0x38>
     d66:	d1 f0       	breq	.+52     	; 0xd9c <__fixunssfsi+0x46>
     d68:	66 0f       	add	r22, r22
     d6a:	77 1f       	adc	r23, r23
     d6c:	88 1f       	adc	r24, r24
     d6e:	99 1f       	adc	r25, r25
     d70:	1a f0       	brmi	.+6      	; 0xd78 <__fixunssfsi+0x22>
     d72:	ba 95       	dec	r27
     d74:	c9 f7       	brne	.-14     	; 0xd68 <__fixunssfsi+0x12>
     d76:	12 c0       	rjmp	.+36     	; 0xd9c <__fixunssfsi+0x46>
     d78:	b1 30       	cpi	r27, 0x01	; 1
     d7a:	81 f0       	breq	.+32     	; 0xd9c <__fixunssfsi+0x46>
     d7c:	9f d0       	rcall	.+318    	; 0xebc <__fp_zero>
     d7e:	b1 e0       	ldi	r27, 0x01	; 1
     d80:	08 95       	ret
     d82:	9c c0       	rjmp	.+312    	; 0xebc <__fp_zero>
     d84:	67 2f       	mov	r22, r23
     d86:	78 2f       	mov	r23, r24
     d88:	88 27       	eor	r24, r24
     d8a:	b8 5f       	subi	r27, 0xF8	; 248
     d8c:	39 f0       	breq	.+14     	; 0xd9c <__fixunssfsi+0x46>
     d8e:	b9 3f       	cpi	r27, 0xF9	; 249
     d90:	cc f3       	brlt	.-14     	; 0xd84 <__fixunssfsi+0x2e>
     d92:	86 95       	lsr	r24
     d94:	77 95       	ror	r23
     d96:	67 95       	ror	r22
     d98:	b3 95       	inc	r27
     d9a:	d9 f7       	brne	.-10     	; 0xd92 <__fixunssfsi+0x3c>
     d9c:	3e f4       	brtc	.+14     	; 0xdac <__fixunssfsi+0x56>
     d9e:	90 95       	com	r25
     da0:	80 95       	com	r24
     da2:	70 95       	com	r23
     da4:	61 95       	neg	r22
     da6:	7f 4f       	sbci	r23, 0xFF	; 255
     da8:	8f 4f       	sbci	r24, 0xFF	; 255
     daa:	9f 4f       	sbci	r25, 0xFF	; 255
     dac:	08 95       	ret

00000dae <__floatunsisf>:
     dae:	e8 94       	clt
     db0:	09 c0       	rjmp	.+18     	; 0xdc4 <__floatsisf+0x12>

00000db2 <__floatsisf>:
     db2:	97 fb       	bst	r25, 7
     db4:	3e f4       	brtc	.+14     	; 0xdc4 <__floatsisf+0x12>
     db6:	90 95       	com	r25
     db8:	80 95       	com	r24
     dba:	70 95       	com	r23
     dbc:	61 95       	neg	r22
     dbe:	7f 4f       	sbci	r23, 0xFF	; 255
     dc0:	8f 4f       	sbci	r24, 0xFF	; 255
     dc2:	9f 4f       	sbci	r25, 0xFF	; 255
     dc4:	99 23       	and	r25, r25
     dc6:	a9 f0       	breq	.+42     	; 0xdf2 <__floatsisf+0x40>
     dc8:	f9 2f       	mov	r31, r25
     dca:	96 e9       	ldi	r25, 0x96	; 150
     dcc:	bb 27       	eor	r27, r27
     dce:	93 95       	inc	r25
     dd0:	f6 95       	lsr	r31
     dd2:	87 95       	ror	r24
     dd4:	77 95       	ror	r23
     dd6:	67 95       	ror	r22
     dd8:	b7 95       	ror	r27
     dda:	f1 11       	cpse	r31, r1
     ddc:	f8 cf       	rjmp	.-16     	; 0xdce <__floatsisf+0x1c>
     dde:	fa f4       	brpl	.+62     	; 0xe1e <__floatsisf+0x6c>
     de0:	bb 0f       	add	r27, r27
     de2:	11 f4       	brne	.+4      	; 0xde8 <__floatsisf+0x36>
     de4:	60 ff       	sbrs	r22, 0
     de6:	1b c0       	rjmp	.+54     	; 0xe1e <__floatsisf+0x6c>
     de8:	6f 5f       	subi	r22, 0xFF	; 255
     dea:	7f 4f       	sbci	r23, 0xFF	; 255
     dec:	8f 4f       	sbci	r24, 0xFF	; 255
     dee:	9f 4f       	sbci	r25, 0xFF	; 255
     df0:	16 c0       	rjmp	.+44     	; 0xe1e <__floatsisf+0x6c>
     df2:	88 23       	and	r24, r24
     df4:	11 f0       	breq	.+4      	; 0xdfa <__floatsisf+0x48>
     df6:	96 e9       	ldi	r25, 0x96	; 150
     df8:	11 c0       	rjmp	.+34     	; 0xe1c <__floatsisf+0x6a>
     dfa:	77 23       	and	r23, r23
     dfc:	21 f0       	breq	.+8      	; 0xe06 <__floatsisf+0x54>
     dfe:	9e e8       	ldi	r25, 0x8E	; 142
     e00:	87 2f       	mov	r24, r23
     e02:	76 2f       	mov	r23, r22
     e04:	05 c0       	rjmp	.+10     	; 0xe10 <__floatsisf+0x5e>
     e06:	66 23       	and	r22, r22
     e08:	71 f0       	breq	.+28     	; 0xe26 <__floatsisf+0x74>
     e0a:	96 e8       	ldi	r25, 0x86	; 134
     e0c:	86 2f       	mov	r24, r22
     e0e:	70 e0       	ldi	r23, 0x00	; 0
     e10:	60 e0       	ldi	r22, 0x00	; 0
     e12:	2a f0       	brmi	.+10     	; 0xe1e <__floatsisf+0x6c>
     e14:	9a 95       	dec	r25
     e16:	66 0f       	add	r22, r22
     e18:	77 1f       	adc	r23, r23
     e1a:	88 1f       	adc	r24, r24
     e1c:	da f7       	brpl	.-10     	; 0xe14 <__floatsisf+0x62>
     e1e:	88 0f       	add	r24, r24
     e20:	96 95       	lsr	r25
     e22:	87 95       	ror	r24
     e24:	97 f9       	bld	r25, 7
     e26:	08 95       	ret

00000e28 <__fp_inf>:
     e28:	97 f9       	bld	r25, 7
     e2a:	9f 67       	ori	r25, 0x7F	; 127
     e2c:	80 e8       	ldi	r24, 0x80	; 128
     e2e:	70 e0       	ldi	r23, 0x00	; 0
     e30:	60 e0       	ldi	r22, 0x00	; 0
     e32:	08 95       	ret

00000e34 <__fp_nan>:
     e34:	9f ef       	ldi	r25, 0xFF	; 255
     e36:	80 ec       	ldi	r24, 0xC0	; 192
     e38:	08 95       	ret

00000e3a <__fp_pscA>:
     e3a:	00 24       	eor	r0, r0
     e3c:	0a 94       	dec	r0
     e3e:	16 16       	cp	r1, r22
     e40:	17 06       	cpc	r1, r23
     e42:	18 06       	cpc	r1, r24
     e44:	09 06       	cpc	r0, r25
     e46:	08 95       	ret

00000e48 <__fp_pscB>:
     e48:	00 24       	eor	r0, r0
     e4a:	0a 94       	dec	r0
     e4c:	12 16       	cp	r1, r18
     e4e:	13 06       	cpc	r1, r19
     e50:	14 06       	cpc	r1, r20
     e52:	05 06       	cpc	r0, r21
     e54:	08 95       	ret

00000e56 <__fp_round>:
     e56:	09 2e       	mov	r0, r25
     e58:	03 94       	inc	r0
     e5a:	00 0c       	add	r0, r0
     e5c:	11 f4       	brne	.+4      	; 0xe62 <__fp_round+0xc>
     e5e:	88 23       	and	r24, r24
     e60:	52 f0       	brmi	.+20     	; 0xe76 <__fp_round+0x20>
     e62:	bb 0f       	add	r27, r27
     e64:	40 f4       	brcc	.+16     	; 0xe76 <__fp_round+0x20>
     e66:	bf 2b       	or	r27, r31
     e68:	11 f4       	brne	.+4      	; 0xe6e <__fp_round+0x18>
     e6a:	60 ff       	sbrs	r22, 0
     e6c:	04 c0       	rjmp	.+8      	; 0xe76 <__fp_round+0x20>
     e6e:	6f 5f       	subi	r22, 0xFF	; 255
     e70:	7f 4f       	sbci	r23, 0xFF	; 255
     e72:	8f 4f       	sbci	r24, 0xFF	; 255
     e74:	9f 4f       	sbci	r25, 0xFF	; 255
     e76:	08 95       	ret

00000e78 <__fp_split3>:
     e78:	57 fd       	sbrc	r21, 7
     e7a:	90 58       	subi	r25, 0x80	; 128
     e7c:	44 0f       	add	r20, r20
     e7e:	55 1f       	adc	r21, r21
     e80:	59 f0       	breq	.+22     	; 0xe98 <__fp_splitA+0x10>
     e82:	5f 3f       	cpi	r21, 0xFF	; 255
     e84:	71 f0       	breq	.+28     	; 0xea2 <__fp_splitA+0x1a>
     e86:	47 95       	ror	r20

00000e88 <__fp_splitA>:
     e88:	88 0f       	add	r24, r24
     e8a:	97 fb       	bst	r25, 7
     e8c:	99 1f       	adc	r25, r25
     e8e:	61 f0       	breq	.+24     	; 0xea8 <__fp_splitA+0x20>
     e90:	9f 3f       	cpi	r25, 0xFF	; 255
     e92:	79 f0       	breq	.+30     	; 0xeb2 <__fp_splitA+0x2a>
     e94:	87 95       	ror	r24
     e96:	08 95       	ret
     e98:	12 16       	cp	r1, r18
     e9a:	13 06       	cpc	r1, r19
     e9c:	14 06       	cpc	r1, r20
     e9e:	55 1f       	adc	r21, r21
     ea0:	f2 cf       	rjmp	.-28     	; 0xe86 <__fp_split3+0xe>
     ea2:	46 95       	lsr	r20
     ea4:	f1 df       	rcall	.-30     	; 0xe88 <__fp_splitA>
     ea6:	08 c0       	rjmp	.+16     	; 0xeb8 <__fp_splitA+0x30>
     ea8:	16 16       	cp	r1, r22
     eaa:	17 06       	cpc	r1, r23
     eac:	18 06       	cpc	r1, r24
     eae:	99 1f       	adc	r25, r25
     eb0:	f1 cf       	rjmp	.-30     	; 0xe94 <__fp_splitA+0xc>
     eb2:	86 95       	lsr	r24
     eb4:	71 05       	cpc	r23, r1
     eb6:	61 05       	cpc	r22, r1
     eb8:	08 94       	sec
     eba:	08 95       	ret

00000ebc <__fp_zero>:
     ebc:	e8 94       	clt

00000ebe <__fp_szero>:
     ebe:	bb 27       	eor	r27, r27
     ec0:	66 27       	eor	r22, r22
     ec2:	77 27       	eor	r23, r23
     ec4:	cb 01       	movw	r24, r22
     ec6:	97 f9       	bld	r25, 7
     ec8:	08 95       	ret

00000eca <__mulsf3>:
     eca:	0b d0       	rcall	.+22     	; 0xee2 <__mulsf3x>
     ecc:	c4 cf       	rjmp	.-120    	; 0xe56 <__fp_round>
     ece:	b5 df       	rcall	.-150    	; 0xe3a <__fp_pscA>
     ed0:	28 f0       	brcs	.+10     	; 0xedc <__mulsf3+0x12>
     ed2:	ba df       	rcall	.-140    	; 0xe48 <__fp_pscB>
     ed4:	18 f0       	brcs	.+6      	; 0xedc <__mulsf3+0x12>
     ed6:	95 23       	and	r25, r21
     ed8:	09 f0       	breq	.+2      	; 0xedc <__mulsf3+0x12>
     eda:	a6 cf       	rjmp	.-180    	; 0xe28 <__fp_inf>
     edc:	ab cf       	rjmp	.-170    	; 0xe34 <__fp_nan>
     ede:	11 24       	eor	r1, r1
     ee0:	ee cf       	rjmp	.-36     	; 0xebe <__fp_szero>

00000ee2 <__mulsf3x>:
     ee2:	ca df       	rcall	.-108    	; 0xe78 <__fp_split3>
     ee4:	a0 f3       	brcs	.-24     	; 0xece <__mulsf3+0x4>

00000ee6 <__mulsf3_pse>:
     ee6:	95 9f       	mul	r25, r21
     ee8:	d1 f3       	breq	.-12     	; 0xede <__mulsf3+0x14>
     eea:	95 0f       	add	r25, r21
     eec:	50 e0       	ldi	r21, 0x00	; 0
     eee:	55 1f       	adc	r21, r21
     ef0:	62 9f       	mul	r22, r18
     ef2:	f0 01       	movw	r30, r0
     ef4:	72 9f       	mul	r23, r18
     ef6:	bb 27       	eor	r27, r27
     ef8:	f0 0d       	add	r31, r0
     efa:	b1 1d       	adc	r27, r1
     efc:	63 9f       	mul	r22, r19
     efe:	aa 27       	eor	r26, r26
     f00:	f0 0d       	add	r31, r0
     f02:	b1 1d       	adc	r27, r1
     f04:	aa 1f       	adc	r26, r26
     f06:	64 9f       	mul	r22, r20
     f08:	66 27       	eor	r22, r22
     f0a:	b0 0d       	add	r27, r0
     f0c:	a1 1d       	adc	r26, r1
     f0e:	66 1f       	adc	r22, r22
     f10:	82 9f       	mul	r24, r18
     f12:	22 27       	eor	r18, r18
     f14:	b0 0d       	add	r27, r0
     f16:	a1 1d       	adc	r26, r1
     f18:	62 1f       	adc	r22, r18
     f1a:	73 9f       	mul	r23, r19
     f1c:	b0 0d       	add	r27, r0
     f1e:	a1 1d       	adc	r26, r1
     f20:	62 1f       	adc	r22, r18
     f22:	83 9f       	mul	r24, r19
     f24:	a0 0d       	add	r26, r0
     f26:	61 1d       	adc	r22, r1
     f28:	22 1f       	adc	r18, r18
     f2a:	74 9f       	mul	r23, r20
     f2c:	33 27       	eor	r19, r19
     f2e:	a0 0d       	add	r26, r0
     f30:	61 1d       	adc	r22, r1
     f32:	23 1f       	adc	r18, r19
     f34:	84 9f       	mul	r24, r20
     f36:	60 0d       	add	r22, r0
     f38:	21 1d       	adc	r18, r1
     f3a:	82 2f       	mov	r24, r18
     f3c:	76 2f       	mov	r23, r22
     f3e:	6a 2f       	mov	r22, r26
     f40:	11 24       	eor	r1, r1
     f42:	9f 57       	subi	r25, 0x7F	; 127
     f44:	50 40       	sbci	r21, 0x00	; 0
     f46:	8a f0       	brmi	.+34     	; 0xf6a <__mulsf3_pse+0x84>
     f48:	e1 f0       	breq	.+56     	; 0xf82 <__mulsf3_pse+0x9c>
     f4a:	88 23       	and	r24, r24
     f4c:	4a f0       	brmi	.+18     	; 0xf60 <__mulsf3_pse+0x7a>
     f4e:	ee 0f       	add	r30, r30
     f50:	ff 1f       	adc	r31, r31
     f52:	bb 1f       	adc	r27, r27
     f54:	66 1f       	adc	r22, r22
     f56:	77 1f       	adc	r23, r23
     f58:	88 1f       	adc	r24, r24
     f5a:	91 50       	subi	r25, 0x01	; 1
     f5c:	50 40       	sbci	r21, 0x00	; 0
     f5e:	a9 f7       	brne	.-22     	; 0xf4a <__mulsf3_pse+0x64>
     f60:	9e 3f       	cpi	r25, 0xFE	; 254
     f62:	51 05       	cpc	r21, r1
     f64:	70 f0       	brcs	.+28     	; 0xf82 <__mulsf3_pse+0x9c>
     f66:	60 cf       	rjmp	.-320    	; 0xe28 <__fp_inf>
     f68:	aa cf       	rjmp	.-172    	; 0xebe <__fp_szero>
     f6a:	5f 3f       	cpi	r21, 0xFF	; 255
     f6c:	ec f3       	brlt	.-6      	; 0xf68 <__mulsf3_pse+0x82>
     f6e:	98 3e       	cpi	r25, 0xE8	; 232
     f70:	dc f3       	brlt	.-10     	; 0xf68 <__mulsf3_pse+0x82>
     f72:	86 95       	lsr	r24
     f74:	77 95       	ror	r23
     f76:	67 95       	ror	r22
     f78:	b7 95       	ror	r27
     f7a:	f7 95       	ror	r31
     f7c:	e7 95       	ror	r30
     f7e:	9f 5f       	subi	r25, 0xFF	; 255
     f80:	c1 f7       	brne	.-16     	; 0xf72 <__mulsf3_pse+0x8c>
     f82:	fe 2b       	or	r31, r30
     f84:	88 0f       	add	r24, r24
     f86:	91 1d       	adc	r25, r1
     f88:	96 95       	lsr	r25
     f8a:	87 95       	ror	r24
     f8c:	97 f9       	bld	r25, 7
     f8e:	08 95       	ret

00000f90 <__divmodhi4>:
     f90:	97 fb       	bst	r25, 7
     f92:	07 2e       	mov	r0, r23
     f94:	16 f4       	brtc	.+4      	; 0xf9a <__divmodhi4+0xa>
     f96:	00 94       	com	r0
     f98:	06 d0       	rcall	.+12     	; 0xfa6 <__divmodhi4_neg1>
     f9a:	77 fd       	sbrc	r23, 7
     f9c:	08 d0       	rcall	.+16     	; 0xfae <__divmodhi4_neg2>
     f9e:	11 d0       	rcall	.+34     	; 0xfc2 <__udivmodhi4>
     fa0:	07 fc       	sbrc	r0, 7
     fa2:	05 d0       	rcall	.+10     	; 0xfae <__divmodhi4_neg2>
     fa4:	3e f4       	brtc	.+14     	; 0xfb4 <__divmodhi4_exit>

00000fa6 <__divmodhi4_neg1>:
     fa6:	90 95       	com	r25
     fa8:	81 95       	neg	r24
     faa:	9f 4f       	sbci	r25, 0xFF	; 255
     fac:	08 95       	ret

00000fae <__divmodhi4_neg2>:
     fae:	70 95       	com	r23
     fb0:	61 95       	neg	r22
     fb2:	7f 4f       	sbci	r23, 0xFF	; 255

00000fb4 <__divmodhi4_exit>:
     fb4:	08 95       	ret

00000fb6 <__tablejump2__>:
     fb6:	ee 0f       	add	r30, r30
     fb8:	ff 1f       	adc	r31, r31

00000fba <__tablejump__>:
     fba:	05 90       	lpm	r0, Z+
     fbc:	f4 91       	lpm	r31, Z
     fbe:	e0 2d       	mov	r30, r0
     fc0:	19 94       	eijmp

00000fc2 <__udivmodhi4>:
     fc2:	aa 1b       	sub	r26, r26
     fc4:	bb 1b       	sub	r27, r27
     fc6:	51 e1       	ldi	r21, 0x11	; 17
     fc8:	07 c0       	rjmp	.+14     	; 0xfd8 <__udivmodhi4_ep>

00000fca <__udivmodhi4_loop>:
     fca:	aa 1f       	adc	r26, r26
     fcc:	bb 1f       	adc	r27, r27
     fce:	a6 17       	cp	r26, r22
     fd0:	b7 07       	cpc	r27, r23
     fd2:	10 f0       	brcs	.+4      	; 0xfd8 <__udivmodhi4_ep>
     fd4:	a6 1b       	sub	r26, r22
     fd6:	b7 0b       	sbc	r27, r23

00000fd8 <__udivmodhi4_ep>:
     fd8:	88 1f       	adc	r24, r24
     fda:	99 1f       	adc	r25, r25
     fdc:	5a 95       	dec	r21
     fde:	a9 f7       	brne	.-22     	; 0xfca <__udivmodhi4_loop>
     fe0:	80 95       	com	r24
     fe2:	90 95       	com	r25
     fe4:	bc 01       	movw	r22, r24
     fe6:	cd 01       	movw	r24, r26
     fe8:	08 95       	ret

00000fea <fdevopen>:
     fea:	0f 93       	push	r16
     fec:	1f 93       	push	r17
     fee:	cf 93       	push	r28
     ff0:	df 93       	push	r29
     ff2:	ec 01       	movw	r28, r24
     ff4:	8b 01       	movw	r16, r22
     ff6:	00 97       	sbiw	r24, 0x00	; 0
     ff8:	31 f4       	brne	.+12     	; 0x1006 <fdevopen+0x1c>
     ffa:	61 15       	cp	r22, r1
     ffc:	71 05       	cpc	r23, r1
     ffe:	19 f4       	brne	.+6      	; 0x1006 <fdevopen+0x1c>
    1000:	80 e0       	ldi	r24, 0x00	; 0
    1002:	90 e0       	ldi	r25, 0x00	; 0
    1004:	37 c0       	rjmp	.+110    	; 0x1074 <fdevopen+0x8a>
    1006:	6e e0       	ldi	r22, 0x0E	; 14
    1008:	70 e0       	ldi	r23, 0x00	; 0
    100a:	81 e0       	ldi	r24, 0x01	; 1
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	63 d2       	rcall	.+1222   	; 0x14d6 <calloc>
    1010:	fc 01       	movw	r30, r24
    1012:	00 97       	sbiw	r24, 0x00	; 0
    1014:	a9 f3       	breq	.-22     	; 0x1000 <fdevopen+0x16>
    1016:	80 e8       	ldi	r24, 0x80	; 128
    1018:	83 83       	std	Z+3, r24	; 0x03
    101a:	01 15       	cp	r16, r1
    101c:	11 05       	cpc	r17, r1
    101e:	71 f0       	breq	.+28     	; 0x103c <fdevopen+0x52>
    1020:	13 87       	std	Z+11, r17	; 0x0b
    1022:	02 87       	std	Z+10, r16	; 0x0a
    1024:	81 e8       	ldi	r24, 0x81	; 129
    1026:	83 83       	std	Z+3, r24	; 0x03
    1028:	80 91 26 03 	lds	r24, 0x0326
    102c:	90 91 27 03 	lds	r25, 0x0327
    1030:	89 2b       	or	r24, r25
    1032:	21 f4       	brne	.+8      	; 0x103c <fdevopen+0x52>
    1034:	f0 93 27 03 	sts	0x0327, r31
    1038:	e0 93 26 03 	sts	0x0326, r30
    103c:	20 97       	sbiw	r28, 0x00	; 0
    103e:	c9 f0       	breq	.+50     	; 0x1072 <fdevopen+0x88>
    1040:	d1 87       	std	Z+9, r29	; 0x09
    1042:	c0 87       	std	Z+8, r28	; 0x08
    1044:	83 81       	ldd	r24, Z+3	; 0x03
    1046:	82 60       	ori	r24, 0x02	; 2
    1048:	83 83       	std	Z+3, r24	; 0x03
    104a:	80 91 28 03 	lds	r24, 0x0328
    104e:	90 91 29 03 	lds	r25, 0x0329
    1052:	89 2b       	or	r24, r25
    1054:	71 f4       	brne	.+28     	; 0x1072 <fdevopen+0x88>
    1056:	f0 93 29 03 	sts	0x0329, r31
    105a:	e0 93 28 03 	sts	0x0328, r30
    105e:	80 91 2a 03 	lds	r24, 0x032A
    1062:	90 91 2b 03 	lds	r25, 0x032B
    1066:	89 2b       	or	r24, r25
    1068:	21 f4       	brne	.+8      	; 0x1072 <fdevopen+0x88>
    106a:	f0 93 2b 03 	sts	0x032B, r31
    106e:	e0 93 2a 03 	sts	0x032A, r30
    1072:	cf 01       	movw	r24, r30
    1074:	df 91       	pop	r29
    1076:	cf 91       	pop	r28
    1078:	1f 91       	pop	r17
    107a:	0f 91       	pop	r16
    107c:	08 95       	ret

0000107e <printf>:
    107e:	cf 93       	push	r28
    1080:	df 93       	push	r29
    1082:	cd b7       	in	r28, 0x3d	; 61
    1084:	de b7       	in	r29, 0x3e	; 62
    1086:	fe 01       	movw	r30, r28
    1088:	36 96       	adiw	r30, 0x06	; 6
    108a:	61 91       	ld	r22, Z+
    108c:	71 91       	ld	r23, Z+
    108e:	af 01       	movw	r20, r30
    1090:	80 91 28 03 	lds	r24, 0x0328
    1094:	90 91 29 03 	lds	r25, 0x0329
    1098:	30 d0       	rcall	.+96     	; 0x10fa <vfprintf>
    109a:	df 91       	pop	r29
    109c:	cf 91       	pop	r28
    109e:	08 95       	ret

000010a0 <puts>:
    10a0:	0f 93       	push	r16
    10a2:	1f 93       	push	r17
    10a4:	cf 93       	push	r28
    10a6:	df 93       	push	r29
    10a8:	e0 91 28 03 	lds	r30, 0x0328
    10ac:	f0 91 29 03 	lds	r31, 0x0329
    10b0:	23 81       	ldd	r18, Z+3	; 0x03
    10b2:	21 ff       	sbrs	r18, 1
    10b4:	1b c0       	rjmp	.+54     	; 0x10ec <puts+0x4c>
    10b6:	ec 01       	movw	r28, r24
    10b8:	00 e0       	ldi	r16, 0x00	; 0
    10ba:	10 e0       	ldi	r17, 0x00	; 0
    10bc:	89 91       	ld	r24, Y+
    10be:	60 91 28 03 	lds	r22, 0x0328
    10c2:	70 91 29 03 	lds	r23, 0x0329
    10c6:	db 01       	movw	r26, r22
    10c8:	18 96       	adiw	r26, 0x08	; 8
    10ca:	ed 91       	ld	r30, X+
    10cc:	fc 91       	ld	r31, X
    10ce:	19 97       	sbiw	r26, 0x09	; 9
    10d0:	88 23       	and	r24, r24
    10d2:	31 f0       	breq	.+12     	; 0x10e0 <puts+0x40>
    10d4:	19 95       	eicall
    10d6:	89 2b       	or	r24, r25
    10d8:	89 f3       	breq	.-30     	; 0x10bc <puts+0x1c>
    10da:	0f ef       	ldi	r16, 0xFF	; 255
    10dc:	1f ef       	ldi	r17, 0xFF	; 255
    10de:	ee cf       	rjmp	.-36     	; 0x10bc <puts+0x1c>
    10e0:	8a e0       	ldi	r24, 0x0A	; 10
    10e2:	19 95       	eicall
    10e4:	89 2b       	or	r24, r25
    10e6:	11 f4       	brne	.+4      	; 0x10ec <puts+0x4c>
    10e8:	c8 01       	movw	r24, r16
    10ea:	02 c0       	rjmp	.+4      	; 0x10f0 <puts+0x50>
    10ec:	8f ef       	ldi	r24, 0xFF	; 255
    10ee:	9f ef       	ldi	r25, 0xFF	; 255
    10f0:	df 91       	pop	r29
    10f2:	cf 91       	pop	r28
    10f4:	1f 91       	pop	r17
    10f6:	0f 91       	pop	r16
    10f8:	08 95       	ret

000010fa <vfprintf>:
    10fa:	2f 92       	push	r2
    10fc:	3f 92       	push	r3
    10fe:	4f 92       	push	r4
    1100:	5f 92       	push	r5
    1102:	6f 92       	push	r6
    1104:	7f 92       	push	r7
    1106:	8f 92       	push	r8
    1108:	9f 92       	push	r9
    110a:	af 92       	push	r10
    110c:	bf 92       	push	r11
    110e:	cf 92       	push	r12
    1110:	df 92       	push	r13
    1112:	ef 92       	push	r14
    1114:	ff 92       	push	r15
    1116:	0f 93       	push	r16
    1118:	1f 93       	push	r17
    111a:	cf 93       	push	r28
    111c:	df 93       	push	r29
    111e:	cd b7       	in	r28, 0x3d	; 61
    1120:	de b7       	in	r29, 0x3e	; 62
    1122:	2c 97       	sbiw	r28, 0x0c	; 12
    1124:	0f b6       	in	r0, 0x3f	; 63
    1126:	f8 94       	cli
    1128:	de bf       	out	0x3e, r29	; 62
    112a:	0f be       	out	0x3f, r0	; 63
    112c:	cd bf       	out	0x3d, r28	; 61
    112e:	7c 01       	movw	r14, r24
    1130:	6b 01       	movw	r12, r22
    1132:	8a 01       	movw	r16, r20
    1134:	fc 01       	movw	r30, r24
    1136:	17 82       	std	Z+7, r1	; 0x07
    1138:	16 82       	std	Z+6, r1	; 0x06
    113a:	83 81       	ldd	r24, Z+3	; 0x03
    113c:	81 ff       	sbrs	r24, 1
    113e:	b0 c1       	rjmp	.+864    	; 0x14a0 <vfprintf+0x3a6>
    1140:	ce 01       	movw	r24, r28
    1142:	01 96       	adiw	r24, 0x01	; 1
    1144:	4c 01       	movw	r8, r24
    1146:	f7 01       	movw	r30, r14
    1148:	93 81       	ldd	r25, Z+3	; 0x03
    114a:	f6 01       	movw	r30, r12
    114c:	93 fd       	sbrc	r25, 3
    114e:	85 91       	lpm	r24, Z+
    1150:	93 ff       	sbrs	r25, 3
    1152:	81 91       	ld	r24, Z+
    1154:	6f 01       	movw	r12, r30
    1156:	88 23       	and	r24, r24
    1158:	09 f4       	brne	.+2      	; 0x115c <vfprintf+0x62>
    115a:	9e c1       	rjmp	.+828    	; 0x1498 <vfprintf+0x39e>
    115c:	85 32       	cpi	r24, 0x25	; 37
    115e:	39 f4       	brne	.+14     	; 0x116e <vfprintf+0x74>
    1160:	93 fd       	sbrc	r25, 3
    1162:	85 91       	lpm	r24, Z+
    1164:	93 ff       	sbrs	r25, 3
    1166:	81 91       	ld	r24, Z+
    1168:	6f 01       	movw	r12, r30
    116a:	85 32       	cpi	r24, 0x25	; 37
    116c:	21 f4       	brne	.+8      	; 0x1176 <vfprintf+0x7c>
    116e:	b7 01       	movw	r22, r14
    1170:	90 e0       	ldi	r25, 0x00	; 0
    1172:	0f d3       	rcall	.+1566   	; 0x1792 <fputc>
    1174:	e8 cf       	rjmp	.-48     	; 0x1146 <vfprintf+0x4c>
    1176:	51 2c       	mov	r5, r1
    1178:	31 2c       	mov	r3, r1
    117a:	20 e0       	ldi	r18, 0x00	; 0
    117c:	20 32       	cpi	r18, 0x20	; 32
    117e:	a0 f4       	brcc	.+40     	; 0x11a8 <vfprintf+0xae>
    1180:	8b 32       	cpi	r24, 0x2B	; 43
    1182:	69 f0       	breq	.+26     	; 0x119e <vfprintf+0xa4>
    1184:	30 f4       	brcc	.+12     	; 0x1192 <vfprintf+0x98>
    1186:	80 32       	cpi	r24, 0x20	; 32
    1188:	59 f0       	breq	.+22     	; 0x11a0 <vfprintf+0xa6>
    118a:	83 32       	cpi	r24, 0x23	; 35
    118c:	69 f4       	brne	.+26     	; 0x11a8 <vfprintf+0xae>
    118e:	20 61       	ori	r18, 0x10	; 16
    1190:	2c c0       	rjmp	.+88     	; 0x11ea <vfprintf+0xf0>
    1192:	8d 32       	cpi	r24, 0x2D	; 45
    1194:	39 f0       	breq	.+14     	; 0x11a4 <vfprintf+0xaa>
    1196:	80 33       	cpi	r24, 0x30	; 48
    1198:	39 f4       	brne	.+14     	; 0x11a8 <vfprintf+0xae>
    119a:	21 60       	ori	r18, 0x01	; 1
    119c:	26 c0       	rjmp	.+76     	; 0x11ea <vfprintf+0xf0>
    119e:	22 60       	ori	r18, 0x02	; 2
    11a0:	24 60       	ori	r18, 0x04	; 4
    11a2:	23 c0       	rjmp	.+70     	; 0x11ea <vfprintf+0xf0>
    11a4:	28 60       	ori	r18, 0x08	; 8
    11a6:	21 c0       	rjmp	.+66     	; 0x11ea <vfprintf+0xf0>
    11a8:	27 fd       	sbrc	r18, 7
    11aa:	27 c0       	rjmp	.+78     	; 0x11fa <vfprintf+0x100>
    11ac:	30 ed       	ldi	r19, 0xD0	; 208
    11ae:	38 0f       	add	r19, r24
    11b0:	3a 30       	cpi	r19, 0x0A	; 10
    11b2:	78 f4       	brcc	.+30     	; 0x11d2 <vfprintf+0xd8>
    11b4:	26 ff       	sbrs	r18, 6
    11b6:	06 c0       	rjmp	.+12     	; 0x11c4 <vfprintf+0xca>
    11b8:	fa e0       	ldi	r31, 0x0A	; 10
    11ba:	5f 9e       	mul	r5, r31
    11bc:	30 0d       	add	r19, r0
    11be:	11 24       	eor	r1, r1
    11c0:	53 2e       	mov	r5, r19
    11c2:	13 c0       	rjmp	.+38     	; 0x11ea <vfprintf+0xf0>
    11c4:	8a e0       	ldi	r24, 0x0A	; 10
    11c6:	38 9e       	mul	r3, r24
    11c8:	30 0d       	add	r19, r0
    11ca:	11 24       	eor	r1, r1
    11cc:	33 2e       	mov	r3, r19
    11ce:	20 62       	ori	r18, 0x20	; 32
    11d0:	0c c0       	rjmp	.+24     	; 0x11ea <vfprintf+0xf0>
    11d2:	8e 32       	cpi	r24, 0x2E	; 46
    11d4:	21 f4       	brne	.+8      	; 0x11de <vfprintf+0xe4>
    11d6:	26 fd       	sbrc	r18, 6
    11d8:	5f c1       	rjmp	.+702    	; 0x1498 <vfprintf+0x39e>
    11da:	20 64       	ori	r18, 0x40	; 64
    11dc:	06 c0       	rjmp	.+12     	; 0x11ea <vfprintf+0xf0>
    11de:	8c 36       	cpi	r24, 0x6C	; 108
    11e0:	11 f4       	brne	.+4      	; 0x11e6 <vfprintf+0xec>
    11e2:	20 68       	ori	r18, 0x80	; 128
    11e4:	02 c0       	rjmp	.+4      	; 0x11ea <vfprintf+0xf0>
    11e6:	88 36       	cpi	r24, 0x68	; 104
    11e8:	41 f4       	brne	.+16     	; 0x11fa <vfprintf+0x100>
    11ea:	f6 01       	movw	r30, r12
    11ec:	93 fd       	sbrc	r25, 3
    11ee:	85 91       	lpm	r24, Z+
    11f0:	93 ff       	sbrs	r25, 3
    11f2:	81 91       	ld	r24, Z+
    11f4:	6f 01       	movw	r12, r30
    11f6:	81 11       	cpse	r24, r1
    11f8:	c1 cf       	rjmp	.-126    	; 0x117c <vfprintf+0x82>
    11fa:	98 2f       	mov	r25, r24
    11fc:	9f 7d       	andi	r25, 0xDF	; 223
    11fe:	95 54       	subi	r25, 0x45	; 69
    1200:	93 30       	cpi	r25, 0x03	; 3
    1202:	28 f4       	brcc	.+10     	; 0x120e <vfprintf+0x114>
    1204:	0c 5f       	subi	r16, 0xFC	; 252
    1206:	1f 4f       	sbci	r17, 0xFF	; 255
    1208:	ff e3       	ldi	r31, 0x3F	; 63
    120a:	f9 83       	std	Y+1, r31	; 0x01
    120c:	0d c0       	rjmp	.+26     	; 0x1228 <vfprintf+0x12e>
    120e:	83 36       	cpi	r24, 0x63	; 99
    1210:	31 f0       	breq	.+12     	; 0x121e <vfprintf+0x124>
    1212:	83 37       	cpi	r24, 0x73	; 115
    1214:	71 f0       	breq	.+28     	; 0x1232 <vfprintf+0x138>
    1216:	83 35       	cpi	r24, 0x53	; 83
    1218:	09 f0       	breq	.+2      	; 0x121c <vfprintf+0x122>
    121a:	57 c0       	rjmp	.+174    	; 0x12ca <vfprintf+0x1d0>
    121c:	21 c0       	rjmp	.+66     	; 0x1260 <vfprintf+0x166>
    121e:	f8 01       	movw	r30, r16
    1220:	80 81       	ld	r24, Z
    1222:	89 83       	std	Y+1, r24	; 0x01
    1224:	0e 5f       	subi	r16, 0xFE	; 254
    1226:	1f 4f       	sbci	r17, 0xFF	; 255
    1228:	44 24       	eor	r4, r4
    122a:	43 94       	inc	r4
    122c:	51 2c       	mov	r5, r1
    122e:	54 01       	movw	r10, r8
    1230:	14 c0       	rjmp	.+40     	; 0x125a <vfprintf+0x160>
    1232:	38 01       	movw	r6, r16
    1234:	f2 e0       	ldi	r31, 0x02	; 2
    1236:	6f 0e       	add	r6, r31
    1238:	71 1c       	adc	r7, r1
    123a:	f8 01       	movw	r30, r16
    123c:	a0 80       	ld	r10, Z
    123e:	b1 80       	ldd	r11, Z+1	; 0x01
    1240:	26 ff       	sbrs	r18, 6
    1242:	03 c0       	rjmp	.+6      	; 0x124a <vfprintf+0x150>
    1244:	65 2d       	mov	r22, r5
    1246:	70 e0       	ldi	r23, 0x00	; 0
    1248:	02 c0       	rjmp	.+4      	; 0x124e <vfprintf+0x154>
    124a:	6f ef       	ldi	r22, 0xFF	; 255
    124c:	7f ef       	ldi	r23, 0xFF	; 255
    124e:	c5 01       	movw	r24, r10
    1250:	2c 87       	std	Y+12, r18	; 0x0c
    1252:	94 d2       	rcall	.+1320   	; 0x177c <strnlen>
    1254:	2c 01       	movw	r4, r24
    1256:	83 01       	movw	r16, r6
    1258:	2c 85       	ldd	r18, Y+12	; 0x0c
    125a:	2f 77       	andi	r18, 0x7F	; 127
    125c:	22 2e       	mov	r2, r18
    125e:	16 c0       	rjmp	.+44     	; 0x128c <vfprintf+0x192>
    1260:	38 01       	movw	r6, r16
    1262:	f2 e0       	ldi	r31, 0x02	; 2
    1264:	6f 0e       	add	r6, r31
    1266:	71 1c       	adc	r7, r1
    1268:	f8 01       	movw	r30, r16
    126a:	a0 80       	ld	r10, Z
    126c:	b1 80       	ldd	r11, Z+1	; 0x01
    126e:	26 ff       	sbrs	r18, 6
    1270:	03 c0       	rjmp	.+6      	; 0x1278 <vfprintf+0x17e>
    1272:	65 2d       	mov	r22, r5
    1274:	70 e0       	ldi	r23, 0x00	; 0
    1276:	02 c0       	rjmp	.+4      	; 0x127c <vfprintf+0x182>
    1278:	6f ef       	ldi	r22, 0xFF	; 255
    127a:	7f ef       	ldi	r23, 0xFF	; 255
    127c:	c5 01       	movw	r24, r10
    127e:	2c 87       	std	Y+12, r18	; 0x0c
    1280:	6b d2       	rcall	.+1238   	; 0x1758 <strnlen_P>
    1282:	2c 01       	movw	r4, r24
    1284:	2c 85       	ldd	r18, Y+12	; 0x0c
    1286:	20 68       	ori	r18, 0x80	; 128
    1288:	22 2e       	mov	r2, r18
    128a:	83 01       	movw	r16, r6
    128c:	23 fc       	sbrc	r2, 3
    128e:	19 c0       	rjmp	.+50     	; 0x12c2 <vfprintf+0x1c8>
    1290:	83 2d       	mov	r24, r3
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	48 16       	cp	r4, r24
    1296:	59 06       	cpc	r5, r25
    1298:	a0 f4       	brcc	.+40     	; 0x12c2 <vfprintf+0x1c8>
    129a:	b7 01       	movw	r22, r14
    129c:	80 e2       	ldi	r24, 0x20	; 32
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	78 d2       	rcall	.+1264   	; 0x1792 <fputc>
    12a2:	3a 94       	dec	r3
    12a4:	f5 cf       	rjmp	.-22     	; 0x1290 <vfprintf+0x196>
    12a6:	f5 01       	movw	r30, r10
    12a8:	27 fc       	sbrc	r2, 7
    12aa:	85 91       	lpm	r24, Z+
    12ac:	27 fe       	sbrs	r2, 7
    12ae:	81 91       	ld	r24, Z+
    12b0:	5f 01       	movw	r10, r30
    12b2:	b7 01       	movw	r22, r14
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	6d d2       	rcall	.+1242   	; 0x1792 <fputc>
    12b8:	31 10       	cpse	r3, r1
    12ba:	3a 94       	dec	r3
    12bc:	f1 e0       	ldi	r31, 0x01	; 1
    12be:	4f 1a       	sub	r4, r31
    12c0:	51 08       	sbc	r5, r1
    12c2:	41 14       	cp	r4, r1
    12c4:	51 04       	cpc	r5, r1
    12c6:	79 f7       	brne	.-34     	; 0x12a6 <vfprintf+0x1ac>
    12c8:	de c0       	rjmp	.+444    	; 0x1486 <vfprintf+0x38c>
    12ca:	84 36       	cpi	r24, 0x64	; 100
    12cc:	11 f0       	breq	.+4      	; 0x12d2 <vfprintf+0x1d8>
    12ce:	89 36       	cpi	r24, 0x69	; 105
    12d0:	31 f5       	brne	.+76     	; 0x131e <vfprintf+0x224>
    12d2:	f8 01       	movw	r30, r16
    12d4:	27 ff       	sbrs	r18, 7
    12d6:	07 c0       	rjmp	.+14     	; 0x12e6 <vfprintf+0x1ec>
    12d8:	60 81       	ld	r22, Z
    12da:	71 81       	ldd	r23, Z+1	; 0x01
    12dc:	82 81       	ldd	r24, Z+2	; 0x02
    12de:	93 81       	ldd	r25, Z+3	; 0x03
    12e0:	0c 5f       	subi	r16, 0xFC	; 252
    12e2:	1f 4f       	sbci	r17, 0xFF	; 255
    12e4:	08 c0       	rjmp	.+16     	; 0x12f6 <vfprintf+0x1fc>
    12e6:	60 81       	ld	r22, Z
    12e8:	71 81       	ldd	r23, Z+1	; 0x01
    12ea:	88 27       	eor	r24, r24
    12ec:	77 fd       	sbrc	r23, 7
    12ee:	80 95       	com	r24
    12f0:	98 2f       	mov	r25, r24
    12f2:	0e 5f       	subi	r16, 0xFE	; 254
    12f4:	1f 4f       	sbci	r17, 0xFF	; 255
    12f6:	2f 76       	andi	r18, 0x6F	; 111
    12f8:	b2 2e       	mov	r11, r18
    12fa:	97 ff       	sbrs	r25, 7
    12fc:	09 c0       	rjmp	.+18     	; 0x1310 <vfprintf+0x216>
    12fe:	90 95       	com	r25
    1300:	80 95       	com	r24
    1302:	70 95       	com	r23
    1304:	61 95       	neg	r22
    1306:	7f 4f       	sbci	r23, 0xFF	; 255
    1308:	8f 4f       	sbci	r24, 0xFF	; 255
    130a:	9f 4f       	sbci	r25, 0xFF	; 255
    130c:	20 68       	ori	r18, 0x80	; 128
    130e:	b2 2e       	mov	r11, r18
    1310:	2a e0       	ldi	r18, 0x0A	; 10
    1312:	30 e0       	ldi	r19, 0x00	; 0
    1314:	a4 01       	movw	r20, r8
    1316:	6f d2       	rcall	.+1246   	; 0x17f6 <__ultoa_invert>
    1318:	a8 2e       	mov	r10, r24
    131a:	a8 18       	sub	r10, r8
    131c:	43 c0       	rjmp	.+134    	; 0x13a4 <vfprintf+0x2aa>
    131e:	85 37       	cpi	r24, 0x75	; 117
    1320:	29 f4       	brne	.+10     	; 0x132c <vfprintf+0x232>
    1322:	2f 7e       	andi	r18, 0xEF	; 239
    1324:	b2 2e       	mov	r11, r18
    1326:	2a e0       	ldi	r18, 0x0A	; 10
    1328:	30 e0       	ldi	r19, 0x00	; 0
    132a:	25 c0       	rjmp	.+74     	; 0x1376 <vfprintf+0x27c>
    132c:	f2 2f       	mov	r31, r18
    132e:	f9 7f       	andi	r31, 0xF9	; 249
    1330:	bf 2e       	mov	r11, r31
    1332:	8f 36       	cpi	r24, 0x6F	; 111
    1334:	c1 f0       	breq	.+48     	; 0x1366 <vfprintf+0x26c>
    1336:	18 f4       	brcc	.+6      	; 0x133e <vfprintf+0x244>
    1338:	88 35       	cpi	r24, 0x58	; 88
    133a:	79 f0       	breq	.+30     	; 0x135a <vfprintf+0x260>
    133c:	ad c0       	rjmp	.+346    	; 0x1498 <vfprintf+0x39e>
    133e:	80 37       	cpi	r24, 0x70	; 112
    1340:	19 f0       	breq	.+6      	; 0x1348 <vfprintf+0x24e>
    1342:	88 37       	cpi	r24, 0x78	; 120
    1344:	21 f0       	breq	.+8      	; 0x134e <vfprintf+0x254>
    1346:	a8 c0       	rjmp	.+336    	; 0x1498 <vfprintf+0x39e>
    1348:	2f 2f       	mov	r18, r31
    134a:	20 61       	ori	r18, 0x10	; 16
    134c:	b2 2e       	mov	r11, r18
    134e:	b4 fe       	sbrs	r11, 4
    1350:	0d c0       	rjmp	.+26     	; 0x136c <vfprintf+0x272>
    1352:	8b 2d       	mov	r24, r11
    1354:	84 60       	ori	r24, 0x04	; 4
    1356:	b8 2e       	mov	r11, r24
    1358:	09 c0       	rjmp	.+18     	; 0x136c <vfprintf+0x272>
    135a:	24 ff       	sbrs	r18, 4
    135c:	0a c0       	rjmp	.+20     	; 0x1372 <vfprintf+0x278>
    135e:	9f 2f       	mov	r25, r31
    1360:	96 60       	ori	r25, 0x06	; 6
    1362:	b9 2e       	mov	r11, r25
    1364:	06 c0       	rjmp	.+12     	; 0x1372 <vfprintf+0x278>
    1366:	28 e0       	ldi	r18, 0x08	; 8
    1368:	30 e0       	ldi	r19, 0x00	; 0
    136a:	05 c0       	rjmp	.+10     	; 0x1376 <vfprintf+0x27c>
    136c:	20 e1       	ldi	r18, 0x10	; 16
    136e:	30 e0       	ldi	r19, 0x00	; 0
    1370:	02 c0       	rjmp	.+4      	; 0x1376 <vfprintf+0x27c>
    1372:	20 e1       	ldi	r18, 0x10	; 16
    1374:	32 e0       	ldi	r19, 0x02	; 2
    1376:	f8 01       	movw	r30, r16
    1378:	b7 fe       	sbrs	r11, 7
    137a:	07 c0       	rjmp	.+14     	; 0x138a <vfprintf+0x290>
    137c:	60 81       	ld	r22, Z
    137e:	71 81       	ldd	r23, Z+1	; 0x01
    1380:	82 81       	ldd	r24, Z+2	; 0x02
    1382:	93 81       	ldd	r25, Z+3	; 0x03
    1384:	0c 5f       	subi	r16, 0xFC	; 252
    1386:	1f 4f       	sbci	r17, 0xFF	; 255
    1388:	06 c0       	rjmp	.+12     	; 0x1396 <vfprintf+0x29c>
    138a:	60 81       	ld	r22, Z
    138c:	71 81       	ldd	r23, Z+1	; 0x01
    138e:	80 e0       	ldi	r24, 0x00	; 0
    1390:	90 e0       	ldi	r25, 0x00	; 0
    1392:	0e 5f       	subi	r16, 0xFE	; 254
    1394:	1f 4f       	sbci	r17, 0xFF	; 255
    1396:	a4 01       	movw	r20, r8
    1398:	2e d2       	rcall	.+1116   	; 0x17f6 <__ultoa_invert>
    139a:	a8 2e       	mov	r10, r24
    139c:	a8 18       	sub	r10, r8
    139e:	fb 2d       	mov	r31, r11
    13a0:	ff 77       	andi	r31, 0x7F	; 127
    13a2:	bf 2e       	mov	r11, r31
    13a4:	b6 fe       	sbrs	r11, 6
    13a6:	0b c0       	rjmp	.+22     	; 0x13be <vfprintf+0x2c4>
    13a8:	2b 2d       	mov	r18, r11
    13aa:	2e 7f       	andi	r18, 0xFE	; 254
    13ac:	a5 14       	cp	r10, r5
    13ae:	50 f4       	brcc	.+20     	; 0x13c4 <vfprintf+0x2ca>
    13b0:	b4 fe       	sbrs	r11, 4
    13b2:	0a c0       	rjmp	.+20     	; 0x13c8 <vfprintf+0x2ce>
    13b4:	b2 fc       	sbrc	r11, 2
    13b6:	08 c0       	rjmp	.+16     	; 0x13c8 <vfprintf+0x2ce>
    13b8:	2b 2d       	mov	r18, r11
    13ba:	2e 7e       	andi	r18, 0xEE	; 238
    13bc:	05 c0       	rjmp	.+10     	; 0x13c8 <vfprintf+0x2ce>
    13be:	7a 2c       	mov	r7, r10
    13c0:	2b 2d       	mov	r18, r11
    13c2:	03 c0       	rjmp	.+6      	; 0x13ca <vfprintf+0x2d0>
    13c4:	7a 2c       	mov	r7, r10
    13c6:	01 c0       	rjmp	.+2      	; 0x13ca <vfprintf+0x2d0>
    13c8:	75 2c       	mov	r7, r5
    13ca:	24 ff       	sbrs	r18, 4
    13cc:	0d c0       	rjmp	.+26     	; 0x13e8 <vfprintf+0x2ee>
    13ce:	fe 01       	movw	r30, r28
    13d0:	ea 0d       	add	r30, r10
    13d2:	f1 1d       	adc	r31, r1
    13d4:	80 81       	ld	r24, Z
    13d6:	80 33       	cpi	r24, 0x30	; 48
    13d8:	11 f4       	brne	.+4      	; 0x13de <vfprintf+0x2e4>
    13da:	29 7e       	andi	r18, 0xE9	; 233
    13dc:	09 c0       	rjmp	.+18     	; 0x13f0 <vfprintf+0x2f6>
    13de:	22 ff       	sbrs	r18, 2
    13e0:	06 c0       	rjmp	.+12     	; 0x13ee <vfprintf+0x2f4>
    13e2:	73 94       	inc	r7
    13e4:	73 94       	inc	r7
    13e6:	04 c0       	rjmp	.+8      	; 0x13f0 <vfprintf+0x2f6>
    13e8:	82 2f       	mov	r24, r18
    13ea:	86 78       	andi	r24, 0x86	; 134
    13ec:	09 f0       	breq	.+2      	; 0x13f0 <vfprintf+0x2f6>
    13ee:	73 94       	inc	r7
    13f0:	23 fd       	sbrc	r18, 3
    13f2:	12 c0       	rjmp	.+36     	; 0x1418 <vfprintf+0x31e>
    13f4:	20 ff       	sbrs	r18, 0
    13f6:	06 c0       	rjmp	.+12     	; 0x1404 <vfprintf+0x30a>
    13f8:	5a 2c       	mov	r5, r10
    13fa:	73 14       	cp	r7, r3
    13fc:	18 f4       	brcc	.+6      	; 0x1404 <vfprintf+0x30a>
    13fe:	53 0c       	add	r5, r3
    1400:	57 18       	sub	r5, r7
    1402:	73 2c       	mov	r7, r3
    1404:	73 14       	cp	r7, r3
    1406:	60 f4       	brcc	.+24     	; 0x1420 <vfprintf+0x326>
    1408:	b7 01       	movw	r22, r14
    140a:	80 e2       	ldi	r24, 0x20	; 32
    140c:	90 e0       	ldi	r25, 0x00	; 0
    140e:	2c 87       	std	Y+12, r18	; 0x0c
    1410:	c0 d1       	rcall	.+896    	; 0x1792 <fputc>
    1412:	73 94       	inc	r7
    1414:	2c 85       	ldd	r18, Y+12	; 0x0c
    1416:	f6 cf       	rjmp	.-20     	; 0x1404 <vfprintf+0x30a>
    1418:	73 14       	cp	r7, r3
    141a:	10 f4       	brcc	.+4      	; 0x1420 <vfprintf+0x326>
    141c:	37 18       	sub	r3, r7
    141e:	01 c0       	rjmp	.+2      	; 0x1422 <vfprintf+0x328>
    1420:	31 2c       	mov	r3, r1
    1422:	24 ff       	sbrs	r18, 4
    1424:	11 c0       	rjmp	.+34     	; 0x1448 <vfprintf+0x34e>
    1426:	b7 01       	movw	r22, r14
    1428:	80 e3       	ldi	r24, 0x30	; 48
    142a:	90 e0       	ldi	r25, 0x00	; 0
    142c:	2c 87       	std	Y+12, r18	; 0x0c
    142e:	b1 d1       	rcall	.+866    	; 0x1792 <fputc>
    1430:	2c 85       	ldd	r18, Y+12	; 0x0c
    1432:	22 ff       	sbrs	r18, 2
    1434:	16 c0       	rjmp	.+44     	; 0x1462 <vfprintf+0x368>
    1436:	21 ff       	sbrs	r18, 1
    1438:	03 c0       	rjmp	.+6      	; 0x1440 <vfprintf+0x346>
    143a:	88 e5       	ldi	r24, 0x58	; 88
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	02 c0       	rjmp	.+4      	; 0x1444 <vfprintf+0x34a>
    1440:	88 e7       	ldi	r24, 0x78	; 120
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	b7 01       	movw	r22, r14
    1446:	0c c0       	rjmp	.+24     	; 0x1460 <vfprintf+0x366>
    1448:	82 2f       	mov	r24, r18
    144a:	86 78       	andi	r24, 0x86	; 134
    144c:	51 f0       	breq	.+20     	; 0x1462 <vfprintf+0x368>
    144e:	21 fd       	sbrc	r18, 1
    1450:	02 c0       	rjmp	.+4      	; 0x1456 <vfprintf+0x35c>
    1452:	80 e2       	ldi	r24, 0x20	; 32
    1454:	01 c0       	rjmp	.+2      	; 0x1458 <vfprintf+0x35e>
    1456:	8b e2       	ldi	r24, 0x2B	; 43
    1458:	27 fd       	sbrc	r18, 7
    145a:	8d e2       	ldi	r24, 0x2D	; 45
    145c:	b7 01       	movw	r22, r14
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	98 d1       	rcall	.+816    	; 0x1792 <fputc>
    1462:	a5 14       	cp	r10, r5
    1464:	30 f4       	brcc	.+12     	; 0x1472 <vfprintf+0x378>
    1466:	b7 01       	movw	r22, r14
    1468:	80 e3       	ldi	r24, 0x30	; 48
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	92 d1       	rcall	.+804    	; 0x1792 <fputc>
    146e:	5a 94       	dec	r5
    1470:	f8 cf       	rjmp	.-16     	; 0x1462 <vfprintf+0x368>
    1472:	aa 94       	dec	r10
    1474:	f4 01       	movw	r30, r8
    1476:	ea 0d       	add	r30, r10
    1478:	f1 1d       	adc	r31, r1
    147a:	80 81       	ld	r24, Z
    147c:	b7 01       	movw	r22, r14
    147e:	90 e0       	ldi	r25, 0x00	; 0
    1480:	88 d1       	rcall	.+784    	; 0x1792 <fputc>
    1482:	a1 10       	cpse	r10, r1
    1484:	f6 cf       	rjmp	.-20     	; 0x1472 <vfprintf+0x378>
    1486:	33 20       	and	r3, r3
    1488:	09 f4       	brne	.+2      	; 0x148c <vfprintf+0x392>
    148a:	5d ce       	rjmp	.-838    	; 0x1146 <vfprintf+0x4c>
    148c:	b7 01       	movw	r22, r14
    148e:	80 e2       	ldi	r24, 0x20	; 32
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	7f d1       	rcall	.+766    	; 0x1792 <fputc>
    1494:	3a 94       	dec	r3
    1496:	f7 cf       	rjmp	.-18     	; 0x1486 <vfprintf+0x38c>
    1498:	f7 01       	movw	r30, r14
    149a:	86 81       	ldd	r24, Z+6	; 0x06
    149c:	97 81       	ldd	r25, Z+7	; 0x07
    149e:	02 c0       	rjmp	.+4      	; 0x14a4 <vfprintf+0x3aa>
    14a0:	8f ef       	ldi	r24, 0xFF	; 255
    14a2:	9f ef       	ldi	r25, 0xFF	; 255
    14a4:	2c 96       	adiw	r28, 0x0c	; 12
    14a6:	0f b6       	in	r0, 0x3f	; 63
    14a8:	f8 94       	cli
    14aa:	de bf       	out	0x3e, r29	; 62
    14ac:	0f be       	out	0x3f, r0	; 63
    14ae:	cd bf       	out	0x3d, r28	; 61
    14b0:	df 91       	pop	r29
    14b2:	cf 91       	pop	r28
    14b4:	1f 91       	pop	r17
    14b6:	0f 91       	pop	r16
    14b8:	ff 90       	pop	r15
    14ba:	ef 90       	pop	r14
    14bc:	df 90       	pop	r13
    14be:	cf 90       	pop	r12
    14c0:	bf 90       	pop	r11
    14c2:	af 90       	pop	r10
    14c4:	9f 90       	pop	r9
    14c6:	8f 90       	pop	r8
    14c8:	7f 90       	pop	r7
    14ca:	6f 90       	pop	r6
    14cc:	5f 90       	pop	r5
    14ce:	4f 90       	pop	r4
    14d0:	3f 90       	pop	r3
    14d2:	2f 90       	pop	r2
    14d4:	08 95       	ret

000014d6 <calloc>:
    14d6:	0f 93       	push	r16
    14d8:	1f 93       	push	r17
    14da:	cf 93       	push	r28
    14dc:	df 93       	push	r29
    14de:	86 9f       	mul	r24, r22
    14e0:	80 01       	movw	r16, r0
    14e2:	87 9f       	mul	r24, r23
    14e4:	10 0d       	add	r17, r0
    14e6:	96 9f       	mul	r25, r22
    14e8:	10 0d       	add	r17, r0
    14ea:	11 24       	eor	r1, r1
    14ec:	c8 01       	movw	r24, r16
    14ee:	0d d0       	rcall	.+26     	; 0x150a <malloc>
    14f0:	ec 01       	movw	r28, r24
    14f2:	00 97       	sbiw	r24, 0x00	; 0
    14f4:	21 f0       	breq	.+8      	; 0x14fe <calloc+0x28>
    14f6:	a8 01       	movw	r20, r16
    14f8:	60 e0       	ldi	r22, 0x00	; 0
    14fa:	70 e0       	ldi	r23, 0x00	; 0
    14fc:	38 d1       	rcall	.+624    	; 0x176e <memset>
    14fe:	ce 01       	movw	r24, r28
    1500:	df 91       	pop	r29
    1502:	cf 91       	pop	r28
    1504:	1f 91       	pop	r17
    1506:	0f 91       	pop	r16
    1508:	08 95       	ret

0000150a <malloc>:
    150a:	cf 93       	push	r28
    150c:	df 93       	push	r29
    150e:	82 30       	cpi	r24, 0x02	; 2
    1510:	91 05       	cpc	r25, r1
    1512:	10 f4       	brcc	.+4      	; 0x1518 <malloc+0xe>
    1514:	82 e0       	ldi	r24, 0x02	; 2
    1516:	90 e0       	ldi	r25, 0x00	; 0
    1518:	e0 91 2e 03 	lds	r30, 0x032E
    151c:	f0 91 2f 03 	lds	r31, 0x032F
    1520:	20 e0       	ldi	r18, 0x00	; 0
    1522:	30 e0       	ldi	r19, 0x00	; 0
    1524:	a0 e0       	ldi	r26, 0x00	; 0
    1526:	b0 e0       	ldi	r27, 0x00	; 0
    1528:	30 97       	sbiw	r30, 0x00	; 0
    152a:	39 f1       	breq	.+78     	; 0x157a <malloc+0x70>
    152c:	40 81       	ld	r20, Z
    152e:	51 81       	ldd	r21, Z+1	; 0x01
    1530:	48 17       	cp	r20, r24
    1532:	59 07       	cpc	r21, r25
    1534:	b8 f0       	brcs	.+46     	; 0x1564 <malloc+0x5a>
    1536:	48 17       	cp	r20, r24
    1538:	59 07       	cpc	r21, r25
    153a:	71 f4       	brne	.+28     	; 0x1558 <malloc+0x4e>
    153c:	82 81       	ldd	r24, Z+2	; 0x02
    153e:	93 81       	ldd	r25, Z+3	; 0x03
    1540:	10 97       	sbiw	r26, 0x00	; 0
    1542:	29 f0       	breq	.+10     	; 0x154e <malloc+0x44>
    1544:	13 96       	adiw	r26, 0x03	; 3
    1546:	9c 93       	st	X, r25
    1548:	8e 93       	st	-X, r24
    154a:	12 97       	sbiw	r26, 0x02	; 2
    154c:	2c c0       	rjmp	.+88     	; 0x15a6 <malloc+0x9c>
    154e:	90 93 2f 03 	sts	0x032F, r25
    1552:	80 93 2e 03 	sts	0x032E, r24
    1556:	27 c0       	rjmp	.+78     	; 0x15a6 <malloc+0x9c>
    1558:	21 15       	cp	r18, r1
    155a:	31 05       	cpc	r19, r1
    155c:	31 f0       	breq	.+12     	; 0x156a <malloc+0x60>
    155e:	42 17       	cp	r20, r18
    1560:	53 07       	cpc	r21, r19
    1562:	18 f0       	brcs	.+6      	; 0x156a <malloc+0x60>
    1564:	a9 01       	movw	r20, r18
    1566:	db 01       	movw	r26, r22
    1568:	01 c0       	rjmp	.+2      	; 0x156c <malloc+0x62>
    156a:	ef 01       	movw	r28, r30
    156c:	9a 01       	movw	r18, r20
    156e:	bd 01       	movw	r22, r26
    1570:	df 01       	movw	r26, r30
    1572:	02 80       	ldd	r0, Z+2	; 0x02
    1574:	f3 81       	ldd	r31, Z+3	; 0x03
    1576:	e0 2d       	mov	r30, r0
    1578:	d7 cf       	rjmp	.-82     	; 0x1528 <malloc+0x1e>
    157a:	21 15       	cp	r18, r1
    157c:	31 05       	cpc	r19, r1
    157e:	f9 f0       	breq	.+62     	; 0x15be <malloc+0xb4>
    1580:	28 1b       	sub	r18, r24
    1582:	39 0b       	sbc	r19, r25
    1584:	24 30       	cpi	r18, 0x04	; 4
    1586:	31 05       	cpc	r19, r1
    1588:	80 f4       	brcc	.+32     	; 0x15aa <malloc+0xa0>
    158a:	8a 81       	ldd	r24, Y+2	; 0x02
    158c:	9b 81       	ldd	r25, Y+3	; 0x03
    158e:	61 15       	cp	r22, r1
    1590:	71 05       	cpc	r23, r1
    1592:	21 f0       	breq	.+8      	; 0x159c <malloc+0x92>
    1594:	fb 01       	movw	r30, r22
    1596:	93 83       	std	Z+3, r25	; 0x03
    1598:	82 83       	std	Z+2, r24	; 0x02
    159a:	04 c0       	rjmp	.+8      	; 0x15a4 <malloc+0x9a>
    159c:	90 93 2f 03 	sts	0x032F, r25
    15a0:	80 93 2e 03 	sts	0x032E, r24
    15a4:	fe 01       	movw	r30, r28
    15a6:	32 96       	adiw	r30, 0x02	; 2
    15a8:	44 c0       	rjmp	.+136    	; 0x1632 <malloc+0x128>
    15aa:	fe 01       	movw	r30, r28
    15ac:	e2 0f       	add	r30, r18
    15ae:	f3 1f       	adc	r31, r19
    15b0:	81 93       	st	Z+, r24
    15b2:	91 93       	st	Z+, r25
    15b4:	22 50       	subi	r18, 0x02	; 2
    15b6:	31 09       	sbc	r19, r1
    15b8:	39 83       	std	Y+1, r19	; 0x01
    15ba:	28 83       	st	Y, r18
    15bc:	3a c0       	rjmp	.+116    	; 0x1632 <malloc+0x128>
    15be:	20 91 2c 03 	lds	r18, 0x032C
    15c2:	30 91 2d 03 	lds	r19, 0x032D
    15c6:	23 2b       	or	r18, r19
    15c8:	41 f4       	brne	.+16     	; 0x15da <malloc+0xd0>
    15ca:	20 91 02 02 	lds	r18, 0x0202
    15ce:	30 91 03 02 	lds	r19, 0x0203
    15d2:	30 93 2d 03 	sts	0x032D, r19
    15d6:	20 93 2c 03 	sts	0x032C, r18
    15da:	20 91 00 02 	lds	r18, 0x0200
    15de:	30 91 01 02 	lds	r19, 0x0201
    15e2:	21 15       	cp	r18, r1
    15e4:	31 05       	cpc	r19, r1
    15e6:	41 f4       	brne	.+16     	; 0x15f8 <malloc+0xee>
    15e8:	2d b7       	in	r18, 0x3d	; 61
    15ea:	3e b7       	in	r19, 0x3e	; 62
    15ec:	40 91 04 02 	lds	r20, 0x0204
    15f0:	50 91 05 02 	lds	r21, 0x0205
    15f4:	24 1b       	sub	r18, r20
    15f6:	35 0b       	sbc	r19, r21
    15f8:	e0 91 2c 03 	lds	r30, 0x032C
    15fc:	f0 91 2d 03 	lds	r31, 0x032D
    1600:	e2 17       	cp	r30, r18
    1602:	f3 07       	cpc	r31, r19
    1604:	a0 f4       	brcc	.+40     	; 0x162e <malloc+0x124>
    1606:	2e 1b       	sub	r18, r30
    1608:	3f 0b       	sbc	r19, r31
    160a:	28 17       	cp	r18, r24
    160c:	39 07       	cpc	r19, r25
    160e:	78 f0       	brcs	.+30     	; 0x162e <malloc+0x124>
    1610:	ac 01       	movw	r20, r24
    1612:	4e 5f       	subi	r20, 0xFE	; 254
    1614:	5f 4f       	sbci	r21, 0xFF	; 255
    1616:	24 17       	cp	r18, r20
    1618:	35 07       	cpc	r19, r21
    161a:	48 f0       	brcs	.+18     	; 0x162e <malloc+0x124>
    161c:	4e 0f       	add	r20, r30
    161e:	5f 1f       	adc	r21, r31
    1620:	50 93 2d 03 	sts	0x032D, r21
    1624:	40 93 2c 03 	sts	0x032C, r20
    1628:	81 93       	st	Z+, r24
    162a:	91 93       	st	Z+, r25
    162c:	02 c0       	rjmp	.+4      	; 0x1632 <malloc+0x128>
    162e:	e0 e0       	ldi	r30, 0x00	; 0
    1630:	f0 e0       	ldi	r31, 0x00	; 0
    1632:	cf 01       	movw	r24, r30
    1634:	df 91       	pop	r29
    1636:	cf 91       	pop	r28
    1638:	08 95       	ret

0000163a <free>:
    163a:	cf 93       	push	r28
    163c:	df 93       	push	r29
    163e:	00 97       	sbiw	r24, 0x00	; 0
    1640:	09 f4       	brne	.+2      	; 0x1644 <free+0xa>
    1642:	87 c0       	rjmp	.+270    	; 0x1752 <free+0x118>
    1644:	fc 01       	movw	r30, r24
    1646:	32 97       	sbiw	r30, 0x02	; 2
    1648:	13 82       	std	Z+3, r1	; 0x03
    164a:	12 82       	std	Z+2, r1	; 0x02
    164c:	c0 91 2e 03 	lds	r28, 0x032E
    1650:	d0 91 2f 03 	lds	r29, 0x032F
    1654:	20 97       	sbiw	r28, 0x00	; 0
    1656:	81 f4       	brne	.+32     	; 0x1678 <free+0x3e>
    1658:	20 81       	ld	r18, Z
    165a:	31 81       	ldd	r19, Z+1	; 0x01
    165c:	28 0f       	add	r18, r24
    165e:	39 1f       	adc	r19, r25
    1660:	80 91 2c 03 	lds	r24, 0x032C
    1664:	90 91 2d 03 	lds	r25, 0x032D
    1668:	82 17       	cp	r24, r18
    166a:	93 07       	cpc	r25, r19
    166c:	79 f5       	brne	.+94     	; 0x16cc <free+0x92>
    166e:	f0 93 2d 03 	sts	0x032D, r31
    1672:	e0 93 2c 03 	sts	0x032C, r30
    1676:	6d c0       	rjmp	.+218    	; 0x1752 <free+0x118>
    1678:	de 01       	movw	r26, r28
    167a:	20 e0       	ldi	r18, 0x00	; 0
    167c:	30 e0       	ldi	r19, 0x00	; 0
    167e:	ae 17       	cp	r26, r30
    1680:	bf 07       	cpc	r27, r31
    1682:	50 f4       	brcc	.+20     	; 0x1698 <free+0x5e>
    1684:	12 96       	adiw	r26, 0x02	; 2
    1686:	4d 91       	ld	r20, X+
    1688:	5c 91       	ld	r21, X
    168a:	13 97       	sbiw	r26, 0x03	; 3
    168c:	9d 01       	movw	r18, r26
    168e:	41 15       	cp	r20, r1
    1690:	51 05       	cpc	r21, r1
    1692:	09 f1       	breq	.+66     	; 0x16d6 <free+0x9c>
    1694:	da 01       	movw	r26, r20
    1696:	f3 cf       	rjmp	.-26     	; 0x167e <free+0x44>
    1698:	b3 83       	std	Z+3, r27	; 0x03
    169a:	a2 83       	std	Z+2, r26	; 0x02
    169c:	40 81       	ld	r20, Z
    169e:	51 81       	ldd	r21, Z+1	; 0x01
    16a0:	84 0f       	add	r24, r20
    16a2:	95 1f       	adc	r25, r21
    16a4:	8a 17       	cp	r24, r26
    16a6:	9b 07       	cpc	r25, r27
    16a8:	71 f4       	brne	.+28     	; 0x16c6 <free+0x8c>
    16aa:	8d 91       	ld	r24, X+
    16ac:	9c 91       	ld	r25, X
    16ae:	11 97       	sbiw	r26, 0x01	; 1
    16b0:	84 0f       	add	r24, r20
    16b2:	95 1f       	adc	r25, r21
    16b4:	02 96       	adiw	r24, 0x02	; 2
    16b6:	91 83       	std	Z+1, r25	; 0x01
    16b8:	80 83       	st	Z, r24
    16ba:	12 96       	adiw	r26, 0x02	; 2
    16bc:	8d 91       	ld	r24, X+
    16be:	9c 91       	ld	r25, X
    16c0:	13 97       	sbiw	r26, 0x03	; 3
    16c2:	93 83       	std	Z+3, r25	; 0x03
    16c4:	82 83       	std	Z+2, r24	; 0x02
    16c6:	21 15       	cp	r18, r1
    16c8:	31 05       	cpc	r19, r1
    16ca:	29 f4       	brne	.+10     	; 0x16d6 <free+0x9c>
    16cc:	f0 93 2f 03 	sts	0x032F, r31
    16d0:	e0 93 2e 03 	sts	0x032E, r30
    16d4:	3e c0       	rjmp	.+124    	; 0x1752 <free+0x118>
    16d6:	d9 01       	movw	r26, r18
    16d8:	13 96       	adiw	r26, 0x03	; 3
    16da:	fc 93       	st	X, r31
    16dc:	ee 93       	st	-X, r30
    16de:	12 97       	sbiw	r26, 0x02	; 2
    16e0:	4d 91       	ld	r20, X+
    16e2:	5d 91       	ld	r21, X+
    16e4:	a4 0f       	add	r26, r20
    16e6:	b5 1f       	adc	r27, r21
    16e8:	ea 17       	cp	r30, r26
    16ea:	fb 07       	cpc	r31, r27
    16ec:	79 f4       	brne	.+30     	; 0x170c <free+0xd2>
    16ee:	80 81       	ld	r24, Z
    16f0:	91 81       	ldd	r25, Z+1	; 0x01
    16f2:	84 0f       	add	r24, r20
    16f4:	95 1f       	adc	r25, r21
    16f6:	02 96       	adiw	r24, 0x02	; 2
    16f8:	d9 01       	movw	r26, r18
    16fa:	11 96       	adiw	r26, 0x01	; 1
    16fc:	9c 93       	st	X, r25
    16fe:	8e 93       	st	-X, r24
    1700:	82 81       	ldd	r24, Z+2	; 0x02
    1702:	93 81       	ldd	r25, Z+3	; 0x03
    1704:	13 96       	adiw	r26, 0x03	; 3
    1706:	9c 93       	st	X, r25
    1708:	8e 93       	st	-X, r24
    170a:	12 97       	sbiw	r26, 0x02	; 2
    170c:	e0 e0       	ldi	r30, 0x00	; 0
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	8a 81       	ldd	r24, Y+2	; 0x02
    1712:	9b 81       	ldd	r25, Y+3	; 0x03
    1714:	00 97       	sbiw	r24, 0x00	; 0
    1716:	19 f0       	breq	.+6      	; 0x171e <free+0xe4>
    1718:	fe 01       	movw	r30, r28
    171a:	ec 01       	movw	r28, r24
    171c:	f9 cf       	rjmp	.-14     	; 0x1710 <free+0xd6>
    171e:	ce 01       	movw	r24, r28
    1720:	02 96       	adiw	r24, 0x02	; 2
    1722:	28 81       	ld	r18, Y
    1724:	39 81       	ldd	r19, Y+1	; 0x01
    1726:	82 0f       	add	r24, r18
    1728:	93 1f       	adc	r25, r19
    172a:	20 91 2c 03 	lds	r18, 0x032C
    172e:	30 91 2d 03 	lds	r19, 0x032D
    1732:	28 17       	cp	r18, r24
    1734:	39 07       	cpc	r19, r25
    1736:	69 f4       	brne	.+26     	; 0x1752 <free+0x118>
    1738:	30 97       	sbiw	r30, 0x00	; 0
    173a:	29 f4       	brne	.+10     	; 0x1746 <free+0x10c>
    173c:	10 92 2f 03 	sts	0x032F, r1
    1740:	10 92 2e 03 	sts	0x032E, r1
    1744:	02 c0       	rjmp	.+4      	; 0x174a <free+0x110>
    1746:	13 82       	std	Z+3, r1	; 0x03
    1748:	12 82       	std	Z+2, r1	; 0x02
    174a:	d0 93 2d 03 	sts	0x032D, r29
    174e:	c0 93 2c 03 	sts	0x032C, r28
    1752:	df 91       	pop	r29
    1754:	cf 91       	pop	r28
    1756:	08 95       	ret

00001758 <strnlen_P>:
    1758:	fc 01       	movw	r30, r24
    175a:	05 90       	lpm	r0, Z+
    175c:	61 50       	subi	r22, 0x01	; 1
    175e:	70 40       	sbci	r23, 0x00	; 0
    1760:	01 10       	cpse	r0, r1
    1762:	d8 f7       	brcc	.-10     	; 0x175a <strnlen_P+0x2>
    1764:	80 95       	com	r24
    1766:	90 95       	com	r25
    1768:	8e 0f       	add	r24, r30
    176a:	9f 1f       	adc	r25, r31
    176c:	08 95       	ret

0000176e <memset>:
    176e:	dc 01       	movw	r26, r24
    1770:	01 c0       	rjmp	.+2      	; 0x1774 <memset+0x6>
    1772:	6d 93       	st	X+, r22
    1774:	41 50       	subi	r20, 0x01	; 1
    1776:	50 40       	sbci	r21, 0x00	; 0
    1778:	e0 f7       	brcc	.-8      	; 0x1772 <memset+0x4>
    177a:	08 95       	ret

0000177c <strnlen>:
    177c:	fc 01       	movw	r30, r24
    177e:	61 50       	subi	r22, 0x01	; 1
    1780:	70 40       	sbci	r23, 0x00	; 0
    1782:	01 90       	ld	r0, Z+
    1784:	01 10       	cpse	r0, r1
    1786:	d8 f7       	brcc	.-10     	; 0x177e <strnlen+0x2>
    1788:	80 95       	com	r24
    178a:	90 95       	com	r25
    178c:	8e 0f       	add	r24, r30
    178e:	9f 1f       	adc	r25, r31
    1790:	08 95       	ret

00001792 <fputc>:
    1792:	0f 93       	push	r16
    1794:	1f 93       	push	r17
    1796:	cf 93       	push	r28
    1798:	df 93       	push	r29
    179a:	18 2f       	mov	r17, r24
    179c:	09 2f       	mov	r16, r25
    179e:	eb 01       	movw	r28, r22
    17a0:	8b 81       	ldd	r24, Y+3	; 0x03
    17a2:	81 fd       	sbrc	r24, 1
    17a4:	03 c0       	rjmp	.+6      	; 0x17ac <fputc+0x1a>
    17a6:	8f ef       	ldi	r24, 0xFF	; 255
    17a8:	9f ef       	ldi	r25, 0xFF	; 255
    17aa:	20 c0       	rjmp	.+64     	; 0x17ec <fputc+0x5a>
    17ac:	82 ff       	sbrs	r24, 2
    17ae:	10 c0       	rjmp	.+32     	; 0x17d0 <fputc+0x3e>
    17b0:	4e 81       	ldd	r20, Y+6	; 0x06
    17b2:	5f 81       	ldd	r21, Y+7	; 0x07
    17b4:	2c 81       	ldd	r18, Y+4	; 0x04
    17b6:	3d 81       	ldd	r19, Y+5	; 0x05
    17b8:	42 17       	cp	r20, r18
    17ba:	53 07       	cpc	r21, r19
    17bc:	7c f4       	brge	.+30     	; 0x17dc <fputc+0x4a>
    17be:	e8 81       	ld	r30, Y
    17c0:	f9 81       	ldd	r31, Y+1	; 0x01
    17c2:	9f 01       	movw	r18, r30
    17c4:	2f 5f       	subi	r18, 0xFF	; 255
    17c6:	3f 4f       	sbci	r19, 0xFF	; 255
    17c8:	39 83       	std	Y+1, r19	; 0x01
    17ca:	28 83       	st	Y, r18
    17cc:	10 83       	st	Z, r17
    17ce:	06 c0       	rjmp	.+12     	; 0x17dc <fputc+0x4a>
    17d0:	e8 85       	ldd	r30, Y+8	; 0x08
    17d2:	f9 85       	ldd	r31, Y+9	; 0x09
    17d4:	81 2f       	mov	r24, r17
    17d6:	19 95       	eicall
    17d8:	89 2b       	or	r24, r25
    17da:	29 f7       	brne	.-54     	; 0x17a6 <fputc+0x14>
    17dc:	2e 81       	ldd	r18, Y+6	; 0x06
    17de:	3f 81       	ldd	r19, Y+7	; 0x07
    17e0:	2f 5f       	subi	r18, 0xFF	; 255
    17e2:	3f 4f       	sbci	r19, 0xFF	; 255
    17e4:	3f 83       	std	Y+7, r19	; 0x07
    17e6:	2e 83       	std	Y+6, r18	; 0x06
    17e8:	81 2f       	mov	r24, r17
    17ea:	90 2f       	mov	r25, r16
    17ec:	df 91       	pop	r29
    17ee:	cf 91       	pop	r28
    17f0:	1f 91       	pop	r17
    17f2:	0f 91       	pop	r16
    17f4:	08 95       	ret

000017f6 <__ultoa_invert>:
    17f6:	fa 01       	movw	r30, r20
    17f8:	aa 27       	eor	r26, r26
    17fa:	28 30       	cpi	r18, 0x08	; 8
    17fc:	51 f1       	breq	.+84     	; 0x1852 <__ultoa_invert+0x5c>
    17fe:	20 31       	cpi	r18, 0x10	; 16
    1800:	81 f1       	breq	.+96     	; 0x1862 <__ultoa_invert+0x6c>
    1802:	e8 94       	clt
    1804:	6f 93       	push	r22
    1806:	6e 7f       	andi	r22, 0xFE	; 254
    1808:	6e 5f       	subi	r22, 0xFE	; 254
    180a:	7f 4f       	sbci	r23, 0xFF	; 255
    180c:	8f 4f       	sbci	r24, 0xFF	; 255
    180e:	9f 4f       	sbci	r25, 0xFF	; 255
    1810:	af 4f       	sbci	r26, 0xFF	; 255
    1812:	b1 e0       	ldi	r27, 0x01	; 1
    1814:	3e d0       	rcall	.+124    	; 0x1892 <__ultoa_invert+0x9c>
    1816:	b4 e0       	ldi	r27, 0x04	; 4
    1818:	3c d0       	rcall	.+120    	; 0x1892 <__ultoa_invert+0x9c>
    181a:	67 0f       	add	r22, r23
    181c:	78 1f       	adc	r23, r24
    181e:	89 1f       	adc	r24, r25
    1820:	9a 1f       	adc	r25, r26
    1822:	a1 1d       	adc	r26, r1
    1824:	68 0f       	add	r22, r24
    1826:	79 1f       	adc	r23, r25
    1828:	8a 1f       	adc	r24, r26
    182a:	91 1d       	adc	r25, r1
    182c:	a1 1d       	adc	r26, r1
    182e:	6a 0f       	add	r22, r26
    1830:	71 1d       	adc	r23, r1
    1832:	81 1d       	adc	r24, r1
    1834:	91 1d       	adc	r25, r1
    1836:	a1 1d       	adc	r26, r1
    1838:	20 d0       	rcall	.+64     	; 0x187a <__ultoa_invert+0x84>
    183a:	09 f4       	brne	.+2      	; 0x183e <__ultoa_invert+0x48>
    183c:	68 94       	set
    183e:	3f 91       	pop	r19
    1840:	2a e0       	ldi	r18, 0x0A	; 10
    1842:	26 9f       	mul	r18, r22
    1844:	11 24       	eor	r1, r1
    1846:	30 19       	sub	r19, r0
    1848:	30 5d       	subi	r19, 0xD0	; 208
    184a:	31 93       	st	Z+, r19
    184c:	de f6       	brtc	.-74     	; 0x1804 <__ultoa_invert+0xe>
    184e:	cf 01       	movw	r24, r30
    1850:	08 95       	ret
    1852:	46 2f       	mov	r20, r22
    1854:	47 70       	andi	r20, 0x07	; 7
    1856:	40 5d       	subi	r20, 0xD0	; 208
    1858:	41 93       	st	Z+, r20
    185a:	b3 e0       	ldi	r27, 0x03	; 3
    185c:	0f d0       	rcall	.+30     	; 0x187c <__ultoa_invert+0x86>
    185e:	c9 f7       	brne	.-14     	; 0x1852 <__ultoa_invert+0x5c>
    1860:	f6 cf       	rjmp	.-20     	; 0x184e <__ultoa_invert+0x58>
    1862:	46 2f       	mov	r20, r22
    1864:	4f 70       	andi	r20, 0x0F	; 15
    1866:	40 5d       	subi	r20, 0xD0	; 208
    1868:	4a 33       	cpi	r20, 0x3A	; 58
    186a:	18 f0       	brcs	.+6      	; 0x1872 <__ultoa_invert+0x7c>
    186c:	49 5d       	subi	r20, 0xD9	; 217
    186e:	31 fd       	sbrc	r19, 1
    1870:	40 52       	subi	r20, 0x20	; 32
    1872:	41 93       	st	Z+, r20
    1874:	02 d0       	rcall	.+4      	; 0x187a <__ultoa_invert+0x84>
    1876:	a9 f7       	brne	.-22     	; 0x1862 <__ultoa_invert+0x6c>
    1878:	ea cf       	rjmp	.-44     	; 0x184e <__ultoa_invert+0x58>
    187a:	b4 e0       	ldi	r27, 0x04	; 4
    187c:	a6 95       	lsr	r26
    187e:	97 95       	ror	r25
    1880:	87 95       	ror	r24
    1882:	77 95       	ror	r23
    1884:	67 95       	ror	r22
    1886:	ba 95       	dec	r27
    1888:	c9 f7       	brne	.-14     	; 0x187c <__ultoa_invert+0x86>
    188a:	00 97       	sbiw	r24, 0x00	; 0
    188c:	61 05       	cpc	r22, r1
    188e:	71 05       	cpc	r23, r1
    1890:	08 95       	ret
    1892:	9b 01       	movw	r18, r22
    1894:	ac 01       	movw	r20, r24
    1896:	0a 2e       	mov	r0, r26
    1898:	06 94       	lsr	r0
    189a:	57 95       	ror	r21
    189c:	47 95       	ror	r20
    189e:	37 95       	ror	r19
    18a0:	27 95       	ror	r18
    18a2:	ba 95       	dec	r27
    18a4:	c9 f7       	brne	.-14     	; 0x1898 <__ultoa_invert+0xa2>
    18a6:	62 0f       	add	r22, r18
    18a8:	73 1f       	adc	r23, r19
    18aa:	84 1f       	adc	r24, r20
    18ac:	95 1f       	adc	r25, r21
    18ae:	a0 1d       	adc	r26, r0
    18b0:	08 95       	ret

000018b2 <_exit>:
    18b2:	f8 94       	cli

000018b4 <__stop_program>:
    18b4:	ff cf       	rjmp	.-2      	; 0x18b4 <__stop_program>
