0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/denis/Verilog_projects/Lab_9/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_9/project_2/project_2.srcs/sim_1/new/clock_generator_TB.v,1715451830,verilog,,,,clock_generator_TB,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_9/project_2/project_2.srcs/sources_1/new/clock_generator.v,1715451885,verilog,,C:/Users/denis/Verilog_projects/Lab_9/project_2/project_2.srcs/sim_1/new/clock_generator_TB.v,,clock_generator,,,,,,,,
