\hypertarget{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot}{}\doxysection{v8\+::internal\+::maglev\+::Int32\+Bitwise\+Not Class Reference}
\label{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot}\index{v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}}


{\ttfamily \#include $<$maglev-\/ir.\+h$>$}



Inheritance diagram for v8\+::internal\+::maglev\+::Int32\+Bitwise\+Not\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::maglev\+::Int32\+Bitwise\+Not\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a78baa15ab15f662beadf9b1f1e5b5e05}{Int32\+Bitwise\+Not}} (uint64\+\_\+t bitfield)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Input}{Input}} \& \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aff36233312f2beb7c87701555f053b99}{value\+\_\+input}} ()
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_ad9d172e0823078c4985d4e6685f5bb51}{Set\+Value\+Location\+Constraints}} ()
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a7f35d33bed0a3e0768b41258abf3cab8}{Generate\+Code}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aee466d7edf2a25895ebf55b59f67a937}{Print\+Params}} (std\+::ostream \&, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevGraphLabeller}{Maglev\+Graph\+Labeller}} $\ast$) const
\end{DoxyCompactItemize}
\doxysubsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static constexpr \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1OpProperties}{Op\+Properties}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aecf2ef2db5dc7e1b12031b080db89738}{k\+Properties}} = \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1OpProperties_a64b7bcbb05bd56dcc42445305c167f0c}{Op\+Properties\+::\+Int32}}()
\item 
static constexpr \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1FixedInputNodeTMixin_aeb2964b99727c000f9ffef31bcfe545f}{Base\+::\+Input\+Types}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a067a7a5f77d3bfe683a8622452222861}{k\+Input\+Types}} \{\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a3314ac8c3e0bd8b4886122d4288832b9a10c09f8bff3c372f21cd8a13e01ae941}{Value\+Representation\+::k\+Int32}}\}
\item 
static constexpr \mbox{\hyperlink{classint}{int}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a995c3bf36476e9588632a853e3e1b26a}{k\+Value\+Index}} = 0
\end{DoxyCompactItemize}
\doxysubsection*{Private Types}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aec90a6f2cebb64c0f0236e77159467cb}{Base}} = \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a4426aa1bcaa90c13cab64b6b02231899}{Fixed\+Input\+Value\+NodeT}}$<$ 1, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot}{Int32\+Bitwise\+Not}} $>$
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Detailed Description}


Definition at line 3226 of file maglev-\/ir.\+h.



\doxysubsection{Member Typedef Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aec90a6f2cebb64c0f0236e77159467cb}\label{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aec90a6f2cebb64c0f0236e77159467cb}} 
\index{v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}!Base@{Base}}
\index{Base@{Base}!v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}}
\doxysubsubsection{\texorpdfstring{Base}{Base}}
{\footnotesize\ttfamily using \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aec90a6f2cebb64c0f0236e77159467cb}{v8\+::internal\+::maglev\+::\+Int32\+Bitwise\+Not\+::\+Base}} =  \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a4426aa1bcaa90c13cab64b6b02231899}{Fixed\+Input\+Value\+NodeT}}$<$1, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot}{Int32\+Bitwise\+Not}}$>$\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 3227 of file maglev-\/ir.\+h.



\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a78baa15ab15f662beadf9b1f1e5b5e05}\label{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a78baa15ab15f662beadf9b1f1e5b5e05}} 
\index{v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}!Int32BitwiseNot@{Int32BitwiseNot}}
\index{Int32BitwiseNot@{Int32BitwiseNot}!v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}}
\doxysubsubsection{\texorpdfstring{Int32BitwiseNot()}{Int32BitwiseNot()}}
{\footnotesize\ttfamily v8\+::internal\+::maglev\+::\+Int32\+Bitwise\+Not\+::\+Int32\+Bitwise\+Not (\begin{DoxyParamCaption}\item[{uint64\+\_\+t}]{bitfield }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



Definition at line 3230 of file maglev-\/ir.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{3230 : \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aec90a6f2cebb64c0f0236e77159467cb}{Base}}(bitfield) \{\}}

\end{DoxyCode}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a7f35d33bed0a3e0768b41258abf3cab8}\label{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a7f35d33bed0a3e0768b41258abf3cab8}} 
\index{v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}!GenerateCode@{GenerateCode}}
\index{GenerateCode@{GenerateCode}!v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}}
\doxysubsubsection{\texorpdfstring{GenerateCode()}{GenerateCode()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Int32\+Bitwise\+Not\+::\+Generate\+Code (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$}]{masm,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{state }\end{DoxyParamCaption})}



Definition at line 551 of file maglev-\/ir-\/arm.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{554                                                                  \{}
\DoxyCodeLine{555   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}} = \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a700520f203ccbba356ef257455abc3e9}{ToRegister}}(\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aff36233312f2beb7c87701555f053b99}{value\_input}}());}
\DoxyCodeLine{556   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} out = \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a700520f203ccbba356ef257455abc3e9}{ToRegister}}(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}());}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aee466d7edf2a25895ebf55b59f67a937}\label{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aee466d7edf2a25895ebf55b59f67a937}} 
\index{v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}!PrintParams@{PrintParams}}
\index{PrintParams@{PrintParams}!v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}}
\doxysubsubsection{\texorpdfstring{PrintParams()}{PrintParams()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Int32\+Bitwise\+Not\+::\+Print\+Params (\begin{DoxyParamCaption}\item[{std\+::ostream \&}]{,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevGraphLabeller}{Maglev\+Graph\+Labeller}} $\ast$}]{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 3241 of file maglev-\/ir.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{3241 \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_ad9d172e0823078c4985d4e6685f5bb51}\label{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_ad9d172e0823078c4985d4e6685f5bb51}} 
\index{v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}!SetValueLocationConstraints@{SetValueLocationConstraints}}
\index{SetValueLocationConstraints@{SetValueLocationConstraints}!v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}}
\doxysubsubsection{\texorpdfstring{SetValueLocationConstraints()}{SetValueLocationConstraints()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Int32\+Bitwise\+Not\+::\+Set\+Value\+Location\+Constraints (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Definition at line 546 of file maglev-\/ir-\/arm.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{548                                                   \{}
\DoxyCodeLine{549   \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_adc77305d9502282fcb1a26eb85bba1bc}{UseRegister}}(\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aff36233312f2beb7c87701555f053b99}{value\_input}}());}

\end{DoxyCode}


References v8\+::internal\+::maglev\+::\+Define\+As\+Register(), v8\+::internal\+::maglev\+::\+Use\+Register(), and value\+\_\+input().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_ad9d172e0823078c4985d4e6685f5bb51_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aff36233312f2beb7c87701555f053b99}\label{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aff36233312f2beb7c87701555f053b99}} 
\index{v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}!value\_input@{value\_input}}
\index{value\_input@{value\_input}!v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}}
\doxysubsubsection{\texorpdfstring{value\_input()}{value\_input()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Input}{Input}}\& v8\+::internal\+::maglev\+::\+Int32\+Bitwise\+Not\+::value\+\_\+input (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 3237 of file maglev-\/ir.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{3237 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1NodeBase_aaca061a8d317e9eee5380c21fa78fed8}{Node::input}}(\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a995c3bf36476e9588632a853e3e1b26a}{kValueIndex}}); \}}

\end{DoxyCode}


References v8\+::internal\+::maglev\+::\+Node\+Base\+::input(), and k\+Value\+Index.



Referenced by Set\+Value\+Location\+Constraints().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aff36233312f2beb7c87701555f053b99_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aff36233312f2beb7c87701555f053b99_icgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a067a7a5f77d3bfe683a8622452222861}\label{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a067a7a5f77d3bfe683a8622452222861}} 
\index{v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}!kInputTypes@{kInputTypes}}
\index{kInputTypes@{kInputTypes}!v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}}
\doxysubsubsection{\texorpdfstring{kInputTypes}{kInputTypes}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1FixedInputNodeTMixin_aeb2964b99727c000f9ffef31bcfe545f}{Base\+::\+Input\+Types}} v8\+::internal\+::maglev\+::\+Int32\+Bitwise\+Not\+::k\+Input\+Types \{\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a3314ac8c3e0bd8b4886122d4288832b9a10c09f8bff3c372f21cd8a13e01ae941}{Value\+Representation\+::k\+Int32}}\}\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}



Definition at line 3234 of file maglev-\/ir.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aecf2ef2db5dc7e1b12031b080db89738}\label{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_aecf2ef2db5dc7e1b12031b080db89738}} 
\index{v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}!kProperties@{kProperties}}
\index{kProperties@{kProperties}!v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}}
\doxysubsubsection{\texorpdfstring{kProperties}{kProperties}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1OpProperties}{Op\+Properties}} v8\+::internal\+::maglev\+::\+Int32\+Bitwise\+Not\+::k\+Properties = \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1OpProperties_a64b7bcbb05bd56dcc42445305c167f0c}{Op\+Properties\+::\+Int32}}()\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}



Definition at line 3232 of file maglev-\/ir.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a995c3bf36476e9588632a853e3e1b26a}\label{classv8_1_1internal_1_1maglev_1_1Int32BitwiseNot_a995c3bf36476e9588632a853e3e1b26a}} 
\index{v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}!kValueIndex@{kValueIndex}}
\index{kValueIndex@{kValueIndex}!v8::internal::maglev::Int32BitwiseNot@{v8::internal::maglev::Int32BitwiseNot}}
\doxysubsubsection{\texorpdfstring{kValueIndex}{kValueIndex}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classint}{int}} v8\+::internal\+::maglev\+::\+Int32\+Bitwise\+Not\+::k\+Value\+Index = 0\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}



Definition at line 3236 of file maglev-\/ir.\+h.



Referenced by value\+\_\+input().



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/maglev/\mbox{\hyperlink{maglev-ir_8h}{maglev-\/ir.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/maglev/arm/\mbox{\hyperlink{maglev-ir-arm_8cc}{maglev-\/ir-\/arm.\+cc}}\item 
/mnt/\+V8\+Source\+Code/src/maglev/arm64/\mbox{\hyperlink{maglev-ir-arm64_8cc}{maglev-\/ir-\/arm64.\+cc}}\item 
/mnt/\+V8\+Source\+Code/src/maglev/riscv/\mbox{\hyperlink{maglev-ir-riscv_8cc}{maglev-\/ir-\/riscv.\+cc}}\item 
/mnt/\+V8\+Source\+Code/src/maglev/s390/\mbox{\hyperlink{maglev-ir-s390_8cc}{maglev-\/ir-\/s390.\+cc}}\item 
/mnt/\+V8\+Source\+Code/src/maglev/x64/\mbox{\hyperlink{maglev-ir-x64_8cc}{maglev-\/ir-\/x64.\+cc}}\end{DoxyCompactItemize}
