Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 11 19:43:55 2025
| Host         : DESKTOP-C5JARVU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_fsm_div_control_sets_placed.rpt
| Design       : top_fsm_div
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                      | btn_c_filter/counter[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                      | btn_reset_filter/counter[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | btn_c_filter/OUT_SIGNAL_ENABLE_reg_0 | btn_c_filter/fsm_valid_out_reg_reg_0   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | fsm/d_out[3]_i_2_n_0                 | fsm/d_out[3]_i_1_n_0                   |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | fsm/b_reg[3]_i_1_n_0                 |                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | fsm/a_reg[3]_i_2_n_0                 | fsm/a_reg[3]_i_1_n_0                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                      | clk_div1/clk_counter[13]_i_1_n_0       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG |                                      |                                        |                8 |             18 |         2.25 |
+----------------+--------------------------------------+----------------------------------------+------------------+----------------+--------------+


