// Seed: 1806665446
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1'd0 == id_3) id_2 = id_2;
  assign module_1.id_1 = 0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1 - 1;
  assign id_6 = 1 ? id_4 : id_5 ? id_5 : id_2;
  wire id_8;
  always @(id_2) begin : LABEL_0
    id_2 <= $display;
  end
  module_0 modCall_1 (
      id_3,
      id_8,
      id_8,
      id_1,
      id_7
  );
endmodule
