// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _filter_hls_HH_
#define _filter_hls_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "filter_hls_lines_bkb.h"

namespace ap_rtl {

struct filter_hls : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<24> > data_in_TDATA;
    sc_in< sc_logic > data_in_TVALID;
    sc_out< sc_logic > data_in_TREADY;
    sc_out< sc_lv<24> > data_out_TDATA;
    sc_out< sc_logic > data_out_TVALID;
    sc_in< sc_logic > data_out_TREADY;


    // Module declarations
    filter_hls(sc_module_name name);
    SC_HAS_PROCESS(filter_hls);

    ~filter_hls();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    filter_hls_lines_bkb* lines_r_V_0_U;
    filter_hls_lines_bkb* lines_g_V_0_U;
    filter_hls_lines_bkb* lines_b_V_0_U;
    filter_hls_lines_bkb* lines_r_V_1_U;
    filter_hls_lines_bkb* lines_g_V_1_U;
    filter_hls_lines_bkb* lines_b_V_1_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<24> > data_in_0_data_out;
    sc_signal< sc_logic > data_in_0_vld_in;
    sc_signal< sc_logic > data_in_0_vld_out;
    sc_signal< sc_logic > data_in_0_ack_in;
    sc_signal< sc_logic > data_in_0_ack_out;
    sc_signal< sc_lv<24> > data_in_0_payload_A;
    sc_signal< sc_lv<24> > data_in_0_payload_B;
    sc_signal< sc_logic > data_in_0_sel_rd;
    sc_signal< sc_logic > data_in_0_sel_wr;
    sc_signal< sc_logic > data_in_0_sel;
    sc_signal< sc_logic > data_in_0_load_A;
    sc_signal< sc_logic > data_in_0_load_B;
    sc_signal< sc_lv<2> > data_in_0_state;
    sc_signal< sc_logic > data_in_0_state_cmp_full;
    sc_signal< sc_lv<24> > data_out_1_data_out;
    sc_signal< sc_logic > data_out_1_vld_in;
    sc_signal< sc_logic > data_out_1_vld_out;
    sc_signal< sc_logic > data_out_1_ack_in;
    sc_signal< sc_logic > data_out_1_ack_out;
    sc_signal< sc_lv<24> > data_out_1_payload_A;
    sc_signal< sc_lv<24> > data_out_1_payload_B;
    sc_signal< sc_logic > data_out_1_sel_rd;
    sc_signal< sc_logic > data_out_1_sel_wr;
    sc_signal< sc_logic > data_out_1_sel;
    sc_signal< sc_logic > data_out_1_load_A;
    sc_signal< sc_logic > data_out_1_load_B;
    sc_signal< sc_lv<2> > data_out_1_state;
    sc_signal< sc_logic > data_out_1_state_cmp_full;
    sc_signal< sc_lv<8> > window_r_V_0_2;
    sc_signal< sc_lv<8> > window_g_V_0_2;
    sc_signal< sc_lv<8> > window_b_V_0_2;
    sc_signal< sc_lv<8> > window_r_V_1_2;
    sc_signal< sc_lv<8> > window_g_V_1_2;
    sc_signal< sc_lv<8> > window_b_V_1_2;
    sc_signal< sc_lv<8> > window_r_V_2_2;
    sc_signal< sc_lv<8> > window_g_V_2_2;
    sc_signal< sc_lv<8> > window_b_V_2_2;
    sc_signal< sc_lv<11> > lines_r_V_0_address0;
    sc_signal< sc_logic > lines_r_V_0_ce0;
    sc_signal< sc_lv<8> > lines_r_V_0_q0;
    sc_signal< sc_logic > lines_r_V_0_ce1;
    sc_signal< sc_logic > lines_r_V_0_we1;
    sc_signal< sc_lv<11> > lines_g_V_0_address0;
    sc_signal< sc_logic > lines_g_V_0_ce0;
    sc_signal< sc_lv<8> > lines_g_V_0_q0;
    sc_signal< sc_logic > lines_g_V_0_ce1;
    sc_signal< sc_logic > lines_g_V_0_we1;
    sc_signal< sc_lv<11> > lines_b_V_0_address0;
    sc_signal< sc_logic > lines_b_V_0_ce0;
    sc_signal< sc_lv<8> > lines_b_V_0_q0;
    sc_signal< sc_logic > lines_b_V_0_ce1;
    sc_signal< sc_logic > lines_b_V_0_we1;
    sc_signal< sc_lv<11> > lines_r_V_1_address0;
    sc_signal< sc_logic > lines_r_V_1_ce0;
    sc_signal< sc_lv<8> > lines_r_V_1_q0;
    sc_signal< sc_lv<11> > lines_r_V_1_address1;
    sc_signal< sc_logic > lines_r_V_1_ce1;
    sc_signal< sc_logic > lines_r_V_1_we1;
    sc_signal< sc_lv<11> > lines_g_V_1_address0;
    sc_signal< sc_logic > lines_g_V_1_ce0;
    sc_signal< sc_lv<8> > lines_g_V_1_q0;
    sc_signal< sc_lv<11> > lines_g_V_1_address1;
    sc_signal< sc_logic > lines_g_V_1_ce1;
    sc_signal< sc_logic > lines_g_V_1_we1;
    sc_signal< sc_lv<11> > lines_b_V_1_address0;
    sc_signal< sc_logic > lines_b_V_1_ce0;
    sc_signal< sc_lv<8> > lines_b_V_1_q0;
    sc_signal< sc_lv<11> > lines_b_V_1_address1;
    sc_signal< sc_logic > lines_b_V_1_ce1;
    sc_signal< sc_logic > lines_b_V_1_we1;
    sc_signal< sc_lv<8> > window_r_V_0_1;
    sc_signal< sc_lv<8> > window_g_V_0_1;
    sc_signal< sc_lv<8> > window_b_V_0_1;
    sc_signal< sc_lv<8> > window_r_V_1_1;
    sc_signal< sc_lv<8> > window_g_V_1_1;
    sc_signal< sc_lv<8> > window_b_V_1_1;
    sc_signal< sc_lv<8> > window_r_V_2_1;
    sc_signal< sc_lv<8> > window_g_V_2_1;
    sc_signal< sc_lv<8> > window_b_V_2_1;
    sc_signal< sc_logic > data_in_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1857;
    sc_signal< sc_lv<1> > or_cond_reg_1893;
    sc_signal< sc_logic > data_out_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > or_cond1_reg_1948;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_or_cond1_reg_1948;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_or_cond1_reg_1948;
    sc_signal< sc_lv<21> > indvar_flatten_reg_290;
    sc_signal< sc_lv<11> > y_reg_301;
    sc_signal< sc_lv<8> > window_r_V_0_2_loc_1_reg_312;
    sc_signal< sc_lv<8> > window_g_V_0_2_loc_1_reg_322;
    sc_signal< sc_lv<8> > window_b_V_0_2_loc_1_reg_332;
    sc_signal< sc_lv<8> > window_r_V_1_2_loc_1_reg_342;
    sc_signal< sc_lv<8> > window_g_V_1_2_loc_1_reg_352;
    sc_signal< sc_lv<8> > window_b_V_1_2_loc_1_reg_362;
    sc_signal< sc_lv<8> > window_r_V_2_2_loc_1_reg_372;
    sc_signal< sc_lv<8> > window_g_V_2_2_loc_1_reg_382;
    sc_signal< sc_lv<8> > window_b_V_2_2_loc_1_reg_392;
    sc_signal< sc_lv<11> > x_reg_402;
    sc_signal< sc_lv<8> > window_r_V_0_2_loc_2_reg_413;
    sc_signal< sc_lv<8> > window_g_V_0_2_loc_2_reg_427;
    sc_signal< sc_lv<8> > window_b_V_0_2_loc_2_reg_441;
    sc_signal< sc_lv<8> > window_r_V_1_2_loc_2_reg_455;
    sc_signal< sc_lv<8> > window_g_V_1_2_loc_2_reg_469;
    sc_signal< sc_lv<8> > window_b_V_1_2_loc_2_reg_483;
    sc_signal< sc_lv<8> > window_r_V_2_2_loc_2_reg_497;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter3_window_r_V_2_2_loc_2_reg_497;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op74_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_io;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_io;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<8> > window_g_V_2_2_loc_2_reg_510;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter3_window_g_V_2_2_loc_2_reg_510;
    sc_signal< sc_lv<8> > window_b_V_2_2_loc_2_reg_523;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter3_window_b_V_2_2_loc_2_reg_523;
    sc_signal< sc_lv<1> > tmp_3_fu_578_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_1852;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_584_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_1857;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_1857;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_1857;
    sc_signal< sc_lv<21> > indvar_flatten_next_fu_590_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_fu_596_p2;
    sc_signal< sc_lv<1> > exitcond_reg_1866;
    sc_signal< sc_lv<11> > x_mid2_fu_602_p3;
    sc_signal< sc_lv<11> > x_mid2_reg_1871;
    sc_signal< sc_lv<11> > ap_reg_pp0_iter1_x_mid2_reg_1871;
    sc_signal< sc_lv<1> > tmp_3_mid1_fu_630_p2;
    sc_signal< sc_lv<1> > tmp_3_mid1_reg_1879;
    sc_signal< sc_lv<11> > y_mid2_fu_636_p3;
    sc_signal< sc_lv<1> > tmp_5_fu_644_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_1889;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_5_reg_1889;
    sc_signal< sc_lv<1> > or_cond_fu_650_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_or_cond_reg_1893;
    sc_signal< sc_lv<11> > lines_r_V_0_addr_reg_1897;
    sc_signal< sc_lv<11> > lines_g_V_0_addr_reg_1903;
    sc_signal< sc_lv<11> > lines_b_V_0_addr_reg_1909;
    sc_signal< sc_lv<8> > tmp_2_fu_688_p1;
    sc_signal< sc_lv<8> > tmp_2_reg_1930;
    sc_signal< sc_lv<8> > data_in_g_V_load_new_reg_1936;
    sc_signal< sc_lv<8> > data_in_b_V_load_new_reg_1942;
    sc_signal< sc_lv<1> > or_cond1_fu_735_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_or_cond1_reg_1948;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_or_cond1_reg_1948;
    sc_signal< sc_lv<11> > x_1_fu_741_p2;
    sc_signal< sc_lv<20> > tmp2_fu_1130_p2;
    sc_signal< sc_lv<20> > tmp2_reg_1957;
    sc_signal< sc_lv<17> > tmp5_fu_1136_p2;
    sc_signal< sc_lv<17> > tmp5_reg_1962;
    sc_signal< sc_lv<18> > tmp7_fu_1148_p2;
    sc_signal< sc_lv<18> > tmp7_reg_1967;
    sc_signal< sc_lv<20> > tmp9_fu_1166_p2;
    sc_signal< sc_lv<20> > tmp9_reg_1972;
    sc_signal< sc_lv<17> > tmp12_fu_1172_p2;
    sc_signal< sc_lv<17> > tmp12_reg_1977;
    sc_signal< sc_lv<18> > tmp14_fu_1184_p2;
    sc_signal< sc_lv<18> > tmp14_reg_1982;
    sc_signal< sc_lv<20> > tmp17_fu_1202_p2;
    sc_signal< sc_lv<20> > tmp17_reg_1987;
    sc_signal< sc_lv<17> > tmp20_fu_1208_p2;
    sc_signal< sc_lv<17> > tmp20_reg_1992;
    sc_signal< sc_lv<18> > tmp22_fu_1220_p2;
    sc_signal< sc_lv<18> > tmp22_reg_1997;
    sc_signal< sc_lv<21> > p_Val2_2_2_2_fu_1409_p2;
    sc_signal< sc_lv<21> > p_Val2_2_2_2_reg_2002;
    sc_signal< sc_lv<20> > p_Val2_2_2_2_cast_fu_1415_p2;
    sc_signal< sc_lv<20> > p_Val2_2_2_2_cast_reg_2007;
    sc_signal< sc_lv<21> > p_Val2_5_2_2_fu_1466_p2;
    sc_signal< sc_lv<21> > p_Val2_5_2_2_reg_2012;
    sc_signal< sc_lv<20> > p_Val2_5_2_2_cast_fu_1472_p2;
    sc_signal< sc_lv<20> > p_Val2_5_2_2_cast_reg_2017;
    sc_signal< sc_lv<21> > p_Val2_8_2_2_fu_1523_p2;
    sc_signal< sc_lv<21> > p_Val2_8_2_2_reg_2022;
    sc_signal< sc_lv<20> > p_Val2_8_2_2_cast_fu_1529_p2;
    sc_signal< sc_lv<20> > p_Val2_8_2_2_cast_reg_2027;
    sc_signal< sc_lv<1> > tmp_27_reg_2032;
    sc_signal< sc_lv<1> > tmp_29_reg_2038;
    sc_signal< sc_lv<1> > tmp_31_reg_2044;
    sc_signal< sc_lv<20> > p_Val2_s_6_fu_1576_p3;
    sc_signal< sc_lv<20> > p_Val2_s_6_reg_2050;
    sc_signal< sc_lv<20> > p_Val2_2_fu_1600_p3;
    sc_signal< sc_lv<20> > p_Val2_2_reg_2055;
    sc_signal< sc_lv<20> > p_Val2_1_fu_1624_p3;
    sc_signal< sc_lv<20> > p_Val2_1_reg_2060;
    sc_signal< sc_lv<8> > ret_V_cast_reg_2065;
    sc_signal< sc_lv<10> > tmp_35_fu_1641_p1;
    sc_signal< sc_lv<10> > tmp_35_reg_2070;
    sc_signal< sc_lv<8> > tmp_20_reg_2075;
    sc_signal< sc_lv<8> > ret_V_2_cast_reg_2081;
    sc_signal< sc_lv<10> > tmp_39_fu_1665_p1;
    sc_signal< sc_lv<10> > tmp_39_reg_2086;
    sc_signal< sc_lv<8> > tmp_23_reg_2091;
    sc_signal< sc_lv<8> > ret_V_4_cast_reg_2097;
    sc_signal< sc_lv<10> > tmp_43_fu_1689_p1;
    sc_signal< sc_lv<10> > tmp_43_reg_2102;
    sc_signal< sc_lv<8> > tmp_26_reg_2107;
    sc_signal< sc_lv<24> > data_out_b_V_addr_fu_1796_p4;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<8> > window_r_V_0_2_loc_1_phi_fu_315_p4;
    sc_signal< sc_lv<8> > window_g_V_0_2_loc_1_phi_fu_325_p4;
    sc_signal< sc_lv<8> > window_b_V_0_2_loc_1_phi_fu_335_p4;
    sc_signal< sc_lv<8> > window_r_V_1_2_loc_1_phi_fu_345_p4;
    sc_signal< sc_lv<8> > window_g_V_1_2_loc_1_phi_fu_355_p4;
    sc_signal< sc_lv<8> > window_b_V_1_2_loc_1_phi_fu_365_p4;
    sc_signal< sc_lv<8> > window_r_V_2_2_loc_1_phi_fu_375_p4;
    sc_signal< sc_lv<8> > window_g_V_2_2_loc_1_phi_fu_385_p4;
    sc_signal< sc_lv<8> > window_b_V_2_2_loc_1_phi_fu_395_p4;
    sc_signal< sc_lv<11> > x_phi_fu_406_p4;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter2_window_r_V_0_2_loc_2_reg_413;
    sc_signal< sc_lv<8> > window_r_V_0_2_loc_2_phi_fu_418_p4;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter1_window_r_V_0_2_loc_2_reg_413;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter2_window_g_V_0_2_loc_2_reg_427;
    sc_signal< sc_lv<8> > window_g_V_0_2_loc_2_phi_fu_432_p4;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter1_window_g_V_0_2_loc_2_reg_427;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter2_window_b_V_0_2_loc_2_reg_441;
    sc_signal< sc_lv<8> > window_b_V_0_2_loc_2_phi_fu_446_p4;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter1_window_b_V_0_2_loc_2_reg_441;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter2_window_r_V_1_2_loc_2_reg_455;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter1_window_r_V_1_2_loc_2_reg_455;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter2_window_g_V_1_2_loc_2_reg_469;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter1_window_g_V_1_2_loc_2_reg_469;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter2_window_b_V_1_2_loc_2_reg_483;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter1_window_b_V_1_2_loc_2_reg_483;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter1_window_r_V_2_2_loc_2_reg_497;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter2_window_r_V_2_2_loc_2_reg_497;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter1_window_g_V_2_2_loc_2_reg_510;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter2_window_g_V_2_2_loc_2_reg_510;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter1_window_b_V_2_2_loc_2_reg_523;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter2_window_b_V_2_2_loc_2_reg_523;
    sc_signal< sc_lv<64> > tmp_7_fu_661_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_878_p1;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_lv<11> > y_s_fu_610_p2;
    sc_signal< sc_lv<1> > tmp_1_mid1_fu_616_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_572_p2;
    sc_signal< sc_lv<1> > tmp_1_mid2_fu_622_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_730_p2;
    sc_signal< sc_lv<1> > tmp_3_mid2_fu_656_p3;
    sc_signal< sc_lv<15> > p_Val2_s_fu_884_p3;
    sc_signal< sc_lv<15> > p_Val2_4_fu_896_p3;
    sc_signal< sc_lv<15> > p_Val2_7_fu_908_p3;
    sc_signal< sc_lv<16> > p_Val2_1_0_1_fu_920_p3;
    sc_signal< sc_lv<16> > p_Val2_4_0_1_fu_932_p3;
    sc_signal< sc_lv<16> > p_Val2_7_0_1_fu_944_p3;
    sc_signal< sc_lv<15> > p_Val2_1_0_2_fu_956_p3;
    sc_signal< sc_lv<15> > p_Val2_4_0_2_fu_968_p3;
    sc_signal< sc_lv<15> > p_Val2_7_0_2_fu_980_p3;
    sc_signal< sc_lv<16> > p_Val2_1_1_fu_992_p3;
    sc_signal< sc_lv<16> > p_Val2_4_1_fu_1004_p3;
    sc_signal< sc_lv<16> > p_Val2_7_1_fu_1016_p3;
    sc_signal< sc_lv<19> > p_shl2_fu_1028_p3;
    sc_signal< sc_lv<17> > p_shl3_fu_1040_p3;
    sc_signal< sc_lv<20> > p_shl3_cast_fu_1048_p1;
    sc_signal< sc_lv<20> > p_shl2_cast_fu_1036_p1;
    sc_signal< sc_lv<19> > p_shl4_fu_1058_p3;
    sc_signal< sc_lv<17> > p_shl5_fu_1070_p3;
    sc_signal< sc_lv<20> > p_shl5_cast_fu_1078_p1;
    sc_signal< sc_lv<20> > p_shl4_cast_fu_1066_p1;
    sc_signal< sc_lv<19> > p_shl6_fu_1088_p3;
    sc_signal< sc_lv<17> > p_shl7_fu_1100_p3;
    sc_signal< sc_lv<20> > p_shl7_cast_fu_1108_p1;
    sc_signal< sc_lv<20> > p_shl6_cast_fu_1096_p1;
    sc_signal< sc_lv<15> > p_Val2_1_2_2_fu_1118_p3;
    sc_signal< sc_lv<20> > p_Val2_1_0_1_cast_fu_928_p1;
    sc_signal< sc_lv<20> > p_Val2_1_1_1_fu_1052_p2;
    sc_signal< sc_lv<17> > p_Val2_1_1_cast_fu_1000_p1;
    sc_signal< sc_lv<17> > p_Val2_11_cast_fu_892_p1;
    sc_signal< sc_lv<18> > p_Val2_1_2_2_cast_fu_1126_p1;
    sc_signal< sc_lv<18> > p_Val2_1_0_2_cast_fu_964_p1;
    sc_signal< sc_lv<18> > tmp6_fu_1142_p2;
    sc_signal< sc_lv<15> > p_Val2_4_2_2_fu_1154_p3;
    sc_signal< sc_lv<20> > p_Val2_4_0_1_cast_fu_940_p1;
    sc_signal< sc_lv<20> > p_Val2_4_1_1_fu_1082_p2;
    sc_signal< sc_lv<17> > p_Val2_4_1_cast_fu_1012_p1;
    sc_signal< sc_lv<17> > p_Val2_4_cast_fu_904_p1;
    sc_signal< sc_lv<18> > p_Val2_4_2_2_cast_fu_1162_p1;
    sc_signal< sc_lv<18> > p_Val2_4_0_2_cast_fu_976_p1;
    sc_signal< sc_lv<18> > tmp13_fu_1178_p2;
    sc_signal< sc_lv<15> > p_Val2_7_2_2_fu_1190_p3;
    sc_signal< sc_lv<20> > p_Val2_7_0_1_cast_fu_952_p1;
    sc_signal< sc_lv<20> > p_Val2_7_1_1_fu_1112_p2;
    sc_signal< sc_lv<17> > p_Val2_7_1_cast_fu_1024_p1;
    sc_signal< sc_lv<17> > p_Val2_7_cast_fu_916_p1;
    sc_signal< sc_lv<18> > p_Val2_7_2_2_cast_fu_1198_p1;
    sc_signal< sc_lv<18> > p_Val2_7_0_2_cast_fu_988_p1;
    sc_signal< sc_lv<18> > tmp21_fu_1214_p2;
    sc_signal< sc_lv<16> > p_Val2_1_1_2_fu_1256_p3;
    sc_signal< sc_lv<16> > p_Val2_4_1_2_fu_1268_p3;
    sc_signal< sc_lv<16> > p_Val2_7_1_2_fu_1280_p3;
    sc_signal< sc_lv<15> > p_Val2_1_2_fu_1292_p3;
    sc_signal< sc_lv<15> > p_Val2_4_2_fu_1304_p3;
    sc_signal< sc_lv<15> > p_Val2_7_2_fu_1316_p3;
    sc_signal< sc_lv<16> > p_Val2_1_2_1_fu_1328_p3;
    sc_signal< sc_lv<16> > p_Val2_4_2_1_fu_1340_p3;
    sc_signal< sc_lv<16> > p_Val2_7_2_1_fu_1352_p3;
    sc_signal< sc_lv<17> > p_Val2_1_2_cast_fu_1300_p1;
    sc_signal< sc_lv<17> > p_Val2_1_2_1_cast_fu_1336_p1;
    sc_signal< sc_lv<17> > tmp1_fu_1364_p2;
    sc_signal< sc_lv<20> > p_Val2_1_1_2_cast_fu_1264_p1;
    sc_signal< sc_lv<20> > tmp23_cast_fu_1370_p1;
    sc_signal< sc_lv<20> > tmp3_fu_1374_p2;
    sc_signal< sc_lv<20> > tmp4_fu_1379_p2;
    sc_signal< sc_lv<19> > tmp27_cast_fu_1389_p1;
    sc_signal< sc_lv<19> > tmp28_cast_fu_1392_p1;
    sc_signal< sc_lv<19> > tmp8_fu_1395_p2;
    sc_signal< sc_lv<21> > tmp22_cast_fu_1385_p1;
    sc_signal< sc_lv<21> > tmp26_cast_fu_1401_p1;
    sc_signal< sc_lv<20> > tmp_s_fu_1405_p1;
    sc_signal< sc_lv<17> > p_Val2_4_2_cast_fu_1312_p1;
    sc_signal< sc_lv<17> > p_Val2_4_2_1_cast_fu_1348_p1;
    sc_signal< sc_lv<17> > tmp_fu_1421_p2;
    sc_signal< sc_lv<20> > p_Val2_4_1_2_cast_fu_1276_p1;
    sc_signal< sc_lv<20> > tmp31_cast_fu_1427_p1;
    sc_signal< sc_lv<20> > tmp10_fu_1431_p2;
    sc_signal< sc_lv<20> > tmp11_fu_1436_p2;
    sc_signal< sc_lv<19> > tmp35_cast_fu_1446_p1;
    sc_signal< sc_lv<19> > tmp36_cast_fu_1449_p1;
    sc_signal< sc_lv<19> > tmp15_fu_1452_p2;
    sc_signal< sc_lv<21> > tmp30_cast_fu_1442_p1;
    sc_signal< sc_lv<21> > tmp34_cast_fu_1458_p1;
    sc_signal< sc_lv<20> > tmp_6_fu_1462_p1;
    sc_signal< sc_lv<17> > p_Val2_7_2_cast_fu_1324_p1;
    sc_signal< sc_lv<17> > p_Val2_7_2_1_cast_fu_1360_p1;
    sc_signal< sc_lv<17> > tmp16_fu_1478_p2;
    sc_signal< sc_lv<20> > p_Val2_7_1_2_cast_fu_1288_p1;
    sc_signal< sc_lv<20> > tmp39_cast_fu_1484_p1;
    sc_signal< sc_lv<20> > tmp18_fu_1488_p2;
    sc_signal< sc_lv<20> > tmp19_fu_1493_p2;
    sc_signal< sc_lv<19> > tmp43_cast_fu_1503_p1;
    sc_signal< sc_lv<19> > tmp44_cast_fu_1506_p1;
    sc_signal< sc_lv<19> > tmp23_fu_1509_p2;
    sc_signal< sc_lv<21> > tmp38_cast_fu_1499_p1;
    sc_signal< sc_lv<21> > tmp42_cast_fu_1515_p1;
    sc_signal< sc_lv<20> > tmp_10_fu_1519_p1;
    sc_signal< sc_lv<1> > tmp_11_fu_1559_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_1571_p2;
    sc_signal< sc_lv<20> > p_sum_r_cast_fu_1564_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_1583_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_1595_p2;
    sc_signal< sc_lv<20> > p_sum_g_cast_fu_1588_p3;
    sc_signal< sc_lv<1> > tmp_15_fu_1607_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_1619_p2;
    sc_signal< sc_lv<20> > p_sum_b_cast_fu_1612_p3;
    sc_signal< sc_lv<1> > tmp_16_fu_1710_p2;
    sc_signal< sc_lv<8> > ret_V_1_fu_1715_p2;
    sc_signal< sc_lv<1> > tmp_33_fu_1703_p3;
    sc_signal< sc_lv<8> > tmp_21_fu_1720_p3;
    sc_signal< sc_lv<1> > tmp_17_fu_1741_p2;
    sc_signal< sc_lv<8> > ret_V_3_fu_1746_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_1734_p3;
    sc_signal< sc_lv<8> > tmp_24_fu_1751_p3;
    sc_signal< sc_lv<1> > tmp_18_fu_1772_p2;
    sc_signal< sc_lv<8> > ret_V_5_fu_1777_p2;
    sc_signal< sc_lv<1> > tmp_41_fu_1765_p3;
    sc_signal< sc_lv<8> > tmp_28_fu_1782_p3;
    sc_signal< sc_lv<8> > tmp_30_fu_1789_p3;
    sc_signal< sc_lv<8> > tmp_25_fu_1758_p3;
    sc_signal< sc_lv<8> > tmp_22_fu_1727_p3;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_434;
    sc_signal< bool > ap_condition_609;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<21> ap_const_lv21_1FAFB9;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<11> ap_const_lv11_781;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<18> ap_const_lv18_1FC00;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<21> ap_const_lv21_3FC00;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<20> ap_const_lv20_3FC00;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_io();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_io();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_condition_434();
    void thread_ap_condition_609();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_precharge_reg_pp0_iter1_window_b_V_0_2_loc_2_reg_441();
    void thread_ap_phi_precharge_reg_pp0_iter1_window_b_V_1_2_loc_2_reg_483();
    void thread_ap_phi_precharge_reg_pp0_iter1_window_b_V_2_2_loc_2_reg_523();
    void thread_ap_phi_precharge_reg_pp0_iter1_window_g_V_0_2_loc_2_reg_427();
    void thread_ap_phi_precharge_reg_pp0_iter1_window_g_V_1_2_loc_2_reg_469();
    void thread_ap_phi_precharge_reg_pp0_iter1_window_g_V_2_2_loc_2_reg_510();
    void thread_ap_phi_precharge_reg_pp0_iter1_window_r_V_0_2_loc_2_reg_413();
    void thread_ap_phi_precharge_reg_pp0_iter1_window_r_V_1_2_loc_2_reg_455();
    void thread_ap_phi_precharge_reg_pp0_iter1_window_r_V_2_2_loc_2_reg_497();
    void thread_ap_predicate_op74_read_state3();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_data_in_0_ack_in();
    void thread_data_in_0_ack_out();
    void thread_data_in_0_data_out();
    void thread_data_in_0_load_A();
    void thread_data_in_0_load_B();
    void thread_data_in_0_sel();
    void thread_data_in_0_state_cmp_full();
    void thread_data_in_0_vld_in();
    void thread_data_in_0_vld_out();
    void thread_data_in_TDATA_blk_n();
    void thread_data_in_TREADY();
    void thread_data_out_1_ack_in();
    void thread_data_out_1_ack_out();
    void thread_data_out_1_data_out();
    void thread_data_out_1_load_A();
    void thread_data_out_1_load_B();
    void thread_data_out_1_sel();
    void thread_data_out_1_state_cmp_full();
    void thread_data_out_1_vld_in();
    void thread_data_out_1_vld_out();
    void thread_data_out_TDATA();
    void thread_data_out_TDATA_blk_n();
    void thread_data_out_TVALID();
    void thread_data_out_b_V_addr_fu_1796_p4();
    void thread_exitcond_flatten_fu_584_p2();
    void thread_exitcond_fu_596_p2();
    void thread_indvar_flatten_next_fu_590_p2();
    void thread_lines_b_V_0_address0();
    void thread_lines_b_V_0_ce0();
    void thread_lines_b_V_0_ce1();
    void thread_lines_b_V_0_we1();
    void thread_lines_b_V_1_address0();
    void thread_lines_b_V_1_address1();
    void thread_lines_b_V_1_ce0();
    void thread_lines_b_V_1_ce1();
    void thread_lines_b_V_1_we1();
    void thread_lines_g_V_0_address0();
    void thread_lines_g_V_0_ce0();
    void thread_lines_g_V_0_ce1();
    void thread_lines_g_V_0_we1();
    void thread_lines_g_V_1_address0();
    void thread_lines_g_V_1_address1();
    void thread_lines_g_V_1_ce0();
    void thread_lines_g_V_1_ce1();
    void thread_lines_g_V_1_we1();
    void thread_lines_r_V_0_address0();
    void thread_lines_r_V_0_ce0();
    void thread_lines_r_V_0_ce1();
    void thread_lines_r_V_0_we1();
    void thread_lines_r_V_1_address0();
    void thread_lines_r_V_1_address1();
    void thread_lines_r_V_1_ce0();
    void thread_lines_r_V_1_ce1();
    void thread_lines_r_V_1_we1();
    void thread_or_cond1_fu_735_p2();
    void thread_or_cond_fu_650_p2();
    void thread_p_Val2_11_cast_fu_892_p1();
    void thread_p_Val2_1_0_1_cast_fu_928_p1();
    void thread_p_Val2_1_0_1_fu_920_p3();
    void thread_p_Val2_1_0_2_cast_fu_964_p1();
    void thread_p_Val2_1_0_2_fu_956_p3();
    void thread_p_Val2_1_1_1_fu_1052_p2();
    void thread_p_Val2_1_1_2_cast_fu_1264_p1();
    void thread_p_Val2_1_1_2_fu_1256_p3();
    void thread_p_Val2_1_1_cast_fu_1000_p1();
    void thread_p_Val2_1_1_fu_992_p3();
    void thread_p_Val2_1_2_1_cast_fu_1336_p1();
    void thread_p_Val2_1_2_1_fu_1328_p3();
    void thread_p_Val2_1_2_2_cast_fu_1126_p1();
    void thread_p_Val2_1_2_2_fu_1118_p3();
    void thread_p_Val2_1_2_cast_fu_1300_p1();
    void thread_p_Val2_1_2_fu_1292_p3();
    void thread_p_Val2_1_fu_1624_p3();
    void thread_p_Val2_2_2_2_cast_fu_1415_p2();
    void thread_p_Val2_2_2_2_fu_1409_p2();
    void thread_p_Val2_2_fu_1600_p3();
    void thread_p_Val2_4_0_1_cast_fu_940_p1();
    void thread_p_Val2_4_0_1_fu_932_p3();
    void thread_p_Val2_4_0_2_cast_fu_976_p1();
    void thread_p_Val2_4_0_2_fu_968_p3();
    void thread_p_Val2_4_1_1_fu_1082_p2();
    void thread_p_Val2_4_1_2_cast_fu_1276_p1();
    void thread_p_Val2_4_1_2_fu_1268_p3();
    void thread_p_Val2_4_1_cast_fu_1012_p1();
    void thread_p_Val2_4_1_fu_1004_p3();
    void thread_p_Val2_4_2_1_cast_fu_1348_p1();
    void thread_p_Val2_4_2_1_fu_1340_p3();
    void thread_p_Val2_4_2_2_cast_fu_1162_p1();
    void thread_p_Val2_4_2_2_fu_1154_p3();
    void thread_p_Val2_4_2_cast_fu_1312_p1();
    void thread_p_Val2_4_2_fu_1304_p3();
    void thread_p_Val2_4_cast_fu_904_p1();
    void thread_p_Val2_4_fu_896_p3();
    void thread_p_Val2_5_2_2_cast_fu_1472_p2();
    void thread_p_Val2_5_2_2_fu_1466_p2();
    void thread_p_Val2_7_0_1_cast_fu_952_p1();
    void thread_p_Val2_7_0_1_fu_944_p3();
    void thread_p_Val2_7_0_2_cast_fu_988_p1();
    void thread_p_Val2_7_0_2_fu_980_p3();
    void thread_p_Val2_7_1_1_fu_1112_p2();
    void thread_p_Val2_7_1_2_cast_fu_1288_p1();
    void thread_p_Val2_7_1_2_fu_1280_p3();
    void thread_p_Val2_7_1_cast_fu_1024_p1();
    void thread_p_Val2_7_1_fu_1016_p3();
    void thread_p_Val2_7_2_1_cast_fu_1360_p1();
    void thread_p_Val2_7_2_1_fu_1352_p3();
    void thread_p_Val2_7_2_2_cast_fu_1198_p1();
    void thread_p_Val2_7_2_2_fu_1190_p3();
    void thread_p_Val2_7_2_cast_fu_1324_p1();
    void thread_p_Val2_7_2_fu_1316_p3();
    void thread_p_Val2_7_cast_fu_916_p1();
    void thread_p_Val2_7_fu_908_p3();
    void thread_p_Val2_8_2_2_cast_fu_1529_p2();
    void thread_p_Val2_8_2_2_fu_1523_p2();
    void thread_p_Val2_s_6_fu_1576_p3();
    void thread_p_Val2_s_fu_884_p3();
    void thread_p_shl2_cast_fu_1036_p1();
    void thread_p_shl2_fu_1028_p3();
    void thread_p_shl3_cast_fu_1048_p1();
    void thread_p_shl3_fu_1040_p3();
    void thread_p_shl4_cast_fu_1066_p1();
    void thread_p_shl4_fu_1058_p3();
    void thread_p_shl5_cast_fu_1078_p1();
    void thread_p_shl5_fu_1070_p3();
    void thread_p_shl6_cast_fu_1096_p1();
    void thread_p_shl6_fu_1088_p3();
    void thread_p_shl7_cast_fu_1108_p1();
    void thread_p_shl7_fu_1100_p3();
    void thread_p_sum_b_cast_fu_1612_p3();
    void thread_p_sum_g_cast_fu_1588_p3();
    void thread_p_sum_r_cast_fu_1564_p3();
    void thread_ret_V_1_fu_1715_p2();
    void thread_ret_V_3_fu_1746_p2();
    void thread_ret_V_5_fu_1777_p2();
    void thread_tmp10_fu_1431_p2();
    void thread_tmp11_fu_1436_p2();
    void thread_tmp12_fu_1172_p2();
    void thread_tmp13_fu_1178_p2();
    void thread_tmp14_fu_1184_p2();
    void thread_tmp15_fu_1452_p2();
    void thread_tmp16_fu_1478_p2();
    void thread_tmp17_fu_1202_p2();
    void thread_tmp18_fu_1488_p2();
    void thread_tmp19_fu_1493_p2();
    void thread_tmp1_fu_1364_p2();
    void thread_tmp20_fu_1208_p2();
    void thread_tmp21_fu_1214_p2();
    void thread_tmp22_cast_fu_1385_p1();
    void thread_tmp22_fu_1220_p2();
    void thread_tmp23_cast_fu_1370_p1();
    void thread_tmp23_fu_1509_p2();
    void thread_tmp26_cast_fu_1401_p1();
    void thread_tmp27_cast_fu_1389_p1();
    void thread_tmp28_cast_fu_1392_p1();
    void thread_tmp2_fu_1130_p2();
    void thread_tmp30_cast_fu_1442_p1();
    void thread_tmp31_cast_fu_1427_p1();
    void thread_tmp34_cast_fu_1458_p1();
    void thread_tmp35_cast_fu_1446_p1();
    void thread_tmp36_cast_fu_1449_p1();
    void thread_tmp38_cast_fu_1499_p1();
    void thread_tmp39_cast_fu_1484_p1();
    void thread_tmp3_fu_1374_p2();
    void thread_tmp42_cast_fu_1515_p1();
    void thread_tmp43_cast_fu_1503_p1();
    void thread_tmp44_cast_fu_1506_p1();
    void thread_tmp4_fu_1379_p2();
    void thread_tmp5_fu_1136_p2();
    void thread_tmp6_fu_1142_p2();
    void thread_tmp7_fu_1148_p2();
    void thread_tmp8_fu_1395_p2();
    void thread_tmp9_fu_1166_p2();
    void thread_tmp_10_fu_1519_p1();
    void thread_tmp_11_fu_1559_p2();
    void thread_tmp_12_fu_1571_p2();
    void thread_tmp_13_fu_1583_p2();
    void thread_tmp_14_fu_1595_p2();
    void thread_tmp_15_fu_1607_p2();
    void thread_tmp_16_fu_1710_p2();
    void thread_tmp_17_fu_1741_p2();
    void thread_tmp_18_fu_1772_p2();
    void thread_tmp_19_fu_1619_p2();
    void thread_tmp_1_fu_572_p2();
    void thread_tmp_1_mid1_fu_616_p2();
    void thread_tmp_1_mid2_fu_622_p3();
    void thread_tmp_21_fu_1720_p3();
    void thread_tmp_22_fu_1727_p3();
    void thread_tmp_24_fu_1751_p3();
    void thread_tmp_25_fu_1758_p3();
    void thread_tmp_28_fu_1782_p3();
    void thread_tmp_2_fu_688_p1();
    void thread_tmp_30_fu_1789_p3();
    void thread_tmp_33_fu_1703_p3();
    void thread_tmp_35_fu_1641_p1();
    void thread_tmp_37_fu_1734_p3();
    void thread_tmp_39_fu_1665_p1();
    void thread_tmp_3_fu_578_p2();
    void thread_tmp_3_mid1_fu_630_p2();
    void thread_tmp_3_mid2_fu_656_p3();
    void thread_tmp_41_fu_1765_p3();
    void thread_tmp_43_fu_1689_p1();
    void thread_tmp_5_fu_644_p2();
    void thread_tmp_6_fu_1462_p1();
    void thread_tmp_7_fu_661_p1();
    void thread_tmp_8_fu_878_p1();
    void thread_tmp_9_fu_730_p2();
    void thread_tmp_fu_1421_p2();
    void thread_tmp_s_fu_1405_p1();
    void thread_window_b_V_0_2_loc_1_phi_fu_335_p4();
    void thread_window_b_V_0_2_loc_2_phi_fu_446_p4();
    void thread_window_b_V_1_2_loc_1_phi_fu_365_p4();
    void thread_window_b_V_2_2_loc_1_phi_fu_395_p4();
    void thread_window_g_V_0_2_loc_1_phi_fu_325_p4();
    void thread_window_g_V_0_2_loc_2_phi_fu_432_p4();
    void thread_window_g_V_1_2_loc_1_phi_fu_355_p4();
    void thread_window_g_V_2_2_loc_1_phi_fu_385_p4();
    void thread_window_r_V_0_2_loc_1_phi_fu_315_p4();
    void thread_window_r_V_0_2_loc_2_phi_fu_418_p4();
    void thread_window_r_V_1_2_loc_1_phi_fu_345_p4();
    void thread_window_r_V_2_2_loc_1_phi_fu_375_p4();
    void thread_x_1_fu_741_p2();
    void thread_x_mid2_fu_602_p3();
    void thread_x_phi_fu_406_p4();
    void thread_y_mid2_fu_636_p3();
    void thread_y_s_fu_610_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
