###############################################################################
#
# IAR ANSI C/C++ Compiler V8.20.2.14835/W32 for ARM       17/May/2018  19:45:45
# Copyright 1999-2017 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  D:\workspace\LPLD_OSKinetis_V3\lib\LPLD\HW\HW_FTM.c
#    Command line =  
#        -f C:\Users\JoyC\AppData\Local\Temp\EW6998.tmp
#        (D:\workspace\LPLD_OSKinetis_V3\lib\LPLD\HW\HW_FTM.c -D LPLD_K60 -D
#        USE_K60DZ10 -lCN
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\FLASH\List -lB
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\FLASH\List -o
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\FLASH\Obj
#        --no_unroll --no_inline --no_tbaa --no_scheduling --debug
#        --endian=little --cpu=Cortex-M4 -e --fpu=None --dlib_config
#        "D:\Program Files\IAR Systems\Embedded Workbench
#        8.0\arm\INC\c\DLib_Config_Normal.h" -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\app\ -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\CPU\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\common\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\LPLD\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\LPLD\HW\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\LPLD\DEV\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\LPLD\FUNC\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\uCOS-II\Ports\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\uCOS-II\Source\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\FatFs\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\FatFs\option\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\USB\common\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\USB\driver\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\USB\descriptor\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\..\..\..\lib\USB\class\
#        -Om -I "D:\Program Files\IAR Systems\Embedded Workbench
#        8.0\arm\CMSIS\Include\" -D ARM_MATH_CM4)
#    Locale       =  C
#    List file    =  
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\FLASH\List\HW_FTM.lst
#    Object file  =  
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload3\iar\FLASH\Obj\HW_FTM.o
#
###############################################################################

D:\workspace\LPLD_OSKinetis_V3\lib\LPLD\HW\HW_FTM.c
      1          /**
      2           * @file HW_FTM.c
      3           * @version 3.0[By LPLD]
      4           * @date 2013-06-18
      5           * @brief FTM底层模块相关函数
      6           *
      7           * 更改建议:不建议修改
      8           *
      9           * 版权所有:北京拉普兰德电子技术有限公司
     10           * http://www.lpld.cn
     11           * mail:support@lpld.cn
     12           *
     13           * @par
     14           * 本代码由拉普兰德[LPLD]开发并维护，并向所有使用者开放源代码。
     15           * 开发者可以随意修使用或改源代码。但本段及以上注释应予以保留。
     16           * 不得更改或删除原版权所有者姓名，二次开发者可以加注二次版权所有者。
     17           * 但应在遵守此协议的基础上，开放源代码、不得出售代码本身。
     18           * 拉普兰德不负责由于使用本代码所带来的任何事故、法律责任或相关不良影响。
     19           * 拉普兰德无义务解释、说明本代码的具体原理、功能、实现方法。
     20           * 除非拉普兰德[LPLD]授权，开发者不得将本代码用于商业产品。
     21           */
     22          #include "common.h"

   \                                 In section .text, align 2, keep-with-next
   \   static __interwork __softfp void __NVIC_EnableIRQ(IRQn_Type)
   \                     __NVIC_EnableIRQ: (+1)
   \   00000000   0x0001             MOVS     R1,R0
   \   00000002   0xD409             BMI.N    ??__NVIC_EnableIRQ_0
   \   00000004   0x2201             MOVS     R2,#+1
   \   00000006   0xF000 0x001F      AND      R0,R0,#0x1F
   \   0000000A   0xFA02 0xF000      LSL      R0,R2,R0
   \   0000000E   0x.... 0x....      LDR.W    R2,??DataTable12  ;; 0xe000e100
   \   00000012   0x0949             LSRS     R1,R1,#+5
   \   00000014   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
   \                     ??__NVIC_EnableIRQ_0: (+1)
   \   00000018   0x4770             BX       LR               ;; return

   \                                 In section .text, align 2, keep-with-next
   \   static __interwork __softfp void __NVIC_DisableIRQ(IRQn_Type)
   \                     __NVIC_DisableIRQ: (+1)
   \   00000000   0x0001             MOVS     R1,R0
   \   00000002   0xD409             BMI.N    ??__NVIC_DisableIRQ_0
   \   00000004   0x2201             MOVS     R2,#+1
   \   00000006   0xF000 0x001F      AND      R0,R0,#0x1F
   \   0000000A   0xFA02 0xF000      LSL      R0,R2,R0
   \   0000000E   0x.... 0x....      LDR.W    R2,??DataTable12_1  ;; 0xe000e180
   \   00000012   0x0949             LSRS     R1,R1,#+5
   \   00000014   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
   \                     ??__NVIC_DisableIRQ_0: (+1)
   \   00000018   0x4770             BX       LR               ;; return
     23          #include "HW_FTM.h"
     24          
     25          //@@@@@@@@@@@@@
     26          #if defined(CPU_MK60DZ10) || defined(CPU_MK60D10) 

   \                                 In section .bss, align 4
     27          FTM_ISR_CALLBACK FTM_ISR[3];
   \                     FTM_ISR:
   \   00000000                      DS8 12
     28          #elif defined(CPU_MK60F12) || defined(CPU_MK60F15)
     29          FTM_ISR_CALLBACK FTM_ISR[4];
     30          #endif
     31          
     32          static uint8 LPLD_FTM_PWM_Init(FTM_InitTypeDef);
     33          static uint8 LPLD_FTM_IC_Init(FTM_InitTypeDef);
     34          static uint8 LPLD_FTM_QD_Init(FTM_InitTypeDef);
     35          static uint8 LPLD_FTM_DEC_Init(FTM_InitTypeDef);
     36          static uint8 LPLD_FTM_PinInit(FTM_Type *, FtmChnEnum_Type, PortPinsEnum_Type);
     37          static uint8 LPLD_FTM_PinDeinit(FTM_Type *, FtmChnEnum_Type);
     38          
     39          
     40          /*
     41           * LPLD_FTM_Init
     42           * FTM@@@@@@@@@@@@@PWM@@@@@@@@@@@@@@@@@
     43           *
     44           * @@:
     45           *    ftm_init_structure--FTM@@@@@@@
     46           *                        @@@@@FTM_InitTypeDef
     47           *
     48           * @@:
     49           *    0--@@@@
     50           *    1--@@@@
     51           */

   \                                 In section .text, align 2, keep-with-next
     52          uint8 LPLD_FTM_Init(FTM_InitTypeDef ftm_init_structure)
     53          {
   \                     LPLD_FTM_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB51F             PUSH     {R0-R4,LR}
     54            uint8 result, i;
     55            //@@@@
     56            ASSERT( ftm_init_structure.FTM_Mode & 
     57                   (FTM_MODE_PWM|FTM_MODE_IC|FTM_MODE_QD|FTM_MODE_DEC));  //@@@@@@
     58            
     59            // @@FTM@@@@
     60            if(ftm_init_structure.FTM_Ftmx == FTM0)
   \   00000004   0x4601             MOV      R1,R0
   \   00000006   0x.... 0x....      LDR.W    R2,??DataTable12_2  ;; 0x40038000
   \   0000000A   0x4291             CMP      R1,R2
   \   0000000C   0xD114             BNE.N    ??LPLD_FTM_Init_0
     61            {
     62              i=0; 
   \   0000000E   0x2400             MOVS     R4,#+0
     63              SIM->SCGC6 |= SIM_SCGC6_FTM0_MASK;
   \   00000010   0x.... 0x....      LDR.W    R1,??DataTable12_3  ;; 0x40048030
   \   00000014   0x68CA             LDR      R2,[R1, #+12]
   \   00000016   0xF042 0x7280      ORR      R2,R2,#0x1000000
   \   0000001A   0x60CA             STR      R2,[R1, #+12]
     64            }
     65            else if(ftm_init_structure.FTM_Ftmx == FTM1)
     66            {
     67              i=1;
     68              SIM->SCGC6 |= SIM_SCGC6_FTM1_MASK;
     69            }
     70            else if(ftm_init_structure.FTM_Ftmx == FTM2)
     71            {
     72              i=2;
     73              SIM->SCGC3 |= SIM_SCGC3_FTM2_MASK;
     74            }
     75          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
     76            else if(ftm_init_structure.FTM_Ftmx == FTM3)
     77            {
     78              i=3;
     79              SIM->SCGC3 |= SIM_SCGC3_FTM3_MASK;
     80            }
     81          #endif
     82            else
     83            {
     84              return 0;
     85            }
     86            
     87            if(ftm_init_structure.FTM_Mode & FTM_MODE_PWM)
   \                     ??LPLD_FTM_Init_1: (+1)
   \   0000001C   0xF89D 0x101C      LDRB     R1,[SP, #+28]
   \   00000020   0x07CA             LSLS     R2,R1,#+31
   \   00000022   0xD523             BPL.N    ??LPLD_FTM_Init_2
     88            {
     89              result = LPLD_FTM_PWM_Init(ftm_init_structure);
   \   00000024   0xA906             ADD      R1,SP,#+24
   \   00000026   0xB084             SUB      SP,SP,#+16
   \   00000028   0x4668             MOV      R0,SP
   \   0000002A   0x221C             MOVS     R2,#+28
   \   0000002C   0x.... 0x....      BL       __aeabi_memcpy4
   \   00000030   0xBC0F             POP      {R0-R3}
   \   00000032   0x.... 0x....      BL       LPLD_FTM_PWM_Init
   \   00000036   0xE03C             B.N      ??LPLD_FTM_Init_3
     90            }
   \                     ??LPLD_FTM_Init_0: (+1)
   \   00000038   0x.... 0x....      LDR.W    R2,??DataTable12_4  ;; 0x40039000
   \   0000003C   0x4291             CMP      R1,R2
   \   0000003E   0xD107             BNE.N    ??LPLD_FTM_Init_4
   \   00000040   0x2401             MOVS     R4,#+1
   \   00000042   0x.... 0x....      LDR.W    R1,??DataTable12_3  ;; 0x40048030
   \   00000046   0x68CA             LDR      R2,[R1, #+12]
   \   00000048   0xF042 0x7200      ORR      R2,R2,#0x2000000
   \   0000004C   0x60CA             STR      R2,[R1, #+12]
   \   0000004E   0xE7E5             B.N      ??LPLD_FTM_Init_1
   \                     ??LPLD_FTM_Init_4: (+1)
   \   00000050   0x.... 0x....      LDR.W    R2,??DataTable12_5  ;; 0x400b8000
   \   00000054   0x4291             CMP      R1,R2
   \   00000056   0xD107             BNE.N    ??LPLD_FTM_Init_5
   \   00000058   0x2402             MOVS     R4,#+2
   \   0000005A   0x.... 0x....      LDR.W    R1,??DataTable12_3  ;; 0x40048030
   \   0000005E   0x680A             LDR      R2,[R1, #+0]
   \   00000060   0xF042 0x7280      ORR      R2,R2,#0x1000000
   \   00000064   0x600A             STR      R2,[R1, #+0]
   \   00000066   0xE7D9             B.N      ??LPLD_FTM_Init_1
   \                     ??LPLD_FTM_Init_5: (+1)
   \   00000068   0x2000             MOVS     R0,#+0
   \   0000006A   0xE038             B.N      ??LPLD_FTM_Init_6
     91            else if(ftm_init_structure.FTM_Mode & FTM_MODE_IC)
   \                     ??LPLD_FTM_Init_2: (+1)
   \   0000006C   0x078A             LSLS     R2,R1,#+30
   \   0000006E   0xD509             BPL.N    ??LPLD_FTM_Init_7
     92            {
     93              result = LPLD_FTM_IC_Init(ftm_init_structure);
   \   00000070   0xA906             ADD      R1,SP,#+24
   \   00000072   0xB084             SUB      SP,SP,#+16
   \   00000074   0x4668             MOV      R0,SP
   \   00000076   0x221C             MOVS     R2,#+28
   \   00000078   0x.... 0x....      BL       __aeabi_memcpy4
   \   0000007C   0xBC0F             POP      {R0-R3}
   \   0000007E   0x.... 0x....      BL       LPLD_FTM_IC_Init
   \   00000082   0xE016             B.N      ??LPLD_FTM_Init_3
     94            }
     95            else if(ftm_init_structure.FTM_Mode & FTM_MODE_QD)
   \                     ??LPLD_FTM_Init_7: (+1)
   \   00000084   0x074A             LSLS     R2,R1,#+29
   \   00000086   0xD509             BPL.N    ??LPLD_FTM_Init_8
     96            {
     97              result = LPLD_FTM_QD_Init(ftm_init_structure);
   \   00000088   0xA906             ADD      R1,SP,#+24
   \   0000008A   0xB084             SUB      SP,SP,#+16
   \   0000008C   0x4668             MOV      R0,SP
   \   0000008E   0x221C             MOVS     R2,#+28
   \   00000090   0x.... 0x....      BL       __aeabi_memcpy4
   \   00000094   0xBC0F             POP      {R0-R3}
   \   00000096   0x.... 0x....      BL       LPLD_FTM_QD_Init
   \   0000009A   0xE00A             B.N      ??LPLD_FTM_Init_3
     98            }
     99            else if(ftm_init_structure.FTM_Mode & FTM_MODE_DEC)
   \                     ??LPLD_FTM_Init_8: (+1)
   \   0000009C   0x0709             LSLS     R1,R1,#+28
   \   0000009E   0xD508             BPL.N    ??LPLD_FTM_Init_3
    100            {
    101              result = LPLD_FTM_DEC_Init(ftm_init_structure);
   \   000000A0   0xA906             ADD      R1,SP,#+24
   \   000000A2   0xB084             SUB      SP,SP,#+16
   \   000000A4   0x4668             MOV      R0,SP
   \   000000A6   0x221C             MOVS     R2,#+28
   \   000000A8   0x.... 0x....      BL       __aeabi_memcpy4
   \   000000AC   0xBC0F             POP      {R0-R3}
   \   000000AE   0x.... 0x....      BL       LPLD_FTM_DEC_Init
    102            }
    103            
    104            if(result == 1)
   \                     ??LPLD_FTM_Init_3: (+1)
   \   000000B2   0x4601             MOV      R1,R0
   \   000000B4   0xB2C9             UXTB     R1,R1
   \   000000B6   0x2901             CMP      R1,#+1
   \   000000B8   0xD110             BNE.N    ??LPLD_FTM_Init_9
    105            {    
    106              //@@@@@@@@@@
    107              if(ftm_init_structure.FTM_Isr!=NULL)
   \   000000BA   0x990C             LDR      R1,[SP, #+48]
   \   000000BC   0x2900             CMP      R1,#+0
   \   000000BE   0xD00D             BEQ.N    ??LPLD_FTM_Init_9
    108              {      
    109                FTM_ISR[i] = ftm_init_structure.FTM_Isr;
   \   000000C0   0x.... 0x....      LDR.W    R2,??DataTable12_6
   \   000000C4   0xF842 0x1024      STR      R1,[R2, R4, LSL #+2]
    110                if(ftm_init_structure.FTM_ToiEnable == TRUE)
   \   000000C8   0xF89D 0x102C      LDRB     R1,[SP, #+44]
   \   000000CC   0x2901             CMP      R1,#+1
   \   000000CE   0xD105             BNE.N    ??LPLD_FTM_Init_9
    111                {
    112                  ftm_init_structure.FTM_Ftmx->SC |= FTM_SC_TOIE_MASK;
   \   000000D0   0x9906             LDR      R1,[SP, #+24]
   \   000000D2   0x6809             LDR      R1,[R1, #+0]
   \   000000D4   0xF041 0x0140      ORR      R1,R1,#0x40
   \   000000D8   0x9A06             LDR      R2,[SP, #+24]
   \   000000DA   0x6011             STR      R1,[R2, #+0]
    113                }
    114              }
    115            }
    116            
    117            return result;
   \                     ??LPLD_FTM_Init_9: (+1)
   \   000000DC   0xB2C0             UXTB     R0,R0
   \                     ??LPLD_FTM_Init_6: (+1)
   \   000000DE   0xB004             ADD      SP,SP,#+16
   \   000000E0   0xBC10             POP      {R4}
   \   000000E2   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
    118          }
    119          
    120          /*
    121           * LPLD_FTM_Deinit
    122           * FTM@@@@@@@@
    123           *
    124           * @@:
    125           *    ftm_init_structure--FTM@@@@@@@
    126           *                        @@@@@FTM_InitTypeDef
    127           *
    128           * @@:
    129           *    0--@@@@
    130           *    1--@@@@
    131           */

   \                                 In section .text, align 2, keep-with-next
    132          uint8 LPLD_FTM_Deinit(FTM_InitTypeDef ftm_init_structure)
    133          {
   \                     LPLD_FTM_Deinit: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB5E0             PUSH     {R5-R7,LR}
    134            if(ftm_init_structure.FTM_Ftmx == FTM0)
   \   00000004   0x.... 0x....      LDR.W    R1,??DataTable12_2  ;; 0x40038000
   \   00000008   0x4288             CMP      R0,R1
   \   0000000A   0xD111             BNE.N    ??LPLD_FTM_Deinit_0
    135            {
    136              SIM->SCGC6 &= ~SIM_SCGC6_FTM0_MASK;
   \   0000000C   0x.... 0x....      LDR.W    R0,??DataTable12_3  ;; 0x40048030
   \   00000010   0x68C1             LDR      R1,[R0, #+12]
   \   00000012   0xF021 0x7180      BIC      R1,R1,#0x1000000
   \   00000016   0x60C1             STR      R1,[R0, #+12]
    137            }
    138            else if(ftm_init_structure.FTM_Ftmx == FTM1)
    139            {
    140              SIM->SCGC6 &= ~SIM_SCGC6_FTM1_MASK;
    141            }
    142            else if(ftm_init_structure.FTM_Ftmx == FTM2)
    143            {
    144              SIM->SCGC3 &= ~SIM_SCGC3_FTM2_MASK;
    145            }
    146          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
    147            else if(ftm_init_structure.FTM_Ftmx == FTM3)
    148            {
    149              SIM->SCGC3 &= ~SIM_SCGC3_FTM3_MASK;
    150            }
    151          #endif
    152            else
    153            {
    154              return 0;
    155            }
    156            
    157            return LPLD_FTM_DisableIrq(ftm_init_structure);
   \                     ??LPLD_FTM_Deinit_1: (+1)
   \   00000018   0xA904             ADD      R1,SP,#+16
   \   0000001A   0xB084             SUB      SP,SP,#+16
   \   0000001C   0x4668             MOV      R0,SP
   \   0000001E   0x221C             MOVS     R2,#+28
   \   00000020   0x.... 0x....      BL       __aeabi_memcpy4
   \   00000024   0xBC0F             POP      {R0-R3}
   \   00000026   0x.... 0x....      BL       LPLD_FTM_DisableIrq
   \                     ??LPLD_FTM_Deinit_2: (+1)
   \   0000002A   0xBC0E             POP      {R1-R3}
   \   0000002C   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
   \                     ??LPLD_FTM_Deinit_0: (+1)
   \   00000030   0x.... 0x....      LDR.W    R1,??DataTable12_4  ;; 0x40039000
   \   00000034   0x4288             CMP      R0,R1
   \   00000036   0xD106             BNE.N    ??LPLD_FTM_Deinit_3
   \   00000038   0x.... 0x....      LDR.W    R0,??DataTable12_3  ;; 0x40048030
   \   0000003C   0x68C1             LDR      R1,[R0, #+12]
   \   0000003E   0xF021 0x7100      BIC      R1,R1,#0x2000000
   \   00000042   0x60C1             STR      R1,[R0, #+12]
   \   00000044   0xE7E8             B.N      ??LPLD_FTM_Deinit_1
   \                     ??LPLD_FTM_Deinit_3: (+1)
   \   00000046   0x.... 0x....      LDR.W    R1,??DataTable12_5  ;; 0x400b8000
   \   0000004A   0x4288             CMP      R0,R1
   \   0000004C   0xD106             BNE.N    ??LPLD_FTM_Deinit_4
   \   0000004E   0x.... 0x....      LDR.W    R0,??DataTable12_3  ;; 0x40048030
   \   00000052   0x6801             LDR      R1,[R0, #+0]
   \   00000054   0xF021 0x7180      BIC      R1,R1,#0x1000000
   \   00000058   0x6001             STR      R1,[R0, #+0]
   \   0000005A   0xE7DD             B.N      ??LPLD_FTM_Deinit_1
   \                     ??LPLD_FTM_Deinit_4: (+1)
   \   0000005C   0x2000             MOVS     R0,#+0
   \   0000005E   0xE7E4             B.N      ??LPLD_FTM_Deinit_2
    158          }
    159          
    160          /*
    161           * LPLD_FTM_PWM_Enable
    162           * FTM@@PWM@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
    163           * 
    164           * @@:
    165           *    ftmx--FTMx@@@
    166           *      |__FTM0          --FTM0
    167           *      |__FTM1          --FTM1
    168           *      |__FTM2          --FTM2
    169           *      <@:@@MK60F@@@@FTM3>
    170           *      |__FTM3          --FTM3
    171           *    chn--PWM@@@@
    172           *      <@:@@MK60F@@@@FTM3>
    173           *      |__FTM_Ch0          --FTMx@@0(FTM0\FTM1\FTM2\FTM3)
    174           *      |__FTM_Ch1          --FTMx@@1(FTM0\FTM1\FTM2\FTM3)
    175           *      |__FTM_Ch2          --FTMx@@2(FTM0\FTM3)
    176           *      |__FTM_Ch3          --FTMx@@3(FTM0\FTM3)
    177           *      |__FTM_Ch4          --FTMx@@4(FTM0\FTM3)
    178           *      |__FTM_Ch5          --FTMx@@5(FTM0\FTM3)
    179           *      |__FTM_Ch6          --FTMx@@6(FTM0\FTM3)
    180           *      |__FTM_Ch7          --FTMx@@7(FTM0\FTM3)
    181           *    duty--PWM@@@@@
    182           *      |__0~10000--@@@0.00%~100.00%
    183           *    pin--FTMx@@@@@@@
    184           *      FTM0
    185           *       FTM_Ch0-PTA3\PTC1
    186           *       FTM_Ch1-PTA4\PTC2
    187           *       FTM_Ch2-PTA5\PTC3
    188           *       FTM_Ch3-PTA6\PTC4
    189           *       FTM_Ch4-PTA7\PTD4
    190           *       FTM_Ch5-PTA0\PTD5
    191           *       FTM_Ch6-PTA1\PTD6
    192           *       FTM_Ch7-PTA2\PTD7
    193           *      FTM1
    194           *       FTM_Ch0-PTA8\PTA12\PTB0
    195           *       FTM_Ch1-PTA9\PTA13\PTB1
    196           *      FTM2
    197           *       FTM_Ch0-PTA10\PTB18
    198           *       FTM_Ch1-PTA11\PTB19
    199           *      <@:@@MK60F@@@@FTM3>
    200           *      FTM3
    201           *       FTM_Ch0-PTE5\PTD0
    202           *       FTM_Ch1-PTE6\PTD1
    203           *       FTM_Ch2-PTE7\PTD2
    204           *       FTM_Ch3-PTE8\PTD3
    205           *       FTM_Ch4-PTE9\PTC8
    206           *       FTM_Ch5-PTE10\PTC9
    207           *       FTM_Ch6-PTE11\PTC10
    208           *       FTM_Ch7-PTE12\PTC11
    209           *    align--@@@@@@
    210           *      |__ALIGN_LEFT    --@@@
    211           *      |__ALIGN_RIGHT   --@@@
    212           *
    213           * @@:
    214           *    0--@@@@
    215           *    1--@@@@
    216           */

   \                                 In section .text, align 2, keep-with-next
    217          uint8 LPLD_FTM_PWM_Enable(FTM_Type *ftmx, FtmChnEnum_Type chn, uint32 duty, PortPinsEnum_Type pin, uint8 align)
    218          {
   \                     LPLD_FTM_PWM_Enable: (+1)
   \   00000000   0xB57C             PUSH     {R2-R6,LR}
   \   00000002   0x4604             MOV      R4,R0
   \   00000004   0x460D             MOV      R5,R1
   \   00000006   0x4616             MOV      R6,R2
    219            uint32 cv;
    220            vuint32 mod;
    221            
    222            //@@@@
    223            ASSERT( duty <= 10000 );                  //@@@@@
    224            
    225            if(!LPLD_FTM_PinInit(ftmx, chn, pin))
   \   00000008   0x461A             MOV      R2,R3
   \   0000000A   0x.... 0x....      BL       LPLD_FTM_PinInit
   \   0000000E   0x2800             CMP      R0,#+0
   \   00000010   0xD101             BNE.N    ??LPLD_FTM_PWM_Enable_0
    226              return 0;
   \   00000012   0x2000             MOVS     R0,#+0
   \   00000014   0xBD76             POP      {R1,R2,R4-R6,PC}
   \                     ??LPLD_FTM_PWM_Enable_0: (+1)
   \   00000016   0x9806             LDR      R0,[SP, #+24]
    227            
    228            //@@@@@@@100%-@@@
    229            if(align == ALIGN_RIGHT)
   \   00000018   0x2824             CMP      R0,#+36
   \   0000001A   0xD102             BNE.N    ??LPLD_FTM_PWM_Enable_1
    230            {
    231              duty = 10000 - duty;
   \   0000001C   0xF242 0x7110      MOVW     R1,#+10000
   \   00000020   0x1B8E             SUBS     R6,R1,R6
    232            }
    233            
    234            //@@@ = (CnV-CNTIN)/(MOD-CNTIN+1)
    235            mod = ftmx->MOD;
   \                     ??LPLD_FTM_PWM_Enable_1: (+1)
   \   00000022   0x68A1             LDR      R1,[R4, #+8]
   \   00000024   0x9100             STR      R1,[SP, #+0]
    236            cv = (duty*(mod-0+1)+0)/10000;
   \   00000026   0x9900             LDR      R1,[SP, #+0]
   \   00000028   0x1C49             ADDS     R1,R1,#+1
   \   0000002A   0x434E             MULS     R6,R1,R6
   \   0000002C   0xF242 0x7110      MOVW     R1,#+10000
   \   00000030   0xFBB6 0xF1F1      UDIV     R1,R6,R1
    237            
    238            // @@FTM@@@@@@@ 
    239            // @@@@ MSB:MSA-1X, @@@@@@ @@@ ELSB:ELSA-10
    240            // @@@@ MSB:MSA-1X, @@@@@@ @@@ ELSB:ELSA-X1
    241            ftmx->CONTROLS[chn].CnSC = align;
   \   00000034   0xEB04 0x02C5      ADD      R2,R4,R5, LSL #+3
   \   00000038   0x60D0             STR      R0,[R2, #+12]
    242            // @@FTM@@@
    243            ftmx->CONTROLS[chn].CnV  = cv;
   \   0000003A   0x6111             STR      R1,[R2, #+16]
    244            
    245            return 1;
   \   0000003C   0x2001             MOVS     R0,#+1
   \   0000003E   0xBD76             POP      {R1,R2,R4-R6,PC}  ;; return
    246          }
    247          
    248          /*
    249           * LPLD_FTM_PWM_ChangeDuty
    250           * @@FTM@@PWM@@@@@@@@@@@@
    251           *
    252           * @@:
    253           *    ftmx--FTMx@@@
    254           *      |__FTM0          --FTM0
    255           *      |__FTM1          --FTM1
    256           *      |__FTM2          --FTM2
    257           *      <@:@@MK60F@@@@FTM3>
    258           *      |__FTM3          --FTM3
    259           *    chn--PWM@@@@
    260           *      <@:@@MK60F@@@@FTM3>
    261           *      |__FTM_Ch0          --FTMx@@0(FTM0\FTM1\FTM2\FTM3)
    262           *      |__FTM_Ch1          --FTMx@@1(FTM0\FTM1\FTM2\FTM3)
    263           *      |__FTM_Ch2          --FTMx@@2(FTM0\FTM3)
    264           *      |__FTM_Ch3          --FTMx@@3(FTM0\FTM3)
    265           *      |__FTM_Ch4          --FTMx@@4(FTM0\FTM3)
    266           *      |__FTM_Ch5          --FTMx@@5(FTM0\FTM3)
    267           *      |__FTM_Ch6          --FTMx@@6(FTM0\FTM3)
    268           *      |__FTM_Ch7          --FTMx@@7(FTM0\FTM3)
    269           *    duty--PWM@@@@@
    270           *      |__0~10000--@@@0.00%~100.00%
    271           *
    272           * @@:
    273           *    0--@@@@
    274           *    1--@@@@
    275           */

   \                                 In section .text, align 2, keep-with-next
    276          uint8 LPLD_FTM_PWM_ChangeDuty(FTM_Type *ftmx, FtmChnEnum_Type chn, uint32 duty)
    277          {
   \                     LPLD_FTM_PWM_ChangeDuty: (+1)
   \   00000000   0xB081             SUB      SP,SP,#+4
    278            uint32 cv;
    279            vuint32 mod;
    280            
    281            //@@@@
    282            ASSERT( duty <= 10000 );                  //@@@@@
    283              
    284            //@@@@@@@100%-@@@
    285            if(ftmx->CONTROLS[chn].CnSC & FTM_CnSC_ELSA_MASK)
   \   00000002   0xEB00 0x01C1      ADD      R1,R0,R1, LSL #+3
   \   00000006   0x68CB             LDR      R3,[R1, #+12]
   \   00000008   0x075B             LSLS     R3,R3,#+29
   \   0000000A   0xD502             BPL.N    ??LPLD_FTM_PWM_ChangeDuty_0
    286            {
    287              duty = 10000 - duty;
   \   0000000C   0xF242 0x7310      MOVW     R3,#+10000
   \   00000010   0x1A9A             SUBS     R2,R3,R2
    288            }
    289            
    290            //@@@ = (CnV-CNTIN)/(MOD-CNTIN+1)
    291            mod = ftmx->MOD;
   \                     ??LPLD_FTM_PWM_ChangeDuty_0: (+1)
   \   00000012   0x6880             LDR      R0,[R0, #+8]
   \   00000014   0x9000             STR      R0,[SP, #+0]
    292            cv = (duty*(mod-0+1)+0)/10000;
   \   00000016   0x9800             LDR      R0,[SP, #+0]
   \   00000018   0x1C40             ADDS     R0,R0,#+1
   \   0000001A   0x4342             MULS     R2,R0,R2
   \   0000001C   0xF242 0x7010      MOVW     R0,#+10000
   \   00000020   0xFBB2 0xF0F0      UDIV     R0,R2,R0
    293           
    294            // @@FTM@@@
    295            ftmx->CONTROLS[chn].CnV = cv;
   \   00000024   0x6108             STR      R0,[R1, #+16]
    296            
    297            return 1;
   \   00000026   0x2001             MOVS     R0,#+1
   \   00000028   0xB001             ADD      SP,SP,#+4
   \   0000002A   0x4770             BX       LR               ;; return
    298          }
    299          
    300          /*
    301           * LPLD_FTM_DisableChn
    302           * @@FTM@@@@@@@@@@@@
    303           *
    304           * @@:
    305           *    ftmx--FTMx@@@
    306           *      |__FTM0          --FTM0
    307           *      |__FTM1          --FTM1
    308           *      |__FTM2          --FTM2
    309           *      <@:@@MK60F@@@@FTM3>
    310           *      |__FTM3          --FTM3
    311           *    chn--PWM@@@@
    312           *      <@:@@MK60F@@@@FTM3>
    313           *      |__FTM_Ch0          --FTMx@@0(FTM0\FTM1\FTM2\FTM3)
    314           *      |__FTM_Ch1          --FTMx@@1(FTM0\FTM1\FTM2\FTM3)
    315           *      |__FTM_Ch2          --FTMx@@2(FTM0\FTM3)
    316           *      |__FTM_Ch3          --FTMx@@3(FTM0\FTM3)
    317           *      |__FTM_Ch4          --FTMx@@4(FTM0\FTM3)
    318           *      |__FTM_Ch5          --FTMx@@5(FTM0\FTM3)
    319           *      |__FTM_Ch6          --FTMx@@6(FTM0\FTM3)
    320           *      |__FTM_Ch7          --FTMx@@7(FTM0\FTM3)
    321           *
    322           * @@:
    323           *    0--@@@@
    324           *    1--@@@@
    325           */

   \                                 In section .text, align 2, keep-with-next
    326          uint8 LPLD_FTM_DisableChn(FTM_Type *ftmx, FtmChnEnum_Type chn)
    327          {
   \                     LPLD_FTM_DisableChn: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x4604             MOV      R4,R0
   \   00000004   0x460D             MOV      R5,R1
    328            LPLD_FTM_PinDeinit(ftmx, chn);
   \   00000006   0x.... 0x....      BL       LPLD_FTM_PinDeinit
    329            ftmx->CONTROLS[chn].CnSC = 0;
   \   0000000A   0xEB04 0x00C5      ADD      R0,R4,R5, LSL #+3
   \   0000000E   0x2100             MOVS     R1,#+0
   \   00000010   0x60C1             STR      R1,[R0, #+12]
    330            ftmx->CONTROLS[chn].CnV  = 0;
   \   00000012   0x6101             STR      R1,[R0, #+16]
    331            
    332            return 1;
   \   00000014   0x2001             MOVS     R0,#+1
   \   00000016   0xBD32             POP      {R1,R4,R5,PC}    ;; return
    333          }
    334          
    335          
    336          
    337          /*
    338           * LPLD_FTM_IC_Enable
    339           * FTM@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
    340           *
    341           * @@:
    342           *    ftmx--FTMx@@@
    343           *      |__FTM0          --FTM0
    344           *      |__FTM1          --FTM1
    345           *      |__FTM2          --FTM2
    346           *      <@:@@MK60F@@@@FTM3>
    347           *      |__FTM3          --FTM3
    348           *    chn--PWM@@@@
    349           *      <@:@@MK60F@@@@FTM3>
    350           *      |__FTM_Ch0          --FTMx@@0(FTM0\FTM1\FTM2\FTM3)
    351           *      |__FTM_Ch1          --FTMx@@1(FTM0\FTM1\FTM2\FTM3)
    352           *      |__FTM_Ch2          --FTMx@@2(FTM0\FTM3)
    353           *      |__FTM_Ch3          --FTMx@@3(FTM0\FTM3)
    354           *      |__FTM_Ch4          --FTMx@@4(FTM0\FTM3)
    355           *      |__FTM_Ch5          --FTMx@@5(FTM0\FTM3)
    356           *      |__FTM_Ch6          --FTMx@@6(FTM0\FTM3)
    357           *      |__FTM_Ch7          --FTMx@@7(FTM0\FTM3)
    358           *    duty--PWM@@@@@
    359           *      |__0~10000--@@@0.00%~100.00%
    360           *    pin--FTMx@@@@@@@
    361           *      FTM0
    362           *       FTM_Ch0-PTA3\PTC1
    363           *       FTM_Ch1-PTA4\PTC2
    364           *       FTM_Ch2-PTA5\PTC3
    365           *       FTM_Ch3-PTA6\PTC4
    366           *       FTM_Ch4-PTA7\PTD4
    367           *       FTM_Ch5-PTA0\PTD5
    368           *       FTM_Ch6-PTA1\PTD6
    369           *       FTM_Ch7-PTA2\PTD7
    370           *      FTM1
    371           *       FTM_Ch0-PTA8\PTA12\PTB0
    372           *       FTM_Ch1-PTA9\PTA13\PTB1
    373           *      FTM2
    374           *       FTM_Ch0-PTA10\PTB18
    375           *       FTM_Ch1-PTA11\PTB19
    376           *      <@:@@MK60F@@@@FTM3>
    377           *      FTM3
    378           *       FTM_Ch0-PTE5\PTD0
    379           *       FTM_Ch1-PTE6\PTD1
    380           *       FTM_Ch2-PTE7\PTD2
    381           *       FTM_Ch3-PTE8\PTD3
    382           *       FTM_Ch4-PTE9\PTC8
    383           *       FTM_Ch5-PTE10\PTC9
    384           *       FTM_Ch6-PTE11\PTC10
    385           *       FTM_Ch7-PTE12\PTC11
    386           *    capture_edge--@@@@@@
    387           *      |__CAPTURE_RI    --@@@@@
    388           *      |__CAPTURE_FA    --@@@@@
    389           *      |__CAPTURE_RIFA  --@@@@@@@
    390           *
    391           * @@:
    392           *    0--@@@@
    393           *    1--@@@@
    394           */

   \                                 In section .text, align 2, keep-with-next
    395          uint8 LPLD_FTM_IC_Enable(FTM_Type *ftmx, FtmChnEnum_Type chn, PortPinsEnum_Type pin, uint8 capture_edge)
    396          {
   \                     LPLD_FTM_IC_Enable: (+1)
   \   00000000   0xB570             PUSH     {R4-R6,LR}
   \   00000002   0x4604             MOV      R4,R0
   \   00000004   0x460D             MOV      R5,R1
   \   00000006   0x461E             MOV      R6,R3
    397            if(!LPLD_FTM_PinInit(ftmx, chn, pin))
   \   00000008   0x.... 0x....      BL       LPLD_FTM_PinInit
   \   0000000C   0x2800             CMP      R0,#+0
   \   0000000E   0xD101             BNE.N    ??LPLD_FTM_IC_Enable_0
    398              return 0;
   \   00000010   0x2000             MOVS     R0,#+0
   \   00000012   0xBD70             POP      {R4-R6,PC}
    399            
    400            ftmx->CONTROLS[chn].CnSC = 0x00;
   \                     ??LPLD_FTM_IC_Enable_0: (+1)
   \   00000014   0xEB04 0x00C5      ADD      R0,R4,R5, LSL #+3
   \   00000018   0x2100             MOVS     R1,#+0
   \   0000001A   0x60C1             STR      R1,[R0, #+12]
    401            
    402            ftmx->CONTROLS[chn].CnSC |= capture_edge;        
   \   0000001C   0x68C1             LDR      R1,[R0, #+12]
   \   0000001E   0x430E             ORRS     R6,R6,R1
   \   00000020   0x60C6             STR      R6,[R0, #+12]
    403            
    404            ftmx->CONTROLS[chn].CnSC &= (~FTM_CnSC_CHF_MASK);
   \   00000022   0x68C1             LDR      R1,[R0, #+12]
   \   00000024   0xF021 0x0180      BIC      R1,R1,#0x80
   \   00000028   0x60C1             STR      R1,[R0, #+12]
    405            ftmx->CONTROLS[chn].CnSC |= FTM_CnSC_CHIE_MASK;         //@@@@@@@@@@
   \   0000002A   0x68C1             LDR      R1,[R0, #+12]
   \   0000002C   0xF041 0x0140      ORR      R1,R1,#0x40
   \   00000030   0x60C1             STR      R1,[R0, #+12]
    406            
    407            ftmx->CONTROLS[chn].CnSC &= (~FTM_CnSC_MSB_MASK);
   \   00000032   0x68C1             LDR      R1,[R0, #+12]
   \   00000034   0xF021 0x0120      BIC      R1,R1,#0x20
   \   00000038   0x60C1             STR      R1,[R0, #+12]
    408            ftmx->CONTROLS[chn].CnSC &= (~FTM_CnSC_MSA_MASK);       //@@@Input capture@@
   \   0000003A   0x68C1             LDR      R1,[R0, #+12]
   \   0000003C   0xF021 0x0110      BIC      R1,R1,#0x10
   \   00000040   0x60C1             STR      R1,[R0, #+12]
    409            
    410            ftmx->CONTROLS[chn].CnSC &= (~FTM_CnSC_DMA_MASK);       //@@DMA
   \   00000042   0x68C1             LDR      R1,[R0, #+12]
   \   00000044   0x0849             LSRS     R1,R1,#+1
   \   00000046   0x0049             LSLS     R1,R1,#+1
   \   00000048   0x60C1             STR      R1,[R0, #+12]
    411            
    412            return 1;
   \   0000004A   0x2001             MOVS     R0,#+1
   \   0000004C   0xBD70             POP      {R4-R6,PC}       ;; return
    413          }
    414          
    415          /*
    416           * LPLD_FTM_IsTOF
    417           * @@FTMx@@@@@@@@@@@@
    418           * 
    419           * @@:
    420           *    ftmx--FTMx@@@
    421           *      |__FTM0          --FTM0
    422           *      |__FTM1          --FTM1
    423           *      |__FTM2          --FTM2
    424           *      <@:@@MK60F@@@@FTM3>
    425           *      |__FTM3          --FTM3
    426           *
    427           * @@:
    428           *    TRUE@FALSE
    429           *
    430           */

   \                                 In section .text, align 2, keep-with-next
    431          __INLINE boolean LPLD_FTM_IsTOF(FTM_Type *ftmx)
    432          {
    433            return (boolean)((ftmx->SC & FTM_SC_TOF_MASK)>>FTM_SC_TOF_SHIFT);
   \                     LPLD_FTM_IsTOF: (+1)
   \   00000000   0x6800             LDR      R0,[R0, #+0]
   \   00000002   0xF3C0 0x10C0      UBFX     R0,R0,#+7,#+1
   \   00000006   0x4770             BX       LR               ;; return
    434          }
    435          
    436          /*
    437           * LPLD_FTM_ClearTOF
    438           * @@FTMx@@@@@@@@@
    439           * 
    440           * @@:
    441           *    ftmx--FTMx@@@
    442           *      |__FTM0          --FTM0
    443           *      |__FTM1          --FTM1
    444           *      |__FTM2          --FTM2
    445           *      <@:@@MK60F@@@@FTM3>
    446           *      |__FTM3          --FTM3
    447           *
    448           * @@:
    449           *    @
    450           *
    451           */

   \                                 In section .text, align 2, keep-with-next
    452          __INLINE void LPLD_FTM_ClearTOF(FTM_Type *ftmx)
    453          {
    454            ftmx->SC = ftmx->SC & ~FTM_SC_TOF_MASK;
   \                     LPLD_FTM_ClearTOF: (+1)
   \   00000000   0x6801             LDR      R1,[R0, #+0]
   \   00000002   0xF021 0x0180      BIC      R1,R1,#0x80
   \   00000006   0x6001             STR      R1,[R0, #+0]
    455          }
   \   00000008   0x4770             BX       LR               ;; return
    456          
    457          /*
    458           * LPLD_FTM_IsCHnF
    459           * @@@@n@@@@@@@@
    460           * 
    461           * @@:
    462           *    ftmx--FTMx@@@
    463           *      |__FTM0          --FTM0
    464           *      |__FTM1          --FTM1
    465           *      |__FTM2          --FTM2
    466           *      <@:@@MK60F@@@@FTM3>
    467           *      |__FTM3          --FTM3
    468           *    chn--PWM@@@@
    469           *      <@:@@MK60F@@@@FTM3>
    470           *      |__FTM_Ch0          --FTMx@@0(FTM0\FTM1\FTM2\FTM3)
    471           *      |__FTM_Ch1          --FTMx@@1(FTM0\FTM1\FTM2\FTM3)
    472           *      |__FTM_Ch2          --FTMx@@2(FTM0\FTM3)
    473           *      |__FTM_Ch3          --FTMx@@3(FTM0\FTM3)
    474           *      |__FTM_Ch4          --FTMx@@4(FTM0\FTM3)
    475           *      |__FTM_Ch5          --FTMx@@5(FTM0\FTM3)
    476           *      |__FTM_Ch6          --FTMx@@6(FTM0\FTM3)
    477           *      |__FTM_Ch7          --FTMx@@7(FTM0\FTM3)
    478           *
    479           * @@:
    480           *    TRUE@FALSE
    481           *
    482           */

   \                                 In section .text, align 2, keep-with-next
    483          __INLINE boolean LPLD_FTM_IsCHnF(FTM_Type *ftmx, FtmChnEnum_Type chn)
    484          {
    485            return (boolean)((ftmx->CONTROLS[chn].CnSC & FTM_CnSC_CHF_MASK)>>FTM_CnSC_CHF_SHIFT);
   \                     LPLD_FTM_IsCHnF: (+1)
   \   00000000   0xEB00 0x00C1      ADD      R0,R0,R1, LSL #+3
   \   00000004   0x68C0             LDR      R0,[R0, #+12]
   \   00000006   0xF3C0 0x10C0      UBFX     R0,R0,#+7,#+1
   \   0000000A   0x4770             BX       LR               ;; return
    486          }
    487          
    488          /*
    489           * LPLD_FTM_ClearCHnF
    490           * @@@@n@@@@
    491           * 
    492           * @@:
    493           *    ftmx--FTMx@@@
    494           *      |__FTM0          --FTM0
    495           *      |__FTM1          --FTM1
    496           *      |__FTM2          --FTM2
    497           *      <@:@@MK60F@@@@FTM3>
    498           *      |__FTM3          --FTM3
    499           *    chn--PWM@@@@
    500           *      <@:@@MK60F@@@@FTM3>
    501           *      |__FTM_Ch0          --FTMx@@0(FTM0\FTM1\FTM2\FTM3)
    502           *      |__FTM_Ch1          --FTMx@@1(FTM0\FTM1\FTM2\FTM3)
    503           *      |__FTM_Ch2          --FTMx@@2(FTM0\FTM3)
    504           *      |__FTM_Ch3          --FTMx@@3(FTM0\FTM3)
    505           *      |__FTM_Ch4          --FTMx@@4(FTM0\FTM3)
    506           *      |__FTM_Ch5          --FTMx@@5(FTM0\FTM3)
    507           *      |__FTM_Ch6          --FTMx@@6(FTM0\FTM3)
    508           *      |__FTM_Ch7          --FTMx@@7(FTM0\FTM3)
    509           *
    510           * @@:
    511           *    @
    512           *
    513           */

   \                                 In section .text, align 2, keep-with-next
    514          __INLINE void LPLD_FTM_ClearCHnF(FTM_Type *ftmx, FtmChnEnum_Type chn)
    515          {
    516            ftmx->CONTROLS[chn].CnSC = ftmx->CONTROLS[chn].CnSC & ~FTM_CnSC_CHF_MASK;
   \                     LPLD_FTM_ClearCHnF: (+1)
   \   00000000   0xEB00 0x00C1      ADD      R0,R0,R1, LSL #+3
   \   00000004   0x68C1             LDR      R1,[R0, #+12]
   \   00000006   0xF021 0x0180      BIC      R1,R1,#0x80
   \   0000000A   0x60C1             STR      R1,[R0, #+12]
    517          }
   \   0000000C   0x4770             BX       LR               ;; return
    518          
    519          /*
    520           * LPLD_FTM_GetChVal
    521           * @@FTMx@@n@@@FTMx@@@
    522           * 
    523           * @@:
    524           *    ftmx--FTMx@@@
    525           *      |__FTM0          --FTM0
    526           *      |__FTM1          --FTM1
    527           *      |__FTM2          --FTM2
    528           *      <@:@@MK60F@@@@FTM3>
    529           *      |__FTM3          --FTM3
    530           *    chn--PWM@@@@
    531           *      <@:@@MK60F@@@@FTM3>
    532           *      |__FTM_Ch0          --FTMx@@0(FTM0\FTM1\FTM2\FTM3)
    533           *      |__FTM_Ch1          --FTMx@@1(FTM0\FTM1\FTM2\FTM3)
    534           *      |__FTM_Ch2          --FTMx@@2(FTM0\FTM3)
    535           *      |__FTM_Ch3          --FTMx@@3(FTM0\FTM3)
    536           *      |__FTM_Ch4          --FTMx@@4(FTM0\FTM3)
    537           *      |__FTM_Ch5          --FTMx@@5(FTM0\FTM3)
    538           *      |__FTM_Ch6          --FTMx@@6(FTM0\FTM3)
    539           *      |__FTM_Ch7          --FTMx@@7(FTM0\FTM3)
    540           *
    541           * @@:
    542           *    0x1~0xFFFF
    543           *
    544           */

   \                                 In section .text, align 2, keep-with-next
    545          __INLINE uint16 LPLD_FTM_GetChVal(FTM_Type *ftmx, FtmChnEnum_Type chn)
    546          {
    547            return ftmx->CONTROLS[chn].CnV;    //@@@@@@@@@@FTM@@@@
   \                     LPLD_FTM_GetChVal: (+1)
   \   00000000   0xEB00 0x00C1      ADD      R0,R0,R1, LSL #+3
   \   00000004   0x6900             LDR      R0,[R0, #+16]
   \   00000006   0xB280             UXTH     R0,R0
   \   00000008   0x4770             BX       LR               ;; return
    548          }
    549          
    550          /*
    551           * LPLD_FTM_GetClkDiv
    552           * @@FTMx@@@@@@
    553           * 
    554           * @@:
    555           *    ftmx--FTMx@@@
    556           *      |__FTM0          --FTM0
    557           *      |__FTM1          --FTM1
    558           *      |__FTM2          --FTM2
    559           *      <@:@@MK60F@@@@FTM3>
    560           *      |__FTM3          --FTM3
    561           *
    562           * @@:
    563           *    1@2@4@8@16@32@64@128
    564           *
    565           */

   \                                 In section .text, align 2, keep-with-next
    566          __INLINE uint8 LPLD_FTM_GetClkDiv(FTM_Type *ftmx)
    567          {
   \                     LPLD_FTM_GetClkDiv: (+1)
   \   00000000   0x4601             MOV      R1,R0
    568            return 1u<<((ftmx->SC & FTM_SC_PS_MASK)>>FTM_SC_PS_SHIFT);    //@@@@@@@@
   \   00000002   0x2001             MOVS     R0,#+1
   \   00000004   0x6809             LDR      R1,[R1, #+0]
   \   00000006   0xF001 0x0107      AND      R1,R1,#0x7
   \   0000000A   0x4088             LSLS     R0,R0,R1
   \   0000000C   0xB2C0             UXTB     R0,R0
   \   0000000E   0x4770             BX       LR               ;; return
    569          }
    570          
    571          /*
    572           * LPLD_FTM_GetCounter
    573           * @@FTMx@@@@
    574           * 
    575           * @@:
    576           *    ftmx--FTMx@@@
    577           *      |__FTM0          --FTM0
    578           *      |__FTM1          --FTM1
    579           *      |__FTM2          --FTM2
    580           *      <@:@@MK60F@@@@FTM3>
    581           *      |__FTM3          --FTM3
    582           *
    583           * @@:
    584           *    @
    585           *
    586           */

   \                                 In section .text, align 2, keep-with-next
    587          __INLINE uint16 LPLD_FTM_GetCounter(FTM_Type *ftmx)
    588          {
    589            return ftmx->CNT;        //@@FTMx@@@@
   \                     LPLD_FTM_GetCounter: (+1)
   \   00000000   0x6840             LDR      R0,[R0, #+4]
   \   00000002   0xB280             UXTH     R0,R0
   \   00000004   0x4770             BX       LR               ;; return
    590          }
    591          
    592          /*
    593           * LPLD_FTM_ClearCounter
    594           * @@FTMx@@@
    595           * 
    596           * @@:
    597           *    ftmx--FTMx@@@
    598           *      |__FTM0          --FTM0
    599           *      |__FTM1          --FTM1
    600           *      |__FTM2          --FTM2
    601           *      <@:@@MK60F@@@@FTM3>
    602           *      |__FTM3          --FTM3
    603           *
    604           * @@:
    605           *    @
    606           *
    607           */

   \                                 In section .text, align 2, keep-with-next
    608          __INLINE void LPLD_FTM_ClearCounter(FTM_Type *ftmx)
    609          {
    610            ftmx->CNT = 0;        //@@FTMx@@@@
   \                     LPLD_FTM_ClearCounter: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
   \   00000002   0x6041             STR      R1,[R0, #+4]
    611          }
   \   00000004   0x4770             BX       LR               ;; return
    612          
    613          /*
    614           * LPLD_FTM_EnableIrq
    615           * @@FTMx@@
    616           * 
    617           * @@:
    618           *    ftm_init_structure--FTM@@@@@@@
    619           *                        @@@@@FTM_InitTypeDef
    620           *
    621           * @@:
    622           *    0--@@@@
    623           *    1--@@@@
    624           *
    625           */

   \                                 In section .text, align 2, keep-with-next
    626          uint8 LPLD_FTM_EnableIrq(FTM_InitTypeDef ftm_init_structure)
    627          {
   \                     LPLD_FTM_EnableIrq: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB580             PUSH     {R7,LR}
    628            uint8 i;
    629            FTM_Type *ftmx = ftm_init_structure.FTM_Ftmx;
    630            
    631            if(ftmx == FTM0)
   \   00000004   0x.... 0x....      LDR.W    R1,??DataTable12_2  ;; 0x40038000
   \   00000008   0x4288             CMP      R0,R1
   \   0000000A   0xD107             BNE.N    ??LPLD_FTM_EnableIrq_0
    632              i=0;
   \   0000000C   0x2000             MOVS     R0,#+0
    633            else if(ftmx == FTM1)
    634              i=1;
    635            else if(ftmx == FTM2)
    636              i=2;
    637          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
    638            else if(ftmx == FTM3)
    639              i=3;
    640          #endif
    641            else
    642              return 0;
    643          
    644            enable_irq((IRQn_Type)(FTM0_IRQn + i));
   \                     ??LPLD_FTM_EnableIrq_1: (+1)
   \   0000000E   0x303E             ADDS     R0,R0,#+62
   \   00000010   0x.... 0x....      BL       __NVIC_EnableIRQ
    645            
    646            return 1;
   \   00000014   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_EnableIrq_2: (+1)
   \   00000016   0xBC02             POP      {R1}
   \   00000018   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
   \                     ??LPLD_FTM_EnableIrq_0: (+1)
   \   0000001C   0x.... 0x....      LDR.W    R1,??DataTable12_4  ;; 0x40039000
   \   00000020   0x4288             CMP      R0,R1
   \   00000022   0xD101             BNE.N    ??LPLD_FTM_EnableIrq_3
   \   00000024   0x2001             MOVS     R0,#+1
   \   00000026   0xE7F2             B.N      ??LPLD_FTM_EnableIrq_1
   \                     ??LPLD_FTM_EnableIrq_3: (+1)
   \   00000028   0x.... 0x....      LDR.W    R1,??DataTable12_5  ;; 0x400b8000
   \   0000002C   0x4288             CMP      R0,R1
   \   0000002E   0xD101             BNE.N    ??LPLD_FTM_EnableIrq_4
   \   00000030   0x2002             MOVS     R0,#+2
   \   00000032   0xE7EC             B.N      ??LPLD_FTM_EnableIrq_1
   \                     ??LPLD_FTM_EnableIrq_4: (+1)
   \   00000034   0x2000             MOVS     R0,#+0
   \   00000036   0xE7EE             B.N      ??LPLD_FTM_EnableIrq_2
    647          }
    648          
    649          /*
    650           * LPLD_FTM_DisableIrq
    651           * @@FTMx@@
    652           * 
    653           * @@:
    654           *    ftm_init_structure--FTM@@@@@@@
    655           *                        @@@@@FTM_InitTypeDef
    656           *
    657           * @@:
    658           *    0--@@@@
    659           *    1--@@@@
    660           *
    661           */

   \                                 In section .text, align 2, keep-with-next
    662          uint8 LPLD_FTM_DisableIrq(FTM_InitTypeDef ftm_init_structure)
    663          {
   \                     LPLD_FTM_DisableIrq: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB580             PUSH     {R7,LR}
    664            uint8 i;
    665            FTM_Type *ftmx = ftm_init_structure.FTM_Ftmx;
    666            
    667            if(ftmx == FTM0)
   \   00000004   0x.... 0x....      LDR.W    R1,??DataTable12_2  ;; 0x40038000
   \   00000008   0x4288             CMP      R0,R1
   \   0000000A   0xD107             BNE.N    ??LPLD_FTM_DisableIrq_0
    668              i=0;
   \   0000000C   0x2000             MOVS     R0,#+0
    669            else if(ftmx == FTM1)
    670              i=1;
    671            else if(ftmx == FTM2)
    672              i=2;
    673          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
    674            else if(ftmx == FTM3)
    675              i=3;
    676          #endif
    677            else
    678              return 0;
    679          
    680            disable_irq((IRQn_Type)(FTM0_IRQn + i));
   \                     ??LPLD_FTM_DisableIrq_1: (+1)
   \   0000000E   0x303E             ADDS     R0,R0,#+62
   \   00000010   0x.... 0x....      BL       __NVIC_DisableIRQ
    681            
    682            return 1;
   \   00000014   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_DisableIrq_2: (+1)
   \   00000016   0xBC02             POP      {R1}
   \   00000018   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
   \                     ??LPLD_FTM_DisableIrq_0: (+1)
   \   0000001C   0x.... 0x....      LDR.W    R1,??DataTable12_4  ;; 0x40039000
   \   00000020   0x4288             CMP      R0,R1
   \   00000022   0xD101             BNE.N    ??LPLD_FTM_DisableIrq_3
   \   00000024   0x2001             MOVS     R0,#+1
   \   00000026   0xE7F2             B.N      ??LPLD_FTM_DisableIrq_1
   \                     ??LPLD_FTM_DisableIrq_3: (+1)
   \   00000028   0x.... 0x....      LDR.W    R1,??DataTable12_5  ;; 0x400b8000
   \   0000002C   0x4288             CMP      R0,R1
   \   0000002E   0xD101             BNE.N    ??LPLD_FTM_DisableIrq_4
   \   00000030   0x2002             MOVS     R0,#+2
   \   00000032   0xE7EC             B.N      ??LPLD_FTM_DisableIrq_1
   \                     ??LPLD_FTM_DisableIrq_4: (+1)
   \   00000034   0x2000             MOVS     R0,#+0
   \   00000036   0xE7EE             B.N      ??LPLD_FTM_DisableIrq_2
    683          }
    684          
    685          /*
    686           * LPLD_FTM_QD_Enable
    687           * FTM@@@@@@@@@@@@@@@@@@@PHA@PHB
    688           *
    689           * @@:
    690           *    ftmx--FTMx@@@
    691           *      |__FTM1          --FTM1
    692           *      |__FTM2          --FTM2
    693           *    pha--PHA@@@@@@
    694           *      FTM1
    695           *        PTA8\PTA12\PTB0
    696           *      FTM2
    697           *        PTA10\PTB18
    698           *    phb--PHB@@@@@@
    699           *      FTM1
    700           *        PTA9\PTA13\PTB1
    701           *      FTM2
    702           *        PTA11\PTB19
    703           *
    704           * @@:
    705           *    0--@@@@
    706           *    1--@@@@
    707           */

   \                                 In section .text, align 2, keep-with-next
    708          uint8 LPLD_FTM_QD_Enable(FTM_Type *ftmx, PortPinsEnum_Type pha, PortPinsEnum_Type phb)
    709          {
   \                     LPLD_FTM_QD_Enable: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x4604             MOV      R4,R0
   \   00000004   0x4615             MOV      R5,R2
    710            if(!LPLD_FTM_PinInit(ftmx, FTM_PhA, pha))
   \   00000006   0x460A             MOV      R2,R1
   \   00000008   0x2108             MOVS     R1,#+8
   \   0000000A   0x.... 0x....      BL       LPLD_FTM_PinInit
   \   0000000E   0x2800             CMP      R0,#+0
   \   00000010   0xD101             BNE.N    ??LPLD_FTM_QD_Enable_0
    711              return 0;
   \   00000012   0x2000             MOVS     R0,#+0
   \   00000014   0xBD32             POP      {R1,R4,R5,PC}
    712            if(!LPLD_FTM_PinInit(ftmx, FTM_PhB, phb))
   \                     ??LPLD_FTM_QD_Enable_0: (+1)
   \   00000016   0x462A             MOV      R2,R5
   \   00000018   0x2109             MOVS     R1,#+9
   \   0000001A   0x4620             MOV      R0,R4
   \   0000001C   0x.... 0x....      BL       LPLD_FTM_PinInit
   \   00000020   0x1E40             SUBS     R0,R0,#+1
   \   00000022   0x4180             SBCS     R0,R0,R0
   \   00000024   0x43C0             MVNS     R0,R0
   \   00000026   0x0FC0             LSRS     R0,R0,#+31
    713              return 0;
   \   00000028   0xBD32             POP      {R1,R4,R5,PC}    ;; return
    714            
    715            return 1;
    716          }
    717          
    718          /*
    719           * LPLD_FTM_QD_Disable
    720           * FTM@@@@@@@@@@@@
    721           *
    722           * @@:
    723           *    ftmx--FTMx@@@
    724           *      |__FTM1          --FTM1
    725           *      |__FTM2          --FTM2
    726           *
    727           * @@:
    728           *    0--@@@@
    729           *    1--@@@@
    730           */

   \                                 In section .text, align 2, keep-with-next
    731          uint8 LPLD_FTM_QD_Disable(FTM_Type *ftmx)
    732          {
   \                     LPLD_FTM_QD_Disable: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x4604             MOV      R4,R0
    733            if(!LPLD_FTM_PinDeinit(ftmx, FTM_PhA))
   \   00000004   0x2108             MOVS     R1,#+8
   \   00000006   0x.... 0x....      BL       LPLD_FTM_PinDeinit
   \   0000000A   0x2800             CMP      R0,#+0
   \   0000000C   0xD101             BNE.N    ??LPLD_FTM_QD_Disable_0
    734              return 0;
   \   0000000E   0x2000             MOVS     R0,#+0
   \   00000010   0xBD10             POP      {R4,PC}
    735            if(!LPLD_FTM_PinDeinit(ftmx, FTM_PhB))
   \                     ??LPLD_FTM_QD_Disable_0: (+1)
   \   00000012   0x2109             MOVS     R1,#+9
   \   00000014   0x4620             MOV      R0,R4
   \   00000016   0x.... 0x....      BL       LPLD_FTM_PinDeinit
   \   0000001A   0x1E40             SUBS     R0,R0,#+1
   \   0000001C   0x4180             SBCS     R0,R0,R0
   \   0000001E   0x43C0             MVNS     R0,R0
   \   00000020   0x0FC0             LSRS     R0,R0,#+31
    736              return 0;
   \   00000022   0xBD10             POP      {R4,PC}          ;; return
    737            
    738            return 1;
    739          }
    740          
    741          /*
    742           * LPLD_FTM_PWM_Init
    743           * FTM@@PWM@@@@@@@@@@
    744           */

   \                                 In section .text, align 2, keep-with-next
    745          static uint8 LPLD_FTM_PWM_Init(FTM_InitTypeDef ftm_init_structure)
    746          {
   \                     LPLD_FTM_PWM_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB5F0             PUSH     {R4-R7,LR}
    747            uint32 bus_clk_hz;
    748            uint32 mod, mod2;
    749            uint8 ps;
    750            uint32 freq = ftm_init_structure.FTM_PwmFreq;
   \   00000004   0x4610             MOV      R0,R2
    751            uint32 dt_en = ftm_init_structure.FTM_PwmDeadtimeCfg;
   \   00000006   0x4619             MOV      R1,R3
    752            uint8 dt_div = ftm_init_structure.FTM_PwmDeadtimeDiv;
   \   00000008   0xF89D 0x2024      LDRB     R2,[SP, #+36]
    753            uint8 dt_val = ftm_init_structure.FTM_PwmDeadtimeVal;
   \   0000000C   0xF89D 0x3025      LDRB     R3,[SP, #+37]
    754            FTM_Type *ftmx = ftm_init_structure.FTM_Ftmx;
   \   00000010   0x9C05             LDR      R4,[SP, #+20]
    755            
    756            //@@@@
    757            ASSERT( freq );                  //@@@@
    758            ASSERT( dt_val<=63 );            //@@@@@@@
    759            
    760            bus_clk_hz = g_bus_clock;
   \   00000012   0x.... 0x....      LDR.W    R5,??DataTable12_7
   \   00000016   0x682D             LDR      R5,[R5, #+0]
    761            
    762            if(freq>bus_clk_hz) return 0;
   \   00000018   0x4285             CMP      R5,R0
   \   0000001A   0xD352             BCC.N    ??LPLD_FTM_PWM_Init_0
    763            
    764            if((mod=bus_clk_hz/(freq*128)) < 0xFFFFu)
   \   0000001C   0x01C6             LSLS     R6,R0,#+7
   \   0000001E   0xFBB5 0xFCF6      UDIV     R12,R5,R6
   \   00000022   0xF64F 0x76FF      MOVW     R6,#+65535
   \   00000026   0x45B4             CMP      R12,R6
   \   00000028   0xD24B             BCS.N    ??LPLD_FTM_PWM_Init_0
    765            {
    766              ps = 7;
   \   0000002A   0x2707             MOVS     R7,#+7
    767              mod2=mod;
    768              if((mod=bus_clk_hz/(freq*64)) < 0xFFFFu)
   \   0000002C   0xEA4F 0x1E80      LSL      LR,R0,#+6
   \   00000030   0xFBB5 0xFEFE      UDIV     LR,R5,LR
   \   00000034   0x45B6             CMP      LR,R6
   \   00000036   0xD22F             BCS.N    ??LPLD_FTM_PWM_Init_1
    769              {
    770                ps = 6;  
   \   00000038   0x2706             MOVS     R7,#+6
    771                mod2=mod;  
   \   0000003A   0x46F4             MOV      R12,LR
    772                if((mod=bus_clk_hz/(freq*32)) < 0xFFFFu)
   \   0000003C   0xEA4F 0x1E40      LSL      LR,R0,#+5
   \   00000040   0xFBB5 0xFEFE      UDIV     LR,R5,LR
   \   00000044   0x45B6             CMP      LR,R6
   \   00000046   0xD227             BCS.N    ??LPLD_FTM_PWM_Init_1
    773                {
    774                  ps = 5;  
   \   00000048   0x2705             MOVS     R7,#+5
    775                  mod2=mod;
   \   0000004A   0x46F4             MOV      R12,LR
    776                  if((mod=bus_clk_hz/(freq*16)) < 0xFFFFu)
   \   0000004C   0xEA4F 0x1E00      LSL      LR,R0,#+4
   \   00000050   0xFBB5 0xFEFE      UDIV     LR,R5,LR
   \   00000054   0x45B6             CMP      LR,R6
   \   00000056   0xD21F             BCS.N    ??LPLD_FTM_PWM_Init_1
    777                  {
    778                    ps = 4;  
   \   00000058   0x2704             MOVS     R7,#+4
    779                    mod2=mod;   
   \   0000005A   0x46F4             MOV      R12,LR
    780                    if((mod=bus_clk_hz/(freq*8)) < 0xFFFFu)
   \   0000005C   0xEA4F 0x0EC0      LSL      LR,R0,#+3
   \   00000060   0xFBB5 0xFEFE      UDIV     LR,R5,LR
   \   00000064   0x45B6             CMP      LR,R6
   \   00000066   0xD217             BCS.N    ??LPLD_FTM_PWM_Init_1
    781                    {
    782                      ps = 3;
   \   00000068   0x2703             MOVS     R7,#+3
    783                      mod2=mod;
   \   0000006A   0x46F4             MOV      R12,LR
    784                      if((mod=bus_clk_hz/(freq*4)) < 0xFFFFu)
   \   0000006C   0xEA4F 0x0E80      LSL      LR,R0,#+2
   \   00000070   0xFBB5 0xFEFE      UDIV     LR,R5,LR
   \   00000074   0x45B6             CMP      LR,R6
   \   00000076   0xD20F             BCS.N    ??LPLD_FTM_PWM_Init_1
    785                      {
    786                        ps = 2;
   \   00000078   0x2702             MOVS     R7,#+2
    787                        mod2=mod;
   \   0000007A   0x46F4             MOV      R12,LR
    788                        if((mod=bus_clk_hz/(freq*2)) < 0xFFFFu)
   \   0000007C   0xEA4F 0x0E40      LSL      LR,R0,#+1
   \   00000080   0xFBB5 0xFEFE      UDIV     LR,R5,LR
   \   00000084   0x45B6             CMP      LR,R6
   \   00000086   0xD207             BCS.N    ??LPLD_FTM_PWM_Init_1
    789                        {
    790                          ps = 1;
   \   00000088   0x2701             MOVS     R7,#+1
    791                          mod2=mod;
   \   0000008A   0x46F4             MOV      R12,LR
    792                          if((mod=bus_clk_hz/(freq*1)) < 0xFFFFu)
   \   0000008C   0xFBB5 0xF0F0      UDIV     R0,R5,R0
   \   00000090   0x42B0             CMP      R0,R6
   \   00000092   0xD201             BCS.N    ??LPLD_FTM_PWM_Init_1
    793                          {
    794                            ps = 0;
   \   00000094   0x2700             MOVS     R7,#+0
    795                            mod2=mod;
   \   00000096   0x4684             MOV      R12,R0
    796                          }
    797                        }
    798                      }
    799                    }
    800                  }  
    801                }
    802              }
    803            }
    804            else
    805            {
    806              return 0;
    807            }
    808            
    809            ftmx->SC = 0;
   \                     ??LPLD_FTM_PWM_Init_1: (+1)
   \   00000098   0x2000             MOVS     R0,#+0
   \   0000009A   0x6020             STR      R0,[R4, #+0]
    810            
    811            // @@PWM@@@@@@
    812            //    PWM@@ = (MOD-CNTIN+1)*FTM@@@@ :
    813            // @@FTM@@@@@
    814            ftmx->CNT = 0;
   \   0000009C   0x6060             STR      R0,[R4, #+4]
    815            ftmx->CNTIN = 0;
   \   0000009E   0x64E0             STR      R0,[R4, #+76]
    816            // @@FTM@@MOD@
    817            ftmx->MOD = mod2;
   \   000000A0   0xF8C4 0xC008      STR      R12,[R4, #+8]
    818            
    819            ftmx->DEADTIME = FTM_DEADTIME_DTPS(dt_div) | FTM_DEADTIME_DTVAL(dt_val);
   \   000000A4   0x0192             LSLS     R2,R2,#+6
   \   000000A6   0xF002 0x02C0      AND      R2,R2,#0xC0
   \   000000AA   0xF003 0x033F      AND      R3,R3,#0x3F
   \   000000AE   0x431A             ORRS     R2,R3,R2
   \   000000B0   0x66A2             STR      R2,[R4, #+104]
    820            ftmx->COMBINE = dt_en;        //@@@@
   \   000000B2   0x6661             STR      R1,[R4, #+100]
    821            
    822            // @@FTM@@@@@
    823            // @@@@, @@@@@, @@@:System clock@Bus Clk@, @@@@:8
    824            // @@SysClk = 50MHz, SC_PS=3, FTM Clk = 50MHz/2^3 = 6.25MHz
    825            ftmx->SC = FTM_SC_CLKS(1)|FTM_SC_PS(ps);
   \   000000B4   0xF007 0x0707      AND      R7,R7,#0x7
   \   000000B8   0xF047 0x0708      ORR      R7,R7,#0x8
   \   000000BC   0x6027             STR      R7,[R4, #+0]
    826            
    827            return 1;
   \   000000BE   0x2001             MOVS     R0,#+1
   \   000000C0   0xE000             B.N      ??LPLD_FTM_PWM_Init_2
   \                     ??LPLD_FTM_PWM_Init_0: (+1)
   \   000000C2   0x2000             MOVS     R0,#+0
   \                     ??LPLD_FTM_PWM_Init_2: (+1)
   \   000000C4   0xBCF0             POP      {R4-R7}
   \   000000C6   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
    828          }
    829          
    830          /*
    831           * LPLD_FTM_IC_Init
    832           * FTM@@@@@@@@@@@@@@@@
    833           */

   \                                 In section .text, align 2, keep-with-next
    834          static uint8 LPLD_FTM_IC_Init(FTM_InitTypeDef ftm_init_structure)
    835          {
   \                     LPLD_FTM_IC_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
    836            uint8 i;
    837            uint8 ps = ftm_init_structure.FTM_ClkDiv;
    838            FTM_ISR_CALLBACK isr_func = ftm_init_structure.FTM_Isr;
   \   00000002   0x9806             LDR      R0,[SP, #+24]
    839            FTM_Type *ftmx = ftm_init_structure.FTM_Ftmx;
   \   00000004   0x9900             LDR      R1,[SP, #+0]
    840            
    841            //@@@@
    842            ASSERT( ps <= 7);             //@@@@@@
    843            
    844            ftmx->CONF=FTM_CONF_BDMMODE(0x3);
   \   00000006   0x22C0             MOVS     R2,#+192
   \   00000008   0xF8C1 0x2084      STR      R2,[R1, #+132]
    845            
    846            ftmx->SC = 0;
   \   0000000C   0x2200             MOVS     R2,#+0
   \   0000000E   0x600A             STR      R2,[R1, #+0]
    847            
    848            ftmx->CNT = 0;
   \   00000010   0x604A             STR      R2,[R1, #+4]
    849            ftmx->CNTIN = 0;
   \   00000012   0x64CA             STR      R2,[R1, #+76]
    850            ftmx->MOD = 0;                           
   \   00000014   0x608A             STR      R2,[R1, #+8]
    851            ftmx->QDCTRL = (~FTM_QDCTRL_QUADEN_MASK); //@@@@@@
   \   00000016   0xF06F 0x0201      MVN      R2,#+1
   \   0000001A   0xF8C1 0x2080      STR      R2,[R1, #+128]
    852            ftmx->FILTER = 0x00;                      //@@@@
   \   0000001E   0x2200             MOVS     R2,#+0
   \   00000020   0x678A             STR      R2,[R1, #+120]
    853            
    854            // @@FTM@@@@@
    855            // @FTM Counter@@@Free Counter
    856            // @@@@, @@@@@, @@@:System clock@Bus Clk@, @@@@:PS
    857            // @@SysClk = 50MHz, SC_PS=3, FTM Clk = 50MHz/2^3 = 6.25MHz
    858            ftmx->SC |= FTM_SC_CLKS(1)|FTM_SC_PS(ps);
   \   00000022   0x680A             LDR      R2,[R1, #+0]
   \   00000024   0xF89D 0x3013      LDRB     R3,[SP, #+19]
   \   00000028   0xF003 0x0307      AND      R3,R3,#0x7
   \   0000002C   0xF043 0x0308      ORR      R3,R3,#0x8
   \   00000030   0x431A             ORRS     R2,R3,R2
   \   00000032   0x600A             STR      R2,[R1, #+0]
    859            //ftmx->SC |= FTM_SC_TOIE_MASK;             //@@@@@@@@
    860            ftmx->SC &= (~FTM_SC_CPWMS_MASK);         //FTM@@@
   \   00000034   0x680A             LDR      R2,[R1, #+0]
   \   00000036   0xF022 0x0220      BIC      R2,R2,#0x20
   \   0000003A   0x600A             STR      R2,[R1, #+0]
    861          
    862            //@@@@@@@@@@@@@@@
    863            if(isr_func!=NULL)
   \   0000003C   0x0002             MOVS     R2,R0
   \   0000003E   0xD008             BEQ.N    ??LPLD_FTM_IC_Init_0
    864            {
    865              if(ftmx == FTM0)
   \   00000040   0x.... 0x....      LDR.W    R2,??DataTable12_2  ;; 0x40038000
   \   00000044   0x4291             CMP      R1,R2
   \   00000046   0xD107             BNE.N    ??LPLD_FTM_IC_Init_1
    866                i=0;
   \   00000048   0x2100             MOVS     R1,#+0
    867              else if(ftmx == FTM1)
    868                i=1;
    869              else if(ftmx == FTM2)
    870                i=2;
    871          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
    872              else if(ftmx == FTM3)
    873                i=3;
    874          #endif   
    875              else
    876                return 0;
    877              FTM_ISR[i] = isr_func;
   \                     ??LPLD_FTM_IC_Init_2: (+1)
   \   0000004A   0x.... 0x....      LDR.W    R2,??DataTable12_6
   \   0000004E   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
    878            }
    879          
    880            return 1;
   \                     ??LPLD_FTM_IC_Init_0: (+1)
   \   00000052   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_IC_Init_3: (+1)
   \   00000054   0xB004             ADD      SP,SP,#+16
   \   00000056   0x4770             BX       LR               ;; return
   \                     ??LPLD_FTM_IC_Init_1: (+1)
   \   00000058   0x.... 0x....      LDR.W    R2,??DataTable12_4  ;; 0x40039000
   \   0000005C   0x4291             CMP      R1,R2
   \   0000005E   0xD101             BNE.N    ??LPLD_FTM_IC_Init_4
   \   00000060   0x2101             MOVS     R1,#+1
   \   00000062   0xE7F2             B.N      ??LPLD_FTM_IC_Init_2
   \                     ??LPLD_FTM_IC_Init_4: (+1)
   \   00000064   0x.... 0x....      LDR.W    R2,??DataTable12_5  ;; 0x400b8000
   \   00000068   0x4291             CMP      R1,R2
   \   0000006A   0xD101             BNE.N    ??LPLD_FTM_IC_Init_5
   \   0000006C   0x2102             MOVS     R1,#+2
   \   0000006E   0xE7EC             B.N      ??LPLD_FTM_IC_Init_2
   \                     ??LPLD_FTM_IC_Init_5: (+1)
   \   00000070   0x2000             MOVS     R0,#+0
   \   00000072   0xE7EF             B.N      ??LPLD_FTM_IC_Init_3
    881          }
    882          
    883          /*
    884           * LPLD_FTM_PinInit
    885           * @@@@@n@@@@@FTM@@@@@@@@@
    886           */

   \                                 In section .text, align 4, keep-with-next
    887          static uint8 LPLD_FTM_PinInit(FTM_Type *ftmx, FtmChnEnum_Type chn, PortPinsEnum_Type pin)
    888          { 
   \                     LPLD_FTM_PinInit: (+1)
   \   00000000   0xB081             SUB      SP,SP,#+4
    889            //@@ftmx@@@@pin@ftm@@
    890            if(ftmx == FTM0)
   \   00000002   0x.... 0x....      LDR.W    R3,??DataTable12_2  ;; 0x40038000
   \   00000006   0x4298             CMP      R0,R3
   \   00000008   0xF040 0x80C7      BNE.W    ??LPLD_FTM_PinInit_1
    891            {
    892              switch(chn)
   \   0000000C   0x2907             CMP      R1,#+7
   \   0000000E   0xF200 0x813D      BHI.W    ??LPLD_FTM_PinInit_2
   \   00000012   0xE8DF 0xF011      TBH      [PC, R1, LSL #+1]
   \                     ??LPLD_FTM_PinInit_0:
   \   00000016   0x0008 0x0021      DC16     0x8,0x21,0x38,0x4F
   \              0x0038 0x004F
   \   0000001E   0x0066 0x007D      DC16     0x66,0x7D,0x94,0xAB
   \              0x0094 0x00AB
    893              {
    894              case FTM_Ch0:
    895                if(pin == PTA3)
   \                     ??LPLD_FTM_PinInit_3: (+1)
   \   00000026   0x2A03             CMP      R2,#+3
   \   00000028   0xD10A             BNE.N    ??LPLD_FTM_PinInit_4
    896                  PORTA->PCR[3] = PORTA->PCR[3] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
   \   0000002A   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   0000002E   0x68C1             LDR      R1,[R0, #+12]
   \   00000030   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000034   0xF441 0x7140      ORR      R1,R1,#0x300
   \   00000038   0x60C1             STR      R1,[R0, #+12]
    897                else if(pin == PTC1)
    898                  PORTC->PCR[1] = PORTC->PCR[1] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    899                else
    900                  return 0;
    901                break;
    902              case FTM_Ch1:
    903                if(pin == PTA4)
    904                  PORTA->PCR[4] = PORTA->PCR[4] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    905                else if(pin == PTC2)
    906                  PORTC->PCR[2] = PORTC->PCR[2] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    907                else
    908                  return 0;
    909                break;
    910              case FTM_Ch2:
    911                if(pin == PTA5)
    912                  PORTA->PCR[5] = PORTA->PCR[5] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    913                else if(pin == PTC3)
    914                  PORTC->PCR[3] = PORTC->PCR[3] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    915                else
    916                  return 0;
    917                break;
    918              case FTM_Ch3:
    919                if(pin == PTA6)
    920                  PORTA->PCR[6] = PORTA->PCR[6] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    921                else if(pin == PTC4)
    922                  PORTC->PCR[4] = PORTC->PCR[4] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    923                else
    924                  return 0;
    925                break;
    926              case FTM_Ch4:
    927                if(pin == PTA7)
    928                  PORTA->PCR[7] = PORTA->PCR[7] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    929                else if(pin == PTD4)
    930                  PORTD->PCR[4] = PORTD->PCR[4] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    931                else
    932                  return 0;
    933                break;
    934              case FTM_Ch5:
    935                if(pin == PTA0)
    936                  PORTA->PCR[0] = PORTA->PCR[0] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    937                else if(pin == PTD5)
    938                  PORTD->PCR[5] = PORTD->PCR[5] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    939                else
    940                  return 0;
    941                break;
    942              case FTM_Ch6:
    943                if(pin == PTA1)
    944                  PORTA->PCR[1] = PORTA->PCR[1] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    945                else if(pin == PTD6)
    946                  PORTD->PCR[6] = PORTD->PCR[6] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    947                else
    948                  return 0;
    949                break;
    950              case FTM_Ch7:
    951                if(pin == PTA2)
    952                  PORTA->PCR[2] = PORTA->PCR[2] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    953                else if(pin == PTD7)
    954                  PORTD->PCR[7] = PORTD->PCR[7] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    955                else
    956                  return 0;
    957                break;
    958              default:
    959                return 0;     
    960              }
    961            }
    962            else if(ftmx == FTM1)
    963            {
    964              switch(chn)
    965              {
    966              case FTM_Ch0:
    967                if(pin == PTA8)
    968                  PORTA->PCR[8] = PORTA->PCR[8] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    969                else if(pin == PTA12)
    970                  PORTA->PCR[12] = PORTA->PCR[12] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
    971                else if(pin == PTB0)
    972                  PORTB->PCR[0] = PORTB->PCR[0] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
    973                else
    974                  return 0;
    975                break;
    976              case FTM_Ch1:
    977                if(pin == PTA9)
    978                  PORTA->PCR[9] = PORTA->PCR[9] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    979                else if(pin == PTA13)
    980                  PORTA->PCR[13] = PORTA->PCR[13] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
    981                else if(pin == PTB1)
    982                  PORTB->PCR[1] = PORTB->PCR[1] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
    983                else
    984                  return 0;
    985                break;
    986              case FTM_PhA:
    987                if(pin == PTA8)
    988                  PORTA->PCR[8] = PORTA->PCR[8] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
    989                else if(pin == PTA12)
    990                  PORTA->PCR[12] = PORTA->PCR[12] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(7);
    991                else if(pin == PTB0)
    992                  PORTB->PCR[0] = PORTB->PCR[0] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6);
    993                else
    994                  return 0;
    995                break;
    996              case FTM_PhB:
    997                if(pin == PTA9)
    998                  PORTA->PCR[9] = PORTA->PCR[9] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
    999                else if(pin == PTA13)
   1000                  PORTA->PCR[13] = PORTA->PCR[13] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(7);
   1001                else if(pin == PTB1)
   1002                  PORTB->PCR[1] = PORTB->PCR[1] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6);
   1003                else
   1004                  return 0;
   1005              default:
   1006                return 0;   
   1007              }
   1008            }
   1009            else if(ftmx == FTM2)
   1010            {
   1011              switch(chn)
   1012              {
   1013              case FTM_Ch0:
   1014                if(pin == PTA10)
   1015                  PORTA->PCR[10] = PORTA->PCR[10] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
   1016                else if(pin == PTB18)
   1017                  PORTB->PCR[18] = PORTB->PCR[18] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
   1018                else
   1019                  return 0;
   1020                break;
   1021              case FTM_Ch1:
   1022                if(pin == PTA11)
   1023                  PORTA->PCR[11] = PORTA->PCR[11] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
   1024                else if(pin == PTB19)
   1025                  PORTB->PCR[19] = PORTB->PCR[19] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
   1026                else
   1027                  return 0;
   1028                break;
   1029              case FTM_PhA:
   1030                if(pin == PTA10)
   1031                  PORTA->PCR[10] = PORTA->PCR[10] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
   1032                else if(pin == PTB18)
   1033                  PORTB->PCR[18] = PORTB->PCR[18] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6);
   1034                else
   1035                  return 0;
   1036                break;
   1037              case FTM_PhB:
   1038                if(pin == PTA11)
   1039                  PORTA->PCR[11] = PORTA->PCR[11] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
   1040                else if(pin == PTB19)
   1041                  PORTB->PCR[19] = PORTB->PCR[19] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6);
   1042                else
   1043                  return 0;
   1044                break;
   1045              default:
   1046                return 0;   
   1047              }
   1048            }
   1049            
   1050          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
   1051            else if(ftmx == FTM3)
   1052            {
   1053              switch(chn)
   1054              {
   1055              case FTM_Ch0:
   1056                if(pin == PTE5)
   1057                  PORTE->PCR[5] = PORTE->PCR[5] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
   1058                else if(pin == PTD0)
   1059                  PORTD->PCR[0] = PORTD->PCR[0] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
   1060                else
   1061                  return 0;
   1062                break;
   1063              case FTM_Ch1:
   1064                if(pin == PTE6)
   1065                  PORTE->PCR[6] = PORTE->PCR[6] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
   1066                else if(pin == PTD0)
   1067                  PORTD->PCR[1] = PORTD->PCR[1] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
   1068                else
   1069                  return 0;
   1070                break;
   1071              case FTM_Ch2:
   1072                if(pin == PTE7)
   1073                  PORTE->PCR[7] = PORTE->PCR[7] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
   1074                else if(pin == PTD0)
   1075                  PORTD->PCR[2] = PORTD->PCR[2] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
   1076                else
   1077                  return 0;
   1078                break;
   1079              case FTM_Ch3:
   1080                if(pin == PTE8)
   1081                  PORTE->PCR[8] = PORTE->PCR[8] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
   1082                else if(pin == PTD0)
   1083                  PORTD->PCR[3] = PORTD->PCR[3] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
   1084                else
   1085                  return 0;
   1086                break;
   1087              case FTM_Ch4:
   1088                if(pin == PTE9)
   1089                  PORTE->PCR[9] = PORTE->PCR[9] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
   1090                else if(pin == PTC8)
   1091                  PORTC->PCR[8] = PORTC->PCR[8] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
   1092                else
   1093                  return 0;
   1094                break;
   1095              case FTM_Ch5:
   1096                if(pin == PTE10)
   1097                  PORTE->PCR[10] = PORTE->PCR[10] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
   1098                else if(pin == PTC9)
   1099                  PORTC->PCR[9] = PORTC->PCR[9] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
   1100                else
   1101                  return 0;
   1102                break;
   1103              case FTM_Ch6:
   1104                if(pin == PTE11)
   1105                  PORTE->PCR[11] = PORTE->PCR[11] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
   1106                else if(pin == PTC10)
   1107                  PORTC->PCR[10] = PORTC->PCR[10] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
   1108                else
   1109                  return 0;
   1110                break;
   1111              case FTM_Ch7:
   1112                if(pin == PTE12)
   1113                  PORTE->PCR[12] = PORTE->PCR[12] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
   1114                else if(pin == PTC11)
   1115                  PORTC->PCR[11] = PORTC->PCR[11] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
   1116                else
   1117                  return 0;
   1118                break;
   1119              default:
   1120                return 0;     
   1121              }
   1122            }
   1123          #endif
   1124            else
   1125            {
   1126              return 0;
   1127            }
   1128            return 1;
   \                     ??LPLD_FTM_PinInit_5: (+1)
   \   0000003A   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_PinInit_6: (+1)
   \   0000003C   0xB001             ADD      SP,SP,#+4
   \   0000003E   0x4770             BX       LR               ;; return
   \                     ??LPLD_FTM_PinInit_4: (+1)
   \   00000040   0x2A3D             CMP      R2,#+61
   \   00000042   0xF040 0x8123      BNE.W    ??LPLD_FTM_PinInit_2
   \   00000046   0x.... 0x....      LDR.W    R0,??DataTable12_9  ;; 0x4004b004
   \   0000004A   0x6801             LDR      R1,[R0, #+0]
   \   0000004C   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000050   0xF441 0x6180      ORR      R1,R1,#0x400
   \   00000054   0x6001             STR      R1,[R0, #+0]
   \   00000056   0xE7F0             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_7: (+1)
   \   00000058   0x2A04             CMP      R2,#+4
   \   0000005A   0xD108             BNE.N    ??LPLD_FTM_PinInit_8
   \   0000005C   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000060   0x6901             LDR      R1,[R0, #+16]
   \   00000062   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000066   0xF441 0x7140      ORR      R1,R1,#0x300
   \   0000006A   0x6101             STR      R1,[R0, #+16]
   \   0000006C   0xE7E5             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_8: (+1)
   \   0000006E   0x2A3E             CMP      R2,#+62
   \   00000070   0xF040 0x810C      BNE.W    ??LPLD_FTM_PinInit_2
   \   00000074   0x.... 0x....      LDR.W    R0,??DataTable12_9  ;; 0x4004b004
   \   00000078   0x6841             LDR      R1,[R0, #+4]
   \   0000007A   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   0000007E   0xF441 0x6180      ORR      R1,R1,#0x400
   \   00000082   0x6041             STR      R1,[R0, #+4]
   \   00000084   0xE7D9             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_9: (+1)
   \   00000086   0x2A05             CMP      R2,#+5
   \   00000088   0xD108             BNE.N    ??LPLD_FTM_PinInit_10
   \   0000008A   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   0000008E   0x6941             LDR      R1,[R0, #+20]
   \   00000090   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000094   0xF441 0x7140      ORR      R1,R1,#0x300
   \   00000098   0x6141             STR      R1,[R0, #+20]
   \   0000009A   0xE7CE             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_10: (+1)
   \   0000009C   0x2A3F             CMP      R2,#+63
   \   0000009E   0xF040 0x80F5      BNE.W    ??LPLD_FTM_PinInit_2
   \   000000A2   0x.... 0x....      LDR.W    R0,??DataTable12_9  ;; 0x4004b004
   \   000000A6   0x6881             LDR      R1,[R0, #+8]
   \   000000A8   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000000AC   0xF441 0x6180      ORR      R1,R1,#0x400
   \   000000B0   0x6081             STR      R1,[R0, #+8]
   \   000000B2   0xE7C2             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_11: (+1)
   \   000000B4   0x2A06             CMP      R2,#+6
   \   000000B6   0xD108             BNE.N    ??LPLD_FTM_PinInit_12
   \   000000B8   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   000000BC   0x6981             LDR      R1,[R0, #+24]
   \   000000BE   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000000C2   0xF441 0x7140      ORR      R1,R1,#0x300
   \   000000C6   0x6181             STR      R1,[R0, #+24]
   \   000000C8   0xE7B7             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_12: (+1)
   \   000000CA   0x2A40             CMP      R2,#+64
   \   000000CC   0xF040 0x80DE      BNE.W    ??LPLD_FTM_PinInit_2
   \   000000D0   0x.... 0x....      LDR.W    R0,??DataTable12_9  ;; 0x4004b004
   \   000000D4   0x68C1             LDR      R1,[R0, #+12]
   \   000000D6   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000000DA   0xF441 0x6180      ORR      R1,R1,#0x400
   \   000000DE   0x60C1             STR      R1,[R0, #+12]
   \   000000E0   0xE7AB             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_13: (+1)
   \   000000E2   0x2A07             CMP      R2,#+7
   \   000000E4   0xD108             BNE.N    ??LPLD_FTM_PinInit_14
   \   000000E6   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   000000EA   0x69C1             LDR      R1,[R0, #+28]
   \   000000EC   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000000F0   0xF441 0x7140      ORR      R1,R1,#0x300
   \   000000F4   0x61C1             STR      R1,[R0, #+28]
   \   000000F6   0xE7A0             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_14: (+1)
   \   000000F8   0x2A60             CMP      R2,#+96
   \   000000FA   0xF040 0x80C7      BNE.W    ??LPLD_FTM_PinInit_2
   \   000000FE   0x.... 0x....      LDR.W    R0,??DataTable12_10  ;; 0x4004c010
   \   00000102   0x6801             LDR      R1,[R0, #+0]
   \   00000104   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000108   0xF441 0x6180      ORR      R1,R1,#0x400
   \   0000010C   0x6001             STR      R1,[R0, #+0]
   \   0000010E   0xE794             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_15: (+1)
   \   00000110   0x0010             MOVS     R0,R2
   \   00000112   0xD108             BNE.N    ??LPLD_FTM_PinInit_16
   \   00000114   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000118   0x6801             LDR      R1,[R0, #+0]
   \   0000011A   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   0000011E   0xF441 0x7140      ORR      R1,R1,#0x300
   \   00000122   0x6001             STR      R1,[R0, #+0]
   \   00000124   0xE789             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_16: (+1)
   \   00000126   0x2A61             CMP      R2,#+97
   \   00000128   0xF040 0x80B0      BNE.W    ??LPLD_FTM_PinInit_2
   \   0000012C   0x.... 0x....      LDR.W    R0,??DataTable12_10  ;; 0x4004c010
   \   00000130   0x6841             LDR      R1,[R0, #+4]
   \   00000132   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000136   0xF441 0x6180      ORR      R1,R1,#0x400
   \   0000013A   0x6041             STR      R1,[R0, #+4]
   \   0000013C   0xE77D             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_17: (+1)
   \   0000013E   0x2A01             CMP      R2,#+1
   \   00000140   0xD108             BNE.N    ??LPLD_FTM_PinInit_18
   \   00000142   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000146   0x6841             LDR      R1,[R0, #+4]
   \   00000148   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   0000014C   0xF441 0x7140      ORR      R1,R1,#0x300
   \   00000150   0x6041             STR      R1,[R0, #+4]
   \   00000152   0xE772             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_18: (+1)
   \   00000154   0x2A62             CMP      R2,#+98
   \   00000156   0xF040 0x8099      BNE.W    ??LPLD_FTM_PinInit_2
   \   0000015A   0x.... 0x....      LDR.W    R0,??DataTable12_10  ;; 0x4004c010
   \   0000015E   0x6881             LDR      R1,[R0, #+8]
   \   00000160   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000164   0xF441 0x6180      ORR      R1,R1,#0x400
   \   00000168   0x6081             STR      R1,[R0, #+8]
   \   0000016A   0xE766             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_19: (+1)
   \   0000016C   0x2A02             CMP      R2,#+2
   \   0000016E   0xD108             BNE.N    ??LPLD_FTM_PinInit_20
   \   00000170   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000174   0x6881             LDR      R1,[R0, #+8]
   \   00000176   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   0000017A   0xF441 0x7140      ORR      R1,R1,#0x300
   \   0000017E   0x6081             STR      R1,[R0, #+8]
   \   00000180   0xE75B             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_20: (+1)
   \   00000182   0x2A63             CMP      R2,#+99
   \   00000184   0xF040 0x8082      BNE.W    ??LPLD_FTM_PinInit_2
   \   00000188   0x.... 0x....      LDR.W    R0,??DataTable12_10  ;; 0x4004c010
   \   0000018C   0x68C1             LDR      R1,[R0, #+12]
   \   0000018E   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000192   0xF441 0x6180      ORR      R1,R1,#0x400
   \   00000196   0x60C1             STR      R1,[R0, #+12]
   \   00000198   0xE74F             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_1: (+1)
   \   0000019A   0x.... 0x....      LDR.W    R3,??DataTable12_4  ;; 0x40039000
   \   0000019E   0x4298             CMP      R0,R3
   \   000001A0   0xF040 0x808A      BNE.W    ??LPLD_FTM_PinInit_21
   \   000001A4   0x2900             CMP      R1,#+0
   \   000001A6   0xD006             BEQ.N    ??LPLD_FTM_PinInit_22
   \   000001A8   0x2901             CMP      R1,#+1
   \   000001AA   0xD025             BEQ.N    ??LPLD_FTM_PinInit_23
   \   000001AC   0x2908             CMP      R1,#+8
   \   000001AE   0xD044             BEQ.N    ??LPLD_FTM_PinInit_24
   \   000001B0   0x2909             CMP      R1,#+9
   \   000001B2   0xD061             BEQ.N    ??LPLD_FTM_PinInit_25
   \   000001B4   0xE06A             B.N      ??LPLD_FTM_PinInit_2
   \                     ??LPLD_FTM_PinInit_22: (+1)
   \   000001B6   0x2A08             CMP      R2,#+8
   \   000001B8   0xD108             BNE.N    ??LPLD_FTM_PinInit_26
   \   000001BA   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   000001BE   0x6A01             LDR      R1,[R0, #+32]
   \   000001C0   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000001C4   0xF441 0x7140      ORR      R1,R1,#0x300
   \   000001C8   0x6201             STR      R1,[R0, #+32]
   \   000001CA   0xE736             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_26: (+1)
   \   000001CC   0x2A0C             CMP      R2,#+12
   \   000001CE   0xD108             BNE.N    ??LPLD_FTM_PinInit_27
   \   000001D0   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   000001D4   0x6B01             LDR      R1,[R0, #+48]
   \   000001D6   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000001DA   0xF441 0x7140      ORR      R1,R1,#0x300
   \   000001DE   0x6301             STR      R1,[R0, #+48]
   \   000001E0   0xE72B             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_27: (+1)
   \   000001E2   0x2A20             CMP      R2,#+32
   \   000001E4   0xD152             BNE.N    ??LPLD_FTM_PinInit_2
   \   000001E6   0x.... 0x....      LDR.W    R0,??DataTable12_11  ;; 0x4004a000
   \   000001EA   0x6801             LDR      R1,[R0, #+0]
   \   000001EC   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000001F0   0xF441 0x7140      ORR      R1,R1,#0x300
   \   000001F4   0x6001             STR      R1,[R0, #+0]
   \   000001F6   0xE720             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_23: (+1)
   \   000001F8   0x2A09             CMP      R2,#+9
   \   000001FA   0xD108             BNE.N    ??LPLD_FTM_PinInit_28
   \   000001FC   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000200   0x6A41             LDR      R1,[R0, #+36]
   \   00000202   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000206   0xF441 0x7140      ORR      R1,R1,#0x300
   \   0000020A   0x6241             STR      R1,[R0, #+36]
   \   0000020C   0xE715             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_28: (+1)
   \   0000020E   0x2A0D             CMP      R2,#+13
   \   00000210   0xD108             BNE.N    ??LPLD_FTM_PinInit_29
   \   00000212   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000216   0x6B41             LDR      R1,[R0, #+52]
   \   00000218   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   0000021C   0xF441 0x7140      ORR      R1,R1,#0x300
   \   00000220   0x6341             STR      R1,[R0, #+52]
   \   00000222   0xE70A             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_29: (+1)
   \   00000224   0x2A21             CMP      R2,#+33
   \   00000226   0xD131             BNE.N    ??LPLD_FTM_PinInit_2
   \   00000228   0x.... 0x....      LDR.W    R0,??DataTable12_11  ;; 0x4004a000
   \   0000022C   0x6841             LDR      R1,[R0, #+4]
   \   0000022E   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000232   0xF441 0x7140      ORR      R1,R1,#0x300
   \   00000236   0x6041             STR      R1,[R0, #+4]
   \   00000238   0xE6FF             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_24: (+1)
   \   0000023A   0x2A08             CMP      R2,#+8
   \   0000023C   0xD108             BNE.N    ??LPLD_FTM_PinInit_30
   \   0000023E   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000242   0x6A01             LDR      R1,[R0, #+32]
   \   00000244   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000248   0xF441 0x61C0      ORR      R1,R1,#0x600
   \   0000024C   0x6201             STR      R1,[R0, #+32]
   \   0000024E   0xE6F4             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_30: (+1)
   \   00000250   0x2A0C             CMP      R2,#+12
   \   00000252   0xD106             BNE.N    ??LPLD_FTM_PinInit_31
   \   00000254   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000258   0x6B01             LDR      R1,[R0, #+48]
   \   0000025A   0xF441 0x61E0      ORR      R1,R1,#0x700
   \   0000025E   0x6301             STR      R1,[R0, #+48]
   \   00000260   0xE6EB             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_31: (+1)
   \   00000262   0x2A20             CMP      R2,#+32
   \   00000264   0xD112             BNE.N    ??LPLD_FTM_PinInit_2
   \   00000266   0x.... 0x....      LDR.W    R0,??DataTable12_11  ;; 0x4004a000
   \   0000026A   0x6801             LDR      R1,[R0, #+0]
   \   0000026C   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000270   0xF441 0x61C0      ORR      R1,R1,#0x600
   \   00000274   0x6001             STR      R1,[R0, #+0]
   \   00000276   0xE6E0             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_25: (+1)
   \   00000278   0x2A09             CMP      R2,#+9
   \   0000027A   0xD109             BNE.N    ??LPLD_FTM_PinInit_32
   \   0000027C   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000280   0x6A41             LDR      R1,[R0, #+36]
   \   00000282   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000286   0xF441 0x61C0      ORR      R1,R1,#0x600
   \   0000028A   0x6241             STR      R1,[R0, #+36]
   \                     ??LPLD_FTM_PinInit_2: (+1)
   \   0000028C   0x2000             MOVS     R0,#+0
   \   0000028E   0xE6D5             B.N      ??LPLD_FTM_PinInit_6
   \                     ??LPLD_FTM_PinInit_32: (+1)
   \   00000290   0x2A0D             CMP      R2,#+13
   \   00000292   0xD106             BNE.N    ??LPLD_FTM_PinInit_33
   \   00000294   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000298   0x6B41             LDR      R1,[R0, #+52]
   \   0000029A   0xF441 0x61E0      ORR      R1,R1,#0x700
   \   0000029E   0x6341             STR      R1,[R0, #+52]
   \   000002A0   0xE7F4             B.N      ??LPLD_FTM_PinInit_2
   \                     ??LPLD_FTM_PinInit_33: (+1)
   \   000002A2   0x2A21             CMP      R2,#+33
   \   000002A4   0xD1F2             BNE.N    ??LPLD_FTM_PinInit_2
   \   000002A6   0x.... 0x....      LDR.W    R0,??DataTable12_11  ;; 0x4004a000
   \   000002AA   0x6841             LDR      R1,[R0, #+4]
   \   000002AC   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000002B0   0xF441 0x61C0      ORR      R1,R1,#0x600
   \   000002B4   0x6041             STR      R1,[R0, #+4]
   \   000002B6   0xE7E9             B.N      ??LPLD_FTM_PinInit_2
   \                     ??LPLD_FTM_PinInit_21: (+1)
   \   000002B8   0x.... 0x....      LDR.W    R3,??DataTable12_5  ;; 0x400b8000
   \   000002BC   0x4298             CMP      R0,R3
   \   000002BE   0xD1E5             BNE.N    ??LPLD_FTM_PinInit_2
   \   000002C0   0x2900             CMP      R1,#+0
   \   000002C2   0xD006             BEQ.N    ??LPLD_FTM_PinInit_34
   \   000002C4   0x2901             CMP      R1,#+1
   \   000002C6   0xD01A             BEQ.N    ??LPLD_FTM_PinInit_35
   \   000002C8   0x2908             CMP      R1,#+8
   \   000002CA   0xD02E             BEQ.N    ??LPLD_FTM_PinInit_36
   \   000002CC   0x2909             CMP      R1,#+9
   \   000002CE   0xD042             BEQ.N    ??LPLD_FTM_PinInit_37
   \   000002D0   0xE7DC             B.N      ??LPLD_FTM_PinInit_2
   \                     ??LPLD_FTM_PinInit_34: (+1)
   \   000002D2   0x2A0A             CMP      R2,#+10
   \   000002D4   0xD108             BNE.N    ??LPLD_FTM_PinInit_38
   \   000002D6   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   000002DA   0x6A81             LDR      R1,[R0, #+40]
   \   000002DC   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000002E0   0xF441 0x7140      ORR      R1,R1,#0x300
   \   000002E4   0x6281             STR      R1,[R0, #+40]
   \   000002E6   0xE6A8             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_38: (+1)
   \   000002E8   0x2A32             CMP      R2,#+50
   \   000002EA   0xD1CF             BNE.N    ??LPLD_FTM_PinInit_2
   \   000002EC   0x.... 0x....      LDR.W    R0,??DataTable12_11  ;; 0x4004a000
   \   000002F0   0x6C81             LDR      R1,[R0, #+72]
   \   000002F2   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   000002F6   0xF441 0x7140      ORR      R1,R1,#0x300
   \   000002FA   0x6481             STR      R1,[R0, #+72]
   \   000002FC   0xE69D             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_35: (+1)
   \   000002FE   0x2A0B             CMP      R2,#+11
   \   00000300   0xD108             BNE.N    ??LPLD_FTM_PinInit_39
   \   00000302   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000306   0x6AC1             LDR      R1,[R0, #+44]
   \   00000308   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   0000030C   0xF441 0x7140      ORR      R1,R1,#0x300
   \   00000310   0x62C1             STR      R1,[R0, #+44]
   \   00000312   0xE692             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_39: (+1)
   \   00000314   0x2A33             CMP      R2,#+51
   \   00000316   0xD1B9             BNE.N    ??LPLD_FTM_PinInit_2
   \   00000318   0x.... 0x....      LDR.W    R0,??DataTable12_11  ;; 0x4004a000
   \   0000031C   0x6CC1             LDR      R1,[R0, #+76]
   \   0000031E   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000322   0xF441 0x7140      ORR      R1,R1,#0x300
   \   00000326   0x64C1             STR      R1,[R0, #+76]
   \   00000328   0xE687             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_36: (+1)
   \   0000032A   0x2A0A             CMP      R2,#+10
   \   0000032C   0xD108             BNE.N    ??LPLD_FTM_PinInit_40
   \   0000032E   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   00000332   0x6A81             LDR      R1,[R0, #+40]
   \   00000334   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000338   0xF441 0x61C0      ORR      R1,R1,#0x600
   \   0000033C   0x6281             STR      R1,[R0, #+40]
   \   0000033E   0xE67C             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_40: (+1)
   \   00000340   0x2A32             CMP      R2,#+50
   \   00000342   0xD1A3             BNE.N    ??LPLD_FTM_PinInit_2
   \   00000344   0x.... 0x....      LDR.W    R0,??DataTable12_11  ;; 0x4004a000
   \   00000348   0x6C81             LDR      R1,[R0, #+72]
   \   0000034A   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   0000034E   0xF441 0x61C0      ORR      R1,R1,#0x600
   \   00000352   0x6481             STR      R1,[R0, #+72]
   \   00000354   0xE671             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_37: (+1)
   \   00000356   0x2A0B             CMP      R2,#+11
   \   00000358   0xD108             BNE.N    ??LPLD_FTM_PinInit_41
   \   0000035A   0x.... 0x....      LDR.W    R0,??DataTable12_8  ;; 0x40049000
   \   0000035E   0x6AC1             LDR      R1,[R0, #+44]
   \   00000360   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   00000364   0xF441 0x61C0      ORR      R1,R1,#0x600
   \   00000368   0x62C1             STR      R1,[R0, #+44]
   \   0000036A   0xE666             B.N      ??LPLD_FTM_PinInit_5
   \                     ??LPLD_FTM_PinInit_41: (+1)
   \   0000036C   0x2A33             CMP      R2,#+51
   \   0000036E   0xD18D             BNE.N    ??LPLD_FTM_PinInit_2
   \   00000370   0x.... 0x....      LDR.W    R0,??DataTable12_11  ;; 0x4004a000
   \   00000374   0x6CC1             LDR      R1,[R0, #+76]
   \   00000376   0xF421 0x61E0      BIC      R1,R1,#0x700
   \   0000037A   0xF441 0x61C0      ORR      R1,R1,#0x600
   \   0000037E   0x64C1             STR      R1,[R0, #+76]
   \   00000380   0xE65B             B.N      ??LPLD_FTM_PinInit_5
   1129          }
   1130          
   1131          /*
   1132           * LPLD_FTM_PinInit
   1133           * @@@@@@n@@@@@FTM@@@@@@@@@
   1134           */

   \                                 In section .text, align 4, keep-with-next
   1135          static uint8 LPLD_FTM_PinDeinit(FTM_Type *ftmx, FtmChnEnum_Type chn)
   1136          {
   1137            //@@ftmx@@@@pin@ftm@@@@@@@@@@
   1138            if(ftmx == FTM0)
   \                     LPLD_FTM_PinDeinit: (+1)
   \   00000000   0x.... 0x....      LDR.W    R2,??DataTable12_8  ;; 0x40049000
   \   00000004   0x.... 0x....      LDR.W    R3,??DataTable12_2  ;; 0x40038000
   \   00000008   0x4298             CMP      R0,R3
   \   0000000A   0xF040 0x80A1      BNE.W    ??LPLD_FTM_PinDeinit_1
   1139            {
   1140              switch(chn)
   \   0000000E   0x2907             CMP      R1,#+7
   \   00000010   0xF200 0x816E      BHI.W    ??LPLD_FTM_PinDeinit_2
   \   00000014   0xE8DF 0xF011      TBH      [PC, R1, LSL #+1]
   \                     ??LPLD_FTM_PinDeinit_0:
   \   00000018   0x0008 0x001C      DC16     0x8,0x1C,0x2F,0x41
   \              0x002F 0x0041
   \   00000020   0x0053 0x0065      DC16     0x53,0x65,0x77,0x89
   \              0x0077 0x0089
   1141              {
   1142              case FTM_Ch0:
   1143                if((PORTA->PCR[3]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   \                     ??LPLD_FTM_PinDeinit_3: (+1)
   \   00000028   0x68D0             LDR      R0,[R2, #+12]
   \   0000002A   0xF400 0x60E0      AND      R0,R0,#0x700
   \   0000002E   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000032   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_4
   1144                  PORTA->PCR[3] = PORT_PCR_MUX(0); 
   \   00000034   0x2000             MOVS     R0,#+0
   \   00000036   0x60D0             STR      R0,[R2, #+12]
   1145                if((PORTC->PCR[1]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   \                     ??LPLD_FTM_PinDeinit_4: (+1)
   \   00000038   0x.... 0x....      LDR.W    R0,??DataTable12_9  ;; 0x4004b004
   \   0000003C   0x6801             LDR      R1,[R0, #+0]
   \   0000003E   0xF401 0x61E0      AND      R1,R1,#0x700
   \   00000042   0xF5B1 0x6F80      CMP      R1,#+1024
   \   00000046   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_5
   1146                  PORTC->PCR[1] = PORT_PCR_MUX(0);
   \   00000048   0x2100             MOVS     R1,#+0
   \   0000004A   0x6001             STR      R1,[R0, #+0]
   1147                break;
   1148              case FTM_Ch1:
   1149                if((PORTA->PCR[4]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1150                  PORTA->PCR[4] = PORT_PCR_MUX(0); 
   1151                if((PORTC->PCR[2]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1152                  PORTC->PCR[2] = PORT_PCR_MUX(0);
   1153                break;
   1154              case FTM_Ch2:
   1155                if((PORTA->PCR[5]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1156                  PORTA->PCR[5] = PORT_PCR_MUX(0); 
   1157                if((PORTC->PCR[3]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1158                  PORTC->PCR[3] = PORT_PCR_MUX(0);
   1159                break;
   1160              case FTM_Ch3:
   1161                if((PORTA->PCR[6]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1162                  PORTA->PCR[6] = PORT_PCR_MUX(0); 
   1163                if((PORTC->PCR[4]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1164                  PORTC->PCR[4] = PORT_PCR_MUX(0);
   1165                break;
   1166              case FTM_Ch4:
   1167                if((PORTA->PCR[7]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1168                  PORTA->PCR[7] = PORT_PCR_MUX(0); 
   1169                if((PORTD->PCR[4]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1170                  PORTD->PCR[4] = PORT_PCR_MUX(0);
   1171                break;
   1172              case FTM_Ch5:
   1173                if((PORTA->PCR[0]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1174                  PORTA->PCR[0] = PORT_PCR_MUX(0); 
   1175                if((PORTD->PCR[5]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1176                  PORTD->PCR[5] = PORT_PCR_MUX(0);
   1177                break;
   1178              case FTM_Ch6:
   1179                if((PORTA->PCR[1]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1180                  PORTA->PCR[1] = PORT_PCR_MUX(0); 
   1181                if((PORTD->PCR[6]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1182                  PORTD->PCR[6] = PORT_PCR_MUX(0);
   1183                break;
   1184              case FTM_Ch7:
   1185                if((PORTA->PCR[2]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1186                  PORTA->PCR[2] = PORT_PCR_MUX(0); 
   1187                if((PORTD->PCR[7]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1188                  PORTD->PCR[7] = PORT_PCR_MUX(0);      
   1189                break;
   1190              default:
   1191                return 0;     
   1192              }
   1193            }
   1194            else if(ftmx == FTM1)
   1195            {
   1196              switch(chn)
   1197              {
   1198              case FTM_Ch0:
   1199                if((PORTA->PCR[8]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1200                  PORTA->PCR[8] = PORT_PCR_MUX(0); 
   1201                if((PORTA->PCR[12]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1202                  PORTA->PCR[12] = PORT_PCR_MUX(0);
   1203                if((PORTB->PCR[0]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1204                  PORTB->PCR[0] = PORT_PCR_MUX(0);
   1205                break;
   1206              case FTM_Ch1:
   1207                if((PORTA->PCR[9]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1208                  PORTA->PCR[9] = PORT_PCR_MUX(0); 
   1209                if((PORTA->PCR[13]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1210                  PORTA->PCR[13] = PORT_PCR_MUX(0);
   1211                if((PORTB->PCR[1]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1212                  PORTB->PCR[1] = PORT_PCR_MUX(0);
   1213                break;
   1214              case FTM_PhA:
   1215                if((PORTA->PCR[8]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1216                  PORTA->PCR[8] = PORT_PCR_MUX(0); 
   1217                if((PORTA->PCR[12]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(7))
   1218                  PORTA->PCR[12] = PORT_PCR_MUX(0);
   1219                if((PORTB->PCR[0]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1220                  PORTB->PCR[0] = PORT_PCR_MUX(0);
   1221                break;
   1222              case FTM_PhB:
   1223                if((PORTA->PCR[9]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1224                  PORTA->PCR[9] = PORT_PCR_MUX(0); 
   1225                if((PORTA->PCR[13]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(7))
   1226                  PORTA->PCR[13] = PORT_PCR_MUX(0);
   1227                if((PORTB->PCR[1]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1228                  PORTB->PCR[1] = PORT_PCR_MUX(0);
   1229                break;
   1230              default:
   1231                return 0;   
   1232              }
   1233            }
   1234            else if(ftmx == FTM2)
   1235            {
   1236              switch(chn)
   1237              {
   1238              case FTM_Ch0:
   1239                if((PORTA->PCR[10]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1240                  PORTA->PCR[10] = PORT_PCR_MUX(0); 
   1241                if((PORTB->PCR[18]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1242                  PORTB->PCR[18] = PORT_PCR_MUX(0);
   1243                break;
   1244              case FTM_Ch1:
   1245                if((PORTA->PCR[11]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1246                  PORTA->PCR[11] = PORT_PCR_MUX(0); 
   1247                if((PORTB->PCR[19]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1248                  PORTB->PCR[19] = PORT_PCR_MUX(0);
   1249                break;
   1250              case FTM_PhA:
   1251                if((PORTA->PCR[10]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1252                  PORTA->PCR[10] = PORT_PCR_MUX(0); 
   1253                if((PORTB->PCR[18]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1254                  PORTB->PCR[18] = PORT_PCR_MUX(0);
   1255                break;
   1256              case FTM_PhB:
   1257                if((PORTA->PCR[11]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1258                  PORTA->PCR[11] = PORT_PCR_MUX(0); 
   1259                if((PORTB->PCR[19]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1260                  PORTB->PCR[19] = PORT_PCR_MUX(0);
   1261                break;
   1262              default:
   1263                return 0;   
   1264              }
   1265            }
   1266          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
   1267            else if(ftmx == FTM3)
   1268            {
   1269              switch(chn)
   1270              {
   1271              case FTM_Ch0:
   1272                if((PORTE->PCR[5]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1273                  PORTE->PCR[5] = PORT_PCR_MUX(0); 
   1274                if((PORTD->PCR[0]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1275                  PORTD->PCR[0] = PORT_PCR_MUX(0);
   1276                break;
   1277              case FTM_Ch1:
   1278                if((PORTE->PCR[6]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1279                  PORTE->PCR[6] = PORT_PCR_MUX(0); 
   1280                if((PORTD->PCR[1]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1281                  PORTD->PCR[1] = PORT_PCR_MUX(0);
   1282                break;
   1283              case FTM_Ch2:
   1284                if((PORTE->PCR[7]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1285                  PORTE->PCR[7] = PORT_PCR_MUX(0); 
   1286                if((PORTD->PCR[2]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1287                  PORTD->PCR[2] = PORT_PCR_MUX(0);
   1288                break;
   1289              case FTM_Ch3:
   1290                if((PORTE->PCR[8]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1291                  PORTE->PCR[8] = PORT_PCR_MUX(0); 
   1292                if((PORTD->PCR[3]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1293                  PORTD->PCR[3] = PORT_PCR_MUX(0);
   1294                break;
   1295              case FTM_Ch4:
   1296                if((PORTE->PCR[9]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1297                  PORTE->PCR[9] = PORT_PCR_MUX(0); 
   1298                if((PORTC->PCR[8]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1299                  PORTC->PCR[8] = PORT_PCR_MUX(0);
   1300                break;
   1301              case FTM_Ch5:
   1302                if((PORTE->PCR[10]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1303                  PORTE->PCR[10] = PORT_PCR_MUX(0); 
   1304                if((PORTC->PCR[9]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1305                  PORTC->PCR[9] = PORT_PCR_MUX(0);
   1306                break;
   1307              case FTM_Ch6:
   1308                if((PORTE->PCR[11]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1309                  PORTE->PCR[11] = PORT_PCR_MUX(0); 
   1310                if((PORTC->PCR[10]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1311                  PORTC->PCR[10] = PORT_PCR_MUX(0);
   1312                break;
   1313              case FTM_Ch7:
   1314                if((PORTE->PCR[12]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1315                  PORTE->PCR[12] = PORT_PCR_MUX(0); 
   1316                if((PORTC->PCR[11]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1317                  PORTC->PCR[11] = PORT_PCR_MUX(0);
   1318                break;
   1319              default:
   1320                return 0;     
   1321              }
   1322            }
   1323          #endif
   1324            else
   1325            {
   1326              return 0;
   1327            }
   1328            return 1;
   \                     ??LPLD_FTM_PinDeinit_5: (+1)
   \   0000004C   0x2001             MOVS     R0,#+1
   \   0000004E   0x4770             BX       LR               ;; return
   \                     ??LPLD_FTM_PinDeinit_6: (+1)
   \   00000050   0x6910             LDR      R0,[R2, #+16]
   \   00000052   0xF400 0x60E0      AND      R0,R0,#0x700
   \   00000056   0xF5B0 0x7F40      CMP      R0,#+768
   \   0000005A   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_7
   \   0000005C   0x2000             MOVS     R0,#+0
   \   0000005E   0x6110             STR      R0,[R2, #+16]
   \                     ??LPLD_FTM_PinDeinit_7: (+1)
   \   00000060   0x.... 0x....      LDR.W    R0,??DataTable12_9  ;; 0x4004b004
   \   00000064   0x6841             LDR      R1,[R0, #+4]
   \   00000066   0xF401 0x61E0      AND      R1,R1,#0x700
   \   0000006A   0xF5B1 0x6F80      CMP      R1,#+1024
   \   0000006E   0xD1ED             BNE.N    ??LPLD_FTM_PinDeinit_5
   \   00000070   0x2100             MOVS     R1,#+0
   \   00000072   0x6041             STR      R1,[R0, #+4]
   \   00000074   0xE7EA             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_8: (+1)
   \   00000076   0x6950             LDR      R0,[R2, #+20]
   \   00000078   0xF400 0x60E0      AND      R0,R0,#0x700
   \   0000007C   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000080   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_9
   \   00000082   0x2000             MOVS     R0,#+0
   \   00000084   0x6150             STR      R0,[R2, #+20]
   \                     ??LPLD_FTM_PinDeinit_9: (+1)
   \   00000086   0x....             LDR.N    R0,??DataTable12_9  ;; 0x4004b004
   \   00000088   0x6881             LDR      R1,[R0, #+8]
   \   0000008A   0xF401 0x61E0      AND      R1,R1,#0x700
   \   0000008E   0xF5B1 0x6F80      CMP      R1,#+1024
   \   00000092   0xD1DB             BNE.N    ??LPLD_FTM_PinDeinit_5
   \   00000094   0x2100             MOVS     R1,#+0
   \   00000096   0x6081             STR      R1,[R0, #+8]
   \   00000098   0xE7D8             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_10: (+1)
   \   0000009A   0x6990             LDR      R0,[R2, #+24]
   \   0000009C   0xF400 0x60E0      AND      R0,R0,#0x700
   \   000000A0   0xF5B0 0x7F40      CMP      R0,#+768
   \   000000A4   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_11
   \   000000A6   0x2000             MOVS     R0,#+0
   \   000000A8   0x6190             STR      R0,[R2, #+24]
   \                     ??LPLD_FTM_PinDeinit_11: (+1)
   \   000000AA   0x....             LDR.N    R0,??DataTable12_9  ;; 0x4004b004
   \   000000AC   0x68C1             LDR      R1,[R0, #+12]
   \   000000AE   0xF401 0x61E0      AND      R1,R1,#0x700
   \   000000B2   0xF5B1 0x6F80      CMP      R1,#+1024
   \   000000B6   0xD1C9             BNE.N    ??LPLD_FTM_PinDeinit_5
   \   000000B8   0x2100             MOVS     R1,#+0
   \   000000BA   0x60C1             STR      R1,[R0, #+12]
   \   000000BC   0xE7C6             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_12: (+1)
   \   000000BE   0x69D0             LDR      R0,[R2, #+28]
   \   000000C0   0xF400 0x60E0      AND      R0,R0,#0x700
   \   000000C4   0xF5B0 0x7F40      CMP      R0,#+768
   \   000000C8   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_13
   \   000000CA   0x2000             MOVS     R0,#+0
   \   000000CC   0x61D0             STR      R0,[R2, #+28]
   \                     ??LPLD_FTM_PinDeinit_13: (+1)
   \   000000CE   0x....             LDR.N    R0,??DataTable12_10  ;; 0x4004c010
   \   000000D0   0x6801             LDR      R1,[R0, #+0]
   \   000000D2   0xF401 0x61E0      AND      R1,R1,#0x700
   \   000000D6   0xF5B1 0x6F80      CMP      R1,#+1024
   \   000000DA   0xD1B7             BNE.N    ??LPLD_FTM_PinDeinit_5
   \   000000DC   0x2100             MOVS     R1,#+0
   \   000000DE   0x6001             STR      R1,[R0, #+0]
   \   000000E0   0xE7B4             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_14: (+1)
   \   000000E2   0x6810             LDR      R0,[R2, #+0]
   \   000000E4   0xF400 0x60E0      AND      R0,R0,#0x700
   \   000000E8   0xF5B0 0x7F40      CMP      R0,#+768
   \   000000EC   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_15
   \   000000EE   0x2000             MOVS     R0,#+0
   \   000000F0   0x6010             STR      R0,[R2, #+0]
   \                     ??LPLD_FTM_PinDeinit_15: (+1)
   \   000000F2   0x....             LDR.N    R0,??DataTable12_10  ;; 0x4004c010
   \   000000F4   0x6841             LDR      R1,[R0, #+4]
   \   000000F6   0xF401 0x61E0      AND      R1,R1,#0x700
   \   000000FA   0xF5B1 0x6F80      CMP      R1,#+1024
   \   000000FE   0xD1A5             BNE.N    ??LPLD_FTM_PinDeinit_5
   \   00000100   0x2100             MOVS     R1,#+0
   \   00000102   0x6041             STR      R1,[R0, #+4]
   \   00000104   0xE7A2             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_16: (+1)
   \   00000106   0x6850             LDR      R0,[R2, #+4]
   \   00000108   0xF400 0x60E0      AND      R0,R0,#0x700
   \   0000010C   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000110   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_17
   \   00000112   0x2000             MOVS     R0,#+0
   \   00000114   0x6050             STR      R0,[R2, #+4]
   \                     ??LPLD_FTM_PinDeinit_17: (+1)
   \   00000116   0x....             LDR.N    R0,??DataTable12_10  ;; 0x4004c010
   \   00000118   0x6881             LDR      R1,[R0, #+8]
   \   0000011A   0xF401 0x61E0      AND      R1,R1,#0x700
   \   0000011E   0xF5B1 0x6F80      CMP      R1,#+1024
   \   00000122   0xD193             BNE.N    ??LPLD_FTM_PinDeinit_5
   \   00000124   0x2100             MOVS     R1,#+0
   \   00000126   0x6081             STR      R1,[R0, #+8]
   \   00000128   0xE790             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_18: (+1)
   \   0000012A   0x6890             LDR      R0,[R2, #+8]
   \   0000012C   0xF400 0x60E0      AND      R0,R0,#0x700
   \   00000130   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000134   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_19
   \   00000136   0x2000             MOVS     R0,#+0
   \   00000138   0x6090             STR      R0,[R2, #+8]
   \                     ??LPLD_FTM_PinDeinit_19: (+1)
   \   0000013A   0x....             LDR.N    R0,??DataTable12_10  ;; 0x4004c010
   \   0000013C   0x68C1             LDR      R1,[R0, #+12]
   \   0000013E   0xF401 0x61E0      AND      R1,R1,#0x700
   \   00000142   0xF5B1 0x6F80      CMP      R1,#+1024
   \   00000146   0xF47F 0xAF81      BNE.W    ??LPLD_FTM_PinDeinit_5
   \   0000014A   0x2100             MOVS     R1,#+0
   \   0000014C   0x60C1             STR      R1,[R0, #+12]
   \   0000014E   0xE77D             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_1: (+1)
   \   00000150   0x....             LDR.N    R3,??DataTable12_4  ;; 0x40039000
   \   00000152   0x4298             CMP      R0,R3
   \   00000154   0xD174             BNE.N    ??LPLD_FTM_PinDeinit_20
   \   00000156   0x2900             CMP      R1,#+0
   \   00000158   0xD006             BEQ.N    ??LPLD_FTM_PinDeinit_21
   \   0000015A   0x2901             CMP      R1,#+1
   \   0000015C   0xD01F             BEQ.N    ??LPLD_FTM_PinDeinit_22
   \   0000015E   0x2908             CMP      R1,#+8
   \   00000160   0xD038             BEQ.N    ??LPLD_FTM_PinDeinit_23
   \   00000162   0x2909             CMP      R1,#+9
   \   00000164   0xD051             BEQ.N    ??LPLD_FTM_PinDeinit_24
   \   00000166   0xE0C3             B.N      ??LPLD_FTM_PinDeinit_2
   \                     ??LPLD_FTM_PinDeinit_21: (+1)
   \   00000168   0x6A10             LDR      R0,[R2, #+32]
   \   0000016A   0xF400 0x60E0      AND      R0,R0,#0x700
   \   0000016E   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000172   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_25
   \   00000174   0x2000             MOVS     R0,#+0
   \   00000176   0x6210             STR      R0,[R2, #+32]
   \                     ??LPLD_FTM_PinDeinit_25: (+1)
   \   00000178   0x6B10             LDR      R0,[R2, #+48]
   \   0000017A   0xF400 0x60E0      AND      R0,R0,#0x700
   \   0000017E   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000182   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_26
   \   00000184   0x2000             MOVS     R0,#+0
   \   00000186   0x6310             STR      R0,[R2, #+48]
   \                     ??LPLD_FTM_PinDeinit_26: (+1)
   \   00000188   0x....             LDR.N    R0,??DataTable12_11  ;; 0x4004a000
   \   0000018A   0x6801             LDR      R1,[R0, #+0]
   \   0000018C   0xF401 0x61E0      AND      R1,R1,#0x700
   \   00000190   0xF5B1 0x7F40      CMP      R1,#+768
   \   00000194   0xF47F 0xAF5A      BNE.W    ??LPLD_FTM_PinDeinit_5
   \   00000198   0x2100             MOVS     R1,#+0
   \   0000019A   0x6001             STR      R1,[R0, #+0]
   \   0000019C   0xE756             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_22: (+1)
   \   0000019E   0x6A50             LDR      R0,[R2, #+36]
   \   000001A0   0xF400 0x60E0      AND      R0,R0,#0x700
   \   000001A4   0xF5B0 0x7F40      CMP      R0,#+768
   \   000001A8   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_27
   \   000001AA   0x2000             MOVS     R0,#+0
   \   000001AC   0x6250             STR      R0,[R2, #+36]
   \                     ??LPLD_FTM_PinDeinit_27: (+1)
   \   000001AE   0x6B50             LDR      R0,[R2, #+52]
   \   000001B0   0xF400 0x60E0      AND      R0,R0,#0x700
   \   000001B4   0xF5B0 0x7F40      CMP      R0,#+768
   \   000001B8   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_28
   \   000001BA   0x2000             MOVS     R0,#+0
   \   000001BC   0x6350             STR      R0,[R2, #+52]
   \                     ??LPLD_FTM_PinDeinit_28: (+1)
   \   000001BE   0x....             LDR.N    R0,??DataTable12_11  ;; 0x4004a000
   \   000001C0   0x6841             LDR      R1,[R0, #+4]
   \   000001C2   0xF401 0x61E0      AND      R1,R1,#0x700
   \   000001C6   0xF5B1 0x7F40      CMP      R1,#+768
   \   000001CA   0xF47F 0xAF3F      BNE.W    ??LPLD_FTM_PinDeinit_5
   \   000001CE   0x2100             MOVS     R1,#+0
   \   000001D0   0x6041             STR      R1,[R0, #+4]
   \   000001D2   0xE73B             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_23: (+1)
   \   000001D4   0x6A10             LDR      R0,[R2, #+32]
   \   000001D6   0xF400 0x60E0      AND      R0,R0,#0x700
   \   000001DA   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   000001DE   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_29
   \   000001E0   0x2000             MOVS     R0,#+0
   \   000001E2   0x6210             STR      R0,[R2, #+32]
   \                     ??LPLD_FTM_PinDeinit_29: (+1)
   \   000001E4   0x6B10             LDR      R0,[R2, #+48]
   \   000001E6   0xF400 0x60E0      AND      R0,R0,#0x700
   \   000001EA   0xF5B0 0x6FE0      CMP      R0,#+1792
   \   000001EE   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_30
   \   000001F0   0x2000             MOVS     R0,#+0
   \   000001F2   0x6310             STR      R0,[R2, #+48]
   \                     ??LPLD_FTM_PinDeinit_30: (+1)
   \   000001F4   0x....             LDR.N    R0,??DataTable12_11  ;; 0x4004a000
   \   000001F6   0x6801             LDR      R1,[R0, #+0]
   \   000001F8   0xF401 0x61E0      AND      R1,R1,#0x700
   \   000001FC   0xF5B1 0x6FC0      CMP      R1,#+1536
   \   00000200   0xF47F 0xAF24      BNE.W    ??LPLD_FTM_PinDeinit_5
   \   00000204   0x2100             MOVS     R1,#+0
   \   00000206   0x6001             STR      R1,[R0, #+0]
   \   00000208   0xE720             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_24: (+1)
   \   0000020A   0x6A50             LDR      R0,[R2, #+36]
   \   0000020C   0xF400 0x60E0      AND      R0,R0,#0x700
   \   00000210   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   00000214   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_31
   \   00000216   0x2000             MOVS     R0,#+0
   \   00000218   0x6250             STR      R0,[R2, #+36]
   \                     ??LPLD_FTM_PinDeinit_31: (+1)
   \   0000021A   0x6B50             LDR      R0,[R2, #+52]
   \   0000021C   0xF400 0x60E0      AND      R0,R0,#0x700
   \   00000220   0xF5B0 0x6FE0      CMP      R0,#+1792
   \   00000224   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_32
   \   00000226   0x2000             MOVS     R0,#+0
   \   00000228   0x6350             STR      R0,[R2, #+52]
   \                     ??LPLD_FTM_PinDeinit_32: (+1)
   \   0000022A   0x....             LDR.N    R0,??DataTable12_11  ;; 0x4004a000
   \   0000022C   0x6841             LDR      R1,[R0, #+4]
   \   0000022E   0xF401 0x61E0      AND      R1,R1,#0x700
   \   00000232   0xF5B1 0x6FC0      CMP      R1,#+1536
   \   00000236   0xF47F 0xAF09      BNE.W    ??LPLD_FTM_PinDeinit_5
   \   0000023A   0x2100             MOVS     R1,#+0
   \   0000023C   0x6041             STR      R1,[R0, #+4]
   \   0000023E   0xE705             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_20: (+1)
   \   00000240   0x....             LDR.N    R3,??DataTable12_5  ;; 0x400b8000
   \   00000242   0x4298             CMP      R0,R3
   \   00000244   0xD154             BNE.N    ??LPLD_FTM_PinDeinit_2
   \   00000246   0x2900             CMP      R1,#+0
   \   00000248   0xD006             BEQ.N    ??LPLD_FTM_PinDeinit_33
   \   0000024A   0x2901             CMP      R1,#+1
   \   0000024C   0xD017             BEQ.N    ??LPLD_FTM_PinDeinit_34
   \   0000024E   0x2908             CMP      R1,#+8
   \   00000250   0xD028             BEQ.N    ??LPLD_FTM_PinDeinit_35
   \   00000252   0x2909             CMP      R1,#+9
   \   00000254   0xD039             BEQ.N    ??LPLD_FTM_PinDeinit_36
   \   00000256   0xE04B             B.N      ??LPLD_FTM_PinDeinit_2
   \                     ??LPLD_FTM_PinDeinit_33: (+1)
   \   00000258   0x6A90             LDR      R0,[R2, #+40]
   \   0000025A   0xF400 0x60E0      AND      R0,R0,#0x700
   \   0000025E   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000262   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_37
   \   00000264   0x2000             MOVS     R0,#+0
   \   00000266   0x6290             STR      R0,[R2, #+40]
   \                     ??LPLD_FTM_PinDeinit_37: (+1)
   \   00000268   0x....             LDR.N    R0,??DataTable12_11  ;; 0x4004a000
   \   0000026A   0x6C81             LDR      R1,[R0, #+72]
   \   0000026C   0xF401 0x61E0      AND      R1,R1,#0x700
   \   00000270   0xF5B1 0x7F40      CMP      R1,#+768
   \   00000274   0xF47F 0xAEEA      BNE.W    ??LPLD_FTM_PinDeinit_5
   \   00000278   0x2100             MOVS     R1,#+0
   \   0000027A   0x6481             STR      R1,[R0, #+72]
   \   0000027C   0xE6E6             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_34: (+1)
   \   0000027E   0x6AD0             LDR      R0,[R2, #+44]
   \   00000280   0xF400 0x60E0      AND      R0,R0,#0x700
   \   00000284   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000288   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_38
   \   0000028A   0x2000             MOVS     R0,#+0
   \   0000028C   0x62D0             STR      R0,[R2, #+44]
   \                     ??LPLD_FTM_PinDeinit_38: (+1)
   \   0000028E   0x....             LDR.N    R0,??DataTable12_11  ;; 0x4004a000
   \   00000290   0x6CC1             LDR      R1,[R0, #+76]
   \   00000292   0xF401 0x61E0      AND      R1,R1,#0x700
   \   00000296   0xF5B1 0x7F40      CMP      R1,#+768
   \   0000029A   0xF47F 0xAED7      BNE.W    ??LPLD_FTM_PinDeinit_5
   \   0000029E   0x2100             MOVS     R1,#+0
   \   000002A0   0x64C1             STR      R1,[R0, #+76]
   \   000002A2   0xE6D3             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_35: (+1)
   \   000002A4   0x6A90             LDR      R0,[R2, #+40]
   \   000002A6   0xF400 0x60E0      AND      R0,R0,#0x700
   \   000002AA   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   000002AE   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_39
   \   000002B0   0x2000             MOVS     R0,#+0
   \   000002B2   0x6290             STR      R0,[R2, #+40]
   \                     ??LPLD_FTM_PinDeinit_39: (+1)
   \   000002B4   0x....             LDR.N    R0,??DataTable12_11  ;; 0x4004a000
   \   000002B6   0x6C81             LDR      R1,[R0, #+72]
   \   000002B8   0xF401 0x61E0      AND      R1,R1,#0x700
   \   000002BC   0xF5B1 0x6FC0      CMP      R1,#+1536
   \   000002C0   0xF47F 0xAEC4      BNE.W    ??LPLD_FTM_PinDeinit_5
   \   000002C4   0x2100             MOVS     R1,#+0
   \   000002C6   0x6481             STR      R1,[R0, #+72]
   \   000002C8   0xE6C0             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_36: (+1)
   \   000002CA   0x6AD0             LDR      R0,[R2, #+44]
   \   000002CC   0xF400 0x60E0      AND      R0,R0,#0x700
   \   000002D0   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   000002D4   0xD101             BNE.N    ??LPLD_FTM_PinDeinit_40
   \   000002D6   0x2000             MOVS     R0,#+0
   \   000002D8   0x62D0             STR      R0,[R2, #+44]
   \                     ??LPLD_FTM_PinDeinit_40: (+1)
   \   000002DA   0x....             LDR.N    R0,??DataTable12_11  ;; 0x4004a000
   \   000002DC   0x6CC1             LDR      R1,[R0, #+76]
   \   000002DE   0xF401 0x61E0      AND      R1,R1,#0x700
   \   000002E2   0xF5B1 0x6FC0      CMP      R1,#+1536
   \   000002E6   0xF47F 0xAEB1      BNE.W    ??LPLD_FTM_PinDeinit_5
   \   000002EA   0x2100             MOVS     R1,#+0
   \   000002EC   0x64C1             STR      R1,[R0, #+76]
   \   000002EE   0xE6AD             B.N      ??LPLD_FTM_PinDeinit_5
   \                     ??LPLD_FTM_PinDeinit_2: (+1)
   \   000002F0   0x2000             MOVS     R0,#+0
   \   000002F2   0x4770             BX       LR
   1329          }
   1330          
   1331          /*
   1332           * LPLD_FTM_QD_Init
   1333           * FTM@@@@@@@@@@@@@@@@
   1334           */

   \                                 In section .text, align 2, keep-with-next
   1335          static uint8 LPLD_FTM_QD_Init(FTM_InitTypeDef ftm_init_structure)
   1336          {
   \                     LPLD_FTM_QD_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   1337            uint8 mode = ftm_init_structure.FTM_QdMode;
   1338            FTM_Type *ftmx = ftm_init_structure.FTM_Ftmx;
   \   00000002   0x4601             MOV      R1,R0
   1339           
   1340            ftmx->MODE |= FTM_MODE_FTMEN_MASK;    //FTM2EN=1   
   \   00000004   0x6D48             LDR      R0,[R1, #+84]
   \   00000006   0xF040 0x0001      ORR      R0,R0,#0x1
   \   0000000A   0x6548             STR      R0,[R1, #+84]
   1341            
   1342            ftmx->CNTIN = 0;//FTM0@@@@@@@0  
   \   0000000C   0x2000             MOVS     R0,#+0
   \   0000000E   0x64C8             STR      R0,[R1, #+76]
   1343            ftmx->CNT=0;  
   \   00000010   0x6048             STR      R0,[R1, #+4]
   1344            ftmx->MOD = 0xFFFF;//@@@  
   \   00000012   0xF64F 0x70FF      MOVW     R0,#+65535
   \   00000016   0x6088             STR      R0,[R1, #+8]
   1345            
   1346            ftmx->QDCTRL |= mode;     //@@@@@@
   \   00000018   0xF8D1 0x2080      LDR      R2,[R1, #+128]
   \   0000001C   0xF89D 0x0012      LDRB     R0,[SP, #+18]
   \   00000020   0x4302             ORRS     R2,R0,R2
   \   00000022   0xF8C1 0x2080      STR      R2,[R1, #+128]
   1347            ftmx->QDCTRL |= FTM_QDCTRL_QUADEN_MASK;       //@@@@@@@@ 
   \   00000026   0xF8D1 0x0080      LDR      R0,[R1, #+128]
   \   0000002A   0xF040 0x0001      ORR      R0,R0,#0x1
   \   0000002E   0xF8C1 0x0080      STR      R0,[R1, #+128]
   1348          
   1349            return 1;
   \   00000032   0x2001             MOVS     R0,#+1
   \   00000034   0xB004             ADD      SP,SP,#+16
   \   00000036   0x4770             BX       LR               ;; return
   1350          }
   1351          

   \                                 In section .text, align 2, keep-with-next
   1352          static uint8 LPLD_FTM_DEC_Init(FTM_InitTypeDef ftm_init_structure)
   1353          {
   \                     LPLD_FTM_DEC_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   1354            
   1355            return 0;
   \   00000002   0x2000             MOVS     R0,#+0
   \   00000004   0xB004             ADD      SP,SP,#+16
   \   00000006   0x4770             BX       LR               ;; return
   1356          }
   1357          
   1358          /*
   1359           * FTM0--FTM1@@@@@@
   1360           * @@@@@startup_K60.s@@@@@@@@@
   1361           * @@@@@@@@@@@@@@@@@@@@@
   1362           */

   \                                 In section .text, align 2, keep-with-next
   1363          void FTM0_IRQHandler(void)
   1364          {
   1365          #if (UCOS_II > 0u)
   1366            OS_CPU_SR  cpu_sr = 0u;
   1367            OS_ENTER_CRITICAL(); //@@@@@@@@@@@@@@@@@@
   1368            OSIntEnter();
   1369            OS_EXIT_CRITICAL();
   1370          #endif
   1371            
   1372            FTM_ISR[0]();
   \                     FTM0_IRQHandler: (+1)
   \   00000000   0x....             LDR.N    R0,??DataTable12_6
   \   00000002   0x6800             LDR      R0,[R0, #+0]
   \   00000004   0x4700             BX       R0
   1373            
   1374          #if (UCOS_II > 0u)
   1375            OSIntExit();          //@@@@@@@@@@@@@@@@@
   1376          #endif
   1377          }
   1378          

   \                                 In section .text, align 2, keep-with-next
   1379          void FTM1_IRQHandler(void)
   1380          {
   1381          #if (UCOS_II > 0u)
   1382            OS_CPU_SR  cpu_sr = 0u;
   1383            OS_ENTER_CRITICAL(); //@@@@@@@@@@@@@@@@@@
   1384            OSIntEnter();
   1385            OS_EXIT_CRITICAL();
   1386          #endif
   1387            
   1388            FTM_ISR[1]();
   \                     FTM1_IRQHandler: (+1)
   \   00000000   0x....             LDR.N    R0,??DataTable12_6
   \   00000002   0x6840             LDR      R0,[R0, #+4]
   \   00000004   0x4700             BX       R0
   1389            
   1390          #if (UCOS_II > 0u)
   1391            OSIntExit();          //@@@@@@@@@@@@@@@@@
   1392          #endif
   1393          }
   1394          

   \                                 In section .text, align 2, keep-with-next
   1395          void FTM2_IRQHandler(void)
   1396          {
   1397          #if (UCOS_II > 0u)
   1398            OS_CPU_SR  cpu_sr = 0u;
   1399            OS_ENTER_CRITICAL(); //@@@@@@@@@@@@@@@@@@
   1400            OSIntEnter();
   1401            OS_EXIT_CRITICAL();
   1402          #endif
   1403            
   1404            FTM_ISR[2]();
   \                     FTM2_IRQHandler: (+1)
   \   00000000   0x....             LDR.N    R0,??DataTable12_6
   \   00000002   0x6880             LDR      R0,[R0, #+8]
   \   00000004   0x4700             BX       R0
   1405            
   1406          #if (UCOS_II > 0u)
   1407            OSIntExit();          //@@@@@@@@@@@@@@@@@
   1408          #endif
   1409          }

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12:
   \   00000000   0xE000E100         DC32     0xe000e100

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_1:
   \   00000000   0xE000E180         DC32     0xe000e180

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_2:
   \   00000000   0x40038000         DC32     0x40038000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_3:
   \   00000000   0x40048030         DC32     0x40048030

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_4:
   \   00000000   0x40039000         DC32     0x40039000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_5:
   \   00000000   0x400B8000         DC32     0x400b8000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_6:
   \   00000000   0x........         DC32     FTM_ISR

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_7:
   \   00000000   0x........         DC32     g_bus_clock

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_8:
   \   00000000   0x40049000         DC32     0x40049000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_9:
   \   00000000   0x4004B004         DC32     0x4004b004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_10:
   \   00000000   0x4004C010         DC32     0x4004c010

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable12_11:
   \   00000000   0x4004A000         DC32     0x4004a000
   1410          
   1411          #if defined(CPU_MK60F12) || defined(CPU_MK60F15)
   1412          void FTM3_IRQHandler(void)
   1413          {
   1414          #if (UCOS_II > 0u)
   1415            OS_CPU_SR  cpu_sr = 0u;
   1416            OS_ENTER_CRITICAL(); //@@@@@@@@@@@@@@@@@@
   1417            OSIntEnter();
   1418            OS_EXIT_CRITICAL();
   1419          #endif
   1420            
   1421            FTM_ISR[3]();
   1422            
   1423          #if (UCOS_II > 0u)
   1424            OSIntExit();          //@@@@@@@@@@@@@@@@@
   1425          #endif
   1426          }
   1427          #endif

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   FTM0_IRQHandler
         0   -- Indirect call
       0   FTM1_IRQHandler
         0   -- Indirect call
       0   FTM2_IRQHandler
         0   -- Indirect call
       0   LPLD_FTM_ClearCHnF
       0   LPLD_FTM_ClearCounter
       0   LPLD_FTM_ClearTOF
      16   LPLD_FTM_DEC_Init
      48   LPLD_FTM_Deinit
        32   -> LPLD_FTM_DisableIrq
        48   -> __aeabi_memcpy4
      16   LPLD_FTM_DisableChn
        16   -> LPLD_FTM_PinDeinit
      24   LPLD_FTM_DisableIrq
        24   -> __NVIC_DisableIRQ
      24   LPLD_FTM_EnableIrq
        24   -> __NVIC_EnableIRQ
       0   LPLD_FTM_GetChVal
       0   LPLD_FTM_GetClkDiv
       0   LPLD_FTM_GetCounter
      16   LPLD_FTM_IC_Enable
        16   -> LPLD_FTM_PinInit
      16   LPLD_FTM_IC_Init
      56   LPLD_FTM_Init
        40   -> LPLD_FTM_DEC_Init
        40   -> LPLD_FTM_IC_Init
        40   -> LPLD_FTM_PWM_Init
        40   -> LPLD_FTM_QD_Init
        56   -> __aeabi_memcpy4
       0   LPLD_FTM_IsCHnF
       0   LPLD_FTM_IsTOF
       4   LPLD_FTM_PWM_ChangeDuty
      24   LPLD_FTM_PWM_Enable
        24   -> LPLD_FTM_PinInit
      36   LPLD_FTM_PWM_Init
       0   LPLD_FTM_PinDeinit
       4   LPLD_FTM_PinInit
       8   LPLD_FTM_QD_Disable
         8   -> LPLD_FTM_PinDeinit
      16   LPLD_FTM_QD_Enable
        16   -> LPLD_FTM_PinInit
      16   LPLD_FTM_QD_Init
       0   __NVIC_DisableIRQ
       0   __NVIC_EnableIRQ


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable12
       4  ??DataTable12_1
       4  ??DataTable12_10
       4  ??DataTable12_11
       4  ??DataTable12_2
       4  ??DataTable12_3
       4  ??DataTable12_4
       4  ??DataTable12_5
       4  ??DataTable12_6
       4  ??DataTable12_7
       4  ??DataTable12_8
       4  ??DataTable12_9
       6  FTM0_IRQHandler
       6  FTM1_IRQHandler
       6  FTM2_IRQHandler
      12  FTM_ISR
      14  LPLD_FTM_ClearCHnF
       6  LPLD_FTM_ClearCounter
      10  LPLD_FTM_ClearTOF
       8  LPLD_FTM_DEC_Init
      96  LPLD_FTM_Deinit
      24  LPLD_FTM_DisableChn
      56  LPLD_FTM_DisableIrq
      56  LPLD_FTM_EnableIrq
      10  LPLD_FTM_GetChVal
      16  LPLD_FTM_GetClkDiv
       6  LPLD_FTM_GetCounter
      78  LPLD_FTM_IC_Enable
     116  LPLD_FTM_IC_Init
     230  LPLD_FTM_Init
      12  LPLD_FTM_IsCHnF
       8  LPLD_FTM_IsTOF
      44  LPLD_FTM_PWM_ChangeDuty
      64  LPLD_FTM_PWM_Enable
     202  LPLD_FTM_PWM_Init
     756  LPLD_FTM_PinDeinit
     898  LPLD_FTM_PinInit
      36  LPLD_FTM_QD_Disable
      42  LPLD_FTM_QD_Enable
      56  LPLD_FTM_QD_Init
      26  __NVIC_DisableIRQ
      26  __NVIC_EnableIRQ

 
    12 bytes in section .bss
 2 962 bytes in section .text
 
 2 962 bytes of CODE memory
    12 bytes of DATA memory

Errors: none
Warnings: 1
