{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677826789883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677826789888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 13:59:49 2023 " "Processing started: Fri Mar 03 13:59:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677826789888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826789888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826789888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677826790528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677826790528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-struct " "Found design unit 1: control_unit-struct" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677826801977 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677826801977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826801977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-Behave " "Found design unit 1: ALU_Control-Behave" {  } { { "ALU_Control.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/ALU_Control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677826801999 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/ALU_Control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677826801999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826801999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_control_unit-struct " "Found design unit 1: MIPS_control_unit-struct" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677826802018 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_control_unit " "Found entity 1: MIPS_control_unit" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677826802018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677826802116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALUCon " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALUCon\"" {  } { { "control_unit.vhd" "ALUCon" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677826802145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_control_unit MIPS_control_unit:MIPSCon " "Elaborating entity \"MIPS_control_unit\" for hierarchy \"MIPS_control_unit:MIPSCon\"" {  } { { "control_unit.vhd" "MIPSCon" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677826802172 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst MIPS_control_unit.vhd(31) " "VHDL Process Statement warning at MIPS_control_unit.vhd(31): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677826802178 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump MIPS_control_unit.vhd(31) " "VHDL Process Statement warning at MIPS_control_unit.vhd(31): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677826802178 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch MIPS_control_unit.vhd(31) " "VHDL Process Statement warning at MIPS_control_unit.vhd(31): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677826802178 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg MIPS_control_unit.vhd(31) " "VHDL Process Statement warning at MIPS_control_unit.vhd(31): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677826802178 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead MIPS_control_unit.vhd(31) " "VHDL Process Statement warning at MIPS_control_unit.vhd(31): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677826802178 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOp MIPS_control_unit.vhd(31) " "VHDL Process Statement warning at MIPS_control_unit.vhd(31): inferring latch(es) for signal or variable \"ALUOp\", which holds its previous value in one or more paths through the process" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677826802179 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite MIPS_control_unit.vhd(31) " "VHDL Process Statement warning at MIPS_control_unit.vhd(31): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677826802179 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc MIPS_control_unit.vhd(31) " "VHDL Process Statement warning at MIPS_control_unit.vhd(31): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677826802179 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite MIPS_control_unit.vhd(31) " "VHDL Process Statement warning at MIPS_control_unit.vhd(31): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677826802179 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite MIPS_control_unit.vhd(31) " "Inferred latch for \"RegWrite\" at MIPS_control_unit.vhd(31)" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802180 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc MIPS_control_unit.vhd(31) " "Inferred latch for \"ALUSrc\" at MIPS_control_unit.vhd(31)" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802180 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite MIPS_control_unit.vhd(31) " "Inferred latch for \"MemWrite\" at MIPS_control_unit.vhd(31)" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802180 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] MIPS_control_unit.vhd(31) " "Inferred latch for \"ALUOp\[0\]\" at MIPS_control_unit.vhd(31)" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802180 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] MIPS_control_unit.vhd(31) " "Inferred latch for \"ALUOp\[1\]\" at MIPS_control_unit.vhd(31)" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802180 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead MIPS_control_unit.vhd(31) " "Inferred latch for \"MemRead\" at MIPS_control_unit.vhd(31)" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802180 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg MIPS_control_unit.vhd(31) " "Inferred latch for \"MemtoReg\" at MIPS_control_unit.vhd(31)" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802181 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch MIPS_control_unit.vhd(31) " "Inferred latch for \"Branch\" at MIPS_control_unit.vhd(31)" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802181 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump MIPS_control_unit.vhd(31) " "Inferred latch for \"Jump\" at MIPS_control_unit.vhd(31)" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802181 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst MIPS_control_unit.vhd(31) " "Inferred latch for \"RegDst\" at MIPS_control_unit.vhd(31)" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826802181 "|control_unit|MIPS_control_unit:MIPSCon"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MIPS_control_unit:MIPSCon\|ALUOp\[1\] MIPS_control_unit:MIPSCon\|RegDst " "Duplicate LATCH primitive \"MIPS_control_unit:MIPSCon\|ALUOp\[1\]\" merged with LATCH primitive \"MIPS_control_unit:MIPSCon\|RegDst\"" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677826803189 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MIPS_control_unit:MIPSCon\|ALUOp\[0\] MIPS_control_unit:MIPSCon\|Branch " "Duplicate LATCH primitive \"MIPS_control_unit:MIPSCon\|ALUOp\[0\]\" merged with LATCH primitive \"MIPS_control_unit:MIPSCon\|Branch\"" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677826803189 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MIPS_control_unit:MIPSCon\|MemRead MIPS_control_unit:MIPSCon\|MemtoReg " "Duplicate LATCH primitive \"MIPS_control_unit:MIPSCon\|MemRead\" merged with LATCH primitive \"MIPS_control_unit:MIPSCon\|MemtoReg\"" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677826803189 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MIPS_control_unit:MIPSCon\|RegWrite MIPS_control_unit:MIPSCon\|MemtoReg " "Duplicate LATCH primitive \"MIPS_control_unit:MIPSCon\|RegWrite\" merged with LATCH primitive \"MIPS_control_unit:MIPSCon\|MemtoReg\"" {  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1677826803189 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1677826803189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS_control_unit:MIPSCon\|RegDst " "Latch MIPS_control_unit:MIPSCon\|RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_in\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction_in\[26\]" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677826803190 ""}  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677826803190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS_control_unit:MIPSCon\|Jump " "Latch MIPS_control_unit:MIPSCon\|Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_in\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction_in\[26\]" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677826803190 ""}  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677826803190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS_control_unit:MIPSCon\|Branch " "Latch MIPS_control_unit:MIPSCon\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_in\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction_in\[26\]" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677826803191 ""}  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677826803191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS_control_unit:MIPSCon\|MemtoReg " "Latch MIPS_control_unit:MIPSCon\|MemtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_in\[29\] " "Ports D and ENA on the latch are fed by the same signal instruction_in\[29\]" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677826803191 ""}  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677826803191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS_control_unit:MIPSCon\|MemWrite " "Latch MIPS_control_unit:MIPSCon\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_in\[29\] " "Ports D and ENA on the latch are fed by the same signal instruction_in\[29\]" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677826803191 ""}  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677826803191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS_control_unit:MIPSCon\|ALUSrc " "Latch MIPS_control_unit:MIPSCon\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_in\[29\] " "Ports D and ENA on the latch are fed by the same signal instruction_in\[29\]" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677826803191 ""}  } { { "MIPS_control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/MIPS_control_unit.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677826803191 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_control_input\[3\] GND " "Pin \"ALU_control_input\[3\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677826803207 "|control_unit|ALU_control_input[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677826803207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677826803280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677826804074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677826804074 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[6\] " "No output dependent on input pin \"instruction_in\[6\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[7\] " "No output dependent on input pin \"instruction_in\[7\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[8\] " "No output dependent on input pin \"instruction_in\[8\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[9\] " "No output dependent on input pin \"instruction_in\[9\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[10\] " "No output dependent on input pin \"instruction_in\[10\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[11\] " "No output dependent on input pin \"instruction_in\[11\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[12\] " "No output dependent on input pin \"instruction_in\[12\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[13\] " "No output dependent on input pin \"instruction_in\[13\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[14\] " "No output dependent on input pin \"instruction_in\[14\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[15\] " "No output dependent on input pin \"instruction_in\[15\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[16\] " "No output dependent on input pin \"instruction_in\[16\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[17\] " "No output dependent on input pin \"instruction_in\[17\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[18\] " "No output dependent on input pin \"instruction_in\[18\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[19\] " "No output dependent on input pin \"instruction_in\[19\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[20\] " "No output dependent on input pin \"instruction_in\[20\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[21\] " "No output dependent on input pin \"instruction_in\[21\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[22\] " "No output dependent on input pin \"instruction_in\[22\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[23\] " "No output dependent on input pin \"instruction_in\[23\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[24\] " "No output dependent on input pin \"instruction_in\[24\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction_in\[25\] " "No output dependent on input pin \"instruction_in\[25\]\"" {  } { { "control_unit.vhd" "" { Text "G:/My Drive/YEAR_2/Y2T2/comOrg/assignment 2/control_unit/control_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677826804475 "|control_unit|instruction_in[25]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1677826804475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677826804477 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677826804477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677826804477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677826804477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677826804605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 14:00:04 2023 " "Processing ended: Fri Mar 03 14:00:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677826804605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677826804605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677826804605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677826804605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677826811086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677826811097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 14:00:10 2023 " "Processing started: Fri Mar 03 14:00:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677826811097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677826811097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp control_unit -c control_unit --netlist_type=sgate " "Command: quartus_npp control_unit -c control_unit --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677826811097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1677826811375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677826811429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 14:00:11 2023 " "Processing ended: Fri Mar 03 14:00:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677826811429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677826811429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677826811429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677826811429 ""}
