
Studienarbeit_V9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb78  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000354  0800bd38  0800bd38  0000cd38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c08c  0800c08c  0000e340  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c08c  0800c08c  0000d08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c094  0800c094  0000e340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c094  0800c094  0000d094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c098  0800c098  0000d098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000340  20000000  0800c09c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004278  20000340  0800c3dc  0000e340  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200045b8  0800c3dc  0000e5b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e340  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004ffb4  00000000  00000000  0000e370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008044  00000000  00000000  0005e324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002520  00000000  00000000  00066368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000406e  00000000  00000000  00068888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003372f  00000000  00000000  0006c8f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004705e  00000000  00000000  000a0025  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00133d50  00000000  00000000  000e7083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0021add3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077dc  00000000  00000000  0021ae18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0002f64f  00000000  00000000  002225f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000af  00000000  00000000  00251c43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000340 	.word	0x20000340
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800bd20 	.word	0x0800bd20

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000344 	.word	0x20000344
 80001fc:	0800bd20 	.word	0x0800bd20

08000200 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000200:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000202:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000206:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000290 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800020a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800020e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000212:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000214:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000216:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000218:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800021a:	d332      	bcc.n	8000282 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800021c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800021e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000220:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000222:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000224:	d314      	bcc.n	8000250 <_CheckCase2>

08000226 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000226:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000228:	19d0      	adds	r0, r2, r7
 800022a:	bf00      	nop

0800022c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800022c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000230:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000234:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000236:	d005      	beq.n	8000244 <_CSDone>
        LDRB     R3,[R1], #+1
 8000238:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000240:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000242:	d1f3      	bne.n	800022c <_LoopCopyStraight>

08000244 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000244:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000248:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800024a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800024e:	4770      	bx	lr

08000250 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000250:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000252:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000254:	d319      	bcc.n	800028a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000256:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000258:	1b12      	subs	r2, r2, r4

0800025a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800025e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000262:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000266:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000268:	d005      	beq.n	8000276 <_No2ChunkNeeded>

0800026a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800026e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000272:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyAfterWrapAround>

08000276 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000276:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800027a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800027c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800027e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000280:	4770      	bx	lr

08000282 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000282:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000284:	3801      	subs	r0, #1
        CMP      R0,R2
 8000286:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000288:	d2cd      	bcs.n	8000226 <_Case4>

0800028a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800028a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800028e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000290:	200037cc 	.word	0x200037cc

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	@ 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__aeabi_d2f>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a38:	bf24      	itt	cs
 8000a3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a42:	d90d      	bls.n	8000a60 <__aeabi_d2f+0x30>
 8000a44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a58:	bf08      	it	eq
 8000a5a:	f020 0001 	biceq.w	r0, r0, #1
 8000a5e:	4770      	bx	lr
 8000a60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a64:	d121      	bne.n	8000aaa <__aeabi_d2f+0x7a>
 8000a66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a6a:	bfbc      	itt	lt
 8000a6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	4770      	bxlt	lr
 8000a72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a7a:	f1c2 0218 	rsb	r2, r2, #24
 8000a7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000a82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a86:	fa20 f002 	lsr.w	r0, r0, r2
 8000a8a:	bf18      	it	ne
 8000a8c:	f040 0001 	orrne.w	r0, r0, #1
 8000a90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a9c:	ea40 000c 	orr.w	r0, r0, ip
 8000aa0:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa8:	e7cc      	b.n	8000a44 <__aeabi_d2f+0x14>
 8000aaa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aae:	d107      	bne.n	8000ac0 <__aeabi_d2f+0x90>
 8000ab0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab4:	bf1e      	ittt	ne
 8000ab6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000aba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000abe:	4770      	bxne	lr
 8000ac0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_uldivmod>:
 8000ad0:	b953      	cbnz	r3, 8000ae8 <__aeabi_uldivmod+0x18>
 8000ad2:	b94a      	cbnz	r2, 8000ae8 <__aeabi_uldivmod+0x18>
 8000ad4:	2900      	cmp	r1, #0
 8000ad6:	bf08      	it	eq
 8000ad8:	2800      	cmpeq	r0, #0
 8000ada:	bf1c      	itt	ne
 8000adc:	f04f 31ff 	movne.w	r1, #4294967295
 8000ae0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae4:	f000 b988 	b.w	8000df8 <__aeabi_idiv0>
 8000ae8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000af0:	f000 f806 	bl	8000b00 <__udivmoddi4>
 8000af4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000afc:	b004      	add	sp, #16
 8000afe:	4770      	bx	lr

08000b00 <__udivmoddi4>:
 8000b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b04:	9d08      	ldr	r5, [sp, #32]
 8000b06:	468e      	mov	lr, r1
 8000b08:	4604      	mov	r4, r0
 8000b0a:	4688      	mov	r8, r1
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d14a      	bne.n	8000ba6 <__udivmoddi4+0xa6>
 8000b10:	428a      	cmp	r2, r1
 8000b12:	4617      	mov	r7, r2
 8000b14:	d962      	bls.n	8000bdc <__udivmoddi4+0xdc>
 8000b16:	fab2 f682 	clz	r6, r2
 8000b1a:	b14e      	cbz	r6, 8000b30 <__udivmoddi4+0x30>
 8000b1c:	f1c6 0320 	rsb	r3, r6, #32
 8000b20:	fa01 f806 	lsl.w	r8, r1, r6
 8000b24:	fa20 f303 	lsr.w	r3, r0, r3
 8000b28:	40b7      	lsls	r7, r6
 8000b2a:	ea43 0808 	orr.w	r8, r3, r8
 8000b2e:	40b4      	lsls	r4, r6
 8000b30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b34:	fa1f fc87 	uxth.w	ip, r7
 8000b38:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b3c:	0c23      	lsrs	r3, r4, #16
 8000b3e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b42:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b46:	fb01 f20c 	mul.w	r2, r1, ip
 8000b4a:	429a      	cmp	r2, r3
 8000b4c:	d909      	bls.n	8000b62 <__udivmoddi4+0x62>
 8000b4e:	18fb      	adds	r3, r7, r3
 8000b50:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b54:	f080 80ea 	bcs.w	8000d2c <__udivmoddi4+0x22c>
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	f240 80e7 	bls.w	8000d2c <__udivmoddi4+0x22c>
 8000b5e:	3902      	subs	r1, #2
 8000b60:	443b      	add	r3, r7
 8000b62:	1a9a      	subs	r2, r3, r2
 8000b64:	b2a3      	uxth	r3, r4
 8000b66:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b6a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b72:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b76:	459c      	cmp	ip, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x8e>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b80:	f080 80d6 	bcs.w	8000d30 <__udivmoddi4+0x230>
 8000b84:	459c      	cmp	ip, r3
 8000b86:	f240 80d3 	bls.w	8000d30 <__udivmoddi4+0x230>
 8000b8a:	443b      	add	r3, r7
 8000b8c:	3802      	subs	r0, #2
 8000b8e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b92:	eba3 030c 	sub.w	r3, r3, ip
 8000b96:	2100      	movs	r1, #0
 8000b98:	b11d      	cbz	r5, 8000ba2 <__udivmoddi4+0xa2>
 8000b9a:	40f3      	lsrs	r3, r6
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e9c5 3200 	strd	r3, r2, [r5]
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d905      	bls.n	8000bb6 <__udivmoddi4+0xb6>
 8000baa:	b10d      	cbz	r5, 8000bb0 <__udivmoddi4+0xb0>
 8000bac:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4608      	mov	r0, r1
 8000bb4:	e7f5      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000bb6:	fab3 f183 	clz	r1, r3
 8000bba:	2900      	cmp	r1, #0
 8000bbc:	d146      	bne.n	8000c4c <__udivmoddi4+0x14c>
 8000bbe:	4573      	cmp	r3, lr
 8000bc0:	d302      	bcc.n	8000bc8 <__udivmoddi4+0xc8>
 8000bc2:	4282      	cmp	r2, r0
 8000bc4:	f200 8105 	bhi.w	8000dd2 <__udivmoddi4+0x2d2>
 8000bc8:	1a84      	subs	r4, r0, r2
 8000bca:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bce:	2001      	movs	r0, #1
 8000bd0:	4690      	mov	r8, r2
 8000bd2:	2d00      	cmp	r5, #0
 8000bd4:	d0e5      	beq.n	8000ba2 <__udivmoddi4+0xa2>
 8000bd6:	e9c5 4800 	strd	r4, r8, [r5]
 8000bda:	e7e2      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	f000 8090 	beq.w	8000d02 <__udivmoddi4+0x202>
 8000be2:	fab2 f682 	clz	r6, r2
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	f040 80a4 	bne.w	8000d34 <__udivmoddi4+0x234>
 8000bec:	1a8a      	subs	r2, r1, r2
 8000bee:	0c03      	lsrs	r3, r0, #16
 8000bf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf4:	b280      	uxth	r0, r0
 8000bf6:	b2bc      	uxth	r4, r7
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bfe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c06:	fb04 f20c 	mul.w	r2, r4, ip
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d907      	bls.n	8000c1e <__udivmoddi4+0x11e>
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c14:	d202      	bcs.n	8000c1c <__udivmoddi4+0x11c>
 8000c16:	429a      	cmp	r2, r3
 8000c18:	f200 80e0 	bhi.w	8000ddc <__udivmoddi4+0x2dc>
 8000c1c:	46c4      	mov	ip, r8
 8000c1e:	1a9b      	subs	r3, r3, r2
 8000c20:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c24:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c28:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c2c:	fb02 f404 	mul.w	r4, r2, r4
 8000c30:	429c      	cmp	r4, r3
 8000c32:	d907      	bls.n	8000c44 <__udivmoddi4+0x144>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x142>
 8000c3c:	429c      	cmp	r4, r3
 8000c3e:	f200 80ca 	bhi.w	8000dd6 <__udivmoddi4+0x2d6>
 8000c42:	4602      	mov	r2, r0
 8000c44:	1b1b      	subs	r3, r3, r4
 8000c46:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c4a:	e7a5      	b.n	8000b98 <__udivmoddi4+0x98>
 8000c4c:	f1c1 0620 	rsb	r6, r1, #32
 8000c50:	408b      	lsls	r3, r1
 8000c52:	fa22 f706 	lsr.w	r7, r2, r6
 8000c56:	431f      	orrs	r7, r3
 8000c58:	fa0e f401 	lsl.w	r4, lr, r1
 8000c5c:	fa20 f306 	lsr.w	r3, r0, r6
 8000c60:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c64:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c68:	4323      	orrs	r3, r4
 8000c6a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6e:	fa1f fc87 	uxth.w	ip, r7
 8000c72:	fbbe f0f9 	udiv	r0, lr, r9
 8000c76:	0c1c      	lsrs	r4, r3, #16
 8000c78:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c7c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c80:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c84:	45a6      	cmp	lr, r4
 8000c86:	fa02 f201 	lsl.w	r2, r2, r1
 8000c8a:	d909      	bls.n	8000ca0 <__udivmoddi4+0x1a0>
 8000c8c:	193c      	adds	r4, r7, r4
 8000c8e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c92:	f080 809c 	bcs.w	8000dce <__udivmoddi4+0x2ce>
 8000c96:	45a6      	cmp	lr, r4
 8000c98:	f240 8099 	bls.w	8000dce <__udivmoddi4+0x2ce>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	443c      	add	r4, r7
 8000ca0:	eba4 040e 	sub.w	r4, r4, lr
 8000ca4:	fa1f fe83 	uxth.w	lr, r3
 8000ca8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cac:	fb09 4413 	mls	r4, r9, r3, r4
 8000cb0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cb4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb8:	45a4      	cmp	ip, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1ce>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cc2:	f080 8082 	bcs.w	8000dca <__udivmoddi4+0x2ca>
 8000cc6:	45a4      	cmp	ip, r4
 8000cc8:	d97f      	bls.n	8000dca <__udivmoddi4+0x2ca>
 8000cca:	3b02      	subs	r3, #2
 8000ccc:	443c      	add	r4, r7
 8000cce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cd2:	eba4 040c 	sub.w	r4, r4, ip
 8000cd6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cda:	4564      	cmp	r4, ip
 8000cdc:	4673      	mov	r3, lr
 8000cde:	46e1      	mov	r9, ip
 8000ce0:	d362      	bcc.n	8000da8 <__udivmoddi4+0x2a8>
 8000ce2:	d05f      	beq.n	8000da4 <__udivmoddi4+0x2a4>
 8000ce4:	b15d      	cbz	r5, 8000cfe <__udivmoddi4+0x1fe>
 8000ce6:	ebb8 0203 	subs.w	r2, r8, r3
 8000cea:	eb64 0409 	sbc.w	r4, r4, r9
 8000cee:	fa04 f606 	lsl.w	r6, r4, r6
 8000cf2:	fa22 f301 	lsr.w	r3, r2, r1
 8000cf6:	431e      	orrs	r6, r3
 8000cf8:	40cc      	lsrs	r4, r1
 8000cfa:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfe:	2100      	movs	r1, #0
 8000d00:	e74f      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000d02:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d06:	0c01      	lsrs	r1, r0, #16
 8000d08:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d12:	463b      	mov	r3, r7
 8000d14:	4638      	mov	r0, r7
 8000d16:	463c      	mov	r4, r7
 8000d18:	46b8      	mov	r8, r7
 8000d1a:	46be      	mov	lr, r7
 8000d1c:	2620      	movs	r6, #32
 8000d1e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d22:	eba2 0208 	sub.w	r2, r2, r8
 8000d26:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d2a:	e766      	b.n	8000bfa <__udivmoddi4+0xfa>
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	e718      	b.n	8000b62 <__udivmoddi4+0x62>
 8000d30:	4610      	mov	r0, r2
 8000d32:	e72c      	b.n	8000b8e <__udivmoddi4+0x8e>
 8000d34:	f1c6 0220 	rsb	r2, r6, #32
 8000d38:	fa2e f302 	lsr.w	r3, lr, r2
 8000d3c:	40b7      	lsls	r7, r6
 8000d3e:	40b1      	lsls	r1, r6
 8000d40:	fa20 f202 	lsr.w	r2, r0, r2
 8000d44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d54:	0c11      	lsrs	r1, r2, #16
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb08 f904 	mul.w	r9, r8, r4
 8000d5e:	40b0      	lsls	r0, r6
 8000d60:	4589      	cmp	r9, r1
 8000d62:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d66:	b280      	uxth	r0, r0
 8000d68:	d93e      	bls.n	8000de8 <__udivmoddi4+0x2e8>
 8000d6a:	1879      	adds	r1, r7, r1
 8000d6c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d70:	d201      	bcs.n	8000d76 <__udivmoddi4+0x276>
 8000d72:	4589      	cmp	r9, r1
 8000d74:	d81f      	bhi.n	8000db6 <__udivmoddi4+0x2b6>
 8000d76:	eba1 0109 	sub.w	r1, r1, r9
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d86:	b292      	uxth	r2, r2
 8000d88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d8c:	4542      	cmp	r2, r8
 8000d8e:	d229      	bcs.n	8000de4 <__udivmoddi4+0x2e4>
 8000d90:	18ba      	adds	r2, r7, r2
 8000d92:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d96:	d2c4      	bcs.n	8000d22 <__udivmoddi4+0x222>
 8000d98:	4542      	cmp	r2, r8
 8000d9a:	d2c2      	bcs.n	8000d22 <__udivmoddi4+0x222>
 8000d9c:	f1a9 0102 	sub.w	r1, r9, #2
 8000da0:	443a      	add	r2, r7
 8000da2:	e7be      	b.n	8000d22 <__udivmoddi4+0x222>
 8000da4:	45f0      	cmp	r8, lr
 8000da6:	d29d      	bcs.n	8000ce4 <__udivmoddi4+0x1e4>
 8000da8:	ebbe 0302 	subs.w	r3, lr, r2
 8000dac:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000db0:	3801      	subs	r0, #1
 8000db2:	46e1      	mov	r9, ip
 8000db4:	e796      	b.n	8000ce4 <__udivmoddi4+0x1e4>
 8000db6:	eba7 0909 	sub.w	r9, r7, r9
 8000dba:	4449      	add	r1, r9
 8000dbc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dc0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc4:	fb09 f804 	mul.w	r8, r9, r4
 8000dc8:	e7db      	b.n	8000d82 <__udivmoddi4+0x282>
 8000dca:	4673      	mov	r3, lr
 8000dcc:	e77f      	b.n	8000cce <__udivmoddi4+0x1ce>
 8000dce:	4650      	mov	r0, sl
 8000dd0:	e766      	b.n	8000ca0 <__udivmoddi4+0x1a0>
 8000dd2:	4608      	mov	r0, r1
 8000dd4:	e6fd      	b.n	8000bd2 <__udivmoddi4+0xd2>
 8000dd6:	443b      	add	r3, r7
 8000dd8:	3a02      	subs	r2, #2
 8000dda:	e733      	b.n	8000c44 <__udivmoddi4+0x144>
 8000ddc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000de0:	443b      	add	r3, r7
 8000de2:	e71c      	b.n	8000c1e <__udivmoddi4+0x11e>
 8000de4:	4649      	mov	r1, r9
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x222>
 8000de8:	eba1 0109 	sub.w	r1, r1, r9
 8000dec:	46c4      	mov	ip, r8
 8000dee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df2:	fb09 f804 	mul.w	r8, r9, r4
 8000df6:	e7c4      	b.n	8000d82 <__udivmoddi4+0x282>

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <configureTimerForRunTimeStats>:
/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{

}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 8000e00:	2000      	movs	r0, #0
 8000e02:	4770      	bx	lr

08000e04 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000e04:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000e06:	2001      	movs	r0, #1
 8000e08:	f004 faea 	bl	80053e0 <osDelay>
  for(;;)
 8000e0c:	e7fb      	b.n	8000e06 <StartDefaultTask+0x2>
 8000e0e:	bf00      	nop

08000e10 <IMU_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IMU_Task */
void IMU_Task(void *argument)
{
 8000e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e14:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 8000eb4 <IMU_Task+0xa4>
 8000e18:	4f24      	ldr	r7, [pc, #144]	@ (8000eac <IMU_Task+0x9c>)
 8000e1a:	b098      	sub	sp, #96	@ 0x60
 8000e1c:	ae11      	add	r6, sp, #68	@ 0x44
 8000e1e:	ad14      	add	r5, sp, #80	@ 0x50
    LSM6DSL_RAW_VALUES lsm6dsl_raw_values;

    for(;;)
    {
    	// Auf Aktivierungsflag warten
        osThreadFlagsWait(THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8000e20:	2101      	movs	r1, #1
 8000e22:	f04f 32ff 	mov.w	r2, #4294967295
 8000e26:	4608      	mov	r0, r1
 8000e28:	f004 fa86 	bl	8005338 <osThreadFlagsWait>
        // I2C-Bus sichern
        osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8000e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e30:	f8d8 0000 	ldr.w	r0, [r8]
 8000e34:	f004 fb42 	bl	80054bc <osSemaphoreAcquire>
        // Prfen, ob neue Daten vorliegen
        HAL_status = LSM6DSL_data_ready();
 8000e38:	f007 fe1a 	bl	8008a70 <LSM6DSL_data_ready>

        	if(HAL_status == HAL_OK)
 8000e3c:	bb88      	cbnz	r0, 8000ea2 <IMU_Task+0x92>
            	{
					// Rohwerte auslesen und in SI umrechnenL
        			LSM6DSL_VALUES current_imu = LSM6DSL_get_values();
 8000e3e:	4630      	mov	r0, r6
 8000e40:	f007 feb6 	bl	8008bb0 <LSM6DSL_get_values>
					LIS3MDL_VALUES current_mag = LIS3MDL_get_values();
 8000e44:	f008 f950 	bl	80090e8 <LIS3MDL_get_values>

					// Filter
					LSM6DSL_filtered_values = Filter_Update(current_imu);
 8000e48:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000e4c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
					LIS3MDL_VALUES current_mag = LIS3MDL_get_values();
 8000e50:	ed8d 0a0d 	vstr	s0, [sp, #52]	@ 0x34
					LSM6DSL_filtered_values = Filter_Update(current_imu);
 8000e54:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
					LIS3MDL_VALUES current_mag = LIS3MDL_get_values();
 8000e58:	edcd 0a0e 	vstr	s1, [sp, #56]	@ 0x38
 8000e5c:	ed8d 1a0f 	vstr	s2, [sp, #60]	@ 0x3c
 8000e60:	edcd 1a10 	vstr	s3, [sp, #64]	@ 0x40
					LSM6DSL_filtered_values = Filter_Update(current_imu);
 8000e64:	a804      	add	r0, sp, #16
 8000e66:	f004 f8f1 	bl	800504c <Filter_Update>
 8000e6a:	f10d 0c10 	add.w	ip, sp, #16
 8000e6e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000e72:	4c0f      	ldr	r4, [pc, #60]	@ (8000eb0 <IMU_Task+0xa0>)
					LIS3MDL_filtered_values = LIS3MDL_Filter_Update(current_mag);
 8000e74:	ed9d 0a0d 	vldr	s0, [sp, #52]	@ 0x34
 8000e78:	eddd 0a0e 	vldr	s1, [sp, #56]	@ 0x38
 8000e7c:	ed9d 1a0f 	vldr	s2, [sp, #60]	@ 0x3c
 8000e80:	eddd 1a10 	vldr	s3, [sp, #64]	@ 0x40
					LSM6DSL_filtered_values = Filter_Update(current_imu);
 8000e84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e86:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8000e8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					LIS3MDL_filtered_values = LIS3MDL_Filter_Update(current_mag);
 8000e8e:	f004 f949 	bl	8005124 <LIS3MDL_Filter_Update>
 8000e92:	ed87 0a00 	vstr	s0, [r7]
 8000e96:	edc7 0a01 	vstr	s1, [r7, #4]
 8000e9a:	ed87 1a02 	vstr	s2, [r7, #8]
 8000e9e:	edc7 1a03 	vstr	s3, [r7, #12]
                }

        osSemaphoreRelease(I2C2availableHandle);
 8000ea2:	f8d8 0000 	ldr.w	r0, [r8]
 8000ea6:	f004 fb3b 	bl	8005520 <osSemaphoreRelease>
        osThreadFlagsWait(THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8000eaa:	e7b9      	b.n	8000e20 <IMU_Task+0x10>
 8000eac:	20000378 	.word	0x20000378
 8000eb0:	20000388 	.word	0x20000388
 8000eb4:	2000035c 	.word	0x2000035c

08000eb8 <Magneto_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Magneto_Task */
void Magneto_Task(void *argument)
{
 8000eb8:	b510      	push	{r4, lr}
 8000eba:	4c07      	ldr	r4, [pc, #28]	@ (8000ed8 <Magneto_Task+0x20>)
  /* USER CODE BEGIN Magneto_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec2:	4608      	mov	r0, r1
 8000ec4:	f004 fa38 	bl	8005338 <osThreadFlagsWait>
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8000ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ecc:	6820      	ldr	r0, [r4, #0]
 8000ece:	f004 faf5 	bl	80054bc <osSemaphoreAcquire>
	  HAL_status = LIS3MDL_data_ready();
 8000ed2:	f008 f891 	bl	8008ff8 <LIS3MDL_data_ready>
  for(;;)
 8000ed6:	e7f1      	b.n	8000ebc <Magneto_Task+0x4>
 8000ed8:	2000035c 	.word	0x2000035c

08000edc <ToF_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ToF_Task */
void ToF_Task(void *argument)
{
 8000edc:	b510      	push	{r4, lr}
 8000ede:	4c07      	ldr	r4, [pc, #28]	@ (8000efc <ToF_Task+0x20>)
  /* USER CODE BEGIN ToF_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	f004 fa26 	bl	8005338 <osThreadFlagsWait>
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8000eec:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef0:	6820      	ldr	r0, [r4, #0]
 8000ef2:	f004 fae3 	bl	80054bc <osSemaphoreAcquire>
	  HAL_status = VL53L0X_data_ready();
 8000ef6:	f00a fde3 	bl	800bac0 <VL53L0X_data_ready>
  for(;;)
 8000efa:	e7f1      	b.n	8000ee0 <ToF_Task+0x4>
 8000efc:	2000035c 	.word	0x2000035c

08000f00 <Baro_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Baro_Task */
void Baro_Task(void *argument)
{
 8000f00:	b510      	push	{r4, lr}
 8000f02:	4c07      	ldr	r4, [pc, #28]	@ (8000f20 <Baro_Task+0x20>)
  /* USER CODE BEGIN Baro_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8000f04:	2101      	movs	r1, #1
 8000f06:	f04f 32ff 	mov.w	r2, #4294967295
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	f004 fa14 	bl	8005338 <osThreadFlagsWait>
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8000f10:	f04f 31ff 	mov.w	r1, #4294967295
 8000f14:	6820      	ldr	r0, [r4, #0]
 8000f16:	f004 fad1 	bl	80054bc <osSemaphoreAcquire>
	  HAL_status = LPS22HB_data_ready();
 8000f1a:	f007 fec3 	bl	8008ca4 <LPS22HB_data_ready>
  for(;;)
 8000f1e:	e7f1      	b.n	8000f04 <Baro_Task+0x4>
 8000f20:	2000035c 	.word	0x2000035c

08000f24 <Humidity_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Humidity_Task */
void Humidity_Task(void *argument)
{
 8000f24:	b510      	push	{r4, lr}
 8000f26:	4c07      	ldr	r4, [pc, #28]	@ (8000f44 <Humidity_Task+0x20>)
  /* USER CODE BEGIN Humidity_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8000f28:	2101      	movs	r1, #1
 8000f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8000f2e:	4608      	mov	r0, r1
 8000f30:	f004 fa02 	bl	8005338 <osThreadFlagsWait>
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8000f34:	f04f 31ff 	mov.w	r1, #4294967295
 8000f38:	6820      	ldr	r0, [r4, #0]
 8000f3a:	f004 fabf 	bl	80054bc <osSemaphoreAcquire>
	  HAL_status = HTS221_data_ready();
 8000f3e:	f007 ff87 	bl	8008e50 <HTS221_data_ready>
  for(;;)
 8000f42:	e7f1      	b.n	8000f28 <Humidity_Task+0x4>
 8000f44:	2000035c 	.word	0x2000035c

08000f48 <SystemClock_Config>:
{
 8000f48:	b510      	push	{r4, lr}
 8000f4a:	b098      	sub	sp, #96	@ 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f4c:	2244      	movs	r2, #68	@ 0x44
 8000f4e:	2100      	movs	r1, #0
 8000f50:	a806      	add	r0, sp, #24
 8000f52:	f00a fded 	bl	800bb30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f56:	2000      	movs	r0, #0
 8000f58:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8000f5c:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8000f60:	9005      	str	r0, [sp, #20]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000f62:	f002 fadb 	bl	800351c <HAL_PWREx_ControlVoltageScaling>
 8000f66:	b108      	cbz	r0, 8000f6c <SystemClock_Config+0x24>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f68:	b672      	cpsid	i
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state
   */
  __disable_irq();
  while (1) {
 8000f6a:	e7fe      	b.n	8000f6a <SystemClock_Config+0x22>
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f6c:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8000fc8 <SystemClock_Config+0x80>
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000f70:	2301      	movs	r3, #1
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f72:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f76:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8000fd0 <SystemClock_Config+0x88>
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f7a:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000f7e:	233c      	movs	r3, #60	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f80:	2202      	movs	r2, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f82:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000f84:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f86:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f88:	2360      	movs	r3, #96	@ 0x60
 8000f8a:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f8c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f90:	9106      	str	r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f92:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f94:	9216      	str	r2, [sp, #88]	@ 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f96:	f002 fbc5 	bl	8003724 <HAL_RCC_OscConfig>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	b108      	cbz	r0, 8000fa2 <SystemClock_Config+0x5a>
 8000f9e:	b672      	cpsid	i
  while (1) {
 8000fa0:	e7fe      	b.n	8000fa0 <SystemClock_Config+0x58>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa2:	240f      	movs	r4, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa4:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fa6:	2105      	movs	r1, #5
 8000fa8:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000faa:	e9cd 4201 	strd	r4, r2, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fae:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fb2:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fb4:	f002 fecc 	bl	8003d50 <HAL_RCC_ClockConfig>
 8000fb8:	b108      	cbz	r0, 8000fbe <SystemClock_Config+0x76>
 8000fba:	b672      	cpsid	i
  while (1) {
 8000fbc:	e7fe      	b.n	8000fbc <SystemClock_Config+0x74>
}
 8000fbe:	b018      	add	sp, #96	@ 0x60
 8000fc0:	bd10      	pop	{r4, pc}
 8000fc2:	bf00      	nop
 8000fc4:	f3af 8000 	nop.w
 8000fc8:	00000002 	.word	0x00000002
 8000fcc:	00000002 	.word	0x00000002
 8000fd0:	00000001 	.word	0x00000001
 8000fd4:	00000000 	.word	0x00000000

08000fd8 <main>:
{
 8000fd8:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fda:	2400      	movs	r4, #0
{
 8000fdc:	b08d      	sub	sp, #52	@ 0x34
  HAL_Init();
 8000fde:	f000 fc13 	bl	8001808 <HAL_Init>
  SystemClock_Config();
 8000fe2:	f7ff ffb1 	bl	8000f48 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe6:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000fea:	e9cd 4408 	strd	r4, r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fee:	4da6      	ldr	r5, [pc, #664]	@ (8001288 <main+0x2b0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff0:	940a      	str	r4, [sp, #40]	@ 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ff2:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000ff4:	48a5      	ldr	r0, [pc, #660]	@ (800128c <main+0x2b4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ff6:	f043 0304 	orr.w	r3, r3, #4
 8000ffa:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000ffc:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000ffe:	f003 0304 	and.w	r3, r3, #4
 8001002:	9301      	str	r3, [sp, #4]
 8001004:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001006:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001008:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800100c:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800100e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001010:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001014:	9302      	str	r3, [sp, #8]
 8001016:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001018:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800101a:	f043 0302 	orr.w	r3, r3, #2
 800101e:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8001020:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001022:	f003 0302 	and.w	r3, r3, #2
 8001026:	9303      	str	r3, [sp, #12]
 8001028:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800102a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800102c:	f043 0308 	orr.w	r3, r3, #8
 8001030:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8001032:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001034:	f003 0308 	and.w	r3, r3, #8
 8001038:	9304      	str	r3, [sp, #16]
 800103a:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800103c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800103e:	f043 0301 	orr.w	r3, r3, #1
 8001042:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8001044:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001046:	f003 0301 	and.w	r3, r3, #1
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800104a:	4622      	mov	r2, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800104c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800104e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001052:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001054:	f000 ff1e 	bl	8001e94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_RESET);
 8001058:	488d      	ldr	r0, [pc, #564]	@ (8001290 <main+0x2b8>)
 800105a:	4622      	mov	r2, r4
 800105c:	2140      	movs	r1, #64	@ 0x40
 800105e:	f000 ff19 	bl	8001e94 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001062:	f44f 5204 	mov.w	r2, #8448	@ 0x2100
 8001066:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800106a:	4889      	ldr	r0, [pc, #548]	@ (8001290 <main+0x2b8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800106e:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001070:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001072:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001076:	f000 fde7 	bl	8001c48 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800107e:	4883      	ldr	r0, [pc, #524]	@ (800128c <main+0x2b4>)
 8001080:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001082:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001086:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800108a:	f000 fddd 	bl	8001c48 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|HTS221_DRDY_EXTI15_Pin;
 800108e:	f44f 420c 	mov.w	r2, #35840	@ 0x8c00
 8001092:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001096:	487f      	ldr	r0, [pc, #508]	@ (8001294 <main+0x2bc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800109a:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|HTS221_DRDY_EXTI15_Pin;
 800109c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a0:	f000 fdd2 	bl	8001c48 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 80010a4:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80010a6:	487a      	ldr	r0, [pc, #488]	@ (8001290 <main+0x2b8>)
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 80010a8:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80010aa:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b0:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80010b2:	f000 fdc9 	bl	8001c48 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin;
 80010b6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010ba:	2280      	movs	r2, #128	@ 0x80
  HAL_GPIO_Init(VL53L0X_GPIO1_EXTI7_GPIO_Port, &GPIO_InitStruct);
 80010bc:	4874      	ldr	r0, [pc, #464]	@ (8001290 <main+0x2b8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(VL53L0X_GPIO1_EXTI7_GPIO_Port, &GPIO_InitStruct);
 80010c0:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin;
 80010c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(VL53L0X_GPIO1_EXTI7_GPIO_Port, &GPIO_InitStruct);
 80010c6:	f000 fdbf 	bl	8001c48 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 10, 0);
 80010ca:	4622      	mov	r2, r4
 80010cc:	210a      	movs	r1, #10
 80010ce:	2017      	movs	r0, #23
 80010d0:	f000 fbe0 	bl	8001894 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 80010d4:	4622      	mov	r2, r4
 80010d6:	210a      	movs	r1, #10
 80010d8:	2028      	movs	r0, #40	@ 0x28
 80010da:	f000 fbdb 	bl	8001894 <HAL_NVIC_SetPriority>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80010de:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80010e0:	f043 0304 	orr.w	r3, r3, #4
 80010e4:	64ab      	str	r3, [r5, #72]	@ 0x48
 80010e6:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80010e8:	f003 0304 	and.w	r3, r3, #4
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010f0:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80010f2:	4333      	orrs	r3, r6
 80010f4:	64ab      	str	r3, [r5, #72]	@ 0x48
 80010f6:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hi2c2.Instance = I2C2;
 80010f8:	4d67      	ldr	r5, [pc, #412]	@ (8001298 <main+0x2c0>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010fa:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 7, 0);
 80010fc:	2107      	movs	r1, #7
 80010fe:	4622      	mov	r2, r4
 8001100:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001102:	9306      	str	r3, [sp, #24]
 8001104:	9b06      	ldr	r3, [sp, #24]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 7, 0);
 8001106:	f000 fbc5 	bl	8001894 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800110a:	200b      	movs	r0, #11
 800110c:	f000 fbfe 	bl	800190c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 8, 0);
 8001110:	4622      	mov	r2, r4
 8001112:	2108      	movs	r1, #8
 8001114:	200c      	movs	r0, #12
 8001116:	f000 fbbd 	bl	8001894 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800111a:	200c      	movs	r0, #12
 800111c:	f000 fbf6 	bl	800190c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001120:	4622      	mov	r2, r4
 8001122:	2105      	movs	r1, #5
 8001124:	200d      	movs	r0, #13
 8001126:	f000 fbb5 	bl	8001894 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800112a:	200d      	movs	r0, #13
 800112c:	f000 fbee 	bl	800190c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001130:	4622      	mov	r2, r4
 8001132:	2105      	movs	r1, #5
 8001134:	200e      	movs	r0, #14
 8001136:	f000 fbad 	bl	8001894 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800113a:	200e      	movs	r0, #14
 800113c:	f000 fbe6 	bl	800190c <HAL_NVIC_EnableIRQ>
  hi2c2.Init.Timing = 0x10B21F61;
 8001140:	4a56      	ldr	r2, [pc, #344]	@ (800129c <main+0x2c4>)
 8001142:	4b57      	ldr	r3, [pc, #348]	@ (80012a0 <main+0x2c8>)
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001144:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001146:	4628      	mov	r0, r5
  hi2c2.Init.Timing = 0x10B21F61;
 8001148:	e9c5 2300 	strd	r2, r3, [r5]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800114c:	e9c5 4602 	strd	r4, r6, [r5, #8]
  hi2c2.Init.OwnAddress2 = 0;
 8001150:	e9c5 4404 	strd	r4, r4, [r5, #16]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001154:	e9c5 4406 	strd	r4, r4, [r5, #24]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001158:	f000 feae 	bl	8001eb8 <HAL_I2C_Init>
 800115c:	b108      	cbz	r0, 8001162 <main+0x18a>
 800115e:	b672      	cpsid	i
  while (1) {
 8001160:	e7fe      	b.n	8001160 <main+0x188>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001162:	4601      	mov	r1, r0
 8001164:	4628      	mov	r0, r5
 8001166:	f002 f973 	bl	8003450 <HAL_I2CEx_ConfigAnalogFilter>
 800116a:	b108      	cbz	r0, 8001170 <main+0x198>
 800116c:	b672      	cpsid	i
  while (1) {
 800116e:	e7fe      	b.n	800116e <main+0x196>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001170:	4601      	mov	r1, r0
 8001172:	4628      	mov	r0, r5
 8001174:	f002 f996 	bl	80034a4 <HAL_I2CEx_ConfigDigitalFilter>
 8001178:	4603      	mov	r3, r0
 800117a:	b108      	cbz	r0, 8001180 <main+0x1a8>
 800117c:	b672      	cpsid	i
  while (1) {
 800117e:	e7fe      	b.n	800117e <main+0x1a6>
  huart1.Instance = USART1;
 8001180:	4c48      	ldr	r4, [pc, #288]	@ (80012a4 <main+0x2cc>)
  huart1.Init.BaudRate = 115200;
 8001182:	4949      	ldr	r1, [pc, #292]	@ (80012a8 <main+0x2d0>)
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001184:	62a3      	str	r3, [r4, #40]	@ 0x28
  huart1.Init.BaudRate = 115200;
 8001186:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800118a:	e9c4 1200 	strd	r1, r2, [r4]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800118e:	4620      	mov	r0, r4
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001190:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001192:	e9c4 3302 	strd	r3, r3, [r4, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001196:	e9c4 3204 	strd	r3, r2, [r4, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800119a:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800119e:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011a2:	f003 fe89 	bl	8004eb8 <HAL_UART_Init>
 80011a6:	4601      	mov	r1, r0
 80011a8:	b108      	cbz	r0, 80011ae <main+0x1d6>
 80011aa:	b672      	cpsid	i
  while (1) {
 80011ac:	e7fe      	b.n	80011ac <main+0x1d4>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011ae:	4620      	mov	r0, r4
 80011b0:	f003 fef4 	bl	8004f9c <HAL_UARTEx_SetTxFifoThreshold>
 80011b4:	4601      	mov	r1, r0
 80011b6:	b108      	cbz	r0, 80011bc <main+0x1e4>
 80011b8:	b672      	cpsid	i
  while (1) {
 80011ba:	e7fe      	b.n	80011ba <main+0x1e2>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011bc:	4620      	mov	r0, r4
 80011be:	f003 ff13 	bl	8004fe8 <HAL_UARTEx_SetRxFifoThreshold>
 80011c2:	b108      	cbz	r0, 80011c8 <main+0x1f0>
 80011c4:	b672      	cpsid	i
  while (1) {
 80011c6:	e7fe      	b.n	80011c6 <main+0x1ee>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011c8:	4620      	mov	r0, r4
 80011ca:	f003 fec9 	bl	8004f60 <HAL_UARTEx_DisableFifoMode>
 80011ce:	4604      	mov	r4, r0
 80011d0:	b108      	cbz	r0, 80011d6 <main+0x1fe>
 80011d2:	b672      	cpsid	i
  while (1) {
 80011d4:	e7fe      	b.n	80011d4 <main+0x1fc>
  vl53l0x_initialize(); /* ToF */
 80011d6:	f00a fc31 	bl	800ba3c <vl53l0x_initialize>
  HTS221_initialize();  /* Humidity */
 80011da:	f007 fdd9 	bl	8008d90 <HTS221_initialize>
  LPS22HB_initialize(); /* Barometer */
 80011de:	f007 fcf7 	bl	8008bd0 <LPS22HB_initialize>
  LSM6DSL_initialize(); /* IMU */
 80011e2:	f007 fbe7 	bl	80089b4 <LSM6DSL_initialize>
  LIS3MDL_initialize(); /* Magnetometer */
 80011e6:	f007 fe9b 	bl	8008f20 <LIS3MDL_initialize>
  Filter_Init();
 80011ea:	f003 ff23 	bl	8005034 <Filter_Init>
  osKernelInitialize();
 80011ee:	f003 ffd5 	bl	800519c <osKernelInitialize>
  I2C2availableHandle = osSemaphoreNew(1, 1, &I2C2available_attributes);
 80011f2:	4a2e      	ldr	r2, [pc, #184]	@ (80012ac <main+0x2d4>)
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80011f4:	4d2e      	ldr	r5, [pc, #184]	@ (80012b0 <main+0x2d8>)
  I2C2availableHandle = osSemaphoreNew(1, 1, &I2C2available_attributes);
 80011f6:	4631      	mov	r1, r6
 80011f8:	4630      	mov	r0, r6
 80011fa:	f004 f8ff 	bl	80053fc <osSemaphoreNew>
 80011fe:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <main+0x2dc>)
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001200:	4a2d      	ldr	r2, [pc, #180]	@ (80012b8 <main+0x2e0>)
  I2C2availableHandle = osSemaphoreNew(1, 1, &I2C2available_attributes);
 8001202:	6018      	str	r0, [r3, #0]
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001204:	4621      	mov	r1, r4
 8001206:	482d      	ldr	r0, [pc, #180]	@ (80012bc <main+0x2e4>)
 8001208:	f003 fffc 	bl	8005204 <osThreadNew>
  IMUTaskHandle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 800120c:	4a2c      	ldr	r2, [pc, #176]	@ (80012c0 <main+0x2e8>)
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800120e:	6028      	str	r0, [r5, #0]
  IMUTaskHandle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 8001210:	4621      	mov	r1, r4
 8001212:	482c      	ldr	r0, [pc, #176]	@ (80012c4 <main+0x2ec>)
 8001214:	f003 fff6 	bl	8005204 <osThreadNew>
 8001218:	4b2b      	ldr	r3, [pc, #172]	@ (80012c8 <main+0x2f0>)
  MagnetoTaskHandle = osThreadNew(Magneto_Task, NULL, &MagnetoTask_attributes);
 800121a:	4a2c      	ldr	r2, [pc, #176]	@ (80012cc <main+0x2f4>)
  IMUTaskHandle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 800121c:	6018      	str	r0, [r3, #0]
  MagnetoTaskHandle = osThreadNew(Magneto_Task, NULL, &MagnetoTask_attributes);
 800121e:	4621      	mov	r1, r4
 8001220:	482b      	ldr	r0, [pc, #172]	@ (80012d0 <main+0x2f8>)
 8001222:	f003 ffef 	bl	8005204 <osThreadNew>
 8001226:	4b2b      	ldr	r3, [pc, #172]	@ (80012d4 <main+0x2fc>)
  ToFTaskHandle = osThreadNew(ToF_Task, NULL, &ToFTask_attributes);
 8001228:	4a2b      	ldr	r2, [pc, #172]	@ (80012d8 <main+0x300>)
  MagnetoTaskHandle = osThreadNew(Magneto_Task, NULL, &MagnetoTask_attributes);
 800122a:	6018      	str	r0, [r3, #0]
  ToFTaskHandle = osThreadNew(ToF_Task, NULL, &ToFTask_attributes);
 800122c:	4621      	mov	r1, r4
 800122e:	482b      	ldr	r0, [pc, #172]	@ (80012dc <main+0x304>)
 8001230:	f003 ffe8 	bl	8005204 <osThreadNew>
 8001234:	4b2a      	ldr	r3, [pc, #168]	@ (80012e0 <main+0x308>)
  BaroTaskHandle = osThreadNew(Baro_Task, NULL, &BaroTask_attributes);
 8001236:	4a2b      	ldr	r2, [pc, #172]	@ (80012e4 <main+0x30c>)
  ToFTaskHandle = osThreadNew(ToF_Task, NULL, &ToFTask_attributes);
 8001238:	6018      	str	r0, [r3, #0]
  BaroTaskHandle = osThreadNew(Baro_Task, NULL, &BaroTask_attributes);
 800123a:	4621      	mov	r1, r4
 800123c:	482a      	ldr	r0, [pc, #168]	@ (80012e8 <main+0x310>)
 800123e:	f003 ffe1 	bl	8005204 <osThreadNew>
 8001242:	4b2a      	ldr	r3, [pc, #168]	@ (80012ec <main+0x314>)
  HumidityTaskHandle = osThreadNew(Humidity_Task, NULL, &HumidityTask_attributes);
 8001244:	4a2a      	ldr	r2, [pc, #168]	@ (80012f0 <main+0x318>)
  BaroTaskHandle = osThreadNew(Baro_Task, NULL, &BaroTask_attributes);
 8001246:	6018      	str	r0, [r3, #0]
  HumidityTaskHandle = osThreadNew(Humidity_Task, NULL, &HumidityTask_attributes);
 8001248:	4621      	mov	r1, r4
 800124a:	482a      	ldr	r0, [pc, #168]	@ (80012f4 <main+0x31c>)
 800124c:	f003 ffda 	bl	8005204 <osThreadNew>
 8001250:	4b29      	ldr	r3, [pc, #164]	@ (80012f8 <main+0x320>)
 8001252:	4602      	mov	r2, r0
  osThreadTerminate(defaultTaskHandle);
 8001254:	6828      	ldr	r0, [r5, #0]
  HumidityTaskHandle = osThreadNew(Humidity_Task, NULL, &HumidityTask_attributes);
 8001256:	601a      	str	r2, [r3, #0]
  osThreadTerminate(defaultTaskHandle);
 8001258:	f004 f81a 	bl	8005290 <osThreadTerminate>
  SEGGER_SYSVIEW_Conf();
 800125c:	f007 fade 	bl	800881c <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 8001260:	f006 fde0 	bl	8007e24 <SEGGER_SYSVIEW_Start>
  SEGGER_SYSVIEW_PrintfHost("START");
 8001264:	4825      	ldr	r0, [pc, #148]	@ (80012fc <main+0x324>)
 8001266:	f007 fa8f 	bl	8008788 <SEGGER_SYSVIEW_PrintfHost>
  HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 800126a:	2028      	movs	r0, #40	@ 0x28
 800126c:	f000 fb5c 	bl	8001928 <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 8001270:	2017      	movs	r0, #23
 8001272:	f000 fb59 	bl	8001928 <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001276:	2017      	movs	r0, #23
 8001278:	f000 fb48 	bl	800190c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800127c:	2028      	movs	r0, #40	@ 0x28
 800127e:	f000 fb45 	bl	800190c <HAL_NVIC_EnableIRQ>
  osKernelStart();
 8001282:	f003 ff9d 	bl	80051c0 <osKernelStart>
	  while (1)
 8001286:	e7fe      	b.n	8001286 <main+0x2ae>
 8001288:	40021000 	.word	0x40021000
 800128c:	48000400 	.word	0x48000400
 8001290:	48000800 	.word	0x48000800
 8001294:	48000c00 	.word	0x48000c00
 8001298:	200005bc 	.word	0x200005bc
 800129c:	40005800 	.word	0x40005800
 80012a0:	10b21f61 	.word	0x10b21f61
 80012a4:	20000468 	.word	0x20000468
 80012a8:	40013800 	.word	0x40013800
 80012ac:	0800bf0c 	.word	0x0800bf0c
 80012b0:	20000374 	.word	0x20000374
 80012b4:	2000035c 	.word	0x2000035c
 80012b8:	0800bfd0 	.word	0x0800bfd0
 80012bc:	08000e05 	.word	0x08000e05
 80012c0:	0800bfac 	.word	0x0800bfac
 80012c4:	08000e11 	.word	0x08000e11
 80012c8:	20000370 	.word	0x20000370
 80012cc:	0800bf88 	.word	0x0800bf88
 80012d0:	08000eb9 	.word	0x08000eb9
 80012d4:	2000036c 	.word	0x2000036c
 80012d8:	0800bf64 	.word	0x0800bf64
 80012dc:	08000edd 	.word	0x08000edd
 80012e0:	20000368 	.word	0x20000368
 80012e4:	0800bf40 	.word	0x0800bf40
 80012e8:	08000f01 	.word	0x08000f01
 80012ec:	20000364 	.word	0x20000364
 80012f0:	0800bf1c 	.word	0x0800bf1c
 80012f4:	08000f25 	.word	0x08000f25
 80012f8:	20000360 	.word	0x20000360
 80012fc:	0800bd38 	.word	0x0800bd38

08001300 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM17)
 8001300:	4b03      	ldr	r3, [pc, #12]	@ (8001310 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001302:	6802      	ldr	r2, [r0, #0]
 8001304:	429a      	cmp	r2, r3
 8001306:	d000      	beq.n	800130a <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8001308:	4770      	bx	lr
    HAL_IncTick();
 800130a:	f000 ba8d 	b.w	8001828 <HAL_IncTick>
 800130e:	bf00      	nop
 8001310:	40014800 	.word	0x40014800

08001314 <Error_Handler>:
 8001314:	b672      	cpsid	i
  while (1) {
 8001316:	e7fe      	b.n	8001316 <Error_Handler+0x2>

08001318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001318:	b410      	push	{r4}

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800131a:	4b0e      	ldr	r3, [pc, #56]	@ (8001354 <HAL_MspInit+0x3c>)
 800131c:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 800131e:	f040 0001 	orr.w	r0, r0, #1
{
 8001322:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001324:	6618      	str	r0, [r3, #96]	@ 0x60
 8001326:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 8001328:	f004 0401 	and.w	r4, r4, #1
 800132c:	9400      	str	r4, [sp, #0]
 800132e:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001330:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 8001332:	f044 5480 	orr.w	r4, r4, #268435456	@ 0x10000000
 8001336:	659c      	str	r4, [r3, #88]	@ 0x58
 8001338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800133e:	9301      	str	r3, [sp, #4]
 8001340:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001342:	2200      	movs	r2, #0
 8001344:	210f      	movs	r1, #15
 8001346:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134a:	b003      	add	sp, #12
 800134c:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001350:	f000 baa0 	b.w	8001894 <HAL_NVIC_SetPriority>
 8001354:	40021000 	.word	0x40021000

08001358 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001358:	b570      	push	{r4, r5, r6, lr}
 800135a:	4604      	mov	r4, r0
 800135c:	b0ac      	sub	sp, #176	@ 0xb0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001360:	2294      	movs	r2, #148	@ 0x94
 8001362:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001364:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8001368:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800136c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800136e:	f00a fbdf 	bl	800bb30 <memset>
  if(hi2c->Instance==I2C2)
 8001372:	4b35      	ldr	r3, [pc, #212]	@ (8001448 <HAL_I2C_MspInit+0xf0>)
 8001374:	6822      	ldr	r2, [r4, #0]
 8001376:	429a      	cmp	r2, r3
 8001378:	d001      	beq.n	800137e <HAL_I2C_MspInit+0x26>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800137a:	b02c      	add	sp, #176	@ 0xb0
 800137c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800137e:	2380      	movs	r3, #128	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001380:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001382:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001384:	f002 ff3a 	bl	80041fc <HAL_RCCEx_PeriphCLKConfig>
 8001388:	2800      	cmp	r0, #0
 800138a:	d154      	bne.n	8001436 <HAL_I2C_MspInit+0xde>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138c:	4d2f      	ldr	r5, [pc, #188]	@ (800144c <HAL_I2C_MspInit+0xf4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138e:	4830      	ldr	r0, [pc, #192]	@ (8001450 <HAL_I2C_MspInit+0xf8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001390:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
    hdma_i2c2_rx.Instance = DMA1_Channel1;
 8001392:	4e30      	ldr	r6, [pc, #192]	@ (8001454 <HAL_I2C_MspInit+0xfc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800139a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800139c:	f003 0302 	and.w	r3, r3, #2
 80013a0:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80013a2:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 80013a6:	2312      	movs	r3, #18
 80013a8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80013ac:	2201      	movs	r2, #1
 80013ae:	2303      	movs	r3, #3
 80013b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013b6:	2304      	movs	r3, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b8:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013ba:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013bc:	f000 fc44 	bl	8001c48 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013c0:	6daa      	ldr	r2, [r5, #88]	@ 0x58
    hdma_i2c2_rx.Instance = DMA1_Channel1;
 80013c2:	4925      	ldr	r1, [pc, #148]	@ (8001458 <HAL_I2C_MspInit+0x100>)
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 80013c4:	2300      	movs	r3, #0
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013c6:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 80013ca:	60b3      	str	r3, [r6, #8]
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013cc:	65aa      	str	r2, [r5, #88]	@ 0x58
 80013ce:	6daa      	ldr	r2, [r5, #88]	@ 0x58
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 80013d0:	60f3      	str	r3, [r6, #12]
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013d2:	f402 0280 	and.w	r2, r2, #4194304	@ 0x400000
 80013d6:	9201      	str	r2, [sp, #4]
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 80013d8:	2212      	movs	r2, #18
 80013da:	e9c6 1200 	strd	r1, r2, [r6]
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013de:	9801      	ldr	r0, [sp, #4]
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 80013e0:	6233      	str	r3, [r6, #32]
 80013e2:	2280      	movs	r2, #128	@ 0x80
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80013e4:	4630      	mov	r0, r6
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 80013e6:	e9c6 2304 	strd	r2, r3, [r6, #16]
 80013ea:	e9c6 3306 	strd	r3, r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80013ee:	f000 fad5 	bl	800199c <HAL_DMA_Init>
 80013f2:	bb30      	cbnz	r0, 8001442 <HAL_I2C_MspInit+0xea>
    hdma_i2c2_tx.Instance = DMA1_Channel2;
 80013f4:	4d19      	ldr	r5, [pc, #100]	@ (800145c <HAL_I2C_MspInit+0x104>)
 80013f6:	491a      	ldr	r1, [pc, #104]	@ (8001460 <HAL_I2C_MspInit+0x108>)
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 80013f8:	63e6      	str	r6, [r4, #60]	@ 0x3c
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 80013fa:	2213      	movs	r2, #19
 80013fc:	2300      	movs	r3, #0
 80013fe:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8001402:	4628      	mov	r0, r5
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 8001404:	2110      	movs	r1, #16
 8001406:	2280      	movs	r2, #128	@ 0x80
 8001408:	e9c5 1302 	strd	r1, r3, [r5, #8]
 800140c:	e9c5 3305 	strd	r3, r3, [r5, #20]
 8001410:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8001414:	62b4      	str	r4, [r6, #40]	@ 0x28
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 8001416:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8001418:	f000 fac0 	bl	800199c <HAL_DMA_Init>
 800141c:	b970      	cbnz	r0, 800143c <HAL_I2C_MspInit+0xe4>
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 6, 0);
 800141e:	2200      	movs	r2, #0
 8001420:	2106      	movs	r1, #6
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8001422:	63a5      	str	r5, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 6, 0);
 8001424:	2021      	movs	r0, #33	@ 0x21
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8001426:	62ac      	str	r4, [r5, #40]	@ 0x28
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 6, 0);
 8001428:	f000 fa34 	bl	8001894 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800142c:	2021      	movs	r0, #33	@ 0x21
 800142e:	f000 fa6d 	bl	800190c <HAL_NVIC_EnableIRQ>
}
 8001432:	b02c      	add	sp, #176	@ 0xb0
 8001434:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001436:	f7ff ff6d 	bl	8001314 <Error_Handler>
 800143a:	e7a7      	b.n	800138c <HAL_I2C_MspInit+0x34>
      Error_Handler();
 800143c:	f7ff ff6a 	bl	8001314 <Error_Handler>
 8001440:	e7ed      	b.n	800141e <HAL_I2C_MspInit+0xc6>
      Error_Handler();
 8001442:	f7ff ff67 	bl	8001314 <Error_Handler>
 8001446:	e7d5      	b.n	80013f4 <HAL_I2C_MspInit+0x9c>
 8001448:	40005800 	.word	0x40005800
 800144c:	40021000 	.word	0x40021000
 8001450:	48000400 	.word	0x48000400
 8001454:	2000055c 	.word	0x2000055c
 8001458:	40020008 	.word	0x40020008
 800145c:	200004fc 	.word	0x200004fc
 8001460:	4002001c 	.word	0x4002001c
 8001464:	00000000 	.word	0x00000000

08001468 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001468:	b570      	push	{r4, r5, r6, lr}
 800146a:	4604      	mov	r4, r0
 800146c:	b0ac      	sub	sp, #176	@ 0xb0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001470:	2294      	movs	r2, #148	@ 0x94
 8001472:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001474:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8001478:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800147c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800147e:	f00a fb57 	bl	800bb30 <memset>
  if(huart->Instance==USART1)
 8001482:	4b35      	ldr	r3, [pc, #212]	@ (8001558 <HAL_UART_MspInit+0xf0>)
 8001484:	6822      	ldr	r2, [r4, #0]
 8001486:	429a      	cmp	r2, r3
 8001488:	d001      	beq.n	800148e <HAL_UART_MspInit+0x26>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800148a:	b02c      	add	sp, #176	@ 0xb0
 800148c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800148e:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001490:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001492:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001494:	f002 feb2 	bl	80041fc <HAL_RCCEx_PeriphCLKConfig>
 8001498:	2800      	cmp	r0, #0
 800149a:	d14c      	bne.n	8001536 <HAL_UART_MspInit+0xce>
    __HAL_RCC_USART1_CLK_ENABLE();
 800149c:	4b2f      	ldr	r3, [pc, #188]	@ (800155c <HAL_UART_MspInit+0xf4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149e:	4830      	ldr	r0, [pc, #192]	@ (8001560 <HAL_UART_MspInit+0xf8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80014a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80014a2:	4e30      	ldr	r6, [pc, #192]	@ (8001564 <HAL_UART_MspInit+0xfc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80014a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80014a8:	661a      	str	r2, [r3, #96]	@ 0x60
 80014aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80014ac:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80014b0:	9200      	str	r2, [sp, #0]
 80014b2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80014b6:	ed9f 7b24 	vldr	d7, [pc, #144]	@ 8001548 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ba:	f042 0202 	orr.w	r2, r2, #2
 80014be:	64da      	str	r2, [r3, #76]	@ 0x4c
 80014c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80014c2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80014c6:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8001550 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014d2:	2307      	movs	r3, #7
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d4:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014d6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80014d8:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014dc:	f000 fbb4 	bl	8001c48 <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80014e0:	4921      	ldr	r1, [pc, #132]	@ (8001568 <HAL_UART_MspInit+0x100>)
 80014e2:	2218      	movs	r2, #24
 80014e4:	2300      	movs	r3, #0
 80014e6:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80014ea:	4630      	mov	r0, r6
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80014ec:	2280      	movs	r2, #128	@ 0x80
 80014ee:	e9c6 3302 	strd	r3, r3, [r6, #8]
 80014f2:	e9c6 2304 	strd	r2, r3, [r6, #16]
 80014f6:	e9c6 3306 	strd	r3, r3, [r6, #24]
 80014fa:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80014fc:	f000 fa4e 	bl	800199c <HAL_DMA_Init>
 8001500:	b9f8      	cbnz	r0, 8001542 <HAL_UART_MspInit+0xda>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001502:	4d1a      	ldr	r5, [pc, #104]	@ (800156c <HAL_UART_MspInit+0x104>)
 8001504:	491a      	ldr	r1, [pc, #104]	@ (8001570 <HAL_UART_MspInit+0x108>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001506:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800150a:	2219      	movs	r2, #25
 800150c:	2300      	movs	r3, #0
 800150e:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001512:	4628      	mov	r0, r5
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001514:	2110      	movs	r1, #16
 8001516:	2280      	movs	r2, #128	@ 0x80
 8001518:	e9c5 1302 	strd	r1, r3, [r5, #8]
 800151c:	e9c5 3305 	strd	r3, r3, [r5, #20]
 8001520:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001524:	62b4      	str	r4, [r6, #40]	@ 0x28
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001526:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001528:	f000 fa38 	bl	800199c <HAL_DMA_Init>
 800152c:	b930      	cbnz	r0, 800153c <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800152e:	67e5      	str	r5, [r4, #124]	@ 0x7c
 8001530:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8001532:	b02c      	add	sp, #176	@ 0xb0
 8001534:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001536:	f7ff feed 	bl	8001314 <Error_Handler>
 800153a:	e7af      	b.n	800149c <HAL_UART_MspInit+0x34>
      Error_Handler();
 800153c:	f7ff feea 	bl	8001314 <Error_Handler>
 8001540:	e7f5      	b.n	800152e <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8001542:	f7ff fee7 	bl	8001314 <Error_Handler>
 8001546:	e7dc      	b.n	8001502 <HAL_UART_MspInit+0x9a>
 8001548:	000000c0 	.word	0x000000c0
 800154c:	00000002 	.word	0x00000002
 8001550:	00000000 	.word	0x00000000
 8001554:	00000003 	.word	0x00000003
 8001558:	40013800 	.word	0x40013800
 800155c:	40021000 	.word	0x40021000
 8001560:	48000400 	.word	0x48000400
 8001564:	20000404 	.word	0x20000404
 8001568:	40020030 	.word	0x40020030
 800156c:	200003a4 	.word	0x200003a4
 8001570:	40020044 	.word	0x40020044

08001574 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001574:	b570      	push	{r4, r5, r6, lr}
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001576:	4b1f      	ldr	r3, [pc, #124]	@ (80015f4 <HAL_InitTick+0x80>)

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8001578:	4c1f      	ldr	r4, [pc, #124]	@ (80015f8 <HAL_InitTick+0x84>)
  __HAL_RCC_TIM17_CLK_ENABLE();
 800157a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800157c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
{
 8001580:	b088      	sub	sp, #32
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001582:	661a      	str	r2, [r3, #96]	@ 0x60
 8001584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001586:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800158a:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM17_CLK_ENABLE();
 800158c:	9302      	str	r3, [sp, #8]
{
 800158e:	4606      	mov	r6, r0
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001590:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001592:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001594:	f002 fd22 	bl	8003fdc <HAL_RCC_GetClockConfig>
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001598:	f002 fd0e 	bl	8003fb8 <HAL_RCC_GetPCLK2Freq>
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800159c:	4a17      	ldr	r2, [pc, #92]	@ (80015fc <HAL_InitTick+0x88>)
  htim17.Instance = TIM17;
 800159e:	4918      	ldr	r1, [pc, #96]	@ (8001600 <HAL_InitTick+0x8c>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015a0:	fba2 2300 	umull	r2, r3, r2, r0
 80015a4:	0c9b      	lsrs	r3, r3, #18
 80015a6:	3b01      	subs	r3, #1
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
  htim17.Init.Prescaler = uwPrescalerValue;
  htim17.Init.ClockDivision = 0;
 80015a8:	2200      	movs	r2, #0
  htim17.Init.Prescaler = uwPrescalerValue;
 80015aa:	e9c4 1300 	strd	r1, r3, [r4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim17);
 80015ae:	4620      	mov	r0, r4
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80015b0:	f240 33e7 	movw	r3, #999	@ 0x3e7
  htim17.Init.ClockDivision = 0;
 80015b4:	6122      	str	r2, [r4, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b6:	60a2      	str	r2, [r4, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b8:	61a2      	str	r2, [r4, #24]
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80015ba:	60e3      	str	r3, [r4, #12]
  status = HAL_TIM_Base_Init(&htim17);
 80015bc:	f003 f9ba 	bl	8004934 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80015c0:	4605      	mov	r5, r0
 80015c2:	b110      	cbz	r0, 80015ca <HAL_InitTick+0x56>
    }
  }

 /* Return function status */
  return status;
}
 80015c4:	4628      	mov	r0, r5
 80015c6:	b008      	add	sp, #32
 80015c8:	bd70      	pop	{r4, r5, r6, pc}
    status = HAL_TIM_Base_Start_IT(&htim17);
 80015ca:	4620      	mov	r0, r4
 80015cc:	f003 f850 	bl	8004670 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80015d0:	4605      	mov	r5, r0
 80015d2:	2800      	cmp	r0, #0
 80015d4:	d1f6      	bne.n	80015c4 <HAL_InitTick+0x50>
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80015d6:	201a      	movs	r0, #26
 80015d8:	f000 f998 	bl	800190c <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015dc:	2e0f      	cmp	r6, #15
 80015de:	d901      	bls.n	80015e4 <HAL_InitTick+0x70>
        status = HAL_ERROR;
 80015e0:	2501      	movs	r5, #1
 80015e2:	e7ef      	b.n	80015c4 <HAL_InitTick+0x50>
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 80015e4:	462a      	mov	r2, r5
 80015e6:	4631      	mov	r1, r6
 80015e8:	201a      	movs	r0, #26
 80015ea:	f000 f953 	bl	8001894 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015ee:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <HAL_InitTick+0x90>)
 80015f0:	601e      	str	r6, [r3, #0]
 80015f2:	e7e7      	b.n	80015c4 <HAL_InitTick+0x50>
 80015f4:	40021000 	.word	0x40021000
 80015f8:	20000610 	.word	0x20000610
 80015fc:	431bde83 	.word	0x431bde83
 8001600:	40014800 	.word	0x40014800
 8001604:	20000008 	.word	0x20000008

08001608 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001608:	e7fe      	b.n	8001608 <NMI_Handler>
 800160a:	bf00      	nop

0800160c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800160c:	e7fe      	b.n	800160c <HardFault_Handler>
 800160e:	bf00      	nop

08001610 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001610:	e7fe      	b.n	8001610 <MemManage_Handler>
 8001612:	bf00      	nop

08001614 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001614:	e7fe      	b.n	8001614 <BusFault_Handler>
 8001616:	bf00      	nop

08001618 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001618:	e7fe      	b.n	8001618 <UsageFault_Handler>
 800161a:	bf00      	nop

0800161c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop

08001620 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001620:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001622:	f006 ff0f 	bl	8008444 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001626:	4803      	ldr	r0, [pc, #12]	@ (8001634 <DMA1_Channel1_IRQHandler+0x14>)
 8001628:	f000 fabc 	bl	8001ba4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800162c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SEGGER_SYSVIEW_RecordExitISR();
 8001630:	f006 bf2e 	b.w	8008490 <SEGGER_SYSVIEW_RecordExitISR>
 8001634:	2000055c 	.word	0x2000055c

08001638 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001638:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 800163a:	f006 ff03 	bl	8008444 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 800163e:	4803      	ldr	r0, [pc, #12]	@ (800164c <DMA1_Channel2_IRQHandler+0x14>)
 8001640:	f000 fab0 	bl	8001ba4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001644:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SEGGER_SYSVIEW_RecordExitISR();
 8001648:	f006 bf22 	b.w	8008490 <SEGGER_SYSVIEW_RecordExitISR>
 800164c:	200004fc 	.word	0x200004fc

08001650 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001650:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001652:	f006 fef7 	bl	8008444 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001656:	4803      	ldr	r0, [pc, #12]	@ (8001664 <DMA1_Channel3_IRQHandler+0x14>)
 8001658:	f000 faa4 	bl	8001ba4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800165c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SEGGER_SYSVIEW_RecordExitISR();
 8001660:	f006 bf16 	b.w	8008490 <SEGGER_SYSVIEW_RecordExitISR>
 8001664:	20000404 	.word	0x20000404

08001668 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001668:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 800166a:	f006 feeb 	bl	8008444 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800166e:	4803      	ldr	r0, [pc, #12]	@ (800167c <DMA1_Channel4_IRQHandler+0x14>)
 8001670:	f000 fa98 	bl	8001ba4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001674:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SEGGER_SYSVIEW_RecordExitISR();
 8001678:	f006 bf0a 	b.w	8008490 <SEGGER_SYSVIEW_RecordExitISR>
 800167c:	200003a4 	.word	0x200003a4

08001680 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001680:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001682:	f006 fedf 	bl	8008444 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001686:	2080      	movs	r0, #128	@ 0x80
 8001688:	f000 fc0a 	bl	8001ea0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800168c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001690:	f000 fc06 	bl	8001ea0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001694:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SEGGER_SYSVIEW_RecordExitISR();
 8001698:	f006 befa 	b.w	8008490 <SEGGER_SYSVIEW_RecordExitISR>

0800169c <TIM1_TRG_COM_TIM17_IRQHandler>:
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800169c:	4801      	ldr	r0, [pc, #4]	@ (80016a4 <TIM1_TRG_COM_TIM17_IRQHandler+0x8>)
 800169e:	f003 b82d 	b.w	80046fc <HAL_TIM_IRQHandler>
 80016a2:	bf00      	nop
 80016a4:	20000610 	.word	0x20000610

080016a8 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80016a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 80016aa:	f006 fecb 	bl	8008444 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80016ae:	4803      	ldr	r0, [pc, #12]	@ (80016bc <I2C2_EV_IRQHandler+0x14>)
 80016b0:	f000 fedc 	bl	800246c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80016b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SEGGER_SYSVIEW_RecordExitISR();
 80016b8:	f006 beea 	b.w	8008490 <SEGGER_SYSVIEW_RecordExitISR>
 80016bc:	200005bc 	.word	0x200005bc

080016c0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 80016c2:	f006 febf 	bl	8008444 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 80016c6:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80016ca:	f000 fbe9 	bl	8001ea0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80016ce:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80016d2:	f000 fbe5 	bl	8001ea0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 80016d6:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80016da:	f000 fbe1 	bl	8001ea0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80016de:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80016e2:	f000 fbdd 	bl	8001ea0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SEGGER_SYSVIEW_RecordExitISR();
 80016ea:	f006 bed1 	b.w	8008490 <SEGGER_SYSVIEW_RecordExitISR>
 80016ee:	bf00      	nop

080016f0 <HAL_GPIO_EXTI_Callback>:
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	switch(GPIO_Pin)
 80016f0:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
{
 80016f4:	b508      	push	{r3, lr}
	switch(GPIO_Pin)
 80016f6:	d034      	beq.n	8001762 <HAL_GPIO_EXTI_Callback+0x72>
 80016f8:	d90f      	bls.n	800171a <HAL_GPIO_EXTI_Callback+0x2a>
 80016fa:	f5b0 6f00 	cmp.w	r0, #2048	@ 0x800
 80016fe:	d026      	beq.n	800174e <HAL_GPIO_EXTI_Callback+0x5e>
 8001700:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001704:	d118      	bne.n	8001738 <HAL_GPIO_EXTI_Callback+0x48>
	case LPS22HB_INT_DRDY_EXTI10_Pin:
		osThreadFlagsSet(BaroTaskHandle, THREAD_ACTIVATE_FLAG);
		SEGGER_SYSVIEW_PrintfHost("Baro");
		break;
	case HTS221_DRDY_EXTI15_Pin:
		osThreadFlagsSet(HumidityTaskHandle, THREAD_ACTIVATE_FLAG);
 8001706:	4b1c      	ldr	r3, [pc, #112]	@ (8001778 <HAL_GPIO_EXTI_Callback+0x88>)
 8001708:	2101      	movs	r1, #1
 800170a:	6818      	ldr	r0, [r3, #0]
 800170c:	f003 fdd8 	bl	80052c0 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("ToF");
		break;
	default:
		break;
	}
}
 8001710:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SEGGER_SYSVIEW_PrintfHost("Humidity");
 8001714:	4819      	ldr	r0, [pc, #100]	@ (800177c <HAL_GPIO_EXTI_Callback+0x8c>)
 8001716:	f007 b837 	b.w	8008788 <SEGGER_SYSVIEW_PrintfHost>
	switch(GPIO_Pin)
 800171a:	2880      	cmp	r0, #128	@ 0x80
 800171c:	d00d      	beq.n	800173a <HAL_GPIO_EXTI_Callback+0x4a>
 800171e:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8001722:	d109      	bne.n	8001738 <HAL_GPIO_EXTI_Callback+0x48>
		osThreadFlagsSet(MagnetoTaskHandle, THREAD_ACTIVATE_FLAG);
 8001724:	4b16      	ldr	r3, [pc, #88]	@ (8001780 <HAL_GPIO_EXTI_Callback+0x90>)
 8001726:	2101      	movs	r1, #1
 8001728:	6818      	ldr	r0, [r3, #0]
 800172a:	f003 fdc9 	bl	80052c0 <osThreadFlagsSet>
}
 800172e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SEGGER_SYSVIEW_PrintfHost("Magneto");
 8001732:	4814      	ldr	r0, [pc, #80]	@ (8001784 <HAL_GPIO_EXTI_Callback+0x94>)
 8001734:	f007 b828 	b.w	8008788 <SEGGER_SYSVIEW_PrintfHost>
}
 8001738:	bd08      	pop	{r3, pc}
		osThreadFlagsSet(ToFTaskHandle, THREAD_ACTIVATE_FLAG);
 800173a:	4b13      	ldr	r3, [pc, #76]	@ (8001788 <HAL_GPIO_EXTI_Callback+0x98>)
 800173c:	2101      	movs	r1, #1
 800173e:	6818      	ldr	r0, [r3, #0]
 8001740:	f003 fdbe 	bl	80052c0 <osThreadFlagsSet>
}
 8001744:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SEGGER_SYSVIEW_PrintfHost("ToF");
 8001748:	4810      	ldr	r0, [pc, #64]	@ (800178c <HAL_GPIO_EXTI_Callback+0x9c>)
 800174a:	f007 b81d 	b.w	8008788 <SEGGER_SYSVIEW_PrintfHost>
		osThreadFlagsSet(IMUTaskHandle, THREAD_ACTIVATE_FLAG);
 800174e:	4b10      	ldr	r3, [pc, #64]	@ (8001790 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001750:	2101      	movs	r1, #1
 8001752:	6818      	ldr	r0, [r3, #0]
 8001754:	f003 fdb4 	bl	80052c0 <osThreadFlagsSet>
}
 8001758:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SEGGER_SYSVIEW_PrintfHost("IMU");
 800175c:	480d      	ldr	r0, [pc, #52]	@ (8001794 <HAL_GPIO_EXTI_Callback+0xa4>)
 800175e:	f007 b813 	b.w	8008788 <SEGGER_SYSVIEW_PrintfHost>
		osThreadFlagsSet(BaroTaskHandle, THREAD_ACTIVATE_FLAG);
 8001762:	4b0d      	ldr	r3, [pc, #52]	@ (8001798 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001764:	2101      	movs	r1, #1
 8001766:	6818      	ldr	r0, [r3, #0]
 8001768:	f003 fdaa 	bl	80052c0 <osThreadFlagsSet>
}
 800176c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SEGGER_SYSVIEW_PrintfHost("Baro");
 8001770:	480a      	ldr	r0, [pc, #40]	@ (800179c <HAL_GPIO_EXTI_Callback+0xac>)
 8001772:	f007 b809 	b.w	8008788 <SEGGER_SYSVIEW_PrintfHost>
 8001776:	bf00      	nop
 8001778:	20000360 	.word	0x20000360
 800177c:	0800bda0 	.word	0x0800bda0
 8001780:	2000036c 	.word	0x2000036c
 8001784:	0800bdac 	.word	0x0800bdac
 8001788:	20000368 	.word	0x20000368
 800178c:	0800bdb4 	.word	0x0800bdb4
 8001790:	20000370 	.word	0x20000370
 8001794:	0800bd94 	.word	0x0800bd94
 8001798:	20000364 	.word	0x20000364
 800179c:	0800bd98 	.word	0x0800bd98

080017a0 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017a0:	4a03      	ldr	r2, [pc, #12]	@ (80017b0 <SystemInit+0x10>)
 80017a2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80017a6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017aa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80017ae:	4770      	bx	lr
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017b8:	f7ff fff2 	bl	80017a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017bc:	480c      	ldr	r0, [pc, #48]	@ (80017f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80017be:	490d      	ldr	r1, [pc, #52]	@ (80017f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017c0:	4a0d      	ldr	r2, [pc, #52]	@ (80017f8 <LoopForever+0xe>)
  movs r3, #0
 80017c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017c4:	e002      	b.n	80017cc <LoopCopyDataInit>

080017c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ca:	3304      	adds	r3, #4

080017cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d0:	d3f9      	bcc.n	80017c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017d2:	4a0a      	ldr	r2, [pc, #40]	@ (80017fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80017d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001800 <LoopForever+0x16>)
  movs r3, #0
 80017d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d8:	e001      	b.n	80017de <LoopFillZerobss>

080017da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017dc:	3204      	adds	r2, #4

080017de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e0:	d3fb      	bcc.n	80017da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017e2:	f00a fa0b 	bl	800bbfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017e6:	f7ff fbf7 	bl	8000fd8 <main>

080017ea <LoopForever>:

LoopForever:
    b LoopForever
 80017ea:	e7fe      	b.n	80017ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017ec:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80017f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f4:	20000340 	.word	0x20000340
  ldr r2, =_sidata
 80017f8:	0800c09c 	.word	0x0800c09c
  ldr r2, =_sbss
 80017fc:	20000340 	.word	0x20000340
  ldr r4, =_ebss
 8001800:	200045b8 	.word	0x200045b8

08001804 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001804:	e7fe      	b.n	8001804 <ADC1_IRQHandler>
	...

08001808 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001808:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800180a:	2003      	movs	r0, #3
 800180c:	f000 f830 	bl	8001870 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001810:	200f      	movs	r0, #15
 8001812:	f7ff feaf 	bl	8001574 <HAL_InitTick>
 8001816:	b110      	cbz	r0, 800181e <HAL_Init+0x16>
  {
    status = HAL_ERROR;
 8001818:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 800181a:	4620      	mov	r0, r4
 800181c:	bd10      	pop	{r4, pc}
 800181e:	4604      	mov	r4, r0
    HAL_MspInit();
 8001820:	f7ff fd7a 	bl	8001318 <HAL_MspInit>
}
 8001824:	4620      	mov	r0, r4
 8001826:	bd10      	pop	{r4, pc}

08001828 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001828:	4a03      	ldr	r2, [pc, #12]	@ (8001838 <HAL_IncTick+0x10>)
 800182a:	4b04      	ldr	r3, [pc, #16]	@ (800183c <HAL_IncTick+0x14>)
 800182c:	6811      	ldr	r1, [r2, #0]
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	440b      	add	r3, r1
 8001832:	6013      	str	r3, [r2, #0]
}
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	2000065c 	.word	0x2000065c
 800183c:	20000004 	.word	0x20000004

08001840 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001840:	4b01      	ldr	r3, [pc, #4]	@ (8001848 <HAL_GetTick+0x8>)
 8001842:	6818      	ldr	r0, [r3, #0]
}
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	2000065c 	.word	0x2000065c

0800184c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800184c:	b538      	push	{r3, r4, r5, lr}
 800184e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001850:	f7ff fff6 	bl	8001840 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001854:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001856:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001858:	d002      	beq.n	8001860 <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 800185a:	4b04      	ldr	r3, [pc, #16]	@ (800186c <HAL_Delay+0x20>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001860:	f7ff ffee 	bl	8001840 <HAL_GetTick>
 8001864:	1b40      	subs	r0, r0, r5
 8001866:	42a0      	cmp	r0, r4
 8001868:	d3fa      	bcc.n	8001860 <HAL_Delay+0x14>
  {
  }
}
 800186a:	bd38      	pop	{r3, r4, r5, pc}
 800186c:	20000004 	.word	0x20000004

08001870 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001870:	4907      	ldr	r1, [pc, #28]	@ (8001890 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001872:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001874:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001876:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800187a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001880:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001882:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001886:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800188a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001894:	4b1b      	ldr	r3, [pc, #108]	@ (8001904 <HAL_NVIC_SetPriority+0x70>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800189c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800189e:	f1c3 0e07 	rsb	lr, r3, #7
 80018a2:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018a6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018aa:	bf28      	it	cs
 80018ac:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018b0:	f1bc 0f06 	cmp.w	ip, #6
 80018b4:	d91c      	bls.n	80018f0 <HAL_NVIC_SetPriority+0x5c>
 80018b6:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	fa03 f30c 	lsl.w	r3, r3, ip
 80018c2:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ca:	fa03 f30e 	lsl.w	r3, r3, lr
 80018ce:	ea21 0303 	bic.w	r3, r1, r3
 80018d2:	fa03 f30c 	lsl.w	r3, r3, ip
 80018d6:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d8:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80018da:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018dc:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80018de:	db0a      	blt.n	80018f6 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80018e4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80018e8:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80018ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80018f0:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018f2:	4694      	mov	ip, r2
 80018f4:	e7e7      	b.n	80018c6 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f6:	4a04      	ldr	r2, [pc, #16]	@ (8001908 <HAL_NVIC_SetPriority+0x74>)
 80018f8:	f000 000f 	and.w	r0, r0, #15
 80018fc:	4402      	add	r2, r0
 80018fe:	7613      	strb	r3, [r2, #24]
 8001900:	f85d fb04 	ldr.w	pc, [sp], #4
 8001904:	e000ed00 	.word	0xe000ed00
 8001908:	e000ecfc 	.word	0xe000ecfc

0800190c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800190c:	2800      	cmp	r0, #0
 800190e:	db07      	blt.n	8001920 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001910:	4a04      	ldr	r2, [pc, #16]	@ (8001924 <HAL_NVIC_EnableIRQ+0x18>)
 8001912:	0941      	lsrs	r1, r0, #5
 8001914:	2301      	movs	r3, #1
 8001916:	f000 001f 	and.w	r0, r0, #31
 800191a:	4083      	lsls	r3, r0
 800191c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	e000e100 	.word	0xe000e100

08001928 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001928:	2800      	cmp	r0, #0
 800192a:	db08      	blt.n	800193e <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800192c:	0943      	lsrs	r3, r0, #5
 800192e:	4904      	ldr	r1, [pc, #16]	@ (8001940 <HAL_NVIC_ClearPendingIRQ+0x18>)
 8001930:	f000 001f 	and.w	r0, r0, #31
 8001934:	2201      	movs	r2, #1
 8001936:	3360      	adds	r3, #96	@ 0x60
 8001938:	4082      	lsls	r2, r0
 800193a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 800193e:	4770      	bx	lr
 8001940:	e000e100 	.word	0xe000e100

08001944 <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001944:	4911      	ldr	r1, [pc, #68]	@ (800198c <DMA_CalcDMAMUXChannelBaseAndMask+0x48>)
 8001946:	6803      	ldr	r3, [r0, #0]
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001948:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800194a:	428b      	cmp	r3, r1
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800194c:	bf88      	it	hi
 800194e:	4910      	ldrhi	r1, [pc, #64]	@ (8001990 <DMA_CalcDMAMUXChannelBaseAndMask+0x4c>)
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001950:	f022 0203 	bic.w	r2, r2, #3
 8001954:	bf94      	ite	ls
 8001956:	f102 4180 	addls.w	r1, r2, #1073741824	@ 0x40000000
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800195a:	1889      	addhi	r1, r1, r2
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800195c:	b2db      	uxtb	r3, r3
 800195e:	4a0d      	ldr	r2, [pc, #52]	@ (8001994 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001960:	f1a3 0308 	sub.w	r3, r3, #8
 8001964:	fba2 2303 	umull	r2, r3, r2, r3
{
 8001968:	b410      	push	{r4}
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800196a:	f3c3 1304 	ubfx	r3, r3, #4, #5
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800196e:	4c0a      	ldr	r4, [pc, #40]	@ (8001998 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001970:	f04f 0201 	mov.w	r2, #1
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001974:	bf98      	it	ls
 8001976:	f501 3102 	addls.w	r1, r1, #133120	@ 0x20800
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800197e:	e9c0 1412 	strd	r1, r4, [r0, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001982:	6503      	str	r3, [r0, #80]	@ 0x50
}
 8001984:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40020407 	.word	0x40020407
 8001990:	4002081c 	.word	0x4002081c
 8001994:	cccccccd 	.word	0xcccccccd
 8001998:	40020880 	.word	0x40020880

0800199c <HAL_DMA_Init>:
  if (hdma == NULL)
 800199c:	2800      	cmp	r0, #0
 800199e:	d05e      	beq.n	8001a5e <HAL_DMA_Init+0xc2>
{
 80019a0:	b538      	push	{r3, r4, r5, lr}
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80019a2:	6802      	ldr	r2, [r0, #0]
 80019a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001a64 <HAL_DMA_Init+0xc8>)
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d944      	bls.n	8001a34 <HAL_DMA_Init+0x98>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001a68 <HAL_DMA_Init+0xcc>)
 80019ac:	492f      	ldr	r1, [pc, #188]	@ (8001a6c <HAL_DMA_Init+0xd0>)
    hdma->DmaBaseAddress = DMA2;
 80019ae:	4d30      	ldr	r5, [pc, #192]	@ (8001a70 <HAL_DMA_Init+0xd4>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019b0:	4413      	add	r3, r2
 80019b2:	fba1 1303 	umull	r1, r3, r1, r3
 80019b6:	091b      	lsrs	r3, r3, #4
 80019b8:	009b      	lsls	r3, r3, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 80019ba:	2102      	movs	r1, #2
 80019bc:	e9c0 5310 	strd	r5, r3, [r0, #64]	@ 0x40
 80019c0:	f880 1025 	strb.w	r1, [r0, #37]	@ 0x25
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019c4:	e9d0 3103 	ldrd	r3, r1, [r0, #12]
  tmp |=  hdma->Init.Direction        |
 80019c8:	6884      	ldr	r4, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ca:	6945      	ldr	r5, [r0, #20]
  tmp |=  hdma->Init.Direction        |
 80019cc:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ce:	430b      	orrs	r3, r1
 80019d0:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019d2:	6985      	ldr	r5, [r0, #24]
  tmp = hdma->Instance->CCR;
 80019d4:	6811      	ldr	r1, [r2, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019d6:	432b      	orrs	r3, r5
 80019d8:	69c5      	ldr	r5, [r0, #28]
 80019da:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80019dc:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80019de:	f36f 110e 	bfc	r1, #4, #11
          hdma->Init.Mode                | hdma->Init.Priority;
 80019e2:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80019e4:	430b      	orrs	r3, r1
  hdma->Instance->CCR = tmp;
 80019e6:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80019e8:	f7ff ffac 	bl	8001944 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80019ec:	f5b4 4f80 	cmp.w	r4, #16384	@ 0x4000
 80019f0:	d029      	beq.n	8001a46 <HAL_DMA_Init+0xaa>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80019f2:	6843      	ldr	r3, [r0, #4]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80019f4:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 80019f6:	e9d0 5112 	ldrd	r5, r1, [r0, #72]	@ 0x48
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80019fa:	b2da      	uxtb	r2, r3
  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80019fc:	3b01      	subs	r3, #1
 80019fe:	2b03      	cmp	r3, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001a00:	602a      	str	r2, [r5, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a02:	604c      	str	r4, [r1, #4]
  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001a04:	d826      	bhi.n	8001a54 <HAL_DMA_Init+0xb8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a06:	4b1b      	ldr	r3, [pc, #108]	@ (8001a74 <HAL_DMA_Init+0xd8>)
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a08:	491b      	ldr	r1, [pc, #108]	@ (8001a78 <HAL_DMA_Init+0xdc>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001a0a:	1e54      	subs	r4, r2, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a0c:	4413      	add	r3, r2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001a0e:	2201      	movs	r2, #1
 8001a10:	40a2      	lsls	r2, r4
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001a12:	4c1a      	ldr	r4, [pc, #104]	@ (8001a7c <HAL_DMA_Init+0xe0>)
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001a14:	65c2      	str	r2, [r0, #92]	@ 0x5c
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a16:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001a18:	e9c0 3415 	strd	r3, r4, [r0, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001a1c:	2400      	movs	r4, #0
 8001a1e:	601c      	str	r4, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a20:	644a      	str	r2, [r1, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a22:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001a24:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a26:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8001a28:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8001a2c:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
  return HAL_OK;
 8001a30:	4618      	mov	r0, r3
}
 8001a32:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001a34:	4b12      	ldr	r3, [pc, #72]	@ (8001a80 <HAL_DMA_Init+0xe4>)
 8001a36:	490d      	ldr	r1, [pc, #52]	@ (8001a6c <HAL_DMA_Init+0xd0>)
    hdma->DmaBaseAddress = DMA1;
 8001a38:	4d12      	ldr	r5, [pc, #72]	@ (8001a84 <HAL_DMA_Init+0xe8>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001a3a:	4413      	add	r3, r2
 8001a3c:	fba1 1303 	umull	r1, r3, r1, r3
 8001a40:	091b      	lsrs	r3, r3, #4
 8001a42:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8001a44:	e7b9      	b.n	80019ba <HAL_DMA_Init+0x1e>
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a46:	e9d0 4212 	ldrd	r4, r2, [r0, #72]	@ 0x48
 8001a4a:	6d01      	ldr	r1, [r0, #80]	@ 0x50
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	6043      	str	r3, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001a50:	6023      	str	r3, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a52:	6051      	str	r1, [r2, #4]
    hdma->DMAmuxRequestGen = 0U;
 8001a54:	2300      	movs	r3, #0
 8001a56:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001a5a:	65c3      	str	r3, [r0, #92]	@ 0x5c
 8001a5c:	e7e1      	b.n	8001a22 <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 8001a5e:	2001      	movs	r0, #1
}
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	40020407 	.word	0x40020407
 8001a68:	bffdfbf8 	.word	0xbffdfbf8
 8001a6c:	cccccccd 	.word	0xcccccccd
 8001a70:	40020400 	.word	0x40020400
 8001a74:	1000823f 	.word	0x1000823f
 8001a78:	40020900 	.word	0x40020900
 8001a7c:	40020940 	.word	0x40020940
 8001a80:	bffdfff8 	.word	0xbffdfff8
 8001a84:	40020000 	.word	0x40020000

08001a88 <HAL_DMA_Start_IT>:
{
 8001a88:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8001a8a:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8001a8e:	2c01      	cmp	r4, #1
 8001a90:	d009      	beq.n	8001aa6 <HAL_DMA_Start_IT+0x1e>
 8001a92:	2401      	movs	r4, #1
 8001a94:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8001a98:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8001a9c:	2c01      	cmp	r4, #1
 8001a9e:	d005      	beq.n	8001aac <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8001aa6:	2002      	movs	r0, #2
}
 8001aa8:	bcf0      	pop	{r4, r5, r6, r7}
 8001aaa:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8001aac:	2402      	movs	r4, #2
 8001aae:	f880 4025 	strb.w	r4, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ab2:	2400      	movs	r4, #0
 8001ab4:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001ab6:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ab8:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 8001aba:	6825      	ldr	r5, [r4, #0]
 8001abc:	f025 0501 	bic.w	r5, r5, #1
 8001ac0:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ac2:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	@ 0x50
 8001ac6:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8001ac8:	b115      	cbz	r5, 8001ad0 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001aca:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	@ 0x58
 8001ace:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ad0:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 8001ad2:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8001ad4:	f006 0c1c 	and.w	ip, r6, #28
 8001ad8:	2601      	movs	r6, #1
 8001ada:	fa06 f60c 	lsl.w	r6, r6, ip
 8001ade:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8001ae0:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ae2:	6883      	ldr	r3, [r0, #8]
 8001ae4:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8001ae6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->Instance->CPAR = DstAddress;
 8001ae8:	bf0b      	itete	eq
 8001aea:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8001aec:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001aee:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8001af0:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8001af2:	b1bb      	cbz	r3, 8001b24 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001af4:	6823      	ldr	r3, [r4, #0]
 8001af6:	f043 030e 	orr.w	r3, r3, #14
 8001afa:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001afc:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	03d2      	lsls	r2, r2, #15
 8001b02:	d503      	bpl.n	8001b0c <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b0a:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8001b0c:	b11d      	cbz	r5, 8001b16 <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001b0e:	682b      	ldr	r3, [r5, #0]
 8001b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b14:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8001b16:	6823      	ldr	r3, [r4, #0]
 8001b18:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8001b1c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001b1e:	6023      	str	r3, [r4, #0]
}
 8001b20:	bcf0      	pop	{r4, r5, r6, r7}
 8001b22:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b24:	6823      	ldr	r3, [r4, #0]
 8001b26:	f023 0304 	bic.w	r3, r3, #4
 8001b2a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001b2c:	6823      	ldr	r3, [r4, #0]
 8001b2e:	f043 030a 	orr.w	r3, r3, #10
 8001b32:	6023      	str	r3, [r4, #0]
 8001b34:	e7e2      	b.n	8001afc <HAL_DMA_Start_IT+0x74>
 8001b36:	bf00      	nop

08001b38 <HAL_DMA_Abort_IT>:
{
 8001b38:	b538      	push	{r3, r4, r5, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001b3a:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d003      	beq.n	8001b4a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b42:	2304      	movs	r3, #4
 8001b44:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 8001b46:	2001      	movs	r0, #1
}
 8001b48:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b4a:	6803      	ldr	r3, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001b4c:	6c84      	ldr	r4, [r0, #72]	@ 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b4e:	6819      	ldr	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b50:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8001b52:	6c05      	ldr	r5, [r0, #64]	@ 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b54:	f021 010e 	bic.w	r1, r1, #14
 8001b58:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001b5a:	6819      	ldr	r1, [r3, #0]
 8001b5c:	f021 0101 	bic.w	r1, r1, #1
 8001b60:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001b62:	6823      	ldr	r3, [r4, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b64:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001b66:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b6a:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b6c:	f002 021c 	and.w	r2, r2, #28
 8001b70:	2301      	movs	r3, #1
 8001b72:	4093      	lsls	r3, r2
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b74:	e9d0 4214 	ldrd	r4, r2, [r0, #80]	@ 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b78:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b7a:	604c      	str	r4, [r1, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8001b7c:	b132      	cbz	r2, 8001b8c <HAL_DMA_Abort_IT+0x54>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b7e:	6813      	ldr	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b80:	e9d0 1416 	ldrd	r1, r4, [r0, #88]	@ 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b88:	6013      	str	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b8a:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8001b8c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001b8e:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8001b90:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001b92:	f880 1025 	strb.w	r1, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8001b96:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (hdma->XferAbortCallback != NULL)
 8001b9a:	b103      	cbz	r3, 8001b9e <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 8001b9c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001b9e:	2000      	movs	r0, #0
}
 8001ba0:	bd38      	pop	{r3, r4, r5, pc}
 8001ba2:	bf00      	nop

08001ba4 <HAL_DMA_IRQHandler>:
{
 8001ba4:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001ba6:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ba8:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8001baa:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bac:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001bae:	682c      	ldr	r4, [r5, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001bb0:	f003 031c 	and.w	r3, r3, #28
 8001bb4:	2204      	movs	r2, #4
 8001bb6:	409a      	lsls	r2, r3
 8001bb8:	420a      	tst	r2, r1
 8001bba:	d00e      	beq.n	8001bda <HAL_DMA_IRQHandler+0x36>
 8001bbc:	f014 0f04 	tst.w	r4, #4
 8001bc0:	d00b      	beq.n	8001bda <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bc2:	682b      	ldr	r3, [r5, #0]
 8001bc4:	069b      	lsls	r3, r3, #26
 8001bc6:	d403      	bmi.n	8001bd0 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001bc8:	682b      	ldr	r3, [r5, #0]
 8001bca:	f023 0304 	bic.w	r3, r3, #4
 8001bce:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8001bd0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001bd2:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8001bd4:	b1cb      	cbz	r3, 8001c0a <HAL_DMA_IRQHandler+0x66>
}
 8001bd6:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8001bd8:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001bda:	2202      	movs	r2, #2
 8001bdc:	409a      	lsls	r2, r3
 8001bde:	420a      	tst	r2, r1
 8001be0:	d015      	beq.n	8001c0e <HAL_DMA_IRQHandler+0x6a>
 8001be2:	f014 0f02 	tst.w	r4, #2
 8001be6:	d012      	beq.n	8001c0e <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001be8:	682b      	ldr	r3, [r5, #0]
 8001bea:	0699      	lsls	r1, r3, #26
 8001bec:	d406      	bmi.n	8001bfc <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001bee:	682b      	ldr	r3, [r5, #0]
 8001bf0:	f023 030a 	bic.w	r3, r3, #10
 8001bf4:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 8001bfc:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bfe:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8001c00:	2100      	movs	r1, #0
 8001c02:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1e5      	bne.n	8001bd6 <HAL_DMA_IRQHandler+0x32>
}
 8001c0a:	bc70      	pop	{r4, r5, r6}
 8001c0c:	4770      	bx	lr
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001c0e:	2208      	movs	r2, #8
 8001c10:	409a      	lsls	r2, r3
 8001c12:	420a      	tst	r2, r1
 8001c14:	d0f9      	beq.n	8001c0a <HAL_DMA_IRQHandler+0x66>
 8001c16:	0722      	lsls	r2, r4, #28
 8001c18:	d5f7      	bpl.n	8001c0a <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c1a:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8001c1c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c1e:	f022 020e 	bic.w	r2, r2, #14
 8001c22:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c24:	2201      	movs	r2, #1
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8001c2a:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c2c:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c2e:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8001c30:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8001c34:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8001c38:	2900      	cmp	r1, #0
 8001c3a:	d0e6      	beq.n	8001c0a <HAL_DMA_IRQHandler+0x66>
}
 8001c3c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001c3e:	4708      	bx	r1

08001c40 <HAL_DMA_GetState>:
  return hdma->State;
 8001c40:	f890 0025 	ldrb.w	r0, [r0, #37]	@ 0x25
}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop

08001c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c4c:	680c      	ldr	r4, [r1, #0]
{
 8001c4e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c50:	2c00      	cmp	r4, #0
 8001c52:	f000 8094 	beq.w	8001d7e <HAL_GPIO_Init+0x136>
  uint32_t position = 0x00u;
 8001c56:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c58:	f04f 0b01 	mov.w	fp, #1
 8001c5c:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8001c60:	ea1e 0a04 	ands.w	sl, lr, r4
 8001c64:	f000 8086 	beq.w	8001d74 <HAL_GPIO_Init+0x12c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c68:	684d      	ldr	r5, [r1, #4]
 8001c6a:	f005 0c03 	and.w	ip, r5, #3
 8001c6e:	005a      	lsls	r2, r3, #1
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c70:	2603      	movs	r6, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c72:	f10c 38ff 	add.w	r8, ip, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c76:	fa06 f702 	lsl.w	r7, r6, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c7a:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c7e:	ea6f 0707 	mvn.w	r7, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c82:	d97f      	bls.n	8001d84 <HAL_GPIO_Init+0x13c>
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c84:	f1bc 0f03 	cmp.w	ip, #3
 8001c88:	f040 80e5 	bne.w	8001e56 <HAL_GPIO_Init+0x20e>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c8c:	fa0c f202 	lsl.w	r2, ip, r2
      temp = GPIOx->MODER;
 8001c90:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c94:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c98:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c9a:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8001c9e:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ca0:	d068      	beq.n	8001d74 <HAL_GPIO_Init+0x12c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca2:	4f73      	ldr	r7, [pc, #460]	@ (8001e70 <HAL_GPIO_Init+0x228>)
 8001ca4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001ca6:	f042 0201 	orr.w	r2, r2, #1
 8001caa:	663a      	str	r2, [r7, #96]	@ 0x60
 8001cac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001cae:	f002 0201 	and.w	r2, r2, #1
 8001cb2:	9203      	str	r2, [sp, #12]
 8001cb4:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001cb6:	f023 0203 	bic.w	r2, r3, #3
 8001cba:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8001cbe:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cc2:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8001cc6:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cc8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001ccc:	260f      	movs	r6, #15
 8001cce:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cd2:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cd6:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cda:	d027      	beq.n	8001d2c <HAL_GPIO_Init+0xe4>
 8001cdc:	4e65      	ldr	r6, [pc, #404]	@ (8001e74 <HAL_GPIO_Init+0x22c>)
 8001cde:	42b0      	cmp	r0, r6
 8001ce0:	f000 8096 	beq.w	8001e10 <HAL_GPIO_Init+0x1c8>
 8001ce4:	4e64      	ldr	r6, [pc, #400]	@ (8001e78 <HAL_GPIO_Init+0x230>)
 8001ce6:	42b0      	cmp	r0, r6
 8001ce8:	f000 8099 	beq.w	8001e1e <HAL_GPIO_Init+0x1d6>
 8001cec:	f8df e190 	ldr.w	lr, [pc, #400]	@ 8001e80 <HAL_GPIO_Init+0x238>
 8001cf0:	4570      	cmp	r0, lr
 8001cf2:	f000 8086 	beq.w	8001e02 <HAL_GPIO_Init+0x1ba>
 8001cf6:	f8df e18c 	ldr.w	lr, [pc, #396]	@ 8001e84 <HAL_GPIO_Init+0x23c>
 8001cfa:	4570      	cmp	r0, lr
 8001cfc:	f000 809d 	beq.w	8001e3a <HAL_GPIO_Init+0x1f2>
 8001d00:	f8df e184 	ldr.w	lr, [pc, #388]	@ 8001e88 <HAL_GPIO_Init+0x240>
 8001d04:	4570      	cmp	r0, lr
 8001d06:	f000 809f 	beq.w	8001e48 <HAL_GPIO_Init+0x200>
 8001d0a:	f8df e180 	ldr.w	lr, [pc, #384]	@ 8001e8c <HAL_GPIO_Init+0x244>
 8001d0e:	4570      	cmp	r0, lr
 8001d10:	f000 808c 	beq.w	8001e2c <HAL_GPIO_Init+0x1e4>
 8001d14:	f8df e178 	ldr.w	lr, [pc, #376]	@ 8001e90 <HAL_GPIO_Init+0x248>
 8001d18:	4570      	cmp	r0, lr
 8001d1a:	bf0c      	ite	eq
 8001d1c:	f04f 0e07 	moveq.w	lr, #7
 8001d20:	f04f 0e08 	movne.w	lr, #8
 8001d24:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001d28:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d2c:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d2e:	4a53      	ldr	r2, [pc, #332]	@ (8001e7c <HAL_GPIO_Init+0x234>)
 8001d30:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d32:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8001d34:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8001d38:	4e50      	ldr	r6, [pc, #320]	@ (8001e7c <HAL_GPIO_Init+0x234>)
        temp &= ~(iocurrent);
 8001d3a:	bf54      	ite	pl
 8001d3c:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8001d3e:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8001d42:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8001d44:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d46:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8001d48:	4e4c      	ldr	r6, [pc, #304]	@ (8001e7c <HAL_GPIO_Init+0x234>)
        temp &= ~(iocurrent);
 8001d4a:	bf54      	ite	pl
 8001d4c:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8001d4e:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8001d52:	60f2      	str	r2, [r6, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d54:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d56:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8001d58:	4e48      	ldr	r6, [pc, #288]	@ (8001e7c <HAL_GPIO_Init+0x234>)
        temp &= ~(iocurrent);
 8001d5a:	bf54      	ite	pl
 8001d5c:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8001d5e:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8001d62:	6072      	str	r2, [r6, #4]

        temp = EXTI->IMR1;
 8001d64:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d66:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8001d68:	4d44      	ldr	r5, [pc, #272]	@ (8001e7c <HAL_GPIO_Init+0x234>)
        temp &= ~(iocurrent);
 8001d6a:	bf54      	ite	pl
 8001d6c:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8001d6e:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8001d72:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8001d74:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d76:	fa34 f203 	lsrs.w	r2, r4, r3
 8001d7a:	f47f af6f 	bne.w	8001c5c <HAL_GPIO_Init+0x14>
  }
}
 8001d7e:	b005      	add	sp, #20
 8001d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8001d84:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d88:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d8a:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d8e:	fa06 f802 	lsl.w	r8, r6, r2
 8001d92:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8001d96:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8001d9a:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d9e:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001da0:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da4:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8001da8:	fa0e fe03 	lsl.w	lr, lr, r3
 8001dac:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8001db0:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8001db4:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001db8:	fa06 fe02 	lsl.w	lr, r6, r2
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001dbc:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dc0:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dc4:	f1bc 0f02 	cmp.w	ip, #2
        GPIOx->PUPDR = temp;
 8001dc8:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dcc:	f47f af5e 	bne.w	8001c8c <HAL_GPIO_Init+0x44>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001dd0:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3u];
 8001dd2:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dd6:	f003 0e07 	and.w	lr, r3, #7
 8001dda:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8001dde:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001de2:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3u];
 8001de6:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001dea:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dec:	260f      	movs	r6, #15
 8001dee:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001df2:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001df4:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001df8:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3u] = temp;
 8001dfc:	f8c8 e020 	str.w	lr, [r8, #32]
 8001e00:	e744      	b.n	8001c8c <HAL_GPIO_Init+0x44>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e02:	f04f 0e03 	mov.w	lr, #3
 8001e06:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001e0a:	ea47 070c 	orr.w	r7, r7, ip
 8001e0e:	e78d      	b.n	8001d2c <HAL_GPIO_Init+0xe4>
 8001e10:	f04f 0e01 	mov.w	lr, #1
 8001e14:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001e18:	ea47 070c 	orr.w	r7, r7, ip
 8001e1c:	e786      	b.n	8001d2c <HAL_GPIO_Init+0xe4>
 8001e1e:	f04f 0e02 	mov.w	lr, #2
 8001e22:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001e26:	ea47 070c 	orr.w	r7, r7, ip
 8001e2a:	e77f      	b.n	8001d2c <HAL_GPIO_Init+0xe4>
 8001e2c:	f04f 0e06 	mov.w	lr, #6
 8001e30:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001e34:	ea47 070c 	orr.w	r7, r7, ip
 8001e38:	e778      	b.n	8001d2c <HAL_GPIO_Init+0xe4>
 8001e3a:	f04f 0e04 	mov.w	lr, #4
 8001e3e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001e42:	ea47 070c 	orr.w	r7, r7, ip
 8001e46:	e771      	b.n	8001d2c <HAL_GPIO_Init+0xe4>
 8001e48:	f04f 0e05 	mov.w	lr, #5
 8001e4c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001e50:	ea47 070c 	orr.w	r7, r7, ip
 8001e54:	e76a      	b.n	8001d2c <HAL_GPIO_Init+0xe4>
        temp = GPIOx->PUPDR;
 8001e56:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e5a:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e5c:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e60:	fa06 fe02 	lsl.w	lr, r6, r2
 8001e64:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8001e68:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e6c:	e70e      	b.n	8001c8c <HAL_GPIO_Init+0x44>
 8001e6e:	bf00      	nop
 8001e70:	40021000 	.word	0x40021000
 8001e74:	48000400 	.word	0x48000400
 8001e78:	48000800 	.word	0x48000800
 8001e7c:	40010400 	.word	0x40010400
 8001e80:	48000c00 	.word	0x48000c00
 8001e84:	48001000 	.word	0x48001000
 8001e88:	48001400 	.word	0x48001400
 8001e8c:	48001800 	.word	0x48001800
 8001e90:	48001c00 	.word	0x48001c00

08001e94 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e94:	b10a      	cbz	r2, 8001e9a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e96:	6181      	str	r1, [r0, #24]
 8001e98:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e9a:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop

08001ea0 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ea0:	4a04      	ldr	r2, [pc, #16]	@ (8001eb4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001ea2:	6951      	ldr	r1, [r2, #20]
 8001ea4:	4201      	tst	r1, r0
 8001ea6:	d100      	bne.n	8001eaa <HAL_GPIO_EXTI_IRQHandler+0xa>
 8001ea8:	4770      	bx	lr
{
 8001eaa:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001eac:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001eae:	f7ff fc1f 	bl	80016f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001eb2:	bd08      	pop	{r3, pc}
 8001eb4:	40010400 	.word	0x40010400

08001eb8 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001eb8:	2800      	cmp	r0, #0
 8001eba:	d054      	beq.n	8001f66 <HAL_I2C_Init+0xae>
{
 8001ebc:	b510      	push	{r4, lr}
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ebe:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8001ec2:	4604      	mov	r4, r0
 8001ec4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d047      	beq.n	8001f5c <HAL_I2C_Init+0xa4>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ecc:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ece:	2224      	movs	r2, #36	@ 0x24
 8001ed0:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001ed4:	6819      	ldr	r1, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ed6:	6862      	ldr	r2, [r4, #4]
  __HAL_I2C_DISABLE(hi2c);
 8001ed8:	f021 0101 	bic.w	r1, r1, #1
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001edc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
  __HAL_I2C_DISABLE(hi2c);
 8001ee0:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ee2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ee4:	689a      	ldr	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ee6:	68e1      	ldr	r1, [r4, #12]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ee8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001eec:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001eee:	609a      	str	r2, [r3, #8]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ef0:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ef2:	d009      	beq.n	8001f08 <HAL_I2C_Init+0x50>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ef4:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ef8:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001efa:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001efc:	d107      	bne.n	8001f0e <HAL_I2C_Init+0x56>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	e006      	b.n	8001f16 <HAL_I2C_Init+0x5e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f08:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f0c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f14:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f16:	6859      	ldr	r1, [r3, #4]
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f18:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f1a:	f041 7100 	orr.w	r1, r1, #33554432	@ 0x2000000
 8001f1e:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8001f22:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f24:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f26:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f28:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f2a:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f2c:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f30:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f34:	69e1      	ldr	r1, [r4, #28]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f36:	60d8      	str	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f38:	6a20      	ldr	r0, [r4, #32]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f3a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f3c:	4301      	orrs	r1, r0
 8001f3e:	6019      	str	r1, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f40:	6819      	ldr	r1, [r3, #0]
 8001f42:	f041 0101 	orr.w	r1, r1, #1
 8001f46:	6019      	str	r1, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f48:	2200      	movs	r2, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001f4a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f4c:	6462      	str	r2, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f4e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f52:	6322      	str	r2, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f54:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42

  return HAL_OK;
 8001f58:	4610      	mov	r0, r2
}
 8001f5a:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001f5c:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8001f60:	f7ff f9fa 	bl	8001358 <HAL_I2C_MspInit>
 8001f64:	e7b2      	b.n	8001ecc <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 8001f66:	2001      	movs	r0, #1
}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop

08001f6c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8001f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f6e:	4604      	mov	r4, r0
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f70:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8001f74:	2820      	cmp	r0, #32
 8001f76:	d139      	bne.n	8001fec <HAL_I2C_Master_Transmit_DMA+0x80>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001f78:	6826      	ldr	r6, [r4, #0]
 8001f7a:	460d      	mov	r5, r1
 8001f7c:	69b1      	ldr	r1, [r6, #24]
 8001f7e:	f411 4100 	ands.w	r1, r1, #32768	@ 0x8000
 8001f82:	d133      	bne.n	8001fec <HAL_I2C_Master_Transmit_DMA+0x80>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f84:	f894 0040 	ldrb.w	r0, [r4, #64]	@ 0x40
 8001f88:	2801      	cmp	r0, #1
 8001f8a:	d02f      	beq.n	8001fec <HAL_I2C_Master_Transmit_DMA+0x80>

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001f8c:	2721      	movs	r7, #33	@ 0x21
 8001f8e:	f884 7041 	strb.w	r7, [r4, #65]	@ 0x41
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f92:	484f      	ldr	r0, [pc, #316]	@ (80020d0 <HAL_I2C_Master_Transmit_DMA+0x164>)
    hi2c->pBuffPtr    = pData;
 8001f94:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f96:	2710      	movs	r7, #16
 8001f98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f9c:	6461      	str	r1, [r4, #68]	@ 0x44
    hi2c->XferCount   = Size;
 8001f9e:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fa0:	62e0      	str	r0, [r4, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fa2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8001fa4:	484b      	ldr	r0, [pc, #300]	@ (80020d4 <HAL_I2C_Master_Transmit_DMA+0x168>)
 8001fa6:	6360      	str	r0, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fa8:	b29b      	uxth	r3, r3
    __HAL_LOCK(hi2c);
 8001faa:	2001      	movs	r0, #1
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fac:	2bff      	cmp	r3, #255	@ 0xff
    __HAL_LOCK(hi2c);
 8001fae:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fb2:	d81d      	bhi.n	8001ff0 <HAL_I2C_Master_Transmit_DMA+0x84>
      hi2c->XferSize = MAX_NBYTE_SIZE;
      xfermode = I2C_RELOAD_MODE;
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001fb4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001fb6:	b29b      	uxth	r3, r3
      xfermode = I2C_AUTOEND_MODE;
 8001fb8:	8523      	strh	r3, [r4, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d166      	bne.n	800208c <HAL_I2C_Master_Transmit_DMA+0x120>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8001fbe:	4a46      	ldr	r2, [pc, #280]	@ (80020d8 <HAL_I2C_Master_Transmit_DMA+0x16c>)
 8001fc0:	6362      	str	r2, [r4, #52]	@ 0x34
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001fc2:	4846      	ldr	r0, [pc, #280]	@ (80020dc <HAL_I2C_Master_Transmit_DMA+0x170>)
 8001fc4:	6872      	ldr	r2, [r6, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001fc6:	f3c5 0309 	ubfx	r3, r5, #0, #10
 8001fca:	430b      	orrs	r3, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001fcc:	4002      	ands	r2, r0
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fd4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
      __HAL_UNLOCK(hi2c);
 8001fd8:	2100      	movs	r1, #0
  MODIFY_REG(hi2c->Instance->CR2, \
 8001fda:	6073      	str	r3, [r6, #4]
      __HAL_UNLOCK(hi2c);
 8001fdc:	f884 1040 	strb.w	r1, [r4, #64]	@ 0x40
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001fe0:	6833      	ldr	r3, [r6, #0]
 8001fe2:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8001fe6:	6033      	str	r3, [r6, #0]
    return HAL_OK;
 8001fe8:	2000      	movs	r0, #0
}
 8001fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_BUSY;
 8001fec:	2002      	movs	r0, #2
}
 8001fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001ff0:	4611      	mov	r1, r2
 8001ff2:	23ff      	movs	r3, #255	@ 0xff
 8001ff4:	8523      	strh	r3, [r4, #40]	@ 0x28
 8001ff6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001ffa:	62b3      	str	r3, [r6, #40]	@ 0x28
      hi2c->XferCount--;
 8001ffc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (hi2c->hdmatx != NULL)
 8001ffe:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
      hi2c->pBuffPtr++;
 8002000:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8002002:	3b01      	subs	r3, #1
 8002004:	b29b      	uxth	r3, r3
 8002006:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8002008:	23fe      	movs	r3, #254	@ 0xfe
 800200a:	8523      	strh	r3, [r4, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800200c:	f04f 7780 	mov.w	r7, #16777216	@ 0x1000000
      if (hi2c->hdmatx != NULL)
 8002010:	2800      	cmp	r0, #0
 8002012:	d04d      	beq.n	80020b0 <HAL_I2C_Master_Transmit_DMA+0x144>
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8002014:	f8df c0c8 	ldr.w	ip, [pc, #200]	@ 80020e0 <HAL_I2C_Master_Transmit_DMA+0x174>
 8002018:	f8c0 c02c 	str.w	ip, [r0, #44]	@ 0x2c
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800201c:	f106 0228 	add.w	r2, r6, #40	@ 0x28
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002020:	f8df c0c0 	ldr.w	ip, [pc, #192]	@ 80020e4 <HAL_I2C_Master_Transmit_DMA+0x178>
 8002024:	f8c0 c034 	str.w	ip, [r0, #52]	@ 0x34
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002028:	2600      	movs	r6, #0
 800202a:	6306      	str	r6, [r0, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 800202c:	6386      	str	r6, [r0, #56]	@ 0x38
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800202e:	f7ff fd2b 	bl	8001a88 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8002032:	b160      	cbz	r0, 800204e <HAL_I2C_Master_Transmit_DMA+0xe2>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002034:	2320      	movs	r3, #32
 8002036:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800203a:	f884 6042 	strb.w	r6, [r4, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800203e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8002040:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002044:	f043 0310 	orr.w	r3, r3, #16
 8002048:	6463      	str	r3, [r4, #68]	@ 0x44
        return HAL_ERROR;
 800204a:	2001      	movs	r0, #1
}
 800204c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  MODIFY_REG(hi2c->Instance->CR2, \
 800204e:	6822      	ldr	r2, [r4, #0]
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8002050:	8d26      	ldrh	r6, [r4, #40]	@ 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002052:	f3c5 0309 	ubfx	r3, r5, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 8002056:	433b      	orrs	r3, r7
 8002058:	6855      	ldr	r5, [r2, #4]
 800205a:	4f20      	ldr	r7, [pc, #128]	@ (80020dc <HAL_I2C_Master_Transmit_DMA+0x170>)
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 800205c:	1c71      	adds	r1, r6, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 800205e:	403d      	ands	r5, r7
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002060:	b2c9      	uxtb	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002062:	432b      	orrs	r3, r5
 8002064:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002068:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800206c:	6053      	str	r3, [r2, #4]
        hi2c->XferCount -= hi2c->XferSize;
 800206e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        __HAL_UNLOCK(hi2c);
 8002070:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
        hi2c->XferCount -= hi2c->XferSize;
 8002074:	1b9b      	subs	r3, r3, r6
 8002076:	b29b      	uxth	r3, r3
 8002078:	8563      	strh	r3, [r4, #42]	@ 0x2a
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800207a:	6813      	ldr	r3, [r2, #0]
 800207c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8002080:	6013      	str	r3, [r2, #0]
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002082:	6813      	ldr	r3, [r2, #0]
 8002084:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002088:	6013      	str	r3, [r2, #0]
 800208a:	e7ad      	b.n	8001fe8 <HAL_I2C_Master_Transmit_DMA+0x7c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800208c:	4611      	mov	r1, r2
      hi2c->XferSize--;
 800208e:	3b01      	subs	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002090:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002094:	62b2      	str	r2, [r6, #40]	@ 0x28
      hi2c->XferCount--;
 8002096:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8002098:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800209a:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 800209c:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800209e:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 80020a0:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80020a2:	8562      	strh	r2, [r4, #42]	@ 0x2a
    if (hi2c->XferSize > 0U)
 80020a4:	b183      	cbz	r3, 80020c8 <HAL_I2C_Master_Transmit_DMA+0x15c>
      if (hi2c->hdmatx != NULL)
 80020a6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80020a8:	f04f 7700 	mov.w	r7, #33554432	@ 0x2000000
 80020ac:	2800      	cmp	r0, #0
 80020ae:	d1b1      	bne.n	8002014 <HAL_I2C_Master_Transmit_DMA+0xa8>
        hi2c->State     = HAL_I2C_STATE_READY;
 80020b0:	2320      	movs	r3, #32
 80020b2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80020b6:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80020ba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80020bc:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80020c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020c4:	6463      	str	r3, [r4, #68]	@ 0x44
        return HAL_ERROR;
 80020c6:	e7c0      	b.n	800204a <HAL_I2C_Master_Transmit_DMA+0xde>
 80020c8:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 80020cc:	e777      	b.n	8001fbe <HAL_I2C_Master_Transmit_DMA+0x52>
 80020ce:	bf00      	nop
 80020d0:	ffff0000 	.word	0xffff0000
 80020d4:	08002d31 	.word	0x08002d31
 80020d8:	08002969 	.word	0x08002969
 80020dc:	fc009800 	.word	0xfc009800
 80020e0:	08002ebd 	.word	0x08002ebd
 80020e4:	08002ea9 	.word	0x08002ea9

080020e8 <HAL_I2C_Master_Receive_DMA>:
{
 80020e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ea:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020ec:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 80020f0:	2820      	cmp	r0, #32
 80020f2:	d132      	bne.n	800215a <HAL_I2C_Master_Receive_DMA+0x72>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80020f4:	460d      	mov	r5, r1
 80020f6:	6821      	ldr	r1, [r4, #0]
 80020f8:	6988      	ldr	r0, [r1, #24]
 80020fa:	f410 4000 	ands.w	r0, r0, #32768	@ 0x8000
 80020fe:	d12c      	bne.n	800215a <HAL_I2C_Master_Receive_DMA+0x72>
    __HAL_LOCK(hi2c);
 8002100:	f894 6040 	ldrb.w	r6, [r4, #64]	@ 0x40
 8002104:	2e01      	cmp	r6, #1
 8002106:	d028      	beq.n	800215a <HAL_I2C_Master_Receive_DMA+0x72>
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002108:	2722      	movs	r7, #34	@ 0x22
 800210a:	f884 7041 	strb.w	r7, [r4, #65]	@ 0x41
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800210e:	4e3e      	ldr	r6, [pc, #248]	@ (8002208 <HAL_I2C_Master_Receive_DMA+0x120>)
    hi2c->pBuffPtr    = pData;
 8002110:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002112:	2710      	movs	r7, #16
 8002114:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002118:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferCount   = Size;
 800211a:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800211c:	62e6      	str	r6, [r4, #44]	@ 0x2c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800211e:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002120:	4b3a      	ldr	r3, [pc, #232]	@ (800220c <HAL_I2C_Master_Receive_DMA+0x124>)
 8002122:	6363      	str	r3, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002124:	b280      	uxth	r0, r0
    __HAL_LOCK(hi2c);
 8002126:	2301      	movs	r3, #1
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002128:	28ff      	cmp	r0, #255	@ 0xff
    __HAL_LOCK(hi2c);
 800212a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800212e:	d816      	bhi.n	800215e <HAL_I2C_Master_Receive_DMA+0x76>
      hi2c->XferSize = hi2c->XferCount;
 8002130:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002132:	b29b      	uxth	r3, r3
      xfermode = I2C_AUTOEND_MODE;
 8002134:	8523      	strh	r3, [r4, #40]	@ 0x28
    if (hi2c->XferSize > 0U)
 8002136:	b3a3      	cbz	r3, 80021a2 <HAL_I2C_Master_Receive_DMA+0xba>
      if (hi2c->hdmarx != NULL)
 8002138:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800213a:	f04f 7700 	mov.w	r7, #33554432	@ 0x2000000
 800213e:	b9a0      	cbnz	r0, 800216a <HAL_I2C_Master_Receive_DMA+0x82>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002140:	2320      	movs	r3, #32
 8002142:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002146:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800214a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800214c:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002154:	6463      	str	r3, [r4, #68]	@ 0x44
        return HAL_ERROR;
 8002156:	2001      	movs	r0, #1
}
 8002158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_BUSY;
 800215a:	2002      	movs	r0, #2
}
 800215c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (hi2c->hdmarx != NULL)
 800215e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002160:	8523      	strh	r3, [r4, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002162:	f04f 7780 	mov.w	r7, #16777216	@ 0x1000000
      if (hi2c->hdmarx != NULL)
 8002166:	2800      	cmp	r0, #0
 8002168:	d0ea      	beq.n	8002140 <HAL_I2C_Master_Receive_DMA+0x58>
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800216a:	f8df c0ac 	ldr.w	ip, [pc, #172]	@ 8002218 <HAL_I2C_Master_Receive_DMA+0x130>
 800216e:	f8c0 c02c 	str.w	ip, [r0, #44]	@ 0x2c
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002172:	2600      	movs	r6, #0
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8002174:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 800221c <HAL_I2C_Master_Receive_DMA+0x134>
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002178:	6306      	str	r6, [r0, #48]	@ 0x30
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800217a:	3124      	adds	r1, #36	@ 0x24
        hi2c->hdmarx->XferAbortCallback = NULL;
 800217c:	6386      	str	r6, [r0, #56]	@ 0x38
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800217e:	f8c0 c034 	str.w	ip, [r0, #52]	@ 0x34
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002182:	f7ff fc81 	bl	8001a88 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8002186:	b308      	cbz	r0, 80021cc <HAL_I2C_Master_Receive_DMA+0xe4>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002188:	2320      	movs	r3, #32
 800218a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800218e:	f884 6042 	strb.w	r6, [r4, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002192:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8002194:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002198:	f043 0310 	orr.w	r3, r3, #16
 800219c:	6463      	str	r3, [r4, #68]	@ 0x44
        return HAL_ERROR;
 800219e:	2001      	movs	r0, #1
}
 80021a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->XferISR = I2C_Master_ISR_IT;
 80021a2:	4a1b      	ldr	r2, [pc, #108]	@ (8002210 <HAL_I2C_Master_Receive_DMA+0x128>)
 80021a4:	6362      	str	r2, [r4, #52]	@ 0x34
  MODIFY_REG(hi2c->Instance->CR2, \
 80021a6:	481b      	ldr	r0, [pc, #108]	@ (8002214 <HAL_I2C_Master_Receive_DMA+0x12c>)
 80021a8:	684a      	ldr	r2, [r1, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80021aa:	f3c5 0509 	ubfx	r5, r5, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 80021ae:	4002      	ands	r2, r0
 80021b0:	4315      	orrs	r5, r2
 80021b2:	f045 7500 	orr.w	r5, r5, #33554432	@ 0x2000000
 80021b6:	f445 5510 	orr.w	r5, r5, #9216	@ 0x2400
 80021ba:	604d      	str	r5, [r1, #4]
      __HAL_UNLOCK(hi2c);
 80021bc:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80021c0:	680b      	ldr	r3, [r1, #0]
 80021c2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80021c6:	600b      	str	r3, [r1, #0]
    return HAL_OK;
 80021c8:	2000      	movs	r0, #0
}
 80021ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  MODIFY_REG(hi2c->Instance->CR2, \
 80021cc:	6822      	ldr	r2, [r4, #0]
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80021ce:	8d26      	ldrh	r6, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 80021d0:	6851      	ldr	r1, [r2, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80021d2:	f3c5 0309 	ubfx	r3, r5, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 80021d6:	433b      	orrs	r3, r7
 80021d8:	4f0e      	ldr	r7, [pc, #56]	@ (8002214 <HAL_I2C_Master_Receive_DMA+0x12c>)
 80021da:	4039      	ands	r1, r7
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80021dc:	b2f5      	uxtb	r5, r6
  MODIFY_REG(hi2c->Instance->CR2, \
 80021de:	430b      	orrs	r3, r1
 80021e0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80021e4:	f443 5310 	orr.w	r3, r3, #9216	@ 0x2400
 80021e8:	6053      	str	r3, [r2, #4]
        hi2c->XferCount -= hi2c->XferSize;
 80021ea:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        __HAL_UNLOCK(hi2c);
 80021ec:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
        hi2c->XferCount -= hi2c->XferSize;
 80021f0:	1b9b      	subs	r3, r3, r6
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	8563      	strh	r3, [r4, #42]	@ 0x2a
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80021f6:	6813      	ldr	r3, [r2, #0]
 80021f8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80021fc:	6013      	str	r3, [r2, #0]
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80021fe:	6813      	ldr	r3, [r2, #0]
 8002200:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002204:	6013      	str	r3, [r2, #0]
 8002206:	e7df      	b.n	80021c8 <HAL_I2C_Master_Receive_DMA+0xe0>
 8002208:	ffff0000 	.word	0xffff0000
 800220c:	08002d31 	.word	0x08002d31
 8002210:	08002969 	.word	0x08002969
 8002214:	fc009800 	.word	0xfc009800
 8002218:	08002f5d 	.word	0x08002f5d
 800221c:	08002ea9 	.word	0x08002ea9

08002220 <HAL_I2C_Mem_Write_DMA>:
{
 8002220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002222:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002224:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8002228:	2820      	cmp	r0, #32
{
 800222a:	461f      	mov	r7, r3
 800222c:	f8bd 301c 	ldrh.w	r3, [sp, #28]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002230:	d156      	bne.n	80022e0 <HAL_I2C_Mem_Write_DMA+0xc0>
    if ((pData == NULL) || (Size == 0U))
 8002232:	460d      	mov	r5, r1
 8002234:	9906      	ldr	r1, [sp, #24]
 8002236:	2900      	cmp	r1, #0
 8002238:	d04d      	beq.n	80022d6 <HAL_I2C_Mem_Write_DMA+0xb6>
 800223a:	2b00      	cmp	r3, #0
 800223c:	d04b      	beq.n	80022d6 <HAL_I2C_Mem_Write_DMA+0xb6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800223e:	6826      	ldr	r6, [r4, #0]
 8002240:	69b1      	ldr	r1, [r6, #24]
 8002242:	f411 4100 	ands.w	r1, r1, #32768	@ 0x8000
 8002246:	d14b      	bne.n	80022e0 <HAL_I2C_Mem_Write_DMA+0xc0>
    __HAL_LOCK(hi2c);
 8002248:	f894 0040 	ldrb.w	r0, [r4, #64]	@ 0x40
 800224c:	2801      	cmp	r0, #1
 800224e:	d047      	beq.n	80022e0 <HAL_I2C_Mem_Write_DMA+0xc0>
    hi2c->pBuffPtr    = pData;
 8002250:	9806      	ldr	r0, [sp, #24]
 8002252:	6260      	str	r0, [r4, #36]	@ 0x24
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002254:	f04f 0e21 	mov.w	lr, #33	@ 0x21
 8002258:	f884 e041 	strb.w	lr, [r4, #65]	@ 0x41
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800225c:	4835      	ldr	r0, [pc, #212]	@ (8002334 <HAL_I2C_Mem_Write_DMA+0x114>)
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800225e:	f04f 0e40 	mov.w	lr, #64	@ 0x40
 8002262:	f884 e042 	strb.w	lr, [r4, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002266:	6461      	str	r1, [r4, #68]	@ 0x44
    hi2c->XferCount   = Size;
 8002268:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800226a:	62e0      	str	r0, [r4, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800226c:	64e5      	str	r5, [r4, #76]	@ 0x4c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800226e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8002270:	4931      	ldr	r1, [pc, #196]	@ (8002338 <HAL_I2C_Mem_Write_DMA+0x118>)
 8002272:	6361      	str	r1, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002274:	b29b      	uxth	r3, r3
 8002276:	2bff      	cmp	r3, #255	@ 0xff
      hi2c->XferSize = hi2c->XferCount;
 8002278:	bf98      	it	ls
 800227a:	8d63      	ldrhls	r3, [r4, #42]	@ 0x2a
    __HAL_LOCK(hi2c);
 800227c:	f04f 0101 	mov.w	r1, #1
      hi2c->XferSize = hi2c->XferCount;
 8002280:	bf94      	ite	ls
 8002282:	b29b      	uxthls	r3, r3
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002284:	23ff      	movhi	r3, #255	@ 0xff
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002286:	2f01      	cmp	r7, #1
    __HAL_LOCK(hi2c);
 8002288:	f884 1040 	strb.w	r1, [r4, #64]	@ 0x40
      hi2c->XferSize = hi2c->XferCount;
 800228c:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800228e:	b2d1      	uxtb	r1, r2
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002290:	d028      	beq.n	80022e4 <HAL_I2C_Mem_Write_DMA+0xc4>
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002292:	0a12      	lsrs	r2, r2, #8
 8002294:	62b2      	str	r2, [r6, #40]	@ 0x28
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8002296:	6521      	str	r1, [r4, #80]	@ 0x50
    if (hi2c->hdmatx != NULL)
 8002298:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800229a:	b340      	cbz	r0, 80022ee <HAL_I2C_Mem_Write_DMA+0xce>
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800229c:	f8df c0a0 	ldr.w	ip, [pc, #160]	@ 8002340 <HAL_I2C_Mem_Write_DMA+0x120>
 80022a0:	f8c0 c02c 	str.w	ip, [r0, #44]	@ 0x2c
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 80022a4:	f106 0228 	add.w	r2, r6, #40	@ 0x28
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80022a8:	f8df c098 	ldr.w	ip, [pc, #152]	@ 8002344 <HAL_I2C_Mem_Write_DMA+0x124>
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 80022ac:	9906      	ldr	r1, [sp, #24]
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80022ae:	f8c0 c034 	str.w	ip, [r0, #52]	@ 0x34
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80022b2:	2600      	movs	r6, #0
 80022b4:	6306      	str	r6, [r0, #48]	@ 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 80022b6:	6386      	str	r6, [r0, #56]	@ 0x38
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 80022b8:	f7ff fbe6 	bl	8001a88 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 80022bc:	b318      	cbz	r0, 8002306 <HAL_I2C_Mem_Write_DMA+0xe6>
      hi2c->State     = HAL_I2C_STATE_READY;
 80022be:	2320      	movs	r3, #32
 80022c0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80022c4:	f884 6042 	strb.w	r6, [r4, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80022c8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80022ca:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80022ce:	f043 0310 	orr.w	r3, r3, #16
 80022d2:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 80022d4:	e002      	b.n	80022dc <HAL_I2C_Mem_Write_DMA+0xbc>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80022d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022da:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80022dc:	2001      	movs	r0, #1
}
 80022de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_BUSY;
 80022e0:	2002      	movs	r0, #2
}
 80022e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->Memaddress = 0xFFFFFFFFU;
 80022e4:	f04f 32ff 	mov.w	r2, #4294967295
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022e8:	62b1      	str	r1, [r6, #40]	@ 0x28
      hi2c->Memaddress = 0xFFFFFFFFU;
 80022ea:	6522      	str	r2, [r4, #80]	@ 0x50
 80022ec:	e7d4      	b.n	8002298 <HAL_I2C_Mem_Write_DMA+0x78>
      hi2c->State     = HAL_I2C_STATE_READY;
 80022ee:	2320      	movs	r3, #32
 80022f0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80022f4:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80022f8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80022fa:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80022fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002302:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 8002304:	e7ea      	b.n	80022dc <HAL_I2C_Mem_Write_DMA+0xbc>
  MODIFY_REG(hi2c->Instance->CR2, \
 8002306:	6822      	ldr	r2, [r4, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002308:	f3c5 0309 	ubfx	r3, r5, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 800230c:	6851      	ldr	r1, [r2, #4]
 800230e:	4d0b      	ldr	r5, [pc, #44]	@ (800233c <HAL_I2C_Mem_Write_DMA+0x11c>)
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002310:	b2ff      	uxtb	r7, r7
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002312:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8002316:	4029      	ands	r1, r5
 8002318:	430b      	orrs	r3, r1
 800231a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800231e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002322:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hi2c);
 8002324:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002328:	6813      	ldr	r3, [r2, #0]
 800232a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800232e:	6013      	str	r3, [r2, #0]
}
 8002330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002332:	bf00      	nop
 8002334:	ffff0000 	.word	0xffff0000
 8002338:	08002b01 	.word	0x08002b01
 800233c:	fc009800 	.word	0xfc009800
 8002340:	08002ebd 	.word	0x08002ebd
 8002344:	08002ea9 	.word	0x08002ea9

08002348 <HAL_I2C_Mem_Read_DMA>:
{
 8002348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800234a:	460d      	mov	r5, r1
  if (hi2c->State == HAL_I2C_STATE_READY)
 800234c:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 8002350:	2920      	cmp	r1, #32
{
 8002352:	461f      	mov	r7, r3
 8002354:	f8bd 301c 	ldrh.w	r3, [sp, #28]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002358:	d156      	bne.n	8002408 <HAL_I2C_Mem_Read_DMA+0xc0>
    if ((pData == NULL) || (Size == 0U))
 800235a:	9906      	ldr	r1, [sp, #24]
 800235c:	4604      	mov	r4, r0
 800235e:	2900      	cmp	r1, #0
 8002360:	d04d      	beq.n	80023fe <HAL_I2C_Mem_Read_DMA+0xb6>
 8002362:	2b00      	cmp	r3, #0
 8002364:	d04b      	beq.n	80023fe <HAL_I2C_Mem_Read_DMA+0xb6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002366:	6801      	ldr	r1, [r0, #0]
 8002368:	6988      	ldr	r0, [r1, #24]
 800236a:	f410 4000 	ands.w	r0, r0, #32768	@ 0x8000
 800236e:	d14b      	bne.n	8002408 <HAL_I2C_Mem_Read_DMA+0xc0>
    __HAL_LOCK(hi2c);
 8002370:	f894 c040 	ldrb.w	ip, [r4, #64]	@ 0x40
 8002374:	f1bc 0f01 	cmp.w	ip, #1
 8002378:	d046      	beq.n	8002408 <HAL_I2C_Mem_Read_DMA+0xc0>
    hi2c->pBuffPtr    = pData;
 800237a:	9e06      	ldr	r6, [sp, #24]
 800237c:	6266      	str	r6, [r4, #36]	@ 0x24
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800237e:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 8002382:	f884 e041 	strb.w	lr, [r4, #65]	@ 0x41
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002386:	4e34      	ldr	r6, [pc, #208]	@ (8002458 <HAL_I2C_Mem_Read_DMA+0x110>)
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8002388:	f04f 0e40 	mov.w	lr, #64	@ 0x40
 800238c:	f884 e042 	strb.w	lr, [r4, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002390:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferCount   = Size;
 8002392:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002394:	62e6      	str	r6, [r4, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002396:	64e5      	str	r5, [r4, #76]	@ 0x4c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002398:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 800239a:	4830      	ldr	r0, [pc, #192]	@ (800245c <HAL_I2C_Mem_Read_DMA+0x114>)
 800239c:	6360      	str	r0, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800239e:	b29b      	uxth	r3, r3
 80023a0:	2bff      	cmp	r3, #255	@ 0xff
      hi2c->XferSize = hi2c->XferCount;
 80023a2:	bf98      	it	ls
 80023a4:	8d63      	ldrhls	r3, [r4, #42]	@ 0x2a
    __HAL_LOCK(hi2c);
 80023a6:	f04f 0001 	mov.w	r0, #1
      hi2c->XferSize = hi2c->XferCount;
 80023aa:	bf94      	ite	ls
 80023ac:	b29b      	uxthls	r3, r3
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80023ae:	23ff      	movhi	r3, #255	@ 0xff
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023b0:	2f01      	cmp	r7, #1
    __HAL_LOCK(hi2c);
 80023b2:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
      hi2c->XferSize = hi2c->XferCount;
 80023b6:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80023b8:	b2d0      	uxtb	r0, r2
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023ba:	d027      	beq.n	800240c <HAL_I2C_Mem_Read_DMA+0xc4>
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80023bc:	0a12      	lsrs	r2, r2, #8
 80023be:	628a      	str	r2, [r1, #40]	@ 0x28
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 80023c0:	6520      	str	r0, [r4, #80]	@ 0x50
    if (hi2c->hdmarx != NULL)
 80023c2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80023c4:	b338      	cbz	r0, 8002416 <HAL_I2C_Mem_Read_DMA+0xce>
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80023c6:	f8df c09c 	ldr.w	ip, [pc, #156]	@ 8002464 <HAL_I2C_Mem_Read_DMA+0x11c>
 80023ca:	f8c0 c02c 	str.w	ip, [r0, #44]	@ 0x2c
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80023ce:	2600      	movs	r6, #0
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80023d0:	f8df c094 	ldr.w	ip, [pc, #148]	@ 8002468 <HAL_I2C_Mem_Read_DMA+0x120>
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80023d4:	9a06      	ldr	r2, [sp, #24]
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80023d6:	6306      	str	r6, [r0, #48]	@ 0x30
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80023d8:	3124      	adds	r1, #36	@ 0x24
      hi2c->hdmarx->XferAbortCallback = NULL;
 80023da:	6386      	str	r6, [r0, #56]	@ 0x38
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80023dc:	f8c0 c034 	str.w	ip, [r0, #52]	@ 0x34
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80023e0:	f7ff fb52 	bl	8001a88 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 80023e4:	b318      	cbz	r0, 800242e <HAL_I2C_Mem_Read_DMA+0xe6>
      hi2c->State     = HAL_I2C_STATE_READY;
 80023e6:	2320      	movs	r3, #32
 80023e8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80023ec:	f884 6042 	strb.w	r6, [r4, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80023f0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80023f2:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80023f6:	f043 0310 	orr.w	r3, r3, #16
 80023fa:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 80023fc:	e002      	b.n	8002404 <HAL_I2C_Mem_Read_DMA+0xbc>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80023fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002402:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8002404:	2001      	movs	r0, #1
}
 8002406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_BUSY;
 8002408:	2002      	movs	r0, #2
}
 800240a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->Memaddress = 0xFFFFFFFFU;
 800240c:	f04f 32ff 	mov.w	r2, #4294967295
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002410:	6288      	str	r0, [r1, #40]	@ 0x28
      hi2c->Memaddress = 0xFFFFFFFFU;
 8002412:	6522      	str	r2, [r4, #80]	@ 0x50
 8002414:	e7d5      	b.n	80023c2 <HAL_I2C_Mem_Read_DMA+0x7a>
      hi2c->State     = HAL_I2C_STATE_READY;
 8002416:	2320      	movs	r3, #32
 8002418:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800241c:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002420:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8002422:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800242a:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 800242c:	e7ea      	b.n	8002404 <HAL_I2C_Mem_Read_DMA+0xbc>
  MODIFY_REG(hi2c->Instance->CR2, \
 800242e:	6822      	ldr	r2, [r4, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002430:	f3c5 0309 	ubfx	r3, r5, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 8002434:	6851      	ldr	r1, [r2, #4]
 8002436:	4d0a      	ldr	r5, [pc, #40]	@ (8002460 <HAL_I2C_Mem_Read_DMA+0x118>)
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002438:	b2ff      	uxtb	r7, r7
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800243a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 800243e:	4029      	ands	r1, r5
 8002440:	430b      	orrs	r3, r1
 8002442:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002446:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hi2c);
 8002448:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800244c:	6813      	ldr	r3, [r2, #0]
 800244e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8002452:	6013      	str	r3, [r2, #0]
}
 8002454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002456:	bf00      	nop
 8002458:	ffff0000 	.word	0xffff0000
 800245c:	08002b01 	.word	0x08002b01
 8002460:	fc009800 	.word	0xfc009800
 8002464:	08002f5d 	.word	0x08002f5d
 8002468:	08002ea9 	.word	0x08002ea9

0800246c <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800246c:	6802      	ldr	r2, [r0, #0]
  if (hi2c->XferISR != NULL)
 800246e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002470:	6991      	ldr	r1, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002472:	6812      	ldr	r2, [r2, #0]
  if (hi2c->XferISR != NULL)
 8002474:	b103      	cbz	r3, 8002478 <HAL_I2C_EV_IRQHandler+0xc>
    hi2c->XferISR(hi2c, itflags, itsources);
 8002476:	4718      	bx	r3
}
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop

0800247c <HAL_I2C_MasterTxCpltCallback>:
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop

08002480 <HAL_I2C_MasterRxCpltCallback>:
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop

08002484 <I2C_ITMasterSeqCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002484:	2100      	movs	r1, #0
{
 8002486:	b538      	push	{r3, r4, r5, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002488:	f880 1042 	strb.w	r1, [r0, #66]	@ 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800248c:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8002490:	2a21      	cmp	r2, #33	@ 0x21
    hi2c->State         = HAL_I2C_STATE_READY;
 8002492:	f04f 0420 	mov.w	r4, #32
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002496:	d118      	bne.n	80024ca <I2C_ITMasterSeqCplt+0x46>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002498:	2211      	movs	r2, #17
    hi2c->State         = HAL_I2C_STATE_READY;
 800249a:	f880 4041 	strb.w	r4, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800249e:	6302      	str	r2, [r0, #48]	@ 0x30
  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024a0:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80024a4:	6804      	ldr	r4, [r0, #0]
    hi2c->XferISR       = NULL;
 80024a6:	6341      	str	r1, [r0, #52]	@ 0x34
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024a8:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 80024ac:	2a28      	cmp	r2, #40	@ 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80024ae:	6822      	ldr	r2, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024b0:	bf14      	ite	ne
 80024b2:	f06f 0cf2 	mvnne.w	ip, #242	@ 0xf2
 80024b6:	f06f 0c42 	mvneq.w	ip, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80024ba:	ea02 020c 	and.w	r2, r2, ip
 80024be:	6022      	str	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80024c0:	f880 1040 	strb.w	r1, [r0, #64]	@ 0x40
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80024c4:	f7ff ffda 	bl	800247c <HAL_I2C_MasterTxCpltCallback>
}
 80024c8:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80024ca:	2212      	movs	r2, #18
    hi2c->State         = HAL_I2C_STATE_READY;
 80024cc:	f880 4041 	strb.w	r4, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80024d0:	6302      	str	r2, [r0, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024d2:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80024d6:	6804      	ldr	r4, [r0, #0]
    hi2c->XferISR       = NULL;
 80024d8:	6341      	str	r1, [r0, #52]	@ 0x34
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024da:	f002 0228 	and.w	r2, r2, #40	@ 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80024de:	6825      	ldr	r5, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80024e0:	2a28      	cmp	r2, #40	@ 0x28
 80024e2:	bf14      	ite	ne
 80024e4:	f06f 02f4 	mvnne.w	r2, #244	@ 0xf4
 80024e8:	f06f 0244 	mvneq.w	r2, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80024ec:	402a      	ands	r2, r5
 80024ee:	6022      	str	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80024f0:	f880 1040 	strb.w	r1, [r0, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80024f4:	f7ff ffc4 	bl	8002480 <HAL_I2C_MasterRxCpltCallback>
}
 80024f8:	bd38      	pop	{r3, r4, r5, pc}
 80024fa:	bf00      	nop

080024fc <HAL_I2C_SlaveTxCpltCallback>:
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop

08002500 <HAL_I2C_SlaveRxCpltCallback>:
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop

08002504 <I2C_ITSlaveSeqCplt>:
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002504:	6801      	ldr	r1, [r0, #0]
{
 8002506:	b508      	push	{r3, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002508:	680b      	ldr	r3, [r1, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800250a:	2200      	movs	r2, #0
 800250c:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002510:	045a      	lsls	r2, r3, #17
 8002512:	d50c      	bpl.n	800252e <I2C_ITSlaveSeqCplt+0x2a>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002514:	680b      	ldr	r3, [r1, #0]
 8002516:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800251a:	600b      	str	r3, [r1, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800251c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002520:	2b29      	cmp	r3, #41	@ 0x29
 8002522:	d00e      	beq.n	8002542 <I2C_ITSlaveSeqCplt+0x3e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002524:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002528:	2b2a      	cmp	r3, #42	@ 0x2a
 800252a:	d022      	beq.n	8002572 <I2C_ITSlaveSeqCplt+0x6e>
}
 800252c:	bd08      	pop	{r3, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800252e:	041b      	lsls	r3, r3, #16
 8002530:	d5f4      	bpl.n	800251c <I2C_ITSlaveSeqCplt+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002532:	680b      	ldr	r3, [r1, #0]
 8002534:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002538:	600b      	str	r3, [r1, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800253a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800253e:	2b29      	cmp	r3, #41	@ 0x29
 8002540:	d1f0      	bne.n	8002524 <I2C_ITSlaveSeqCplt+0x20>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002542:	2228      	movs	r2, #40	@ 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002544:	2321      	movs	r3, #33	@ 0x21
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002546:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800254a:	6303      	str	r3, [r0, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800254c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002550:	680a      	ldr	r2, [r1, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002552:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002556:	2b28      	cmp	r3, #40	@ 0x28
 8002558:	bf14      	ite	ne
 800255a:	f06f 03f2 	mvnne.w	r3, #242	@ 0xf2
 800255e:	f06f 0342 	mvneq.w	r3, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002562:	4013      	ands	r3, r2
    __HAL_UNLOCK(hi2c);
 8002564:	2200      	movs	r2, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002566:	600b      	str	r3, [r1, #0]
    __HAL_UNLOCK(hi2c);
 8002568:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800256c:	f7ff ffc6 	bl	80024fc <HAL_I2C_SlaveTxCpltCallback>
}
 8002570:	bd08      	pop	{r3, pc}
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002572:	2228      	movs	r2, #40	@ 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002574:	2322      	movs	r3, #34	@ 0x22
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002576:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800257a:	6303      	str	r3, [r0, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800257c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002580:	680a      	ldr	r2, [r1, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002582:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002586:	2b28      	cmp	r3, #40	@ 0x28
 8002588:	bf14      	ite	ne
 800258a:	f06f 03f4 	mvnne.w	r3, #244	@ 0xf4
 800258e:	f06f 0344 	mvneq.w	r3, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002592:	4013      	ands	r3, r2
    __HAL_UNLOCK(hi2c);
 8002594:	2200      	movs	r2, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002596:	600b      	str	r3, [r1, #0]
    __HAL_UNLOCK(hi2c);
 8002598:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800259c:	f7ff ffb0 	bl	8002500 <HAL_I2C_SlaveRxCpltCallback>
}
 80025a0:	bd08      	pop	{r3, pc}
 80025a2:	bf00      	nop

080025a4 <HAL_I2C_AddrCallback>:
}
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop

080025a8 <I2C_ITAddrCplt.constprop.0>:
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80025a8:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80025ac:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 80025b0:	2a28      	cmp	r2, #40	@ 0x28
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 80025b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    transferdirection = I2C_GET_DIR(hi2c);
 80025b4:	6804      	ldr	r4, [r0, #0]
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 80025b6:	4603      	mov	r3, r0
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80025b8:	d005      	beq.n	80025c6 <I2C_ITAddrCplt.constprop.0+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80025ba:	2108      	movs	r1, #8
    __HAL_UNLOCK(hi2c);
 80025bc:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80025be:	61e1      	str	r1, [r4, #28]
    __HAL_UNLOCK(hi2c);
 80025c0:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
}
 80025c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 80025c6:	69a1      	ldr	r1, [r4, #24]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025c8:	68c7      	ldr	r7, [r0, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80025ca:	69a2      	ldr	r2, [r4, #24]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80025cc:	68a5      	ldr	r5, [r4, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80025ce:	68e6      	ldr	r6, [r4, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80025d0:	0c12      	lsrs	r2, r2, #16
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025d2:	2f02      	cmp	r7, #2
    transferdirection = I2C_GET_DIR(hi2c);
 80025d4:	f3c1 4100 	ubfx	r1, r1, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80025d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025dc:	d116      	bne.n	800260c <I2C_ITAddrCplt.constprop.0+0x64>
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80025de:	ea82 1cd5 	eor.w	ip, r2, r5, lsr #7
 80025e2:	f01c 0706 	ands.w	r7, ip, #6
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80025e6:	f3c5 0209 	ubfx	r2, r5, #0, #10
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80025ea:	d10d      	bne.n	8002608 <I2C_ITAddrCplt.constprop.0+0x60>
        hi2c->AddrEventCount++;
 80025ec:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 80025ee:	3501      	adds	r5, #1
 80025f0:	6485      	str	r5, [r0, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80025f2:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 80025f4:	2d02      	cmp	r5, #2
 80025f6:	d1e5      	bne.n	80025c4 <I2C_ITAddrCplt.constprop.0+0x1c>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80025f8:	2508      	movs	r5, #8
          hi2c->AddrEventCount = 0U;
 80025fa:	6487      	str	r7, [r0, #72]	@ 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80025fc:	61e5      	str	r5, [r4, #28]
          __HAL_UNLOCK(hi2c);
 80025fe:	f880 7040 	strb.w	r7, [r0, #64]	@ 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002602:	f7ff ffcf 	bl	80025a4 <HAL_I2C_AddrCallback>
}
 8002606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002608:	f006 02fe 	and.w	r2, r6, #254	@ 0xfe
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800260c:	6825      	ldr	r5, [r4, #0]
 800260e:	f025 05b8 	bic.w	r5, r5, #184	@ 0xb8
 8002612:	6025      	str	r5, [r4, #0]
      __HAL_UNLOCK(hi2c);
 8002614:	2400      	movs	r4, #0
 8002616:	f883 4040 	strb.w	r4, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800261a:	f7ff ffc3 	bl	80025a4 <HAL_I2C_AddrCallback>
}
 800261e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002620 <HAL_I2C_ListenCpltCallback>:
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop

08002624 <I2C_ITListenCplt>:
{
 8002624:	b510      	push	{r4, lr}
  hi2c->PreviousState = I2C_STATE_NONE;
 8002626:	2200      	movs	r2, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002628:	2320      	movs	r3, #32
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800262a:	4c18      	ldr	r4, [pc, #96]	@ (800268c <I2C_ITListenCplt+0x68>)
 800262c:	62c4      	str	r4, [r0, #44]	@ 0x2c
  hi2c->XferISR = NULL;
 800262e:	6342      	str	r2, [r0, #52]	@ 0x34
  hi2c->PreviousState = I2C_STATE_NONE;
 8002630:	6302      	str	r2, [r0, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002632:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002636:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800263a:	074a      	lsls	r2, r1, #29
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800263c:	6803      	ldr	r3, [r0, #0]
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800263e:	d512      	bpl.n	8002666 <I2C_ITListenCplt+0x42>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002640:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 8002646:	6a43      	ldr	r3, [r0, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8002648:	8d02      	ldrh	r2, [r0, #40]	@ 0x28
    hi2c->pBuffPtr++;
 800264a:	3301      	adds	r3, #1
 800264c:	6243      	str	r3, [r0, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 800264e:	b1d2      	cbz	r2, 8002686 <I2C_ITListenCplt+0x62>
      hi2c->XferCount--;
 8002650:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8002652:	3b01      	subs	r3, #1
 8002654:	b29b      	uxth	r3, r3
 8002656:	8543      	strh	r3, [r0, #42]	@ 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002658:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800265a:	6803      	ldr	r3, [r0, #0]
      hi2c->XferSize--;
 800265c:	3a01      	subs	r2, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800265e:	f041 0104 	orr.w	r1, r1, #4
      hi2c->XferSize--;
 8002662:	8502      	strh	r2, [r0, #40]	@ 0x28
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002664:	6441      	str	r1, [r0, #68]	@ 0x44
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002666:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800266a:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800266e:	681a      	ldr	r2, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002670:	2410      	movs	r4, #16
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002672:	f022 02fe 	bic.w	r2, r2, #254	@ 0xfe
  __HAL_UNLOCK(hi2c);
 8002676:	2100      	movs	r1, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002678:	601a      	str	r2, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800267a:	61dc      	str	r4, [r3, #28]
  __HAL_UNLOCK(hi2c);
 800267c:	f880 1040 	strb.w	r1, [r0, #64]	@ 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8002680:	f7ff ffce 	bl	8002620 <HAL_I2C_ListenCpltCallback>
}
 8002684:	bd10      	pop	{r4, pc}
 8002686:	6803      	ldr	r3, [r0, #0]
 8002688:	e7ed      	b.n	8002666 <I2C_ITListenCplt+0x42>
 800268a:	bf00      	nop
 800268c:	ffff0000 	.word	0xffff0000

08002690 <HAL_I2C_MemTxCpltCallback>:
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop

08002694 <HAL_I2C_MemRxCpltCallback>:
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop

08002698 <HAL_I2C_ErrorCallback>:
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop

0800269c <HAL_I2C_AbortCpltCallback>:
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop

080026a0 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80026a0:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 80026a2:	b508      	push	{r3, lr}
  if (hi2c->hdmatx != NULL)
 80026a4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80026a6:	b10b      	cbz	r3, 80026ac <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 80026a8:	2200      	movs	r2, #0
 80026aa:	639a      	str	r2, [r3, #56]	@ 0x38
  if (hi2c->hdmarx != NULL)
 80026ac:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80026ae:	b10b      	cbz	r3, 80026b4 <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 80026b0:	2200      	movs	r2, #0
 80026b2:	639a      	str	r2, [r3, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80026b4:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80026b8:	2b60      	cmp	r3, #96	@ 0x60
    hi2c->PreviousState = I2C_STATE_NONE;
 80026ba:	f04f 0300 	mov.w	r3, #0
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80026be:	d005      	beq.n	80026cc <I2C_DMAAbort+0x2c>
    hi2c->PreviousState = I2C_STATE_NONE;
 80026c0:	6303      	str	r3, [r0, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80026c2:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80026c6:	f7ff ffe7 	bl	8002698 <HAL_I2C_ErrorCallback>
}
 80026ca:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 80026cc:	2220      	movs	r2, #32
 80026ce:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80026d2:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80026d6:	6303      	str	r3, [r0, #48]	@ 0x30
    HAL_I2C_AbortCpltCallback(hi2c);
 80026d8:	f7ff ffe0 	bl	800269c <HAL_I2C_AbortCpltCallback>
}
 80026dc:	bd08      	pop	{r3, pc}
 80026de:	bf00      	nop

080026e0 <I2C_ITError>:
{
 80026e0:	b510      	push	{r4, lr}
 80026e2:	4604      	mov	r4, r0
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80026e4:	4a55      	ldr	r2, [pc, #340]	@ (800283c <I2C_ITError+0x15c>)
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80026e6:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80026ea:	2000      	movs	r0, #0
 80026ec:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80026f0:	62e2      	str	r2, [r4, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80026f2:	8560      	strh	r0, [r4, #42]	@ 0x2a
  hi2c->ErrorCode |= ErrorCode;
 80026f4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80026f6:	4311      	orrs	r1, r2
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80026f8:	f1a3 0228 	sub.w	r2, r3, #40	@ 0x28
 80026fc:	2a02      	cmp	r2, #2
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80026fe:	6823      	ldr	r3, [r4, #0]
  hi2c->ErrorCode |= ErrorCode;
 8002700:	6461      	str	r1, [r4, #68]	@ 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002702:	d862      	bhi.n	80027ca <I2C_ITError+0xea>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002704:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002708:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800270c:	f001 0128 	and.w	r1, r1, #40	@ 0x28
 8002710:	2928      	cmp	r1, #40	@ 0x28
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002712:	f002 0228 	and.w	r2, r2, #40	@ 0x28
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002716:	bf14      	ite	ne
 8002718:	21f6      	movne	r1, #246	@ 0xf6
 800271a:	2146      	moveq	r1, #70	@ 0x46
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800271c:	2a28      	cmp	r2, #40	@ 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	bf0c      	ite	eq
 8002722:	43c9      	mvneq	r1, r1
 8002724:	f06f 01f6 	mvnne.w	r1, #246	@ 0xf6
 8002728:	400a      	ands	r2, r1
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800272a:	2028      	movs	r0, #40	@ 0x28
 800272c:	4944      	ldr	r1, [pc, #272]	@ (8002840 <I2C_ITError+0x160>)
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800272e:	601a      	str	r2, [r3, #0]
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002730:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002734:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  tmppreviousstate = hi2c->PreviousState;
 8002736:	6b22      	ldr	r2, [r4, #48]	@ 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002738:	6361      	str	r1, [r4, #52]	@ 0x34
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800273a:	b118      	cbz	r0, 8002744 <I2C_ITError+0x64>
 800273c:	2a11      	cmp	r2, #17
 800273e:	d014      	beq.n	800276a <I2C_ITError+0x8a>
 8002740:	2a21      	cmp	r2, #33	@ 0x21
 8002742:	d012      	beq.n	800276a <I2C_ITError+0x8a>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002744:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002746:	b118      	cbz	r0, 8002750 <I2C_ITError+0x70>
 8002748:	2a12      	cmp	r2, #18
 800274a:	d024      	beq.n	8002796 <I2C_ITError+0xb6>
 800274c:	2a22      	cmp	r2, #34	@ 0x22
 800274e:	d022      	beq.n	8002796 <I2C_ITError+0xb6>
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002750:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8002754:	2b60      	cmp	r3, #96	@ 0x60
    hi2c->PreviousState = I2C_STATE_NONE;
 8002756:	f04f 0300 	mov.w	r3, #0
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800275a:	d065      	beq.n	8002828 <I2C_ITError+0x148>
    hi2c->PreviousState = I2C_STATE_NONE;
 800275c:	6323      	str	r3, [r4, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800275e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002762:	4620      	mov	r0, r4
 8002764:	f7ff ff98 	bl	8002698 <HAL_I2C_ErrorCallback>
}
 8002768:	bd10      	pop	{r4, pc}
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	0451      	lsls	r1, r2, #17
 800276e:	d456      	bmi.n	800281e <I2C_ITError+0x13e>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002770:	f7ff fa66 	bl	8001c40 <HAL_DMA_GetState>
 8002774:	2801      	cmp	r0, #1
 8002776:	d0eb      	beq.n	8002750 <I2C_ITError+0x70>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002778:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800277a:	4a32      	ldr	r2, [pc, #200]	@ (8002844 <I2C_ITError+0x164>)
 800277c:	6382      	str	r2, [r0, #56]	@ 0x38
      __HAL_UNLOCK(hi2c);
 800277e:	2300      	movs	r3, #0
 8002780:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002784:	f7ff f9d8 	bl	8001b38 <HAL_DMA_Abort_IT>
 8002788:	2800      	cmp	r0, #0
 800278a:	d0ed      	beq.n	8002768 <I2C_ITError+0x88>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800278c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
}
 800278e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002792:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002794:	4718      	bx	r3
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	0412      	lsls	r2, r2, #16
 800279a:	d503      	bpl.n	80027a4 <I2C_ITError+0xc4>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027a2:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80027a4:	f7ff fa4c 	bl	8001c40 <HAL_DMA_GetState>
 80027a8:	2801      	cmp	r0, #1
 80027aa:	d0d1      	beq.n	8002750 <I2C_ITError+0x70>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80027ac:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80027ae:	4a25      	ldr	r2, [pc, #148]	@ (8002844 <I2C_ITError+0x164>)
 80027b0:	6382      	str	r2, [r0, #56]	@ 0x38
      __HAL_UNLOCK(hi2c);
 80027b2:	2300      	movs	r3, #0
 80027b4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80027b8:	f7ff f9be 	bl	8001b38 <HAL_DMA_Abort_IT>
 80027bc:	2800      	cmp	r0, #0
 80027be:	d0d3      	beq.n	8002768 <I2C_ITError+0x88>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80027c0:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
}
 80027c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80027c6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80027c8:	4718      	bx	r3
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80027ca:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80027ce:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	f022 02fe 	bic.w	r2, r2, #254	@ 0xfe
 80027d8:	601a      	str	r2, [r3, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80027da:	699a      	ldr	r2, [r3, #24]
 80027dc:	0792      	lsls	r2, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 80027de:	bf48      	it	mi
 80027e0:	6298      	strmi	r0, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027e2:	699a      	ldr	r2, [r3, #24]
 80027e4:	07d1      	lsls	r1, r2, #31
 80027e6:	d403      	bmi.n	80027f0 <I2C_ITError+0x110>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80027e8:	699a      	ldr	r2, [r3, #24]
 80027ea:	f042 0201 	orr.w	r2, r2, #1
 80027ee:	619a      	str	r2, [r3, #24]
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80027f0:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 80027f4:	2a60      	cmp	r2, #96	@ 0x60
 80027f6:	d010      	beq.n	800281a <I2C_ITError+0x13a>
      hi2c->State         = HAL_I2C_STATE_READY;
 80027f8:	2220      	movs	r2, #32
 80027fa:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80027fe:	699a      	ldr	r2, [r3, #24]
 8002800:	0692      	lsls	r2, r2, #26
 8002802:	d50a      	bpl.n	800281a <I2C_ITError+0x13a>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002804:	699a      	ldr	r2, [r3, #24]
 8002806:	06d0      	lsls	r0, r2, #27
 8002808:	d505      	bpl.n	8002816 <I2C_ITError+0x136>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800280a:	2210      	movs	r2, #16
 800280c:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800280e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8002810:	f042 0204 	orr.w	r2, r2, #4
 8002814:	6462      	str	r2, [r4, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002816:	2220      	movs	r2, #32
 8002818:	61da      	str	r2, [r3, #28]
    hi2c->XferISR       = NULL;
 800281a:	2100      	movs	r1, #0
 800281c:	e78a      	b.n	8002734 <I2C_ITError+0x54>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002824:	601a      	str	r2, [r3, #0]
 8002826:	e7a3      	b.n	8002770 <I2C_ITError+0x90>
    hi2c->State = HAL_I2C_STATE_READY;
 8002828:	2220      	movs	r2, #32
 800282a:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 800282e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8002832:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_I2C_AbortCpltCallback(hi2c);
 8002834:	4620      	mov	r0, r4
 8002836:	f7ff ff31 	bl	800269c <HAL_I2C_AbortCpltCallback>
}
 800283a:	bd10      	pop	{r4, pc}
 800283c:	ffff0000 	.word	0xffff0000
 8002840:	08003319 	.word	0x08003319
 8002844:	080026a1 	.word	0x080026a1

08002848 <I2C_ITMasterCplt>:
{
 8002848:	b530      	push	{r4, r5, lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800284a:	6803      	ldr	r3, [r0, #0]
 800284c:	2220      	movs	r2, #32
{
 800284e:	b083      	sub	sp, #12
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002850:	61da      	str	r2, [r3, #28]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002852:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8002856:	2a21      	cmp	r2, #33	@ 0x21
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002858:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800285c:	d03e      	beq.n	80028dc <I2C_ITMasterCplt+0x94>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800285e:	2a22      	cmp	r2, #34	@ 0x22
 8002860:	d068      	beq.n	8002934 <I2C_ITMasterCplt+0xec>
  I2C_RESET_CR2(hi2c);
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	4c3e      	ldr	r4, [pc, #248]	@ (8002960 <I2C_ITMasterCplt+0x118>)
  hi2c->XferISR       = NULL;
 8002866:	2500      	movs	r5, #0
  I2C_RESET_CR2(hi2c);
 8002868:	4022      	ands	r2, r4
 800286a:	605a      	str	r2, [r3, #4]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800286c:	4c3d      	ldr	r4, [pc, #244]	@ (8002964 <I2C_ITMasterCplt+0x11c>)
  hi2c->XferISR       = NULL;
 800286e:	6345      	str	r5, [r0, #52]	@ 0x34
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002870:	06cd      	lsls	r5, r1, #27
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002872:	62c4      	str	r4, [r0, #44]	@ 0x2c
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002874:	d505      	bpl.n	8002882 <I2C_ITMasterCplt+0x3a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002876:	2210      	movs	r2, #16
 8002878:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800287a:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800287c:	f042 0204 	orr.w	r2, r2, #4
 8002880:	6442      	str	r2, [r0, #68]	@ 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002882:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8002886:	2a60      	cmp	r2, #96	@ 0x60
 8002888:	d021      	beq.n	80028ce <I2C_ITMasterCplt+0x86>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800288a:	699a      	ldr	r2, [r3, #24]
 800288c:	0791      	lsls	r1, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 800288e:	bf44      	itt	mi
 8002890:	2200      	movmi	r2, #0
 8002892:	629a      	strmi	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002894:	699a      	ldr	r2, [r3, #24]
 8002896:	07d2      	lsls	r2, r2, #31
 8002898:	d403      	bmi.n	80028a2 <I2C_ITMasterCplt+0x5a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800289a:	699a      	ldr	r2, [r3, #24]
 800289c:	f042 0201 	orr.w	r2, r2, #1
 80028a0:	619a      	str	r2, [r3, #24]
  tmperror = hi2c->ErrorCode;
 80028a2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80028a4:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80028a8:	2a60      	cmp	r2, #96	@ 0x60
 80028aa:	d00a      	beq.n	80028c2 <I2C_ITMasterCplt+0x7a>
 80028ac:	b94b      	cbnz	r3, 80028c2 <I2C_ITMasterCplt+0x7a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80028ae:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80028b2:	2a21      	cmp	r2, #33	@ 0x21
 80028b4:	d02f      	beq.n	8002916 <I2C_ITMasterCplt+0xce>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80028b6:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80028ba:	2a22      	cmp	r2, #34	@ 0x22
 80028bc:	d01c      	beq.n	80028f8 <I2C_ITMasterCplt+0xb0>
}
 80028be:	b003      	add	sp, #12
 80028c0:	bd30      	pop	{r4, r5, pc}
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80028c2:	6c41      	ldr	r1, [r0, #68]	@ 0x44
}
 80028c4:	b003      	add	sp, #12
 80028c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80028ca:	f7ff bf09 	b.w	80026e0 <I2C_ITError>
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80028ce:	074c      	lsls	r4, r1, #29
 80028d0:	d5db      	bpl.n	800288a <I2C_ITMasterCplt+0x42>
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80028d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028d4:	b2d2      	uxtb	r2, r2
 80028d6:	9201      	str	r2, [sp, #4]
    UNUSED(tmpreg);
 80028d8:	9a01      	ldr	r2, [sp, #4]
 80028da:	e7d6      	b.n	800288a <I2C_ITMasterCplt+0x42>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80028dc:	f002 0228 	and.w	r2, r2, #40	@ 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80028e0:	681c      	ldr	r4, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80028e2:	2a28      	cmp	r2, #40	@ 0x28
 80028e4:	bf14      	ite	ne
 80028e6:	f06f 02f2 	mvnne.w	r2, #242	@ 0xf2
 80028ea:	f06f 0242 	mvneq.w	r2, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80028ee:	4022      	ands	r2, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80028f0:	2411      	movs	r4, #17
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80028f2:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80028f4:	6304      	str	r4, [r0, #48]	@ 0x30
 80028f6:	e7b4      	b.n	8002862 <I2C_ITMasterCplt+0x1a>
    hi2c->State = HAL_I2C_STATE_READY;
 80028f8:	2220      	movs	r2, #32
 80028fa:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80028fe:	6303      	str	r3, [r0, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002900:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8002904:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002908:	2a40      	cmp	r2, #64	@ 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800290a:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800290e:	d024      	beq.n	800295a <I2C_ITMasterCplt+0x112>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002910:	f7ff fdb6 	bl	8002480 <HAL_I2C_MasterRxCpltCallback>
}
 8002914:	e7d3      	b.n	80028be <I2C_ITMasterCplt+0x76>
    hi2c->State = HAL_I2C_STATE_READY;
 8002916:	2220      	movs	r2, #32
 8002918:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800291c:	6303      	str	r3, [r0, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800291e:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8002922:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002926:	2a40      	cmp	r2, #64	@ 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002928:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800292c:	d012      	beq.n	8002954 <I2C_ITMasterCplt+0x10c>
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800292e:	f7ff fda5 	bl	800247c <HAL_I2C_MasterTxCpltCallback>
 8002932:	e7c4      	b.n	80028be <I2C_ITMasterCplt+0x76>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002934:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002938:	681c      	ldr	r4, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800293a:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 800293e:	2a28      	cmp	r2, #40	@ 0x28
 8002940:	bf14      	ite	ne
 8002942:	f06f 02f4 	mvnne.w	r2, #244	@ 0xf4
 8002946:	f06f 0244 	mvneq.w	r2, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800294a:	4022      	ands	r2, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800294c:	2412      	movs	r4, #18
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800294e:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002950:	6304      	str	r4, [r0, #48]	@ 0x30
 8002952:	e786      	b.n	8002862 <I2C_ITMasterCplt+0x1a>
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002954:	f7ff fe9c 	bl	8002690 <HAL_I2C_MemTxCpltCallback>
 8002958:	e7b1      	b.n	80028be <I2C_ITMasterCplt+0x76>
      HAL_I2C_MemRxCpltCallback(hi2c);
 800295a:	f7ff fe9b 	bl	8002694 <HAL_I2C_MemRxCpltCallback>
 800295e:	e7ae      	b.n	80028be <I2C_ITMasterCplt+0x76>
 8002960:	fe00e800 	.word	0xfe00e800
 8002964:	ffff0000 	.word	0xffff0000

08002968 <I2C_Master_ISR_IT>:
{
 8002968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 800296a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800296e:	2b01      	cmp	r3, #1
 8002970:	f000 80a4 	beq.w	8002abc <I2C_Master_ISR_IT+0x154>
 8002974:	4616      	mov	r6, r2
 8002976:	2301      	movs	r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002978:	06ca      	lsls	r2, r1, #27
 800297a:	4604      	mov	r4, r0
 800297c:	460d      	mov	r5, r1
  __HAL_LOCK(hi2c);
 800297e:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002982:	d501      	bpl.n	8002988 <I2C_Master_ISR_IT+0x20>
 8002984:	06f3      	lsls	r3, r6, #27
 8002986:	d474      	bmi.n	8002a72 <I2C_Master_ISR_IT+0x10a>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002988:	0769      	lsls	r1, r5, #29
 800298a:	d519      	bpl.n	80029c0 <I2C_Master_ISR_IT+0x58>
 800298c:	0772      	lsls	r2, r6, #29
 800298e:	d517      	bpl.n	80029c0 <I2C_Master_ISR_IT+0x58>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002990:	6822      	ldr	r2, [r4, #0]
 8002992:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002994:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002996:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002998:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 800299a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 800299c:	3201      	adds	r2, #1
    hi2c->XferCount--;
 800299e:	3b01      	subs	r3, #1
    hi2c->pBuffPtr++;
 80029a0:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferSize--;
 80029a2:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
    hi2c->XferCount--;
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize--;
 80029a8:	1e53      	subs	r3, r2, #1
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80029aa:	f025 0504 	bic.w	r5, r5, #4
    hi2c->XferSize--;
 80029ae:	8523      	strh	r3, [r4, #40]	@ 0x28
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80029b0:	06aa      	lsls	r2, r5, #26
 80029b2:	d501      	bpl.n	80029b8 <I2C_Master_ISR_IT+0x50>
 80029b4:	06b3      	lsls	r3, r6, #26
 80029b6:	d47c      	bmi.n	8002ab2 <I2C_Master_ISR_IT+0x14a>
  __HAL_UNLOCK(hi2c);
 80029b8:	2000      	movs	r0, #0
 80029ba:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 80029be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80029c0:	066b      	lsls	r3, r5, #25
 80029c2:	d415      	bmi.n	80029f0 <I2C_Master_ISR_IT+0x88>
 80029c4:	07af      	lsls	r7, r5, #30
 80029c6:	d528      	bpl.n	8002a1a <I2C_Master_ISR_IT+0xb2>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80029c8:	07b0      	lsls	r0, r6, #30
 80029ca:	d526      	bpl.n	8002a1a <I2C_Master_ISR_IT+0xb2>
    if (hi2c->XferCount != 0U)
 80029cc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0ed      	beq.n	80029b0 <I2C_Master_ISR_IT+0x48>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029d4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80029d6:	6823      	ldr	r3, [r4, #0]
 80029d8:	f812 1b01 	ldrb.w	r1, [r2], #1
 80029dc:	6299      	str	r1, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80029de:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80029e0:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80029e2:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80029e4:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80029e6:	3901      	subs	r1, #1
      hi2c->XferCount--;
 80029e8:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80029ea:	8521      	strh	r1, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80029ec:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80029ee:	e7df      	b.n	80029b0 <I2C_Master_ISR_IT+0x48>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80029f0:	0629      	lsls	r1, r5, #24
 80029f2:	d414      	bmi.n	8002a1e <I2C_Master_ISR_IT+0xb6>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80029f4:	0670      	lsls	r0, r6, #25
 80029f6:	d5db      	bpl.n	80029b0 <I2C_Master_ISR_IT+0x48>
    if (hi2c->XferCount == 0U)
 80029f8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d153      	bne.n	8002aa8 <I2C_Master_ISR_IT+0x140>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002a00:	6823      	ldr	r3, [r4, #0]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	0191      	lsls	r1, r2, #6
 8002a06:	d4d3      	bmi.n	80029b0 <I2C_Master_ISR_IT+0x48>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002a08:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002a0a:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8002a0e:	d147      	bne.n	8002aa0 <I2C_Master_ISR_IT+0x138>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a16:	605a      	str	r2, [r3, #4]
 8002a18:	e7ca      	b.n	80029b0 <I2C_Master_ISR_IT+0x48>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8002a1a:	062a      	lsls	r2, r5, #24
 8002a1c:	d5c8      	bpl.n	80029b0 <I2C_Master_ISR_IT+0x48>
 8002a1e:	0673      	lsls	r3, r6, #25
 8002a20:	d5c6      	bpl.n	80029b0 <I2C_Master_ISR_IT+0x48>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a22:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a24:	6822      	ldr	r2, [r4, #0]
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d036      	beq.n	8002a9a <I2C_Master_ISR_IT+0x132>
 8002a2c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d133      	bne.n	8002a9a <I2C_Master_ISR_IT+0x132>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002a32:	6851      	ldr	r1, [r2, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a34:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2bff      	cmp	r3, #255	@ 0xff
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002a3a:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a3e:	d93f      	bls.n	8002ac0 <I2C_Master_ISR_IT+0x158>
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002a40:	6993      	ldr	r3, [r2, #24]
  MODIFY_REG(hi2c->Instance->CR2, \
 8002a42:	482e      	ldr	r0, [pc, #184]	@ (8002afc <I2C_Master_ISR_IT+0x194>)
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002a44:	f3c3 4300 	ubfx	r3, r3, #16, #1
 8002a48:	2b00      	cmp	r3, #0
  MODIFY_REG(hi2c->Instance->CR2, \
 8002a4a:	6853      	ldr	r3, [r2, #4]
 8002a4c:	ea03 0300 	and.w	r3, r3, r0
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002a50:	bf0c      	ite	eq
 8002a52:	f44f 007f 	moveq.w	r0, #16711680	@ 0xff0000
 8002a56:	f44f 3080 	movne.w	r0, #65536	@ 0x10000
  MODIFY_REG(hi2c->Instance->CR2, \
 8002a5a:	ea43 0300 	orr.w	r3, r3, r0
 8002a5e:	ea43 0301 	orr.w	r3, r3, r1
 8002a62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002a66:	bf0c      	ite	eq
 8002a68:	21ff      	moveq	r1, #255	@ 0xff
 8002a6a:	2101      	movne	r1, #1
 8002a6c:	8521      	strh	r1, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8002a6e:	6053      	str	r3, [r2, #4]
}
 8002a70:	e79e      	b.n	80029b0 <I2C_Master_ISR_IT+0x48>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a72:	6803      	ldr	r3, [r0, #0]
 8002a74:	2210      	movs	r2, #16
 8002a76:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a78:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002a7a:	f042 0204 	orr.w	r2, r2, #4
 8002a7e:	6442      	str	r2, [r0, #68]	@ 0x44
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a80:	699a      	ldr	r2, [r3, #24]
 8002a82:	0797      	lsls	r7, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8002a84:	bf44      	itt	mi
 8002a86:	2200      	movmi	r2, #0
 8002a88:	629a      	strmi	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a8a:	699a      	ldr	r2, [r3, #24]
 8002a8c:	07d0      	lsls	r0, r2, #31
 8002a8e:	d48f      	bmi.n	80029b0 <I2C_Master_ISR_IT+0x48>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a90:	699a      	ldr	r2, [r3, #24]
 8002a92:	f042 0201 	orr.w	r2, r2, #1
 8002a96:	619a      	str	r2, [r3, #24]
 8002a98:	e78a      	b.n	80029b0 <I2C_Master_ISR_IT+0x48>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002a9a:	6853      	ldr	r3, [r2, #4]
 8002a9c:	019f      	lsls	r7, r3, #6
 8002a9e:	d403      	bmi.n	8002aa8 <I2C_Master_ISR_IT+0x140>
        I2C_ITMasterSeqCplt(hi2c);
 8002aa0:	4620      	mov	r0, r4
 8002aa2:	f7ff fcef 	bl	8002484 <I2C_ITMasterSeqCplt>
 8002aa6:	e783      	b.n	80029b0 <I2C_Master_ISR_IT+0x48>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002aa8:	2140      	movs	r1, #64	@ 0x40
 8002aaa:	4620      	mov	r0, r4
 8002aac:	f7ff fe18 	bl	80026e0 <I2C_ITError>
 8002ab0:	e77e      	b.n	80029b0 <I2C_Master_ISR_IT+0x48>
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8002ab2:	4629      	mov	r1, r5
 8002ab4:	4620      	mov	r0, r4
 8002ab6:	f7ff fec7 	bl	8002848 <I2C_ITMasterCplt>
 8002aba:	e77d      	b.n	80029b8 <I2C_Master_ISR_IT+0x50>
  __HAL_LOCK(hi2c);
 8002abc:	2002      	movs	r0, #2
}
 8002abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hi2c->XferSize = hi2c->XferCount;
 8002ac0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002ac2:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8002ac4:	b29b      	uxth	r3, r3
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002ac6:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
        hi2c->XferSize = hi2c->XferCount;
 8002aca:	8523      	strh	r3, [r4, #40]	@ 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002acc:	b2db      	uxtb	r3, r3
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002ace:	d00b      	beq.n	8002ae8 <I2C_Master_ISR_IT+0x180>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8002ad0:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ad2:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8002ad6:	430b      	orrs	r3, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ad8:	4808      	ldr	r0, [pc, #32]	@ (8002afc <I2C_Master_ISR_IT+0x194>)
 8002ada:	6851      	ldr	r1, [r2, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002adc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ae0:	4001      	ands	r1, r0
 8002ae2:	430b      	orrs	r3, r1
 8002ae4:	6053      	str	r3, [r2, #4]
}
 8002ae6:	e763      	b.n	80029b0 <I2C_Master_ISR_IT+0x48>
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ae8:	6850      	ldr	r0, [r2, #4]
 8002aea:	4f04      	ldr	r7, [pc, #16]	@ (8002afc <I2C_Master_ISR_IT+0x194>)
 8002aec:	4038      	ands	r0, r7
 8002aee:	4301      	orrs	r1, r0
 8002af0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8002af4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002af8:	6053      	str	r3, [r2, #4]
}
 8002afa:	e759      	b.n	80029b0 <I2C_Master_ISR_IT+0x48>
 8002afc:	fc009c00 	.word	0xfc009c00

08002b00 <I2C_Mem_ISR_DMA>:
{
 8002b00:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hi2c);
 8002b02:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	f000 80d6 	beq.w	8002cb8 <I2C_Mem_ISR_DMA+0x1b8>
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002b12:	06cb      	lsls	r3, r1, #27
 8002b14:	4604      	mov	r4, r0
 8002b16:	d502      	bpl.n	8002b1e <I2C_Mem_ISR_DMA+0x1e>
 8002b18:	06d0      	lsls	r0, r2, #27
 8002b1a:	f100 80a9 	bmi.w	8002c70 <I2C_Mem_ISR_DMA+0x170>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002b1e:	078b      	lsls	r3, r1, #30
 8002b20:	d50b      	bpl.n	8002b3a <I2C_Mem_ISR_DMA+0x3a>
 8002b22:	0790      	lsls	r0, r2, #30
 8002b24:	d509      	bpl.n	8002b3a <I2C_Mem_ISR_DMA+0x3a>
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8002b26:	6822      	ldr	r2, [r4, #0]
 8002b28:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8002b2a:	6291      	str	r1, [r2, #40]	@ 0x28
    hi2c->Memaddress = 0xFFFFFFFFU;
 8002b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b30:	6523      	str	r3, [r4, #80]	@ 0x50
  __HAL_UNLOCK(hi2c);
 8002b32:	2000      	movs	r0, #0
 8002b34:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 8002b38:	bd38      	pop	{r3, r4, r5, pc}
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002b3a:	060b      	lsls	r3, r1, #24
 8002b3c:	d53a      	bpl.n	8002bb4 <I2C_Mem_ISR_DMA+0xb4>
 8002b3e:	0655      	lsls	r5, r2, #25
 8002b40:	f140 808c 	bpl.w	8002c5c <I2C_Mem_ISR_DMA+0x15c>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002b44:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002b48:	6823      	ldr	r3, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002b4a:	f002 0228 	and.w	r2, r2, #40	@ 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002b4e:	6819      	ldr	r1, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002b50:	2a28      	cmp	r2, #40	@ 0x28
 8002b52:	bf14      	ite	ne
 8002b54:	f06f 02f2 	mvnne.w	r2, #242	@ 0xf2
 8002b58:	f06f 0242 	mvneq.w	r2, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002b5c:	400a      	ands	r2, r1
 8002b5e:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	f042 0290 	orr.w	r2, r2, #144	@ 0x90
 8002b66:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002b68:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002b6a:	b292      	uxth	r2, r2
 8002b6c:	2a00      	cmp	r2, #0
 8002b6e:	f000 80b8 	beq.w	8002ce2 <I2C_Mem_ISR_DMA+0x1e2>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b72:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002b74:	b292      	uxth	r2, r2
 8002b76:	2aff      	cmp	r2, #255	@ 0xff
 8002b78:	f240 80a2 	bls.w	8002cc0 <I2C_Mem_ISR_DMA+0x1c0>
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002b7c:	6998      	ldr	r0, [r3, #24]
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b7e:	4d65      	ldr	r5, [pc, #404]	@ (8002d14 <I2C_Mem_ISR_DMA+0x214>)
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002b80:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b82:	685a      	ldr	r2, [r3, #4]
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002b84:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8002b88:	2800      	cmp	r0, #0
 8002b8a:	bf0c      	ite	eq
 8002b8c:	f44f 007f 	moveq.w	r0, #16711680	@ 0xff0000
 8002b90:	f44f 3080 	movne.w	r0, #65536	@ 0x10000
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b94:	ea02 0205 	and.w	r2, r2, r5
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b98:	f3c1 0109 	ubfx	r1, r1, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b9c:	ea42 0200 	orr.w	r2, r2, r0
 8002ba0:	ea42 0201 	orr.w	r2, r2, r1
 8002ba4:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002ba8:	bf0c      	ite	eq
 8002baa:	21ff      	moveq	r1, #255	@ 0xff
 8002bac:	2101      	movne	r1, #1
 8002bae:	8521      	strh	r1, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8002bb0:	605a      	str	r2, [r3, #4]
}
 8002bb2:	e040      	b.n	8002c36 <I2C_Mem_ISR_DMA+0x136>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002bb4:	064b      	lsls	r3, r1, #25
 8002bb6:	d551      	bpl.n	8002c5c <I2C_Mem_ISR_DMA+0x15c>
 8002bb8:	0650      	lsls	r0, r2, #25
 8002bba:	d54f      	bpl.n	8002c5c <I2C_Mem_ISR_DMA+0x15c>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002bbc:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002bc0:	6823      	ldr	r3, [r4, #0]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002bc2:	4855      	ldr	r0, [pc, #340]	@ (8002d18 <I2C_Mem_ISR_DMA+0x218>)
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002bc4:	6819      	ldr	r1, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002bc6:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 8002bca:	2a28      	cmp	r2, #40	@ 0x28
 8002bcc:	bf14      	ite	ne
 8002bce:	f06f 02f2 	mvnne.w	r2, #242	@ 0xf2
 8002bd2:	f06f 0242 	mvneq.w	r2, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002bd6:	400a      	ands	r2, r1
 8002bd8:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002bda:	681a      	ldr	r2, [r3, #0]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002bdc:	494f      	ldr	r1, [pc, #316]	@ (8002d1c <I2C_Mem_ISR_DMA+0x21c>)
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002bde:	f042 0290 	orr.w	r2, r2, #144	@ 0x90
 8002be2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002be4:	f894 c041 	ldrb.w	ip, [r4, #65]	@ 0x41
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002be8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002bea:	b292      	uxth	r2, r2
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002bec:	f1bc 0f22 	cmp.w	ip, #34	@ 0x22
 8002bf0:	bf08      	it	eq
 8002bf2:	4608      	moveq	r0, r1
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bf4:	2aff      	cmp	r2, #255	@ 0xff
 8002bf6:	d979      	bls.n	8002cec <I2C_Mem_ISR_DMA+0x1ec>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002bf8:	699a      	ldr	r2, [r3, #24]
 8002bfa:	f3c2 4200 	ubfx	r2, r2, #16, #1
 8002bfe:	2a00      	cmp	r2, #0
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002c00:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c02:	f3c2 0209 	ubfx	r2, r2, #0, #10
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002c06:	bf0c      	ite	eq
 8002c08:	f44f 057f 	moveq.w	r5, #16711680	@ 0xff0000
 8002c0c:	f44f 3580 	movne.w	r5, #65536	@ 0x10000
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c10:	ea42 0200 	orr.w	r2, r2, r0
 8002c14:	ea42 0205 	orr.w	r2, r2, r5
 8002c18:	6858      	ldr	r0, [r3, #4]
 8002c1a:	4d41      	ldr	r5, [pc, #260]	@ (8002d20 <I2C_Mem_ISR_DMA+0x220>)
 8002c1c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002c20:	ea00 0005 	and.w	r0, r0, r5
 8002c24:	ea42 0200 	orr.w	r2, r2, r0
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002c28:	bf0c      	ite	eq
 8002c2a:	21ff      	moveq	r1, #255	@ 0xff
 8002c2c:	2101      	movne	r1, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c2e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002c32:	8521      	strh	r1, [r4, #40]	@ 0x28
 8002c34:	605a      	str	r2, [r3, #4]
    hi2c->XferCount -= hi2c->XferSize;
 8002c36:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002c38:	1a52      	subs	r2, r2, r1
 8002c3a:	b292      	uxth	r2, r2
 8002c3c:	8562      	strh	r2, [r4, #42]	@ 0x2a
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002c3e:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8002c42:	2a22      	cmp	r2, #34	@ 0x22
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002c44:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hi2c);
 8002c46:	f04f 0000 	mov.w	r0, #0
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002c4a:	bf0c      	ite	eq
 8002c4c:	f442 4200 	orreq.w	r2, r2, #32768	@ 0x8000
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002c50:	f442 4280 	orrne.w	r2, r2, #16384	@ 0x4000
 8002c54:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hi2c);
 8002c56:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  return HAL_OK;
 8002c5a:	e76d      	b.n	8002b38 <I2C_Mem_ISR_DMA+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c5c:	0688      	lsls	r0, r1, #26
 8002c5e:	f57f af68 	bpl.w	8002b32 <I2C_Mem_ISR_DMA+0x32>
 8002c62:	0693      	lsls	r3, r2, #26
 8002c64:	f57f af65 	bpl.w	8002b32 <I2C_Mem_ISR_DMA+0x32>
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002c68:	4620      	mov	r0, r4
 8002c6a:	f7ff fded 	bl	8002848 <I2C_ITMasterCplt>
 8002c6e:	e760      	b.n	8002b32 <I2C_Mem_ISR_DMA+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c70:	6823      	ldr	r3, [r4, #0]
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002c72:	482c      	ldr	r0, [pc, #176]	@ (8002d24 <I2C_Mem_ISR_DMA+0x224>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c74:	2210      	movs	r2, #16
 8002c76:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c78:	6c61      	ldr	r1, [r4, #68]	@ 0x44
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002c7a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c7c:	f041 0104 	orr.w	r1, r1, #4
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002c80:	4282      	cmp	r2, r0
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c82:	6461      	str	r1, [r4, #68]	@ 0x44
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002c84:	d01a      	beq.n	8002cbc <I2C_Mem_ISR_DMA+0x1bc>
 8002c86:	4928      	ldr	r1, [pc, #160]	@ (8002d28 <I2C_Mem_ISR_DMA+0x228>)
 8002c88:	428a      	cmp	r2, r1
 8002c8a:	d017      	beq.n	8002cbc <I2C_Mem_ISR_DMA+0x1bc>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8002c8c:	4927      	ldr	r1, [pc, #156]	@ (8002d2c <I2C_Mem_ISR_DMA+0x22c>)
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002c8e:	428a      	cmp	r2, r1
 8002c90:	bf14      	ite	ne
 8002c92:	2220      	movne	r2, #32
 8002c94:	2260      	moveq	r2, #96	@ 0x60
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002c96:	6819      	ldr	r1, [r3, #0]
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	601a      	str	r2, [r3, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002c9c:	699a      	ldr	r2, [r3, #24]
 8002c9e:	0791      	lsls	r1, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8002ca0:	bf44      	itt	mi
 8002ca2:	2200      	movmi	r2, #0
 8002ca4:	629a      	strmi	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ca6:	699a      	ldr	r2, [r3, #24]
 8002ca8:	07d2      	lsls	r2, r2, #31
 8002caa:	f53f af42 	bmi.w	8002b32 <I2C_Mem_ISR_DMA+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002cae:	699a      	ldr	r2, [r3, #24]
 8002cb0:	f042 0201 	orr.w	r2, r2, #1
 8002cb4:	619a      	str	r2, [r3, #24]
 8002cb6:	e73c      	b.n	8002b32 <I2C_Mem_ISR_DMA+0x32>
  __HAL_LOCK(hi2c);
 8002cb8:	2002      	movs	r0, #2
}
 8002cba:	bd38      	pop	{r3, r4, r5, pc}
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002cbc:	2260      	movs	r2, #96	@ 0x60
 8002cbe:	e7ea      	b.n	8002c96 <I2C_Mem_ISR_DMA+0x196>
        hi2c->XferSize = hi2c->XferCount;
 8002cc0:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8002cc2:	4d14      	ldr	r5, [pc, #80]	@ (8002d14 <I2C_Mem_ISR_DMA+0x214>)
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002cc4:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  MODIFY_REG(hi2c->Instance->CR2, \
 8002cc6:	6858      	ldr	r0, [r3, #4]
        hi2c->XferSize = hi2c->XferCount;
 8002cc8:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002cca:	4028      	ands	r0, r5
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ccc:	f3c2 0209 	ubfx	r2, r2, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002cd0:	b2cd      	uxtb	r5, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cd2:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8002cd6:	4302      	orrs	r2, r0
 8002cd8:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
        hi2c->XferSize = hi2c->XferCount;
 8002cdc:	8521      	strh	r1, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8002cde:	605a      	str	r2, [r3, #4]
}
 8002ce0:	e7a9      	b.n	8002c36 <I2C_Mem_ISR_DMA+0x136>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002ce2:	2140      	movs	r1, #64	@ 0x40
 8002ce4:	4620      	mov	r0, r4
 8002ce6:	f7ff fcfb 	bl	80026e0 <I2C_ITError>
 8002cea:	e722      	b.n	8002b32 <I2C_Mem_ISR_DMA+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8002cec:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002cee:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      hi2c->XferSize = hi2c->XferCount;
 8002cf0:	b289      	uxth	r1, r1
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002cf2:	b2cd      	uxtb	r5, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cf4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002cf8:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8002cfc:	4302      	orrs	r2, r0
 8002cfe:	4d08      	ldr	r5, [pc, #32]	@ (8002d20 <I2C_Mem_ISR_DMA+0x220>)
 8002d00:	6858      	ldr	r0, [r3, #4]
      hi2c->XferSize = hi2c->XferCount;
 8002d02:	8521      	strh	r1, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8002d04:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002d08:	4028      	ands	r0, r5
 8002d0a:	4302      	orrs	r2, r0
 8002d0c:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8002d10:	605a      	str	r2, [r3, #4]
}
 8002d12:	e790      	b.n	8002c36 <I2C_Mem_ISR_DMA+0x136>
 8002d14:	fc009c00 	.word	0xfc009c00
 8002d18:	80002000 	.word	0x80002000
 8002d1c:	80002400 	.word	0x80002400
 8002d20:	fc009800 	.word	0xfc009800
 8002d24:	08002d31 	.word	0x08002d31
 8002d28:	080031f5 	.word	0x080031f5
 8002d2c:	08002b01 	.word	0x08002b01

08002d30 <I2C_Master_ISR_DMA>:
{
 8002d30:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hi2c);
 8002d32:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	f000 8085 	beq.w	8002e46 <I2C_Master_ISR_DMA+0x116>
 8002d3c:	2301      	movs	r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002d3e:	06cd      	lsls	r5, r1, #27
 8002d40:	4604      	mov	r4, r0
  __HAL_LOCK(hi2c);
 8002d42:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002d46:	d501      	bpl.n	8002d4c <I2C_Master_ISR_DMA+0x1c>
 8002d48:	06d0      	lsls	r0, r2, #27
 8002d4a:	d459      	bmi.n	8002e00 <I2C_Master_ISR_DMA+0xd0>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002d4c:	060d      	lsls	r5, r1, #24
 8002d4e:	d53a      	bpl.n	8002dc6 <I2C_Master_ISR_DMA+0x96>
 8002d50:	0650      	lsls	r0, r2, #25
 8002d52:	d54d      	bpl.n	8002df0 <I2C_Master_ISR_DMA+0xc0>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002d54:	6823      	ldr	r3, [r4, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d5c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002d5e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002d60:	b292      	uxth	r2, r2
 8002d62:	2a00      	cmp	r2, #0
 8002d64:	d071      	beq.n	8002e4a <I2C_Master_ISR_DMA+0x11a>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002d66:	6858      	ldr	r0, [r3, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d68:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002d6a:	b292      	uxth	r2, r2
 8002d6c:	2aff      	cmp	r2, #255	@ 0xff
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002d6e:	f3c0 0009 	ubfx	r0, r0, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d72:	d878      	bhi.n	8002e66 <I2C_Master_ISR_DMA+0x136>
        hi2c->XferSize = hi2c->XferCount;
 8002d74:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002d76:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8002d78:	b289      	uxth	r1, r1
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002d7a:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
        hi2c->XferSize = hi2c->XferCount;
 8002d7e:	8521      	strh	r1, [r4, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002d80:	f000 8082 	beq.w	8002e88 <I2C_Master_ISR_DMA+0x158>
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d84:	fa5f fc81 	uxtb.w	ip, r1
          xfermode = hi2c->XferOptions;
 8002d88:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d8a:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 8002d8e:	ea42 020c 	orr.w	r2, r2, ip
 8002d92:	4302      	orrs	r2, r0
  MODIFY_REG(hi2c->Instance->CR2, \
 8002d94:	4d40      	ldr	r5, [pc, #256]	@ (8002e98 <I2C_Master_ISR_DMA+0x168>)
 8002d96:	6858      	ldr	r0, [r3, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d98:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8002d9c:	4028      	ands	r0, r5
 8002d9e:	4302      	orrs	r2, r0
 8002da0:	605a      	str	r2, [r3, #4]
      hi2c->XferCount -= hi2c->XferSize;
 8002da2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002da4:	1a52      	subs	r2, r2, r1
 8002da6:	b292      	uxth	r2, r2
 8002da8:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002daa:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8002dae:	2a22      	cmp	r2, #34	@ 0x22
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	bf0c      	ite	eq
 8002db4:	f442 4200 	orreq.w	r2, r2, #32768	@ 0x8000
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002db8:	f442 4280 	orrne.w	r2, r2, #16384	@ 0x4000
 8002dbc:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hi2c);
 8002dbe:	2000      	movs	r0, #0
 8002dc0:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 8002dc4:	bd38      	pop	{r3, r4, r5, pc}
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002dc6:	064d      	lsls	r5, r1, #25
 8002dc8:	d512      	bpl.n	8002df0 <I2C_Master_ISR_DMA+0xc0>
 8002dca:	0650      	lsls	r0, r2, #25
 8002dcc:	d510      	bpl.n	8002df0 <I2C_Master_ISR_DMA+0xc0>
    if (hi2c->XferCount == 0U)
 8002dce:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d140      	bne.n	8002e58 <I2C_Master_ISR_DMA+0x128>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002dd6:	6823      	ldr	r3, [r4, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	0192      	lsls	r2, r2, #6
 8002ddc:	d4ef      	bmi.n	8002dbe <I2C_Master_ISR_DMA+0x8e>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002dde:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002de0:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8002de4:	d134      	bne.n	8002e50 <I2C_Master_ISR_DMA+0x120>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002dec:	605a      	str	r2, [r3, #4]
 8002dee:	e7e6      	b.n	8002dbe <I2C_Master_ISR_DMA+0x8e>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002df0:	068b      	lsls	r3, r1, #26
 8002df2:	d5e4      	bpl.n	8002dbe <I2C_Master_ISR_DMA+0x8e>
 8002df4:	0693      	lsls	r3, r2, #26
 8002df6:	d5e2      	bpl.n	8002dbe <I2C_Master_ISR_DMA+0x8e>
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002df8:	4620      	mov	r0, r4
 8002dfa:	f7ff fd25 	bl	8002848 <I2C_ITMasterCplt>
 8002dfe:	e7de      	b.n	8002dbe <I2C_Master_ISR_DMA+0x8e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e00:	6823      	ldr	r3, [r4, #0]
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002e02:	4826      	ldr	r0, [pc, #152]	@ (8002e9c <I2C_Master_ISR_DMA+0x16c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e04:	2210      	movs	r2, #16
 8002e06:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e08:	6c61      	ldr	r1, [r4, #68]	@ 0x44
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002e0a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e0c:	f041 0104 	orr.w	r1, r1, #4
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002e10:	4282      	cmp	r2, r0
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e12:	6461      	str	r1, [r4, #68]	@ 0x44
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002e14:	d025      	beq.n	8002e62 <I2C_Master_ISR_DMA+0x132>
 8002e16:	4922      	ldr	r1, [pc, #136]	@ (8002ea0 <I2C_Master_ISR_DMA+0x170>)
 8002e18:	428a      	cmp	r2, r1
 8002e1a:	d022      	beq.n	8002e62 <I2C_Master_ISR_DMA+0x132>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8002e1c:	4921      	ldr	r1, [pc, #132]	@ (8002ea4 <I2C_Master_ISR_DMA+0x174>)
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002e1e:	428a      	cmp	r2, r1
 8002e20:	bf14      	ite	ne
 8002e22:	2220      	movne	r2, #32
 8002e24:	2260      	moveq	r2, #96	@ 0x60
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002e26:	6819      	ldr	r1, [r3, #0]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	601a      	str	r2, [r3, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002e2c:	699a      	ldr	r2, [r3, #24]
 8002e2e:	0791      	lsls	r1, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8002e30:	bf44      	itt	mi
 8002e32:	2200      	movmi	r2, #0
 8002e34:	629a      	strmi	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e36:	699a      	ldr	r2, [r3, #24]
 8002e38:	07d2      	lsls	r2, r2, #31
 8002e3a:	d4c0      	bmi.n	8002dbe <I2C_Master_ISR_DMA+0x8e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002e3c:	699a      	ldr	r2, [r3, #24]
 8002e3e:	f042 0201 	orr.w	r2, r2, #1
 8002e42:	619a      	str	r2, [r3, #24]
 8002e44:	e7bb      	b.n	8002dbe <I2C_Master_ISR_DMA+0x8e>
  __HAL_LOCK(hi2c);
 8002e46:	2002      	movs	r0, #2
}
 8002e48:	bd38      	pop	{r3, r4, r5, pc}
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	019a      	lsls	r2, r3, #6
 8002e4e:	d403      	bmi.n	8002e58 <I2C_Master_ISR_DMA+0x128>
        I2C_ITMasterSeqCplt(hi2c);
 8002e50:	4620      	mov	r0, r4
 8002e52:	f7ff fb17 	bl	8002484 <I2C_ITMasterSeqCplt>
 8002e56:	e7b2      	b.n	8002dbe <I2C_Master_ISR_DMA+0x8e>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002e58:	2140      	movs	r1, #64	@ 0x40
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	f7ff fc40 	bl	80026e0 <I2C_ITError>
 8002e60:	e7ad      	b.n	8002dbe <I2C_Master_ISR_DMA+0x8e>
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002e62:	2260      	movs	r2, #96	@ 0x60
 8002e64:	e7df      	b.n	8002e26 <I2C_Master_ISR_DMA+0xf6>
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002e66:	699a      	ldr	r2, [r3, #24]
 8002e68:	03d1      	lsls	r1, r2, #15
 8002e6a:	d506      	bpl.n	8002e7a <I2C_Master_ISR_DMA+0x14a>
          hi2c->XferSize = 1U;
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	8521      	strh	r1, [r4, #40]	@ 0x28
 8002e70:	f44f 3c80 	mov.w	ip, #65536	@ 0x10000
        xfermode = I2C_RELOAD_MODE;
 8002e74:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e78:	e789      	b.n	8002d8e <I2C_Master_ISR_DMA+0x5e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e7a:	21ff      	movs	r1, #255	@ 0xff
 8002e7c:	8521      	strh	r1, [r4, #40]	@ 0x28
 8002e7e:	f44f 0c7f 	mov.w	ip, #16711680	@ 0xff0000
        xfermode = I2C_RELOAD_MODE;
 8002e82:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e86:	e782      	b.n	8002d8e <I2C_Master_ISR_DMA+0x5e>
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e88:	fa5f fc81 	uxtb.w	ip, r1
 8002e8c:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
          xfermode = I2C_AUTOEND_MODE;
 8002e90:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e94:	e77b      	b.n	8002d8e <I2C_Master_ISR_DMA+0x5e>
 8002e96:	bf00      	nop
 8002e98:	fc009c00 	.word	0xfc009c00
 8002e9c:	08002d31 	.word	0x08002d31
 8002ea0:	080031f5 	.word	0x080031f5
 8002ea4:	08002b01 	.word	0x08002b01

08002ea8 <I2C_DMAError>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002ea8:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002eaa:	6802      	ldr	r2, [r0, #0]
 8002eac:	6853      	ldr	r3, [r2, #4]
 8002eae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8002eb2:	2110      	movs	r1, #16
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002eb4:	6053      	str	r3, [r2, #4]
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8002eb6:	f7ff bc13 	b.w	80026e0 <I2C_ITError>
 8002eba:	bf00      	nop

08002ebc <I2C_DMAMasterTransmitCplt>:
{
 8002ebc:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002ebe:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002ec0:	6822      	ldr	r2, [r4, #0]
 8002ec2:	6813      	ldr	r3, [r2, #0]
 8002ec4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ec8:	6013      	str	r3, [r2, #0]
  if (hi2c->XferCount == 0U)
 8002eca:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	b35b      	cbz	r3, 8002f28 <I2C_DMAMasterTransmitCplt+0x6c>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ed0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr += hi2c->XferSize;
 8002ed2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002ed4:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ed6:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr += hi2c->XferSize;
 8002ed8:	4401      	add	r1, r0
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002eda:	2bff      	cmp	r3, #255	@ 0xff
    hi2c->pBuffPtr += hi2c->XferSize;
 8002edc:	6261      	str	r1, [r4, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ede:	d80e      	bhi.n	8002efe <I2C_DMAMasterTransmitCplt+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8002ee0:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 8002ee2:	b280      	uxth	r0, r0
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	8520      	strh	r0, [r4, #40]	@ 0x28
 8002ee8:	3228      	adds	r2, #40	@ 0x28
 8002eea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002eec:	f7fe fdcc 	bl	8001a88 <HAL_DMA_Start_IT>
 8002ef0:	b140      	cbz	r0, 8002f04 <I2C_DMAMasterTransmitCplt+0x48>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8002ef2:	4620      	mov	r0, r4
 8002ef4:	2110      	movs	r1, #16
}
 8002ef6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8002efa:	f7ff bbf1 	b.w	80026e0 <I2C_ITError>
 8002efe:	23ff      	movs	r3, #255	@ 0xff
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f00:	4618      	mov	r0, r3
 8002f02:	e7f0      	b.n	8002ee6 <I2C_DMAMasterTransmitCplt+0x2a>
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002f04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002f06:	4a12      	ldr	r2, [pc, #72]	@ (8002f50 <I2C_DMAMasterTransmitCplt+0x94>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d01d      	beq.n	8002f48 <I2C_DMAMasterTransmitCplt+0x8c>
 8002f0c:	4a11      	ldr	r2, [pc, #68]	@ (8002f54 <I2C_DMAMasterTransmitCplt+0x98>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d01a      	beq.n	8002f48 <I2C_DMAMasterTransmitCplt+0x8c>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8002f12:	4a11      	ldr	r2, [pc, #68]	@ (8002f58 <I2C_DMAMasterTransmitCplt+0x9c>)
 8002f14:	1a9b      	subs	r3, r3, r2
 8002f16:	fab3 f383 	clz	r3, r3
 8002f1a:	095b      	lsrs	r3, r3, #5
 8002f1c:	019b      	lsls	r3, r3, #6
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002f1e:	6821      	ldr	r1, [r4, #0]
 8002f20:	680a      	ldr	r2, [r1, #0]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	600b      	str	r3, [r1, #0]
}
 8002f26:	bd10      	pop	{r4, pc}
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002f28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002f2a:	4909      	ldr	r1, [pc, #36]	@ (8002f50 <I2C_DMAMasterTransmitCplt+0x94>)
 8002f2c:	428b      	cmp	r3, r1
 8002f2e:	d00d      	beq.n	8002f4c <I2C_DMAMasterTransmitCplt+0x90>
 8002f30:	4908      	ldr	r1, [pc, #32]	@ (8002f54 <I2C_DMAMasterTransmitCplt+0x98>)
 8002f32:	428b      	cmp	r3, r1
 8002f34:	d00a      	beq.n	8002f4c <I2C_DMAMasterTransmitCplt+0x90>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8002f36:	4908      	ldr	r1, [pc, #32]	@ (8002f58 <I2C_DMAMasterTransmitCplt+0x9c>)
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002f38:	428b      	cmp	r3, r1
 8002f3a:	bf14      	ite	ne
 8002f3c:	2320      	movne	r3, #32
 8002f3e:	2360      	moveq	r3, #96	@ 0x60
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002f40:	6811      	ldr	r1, [r2, #0]
 8002f42:	430b      	orrs	r3, r1
 8002f44:	6013      	str	r3, [r2, #0]
}
 8002f46:	bd10      	pop	{r4, pc}
      tmpisr |= I2C_IT_TCI;
 8002f48:	2340      	movs	r3, #64	@ 0x40
 8002f4a:	e7e8      	b.n	8002f1e <I2C_DMAMasterTransmitCplt+0x62>
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002f4c:	2360      	movs	r3, #96	@ 0x60
 8002f4e:	e7f7      	b.n	8002f40 <I2C_DMAMasterTransmitCplt+0x84>
 8002f50:	08002d31 	.word	0x08002d31
 8002f54:	080031f5 	.word	0x080031f5
 8002f58:	08002b01 	.word	0x08002b01

08002f5c <I2C_DMAMasterReceiveCplt>:
{
 8002f5c:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002f5e:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002f60:	6821      	ldr	r1, [r4, #0]
 8002f62:	680b      	ldr	r3, [r1, #0]
 8002f64:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002f68:	600b      	str	r3, [r1, #0]
  if (hi2c->XferCount == 0U)
 8002f6a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d02e      	beq.n	8002fd0 <I2C_DMAMasterReceiveCplt+0x74>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f72:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr += hi2c->XferSize;
 8002f74:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002f76:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f78:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr += hi2c->XferSize;
 8002f7a:	4402      	add	r2, r0
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f7c:	2bff      	cmp	r3, #255	@ 0xff
    hi2c->pBuffPtr += hi2c->XferSize;
 8002f7e:	6262      	str	r2, [r4, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f80:	d80e      	bhi.n	8002fa0 <I2C_DMAMasterReceiveCplt+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8002f82:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 8002f84:	b280      	uxth	r0, r0
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8002f86:	4603      	mov	r3, r0
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f88:	8520      	strh	r0, [r4, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8002f8a:	3124      	adds	r1, #36	@ 0x24
 8002f8c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002f8e:	f7fe fd7b 	bl	8001a88 <HAL_DMA_Start_IT>
 8002f92:	b158      	cbz	r0, 8002fac <I2C_DMAMasterReceiveCplt+0x50>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8002f94:	4620      	mov	r0, r4
 8002f96:	2110      	movs	r1, #16
}
 8002f98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8002f9c:	f7ff bba0 	b.w	80026e0 <I2C_ITError>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002fa0:	698b      	ldr	r3, [r1, #24]
 8002fa2:	03db      	lsls	r3, r3, #15
 8002fa4:	d524      	bpl.n	8002ff0 <I2C_DMAMasterReceiveCplt+0x94>
 8002fa6:	2001      	movs	r0, #1
 8002fa8:	4603      	mov	r3, r0
 8002faa:	e7ed      	b.n	8002f88 <I2C_DMAMasterReceiveCplt+0x2c>
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002fac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002fae:	4a15      	ldr	r2, [pc, #84]	@ (8003004 <I2C_DMAMasterReceiveCplt+0xa8>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d020      	beq.n	8002ff6 <I2C_DMAMasterReceiveCplt+0x9a>
 8002fb4:	4a14      	ldr	r2, [pc, #80]	@ (8003008 <I2C_DMAMasterReceiveCplt+0xac>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d01d      	beq.n	8002ff6 <I2C_DMAMasterReceiveCplt+0x9a>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8002fba:	4a14      	ldr	r2, [pc, #80]	@ (800300c <I2C_DMAMasterReceiveCplt+0xb0>)
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	fab3 f383 	clz	r3, r3
 8002fc2:	095b      	lsrs	r3, r3, #5
 8002fc4:	019b      	lsls	r3, r3, #6
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002fc6:	6821      	ldr	r1, [r4, #0]
 8002fc8:	680a      	ldr	r2, [r1, #0]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	600b      	str	r3, [r1, #0]
}
 8002fce:	bd10      	pop	{r4, pc}
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002fd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002fd2:	4a0c      	ldr	r2, [pc, #48]	@ (8003004 <I2C_DMAMasterReceiveCplt+0xa8>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d010      	beq.n	8002ffa <I2C_DMAMasterReceiveCplt+0x9e>
 8002fd8:	4a0b      	ldr	r2, [pc, #44]	@ (8003008 <I2C_DMAMasterReceiveCplt+0xac>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d00d      	beq.n	8002ffa <I2C_DMAMasterReceiveCplt+0x9e>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8002fde:	4a0b      	ldr	r2, [pc, #44]	@ (800300c <I2C_DMAMasterReceiveCplt+0xb0>)
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	bf14      	ite	ne
 8002fe4:	2320      	movne	r3, #32
 8002fe6:	2360      	moveq	r3, #96	@ 0x60
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002fe8:	680a      	ldr	r2, [r1, #0]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	600b      	str	r3, [r1, #0]
}
 8002fee:	bd10      	pop	{r4, pc}
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002ff0:	20ff      	movs	r0, #255	@ 0xff
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	e7c8      	b.n	8002f88 <I2C_DMAMasterReceiveCplt+0x2c>
      tmpisr |= I2C_IT_TCI;
 8002ff6:	2340      	movs	r3, #64	@ 0x40
 8002ff8:	e7e5      	b.n	8002fc6 <I2C_DMAMasterReceiveCplt+0x6a>
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002ffa:	680a      	ldr	r2, [r1, #0]
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002ffc:	2360      	movs	r3, #96	@ 0x60
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002ffe:	4313      	orrs	r3, r2
 8003000:	600b      	str	r3, [r1, #0]
}
 8003002:	bd10      	pop	{r4, pc}
 8003004:	08002d31 	.word	0x08002d31
 8003008:	080031f5 	.word	0x080031f5
 800300c:	08002b01 	.word	0x08002b01

08003010 <I2C_ITSlaveCplt.constprop.0>:
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8003010:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003012:	6803      	ldr	r3, [r0, #0]
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8003014:	4604      	mov	r4, r0
 8003016:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003018:	6819      	ldr	r1, [r3, #0]
  uint32_t tmpoptions = hi2c->XferOptions;
 800301a:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800301c:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003020:	2620      	movs	r6, #32
 8003022:	3a21      	subs	r2, #33	@ 0x21
 8003024:	61de      	str	r6, [r3, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003026:	2a09      	cmp	r2, #9
 8003028:	d80e      	bhi.n	8003048 <I2C_ITSlaveCplt.constprop.0+0x38>
 800302a:	e8df f002 	tbb	[pc, r2]
 800302e:	0577      	.short	0x0577
 8003030:	0d0d0d0d 	.word	0x0d0d0d0d
 8003034:	0577aa0d 	.word	0x0577aa0d
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003038:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	f022 02fc 	bic.w	r2, r2, #252	@ 0xfc
 8003042:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003044:	2222      	movs	r2, #34	@ 0x22
 8003046:	6322      	str	r2, [r4, #48]	@ 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003048:	685a      	ldr	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 800304a:	4e68      	ldr	r6, [pc, #416]	@ (80031ec <I2C_ITSlaveCplt.constprop.0+0x1dc>)
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800304c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003050:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	4032      	ands	r2, r6
 8003056:	605a      	str	r2, [r3, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003058:	699a      	ldr	r2, [r3, #24]
 800305a:	0792      	lsls	r2, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 800305c:	bf44      	itt	mi
 800305e:	2200      	movmi	r2, #0
 8003060:	629a      	strmi	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003062:	699a      	ldr	r2, [r3, #24]
 8003064:	07d6      	lsls	r6, r2, #31
 8003066:	d403      	bmi.n	8003070 <I2C_ITSlaveCplt.constprop.0+0x60>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003068:	699a      	ldr	r2, [r3, #24]
 800306a:	f042 0201 	orr.w	r2, r2, #1
 800306e:	619a      	str	r2, [r3, #24]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003070:	044a      	lsls	r2, r1, #17
 8003072:	d53b      	bpl.n	80030ec <I2C_ITSlaveCplt.constprop.0+0xdc>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800307a:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 800307c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800307e:	b11a      	cbz	r2, 8003088 <I2C_ITSlaveCplt.constprop.0+0x78>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003080:	6812      	ldr	r2, [r2, #0]
 8003082:	6852      	ldr	r2, [r2, #4]
 8003084:	b292      	uxth	r2, r2
 8003086:	8562      	strh	r2, [r4, #42]	@ 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003088:	076a      	lsls	r2, r5, #29
 800308a:	d50a      	bpl.n	80030a2 <I2C_ITSlaveCplt.constprop.0+0x92>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800308c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800308e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003090:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003092:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003094:	3301      	adds	r3, #1
 8003096:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8003098:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800309a:	f025 0504 	bic.w	r5, r5, #4
    if ((hi2c->XferSize > 0U))
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d168      	bne.n	8003174 <I2C_ITSlaveCplt.constprop.0+0x164>
  if (hi2c->XferCount != 0U)
 80030a2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	b11b      	cbz	r3, 80030b0 <I2C_ITSlaveCplt.constprop.0+0xa0>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80030a8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80030aa:	f043 0304 	orr.w	r3, r3, #4
 80030ae:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80030b0:	06eb      	lsls	r3, r5, #27
 80030b2:	d501      	bpl.n	80030b8 <I2C_ITSlaveCplt.constprop.0+0xa8>
 80030b4:	06ce      	lsls	r6, r1, #27
 80030b6:	d43a      	bmi.n	800312e <I2C_ITSlaveCplt.constprop.0+0x11e>
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030b8:	2300      	movs	r3, #0
 80030ba:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80030be:	6c66      	ldr	r6, [r4, #68]	@ 0x44
  hi2c->XferISR = NULL;
 80030c0:	6363      	str	r3, [r4, #52]	@ 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80030c2:	2e00      	cmp	r6, #0
 80030c4:	d168      	bne.n	8003198 <I2C_ITSlaveCplt.constprop.0+0x188>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80030c6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80030c8:	4d49      	ldr	r5, [pc, #292]	@ (80031f0 <I2C_ITSlaveCplt.constprop.0+0x1e0>)
 80030ca:	42ab      	cmp	r3, r5
 80030cc:	d118      	bne.n	8003100 <I2C_ITSlaveCplt.constprop.0+0xf0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80030ce:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80030d2:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80030d6:	2b22      	cmp	r3, #34	@ 0x22
    hi2c->State = HAL_I2C_STATE_READY;
 80030d8:	f04f 0320 	mov.w	r3, #32
 80030dc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80030e0:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 80030e2:	6326      	str	r6, [r4, #48]	@ 0x30
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80030e4:	d076      	beq.n	80031d4 <I2C_ITSlaveCplt.constprop.0+0x1c4>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80030e6:	f7ff fa09 	bl	80024fc <HAL_I2C_SlaveTxCpltCallback>
}
 80030ea:	bd70      	pop	{r4, r5, r6, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80030ec:	040e      	lsls	r6, r1, #16
 80030ee:	d5cb      	bpl.n	8003088 <I2C_ITSlaveCplt.constprop.0+0x78>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030f6:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 80030f8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80030fa:	2a00      	cmp	r2, #0
 80030fc:	d1c0      	bne.n	8003080 <I2C_ITSlaveCplt.constprop.0+0x70>
 80030fe:	e7c3      	b.n	8003088 <I2C_ITSlaveCplt.constprop.0+0x78>
    I2C_ITSlaveSeqCplt(hi2c);
 8003100:	4620      	mov	r0, r4
 8003102:	f7ff f9ff 	bl	8002504 <I2C_ITSlaveSeqCplt>
    hi2c->State = HAL_I2C_STATE_READY;
 8003106:	2320      	movs	r3, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003108:	62e5      	str	r5, [r4, #44]	@ 0x2c
    __HAL_UNLOCK(hi2c);
 800310a:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800310e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    HAL_I2C_ListenCpltCallback(hi2c);
 8003112:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8003114:	6326      	str	r6, [r4, #48]	@ 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8003116:	f7ff fa83 	bl	8002620 <HAL_I2C_ListenCpltCallback>
}
 800311a:	bd70      	pop	{r4, r5, r6, pc}
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800311c:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	f022 02fa 	bic.w	r2, r2, #250	@ 0xfa
 8003126:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003128:	2221      	movs	r2, #33	@ 0x21
 800312a:	6322      	str	r2, [r4, #48]	@ 0x30
 800312c:	e78c      	b.n	8003048 <I2C_ITSlaveCplt.constprop.0+0x38>
    if (hi2c->XferCount == 0U)
 800312e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003130:	b29b      	uxth	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d13e      	bne.n	80031b4 <I2C_ITSlaveCplt.constprop.0+0x1a4>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003136:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800313a:	2b28      	cmp	r3, #40	@ 0x28
 800313c:	d04d      	beq.n	80031da <I2C_ITSlaveCplt.constprop.0+0x1ca>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800313e:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003142:	6823      	ldr	r3, [r4, #0]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003144:	2a29      	cmp	r2, #41	@ 0x29
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003146:	f04f 0210 	mov.w	r2, #16
 800314a:	61da      	str	r2, [r3, #28]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800314c:	d1b4      	bne.n	80030b8 <I2C_ITSlaveCplt.constprop.0+0xa8>
 800314e:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 8003152:	d0b1      	beq.n	80030b8 <I2C_ITSlaveCplt.constprop.0+0xa8>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003154:	699a      	ldr	r2, [r3, #24]
 8003156:	0791      	lsls	r1, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8003158:	bf44      	itt	mi
 800315a:	2200      	movmi	r2, #0
 800315c:	629a      	strmi	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800315e:	699a      	ldr	r2, [r3, #24]
 8003160:	07d2      	lsls	r2, r2, #31
 8003162:	d403      	bmi.n	800316c <I2C_ITSlaveCplt.constprop.0+0x15c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003164:	699a      	ldr	r2, [r3, #24]
 8003166:	f042 0201 	orr.w	r2, r2, #1
 800316a:	619a      	str	r2, [r3, #24]
        I2C_ITSlaveSeqCplt(hi2c);
 800316c:	4620      	mov	r0, r4
 800316e:	f7ff f9c9 	bl	8002504 <I2C_ITSlaveSeqCplt>
 8003172:	e7a1      	b.n	80030b8 <I2C_ITSlaveCplt.constprop.0+0xa8>
      hi2c->XferSize--;
 8003174:	3b01      	subs	r3, #1
 8003176:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8003178:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800317a:	3b01      	subs	r3, #1
 800317c:	b29b      	uxth	r3, r3
 800317e:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8003180:	e78f      	b.n	80030a2 <I2C_ITSlaveCplt.constprop.0+0x92>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003182:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003186:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	f022 02fe 	bic.w	r2, r2, #254	@ 0xfe
 8003190:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003192:	2200      	movs	r2, #0
 8003194:	6322      	str	r2, [r4, #48]	@ 0x30
 8003196:	e757      	b.n	8003048 <I2C_ITSlaveCplt.constprop.0+0x38>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003198:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800319a:	4620      	mov	r0, r4
 800319c:	f7ff faa0 	bl	80026e0 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80031a0:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80031a4:	2b28      	cmp	r3, #40	@ 0x28
 80031a6:	d1a0      	bne.n	80030ea <I2C_ITSlaveCplt.constprop.0+0xda>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80031a8:	4629      	mov	r1, r5
 80031aa:	4620      	mov	r0, r4
}
 80031ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80031b0:	f7ff ba38 	b.w	8002624 <I2C_ITListenCplt>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031b4:	6823      	ldr	r3, [r4, #0]
 80031b6:	2210      	movs	r2, #16
 80031b8:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80031ba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80031bc:	f043 0304 	orr.w	r3, r3, #4
 80031c0:	6463      	str	r3, [r4, #68]	@ 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80031c2:	f030 7380 	bics.w	r3, r0, #16777216	@ 0x1000000
 80031c6:	f47f af77 	bne.w	80030b8 <I2C_ITSlaveCplt.constprop.0+0xa8>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80031ca:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80031cc:	4620      	mov	r0, r4
 80031ce:	f7ff fa87 	bl	80026e0 <I2C_ITError>
 80031d2:	e771      	b.n	80030b8 <I2C_ITSlaveCplt.constprop.0+0xa8>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80031d4:	f7ff f994 	bl	8002500 <HAL_I2C_SlaveRxCpltCallback>
}
 80031d8:	bd70      	pop	{r4, r5, r6, pc}
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80031da:	f1b0 7f00 	cmp.w	r0, #33554432	@ 0x2000000
 80031de:	d1ae      	bne.n	800313e <I2C_ITSlaveCplt.constprop.0+0x12e>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80031e0:	4629      	mov	r1, r5
 80031e2:	4620      	mov	r0, r4
 80031e4:	f7ff fa1e 	bl	8002624 <I2C_ITListenCplt>
 80031e8:	e766      	b.n	80030b8 <I2C_ITSlaveCplt.constprop.0+0xa8>
 80031ea:	bf00      	nop
 80031ec:	fe00e800 	.word	0xfe00e800
 80031f0:	ffff0000 	.word	0xffff0000

080031f4 <I2C_Slave_ISR_DMA>:
{
 80031f4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hi2c);
 80031f6:	f890 c040 	ldrb.w	ip, [r0, #64]	@ 0x40
  uint32_t tmpoptions = hi2c->XferOptions;
 80031fa:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  __HAL_LOCK(hi2c);
 80031fc:	f1bc 0f01 	cmp.w	ip, #1
 8003200:	d054      	beq.n	80032ac <I2C_Slave_ISR_DMA+0xb8>
 8003202:	f04f 0c01 	mov.w	ip, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003206:	f011 0f20 	tst.w	r1, #32
 800320a:	4604      	mov	r4, r0
 800320c:	460b      	mov	r3, r1
  __HAL_LOCK(hi2c);
 800320e:	f880 c040 	strb.w	ip, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003212:	d002      	beq.n	800321a <I2C_Slave_ISR_DMA+0x26>
 8003214:	f012 0f20 	tst.w	r2, #32
 8003218:	d126      	bne.n	8003268 <I2C_Slave_ISR_DMA+0x74>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800321a:	06d8      	lsls	r0, r3, #27
 800321c:	d51c      	bpl.n	8003258 <I2C_Slave_ISR_DMA+0x64>
 800321e:	06d1      	lsls	r1, r2, #27
 8003220:	d51a      	bpl.n	8003258 <I2C_Slave_ISR_DMA+0x64>
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003222:	0450      	lsls	r0, r2, #17
 8003224:	d526      	bpl.n	8003274 <I2C_Slave_ISR_DMA+0x80>
      if (hi2c->hdmarx != NULL)
 8003226:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003228:	b109      	cbz	r1, 800322e <I2C_Slave_ISR_DMA+0x3a>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800322a:	0412      	lsls	r2, r2, #16
 800322c:	d466      	bmi.n	80032fc <I2C_Slave_ISR_DMA+0x108>
      if (hi2c->hdmatx != NULL)
 800322e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003230:	b32a      	cbz	r2, 800327e <I2C_Slave_ISR_DMA+0x8a>
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003232:	6812      	ldr	r2, [r2, #0]
 8003234:	6852      	ldr	r2, [r2, #4]
 8003236:	bb12      	cbnz	r2, 800327e <I2C_Slave_ISR_DMA+0x8a>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003238:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 800323c:	2a28      	cmp	r2, #40	@ 0x28
 800323e:	d042      	beq.n	80032c6 <I2C_Slave_ISR_DMA+0xd2>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003240:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003244:	6823      	ldr	r3, [r4, #0]
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003246:	2a29      	cmp	r2, #41	@ 0x29
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003248:	f04f 0210 	mov.w	r2, #16
 800324c:	61da      	str	r2, [r3, #28]
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800324e:	d042      	beq.n	80032d6 <I2C_Slave_ISR_DMA+0xe2>
  __HAL_UNLOCK(hi2c);
 8003250:	2000      	movs	r0, #0
 8003252:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 8003256:	bd38      	pop	{r3, r4, r5, pc}
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003258:	0719      	lsls	r1, r3, #28
 800325a:	d5f9      	bpl.n	8003250 <I2C_Slave_ISR_DMA+0x5c>
 800325c:	0713      	lsls	r3, r2, #28
 800325e:	d5f7      	bpl.n	8003250 <I2C_Slave_ISR_DMA+0x5c>
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003260:	4620      	mov	r0, r4
 8003262:	f7ff f9a1 	bl	80025a8 <I2C_ITAddrCplt.constprop.0>
 8003266:	e7f3      	b.n	8003250 <I2C_Slave_ISR_DMA+0x5c>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003268:	f7ff fed2 	bl	8003010 <I2C_ITSlaveCplt.constprop.0>
  __HAL_UNLOCK(hi2c);
 800326c:	2000      	movs	r0, #0
 800326e:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  return HAL_OK;
 8003272:	e7f0      	b.n	8003256 <I2C_Slave_ISR_DMA+0x62>
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003274:	0411      	lsls	r1, r2, #16
 8003276:	d51b      	bpl.n	80032b0 <I2C_Slave_ISR_DMA+0xbc>
      if (hi2c->hdmarx != NULL)
 8003278:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800327a:	2a00      	cmp	r2, #0
 800327c:	d1d9      	bne.n	8003232 <I2C_Slave_ISR_DMA+0x3e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800327e:	6823      	ldr	r3, [r4, #0]
 8003280:	2210      	movs	r2, #16
 8003282:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003284:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003286:	f043 0304 	orr.w	r3, r3, #4
 800328a:	6463      	str	r3, [r4, #68]	@ 0x44
        tmpstate = hi2c->State;
 800328c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003290:	f035 7280 	bics.w	r2, r5, #16777216	@ 0x1000000
        tmpstate = hi2c->State;
 8003294:	b2db      	uxtb	r3, r3
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003296:	d1db      	bne.n	8003250 <I2C_Slave_ISR_DMA+0x5c>
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003298:	3b21      	subs	r3, #33	@ 0x21
 800329a:	2b09      	cmp	r3, #9
 800329c:	d80e      	bhi.n	80032bc <I2C_Slave_ISR_DMA+0xc8>
 800329e:	e8df f003 	tbb	[pc, r3]
 80032a2:	370b      	.short	0x370b
 80032a4:	0d0d0d0d 	.word	0x0d0d0d0d
 80032a8:	370b0d0d 	.word	0x370b0d0d
  __HAL_LOCK(hi2c);
 80032ac:	2002      	movs	r0, #2
}
 80032ae:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032b0:	6823      	ldr	r3, [r4, #0]
 80032b2:	2210      	movs	r2, #16
 80032b4:	61da      	str	r2, [r3, #28]
 80032b6:	e7cb      	b.n	8003250 <I2C_Slave_ISR_DMA+0x5c>
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80032b8:	2321      	movs	r3, #33	@ 0x21
 80032ba:	6323      	str	r3, [r4, #48]	@ 0x30
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80032bc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80032be:	4620      	mov	r0, r4
 80032c0:	f7ff fa0e 	bl	80026e0 <I2C_ITError>
 80032c4:	e7c4      	b.n	8003250 <I2C_Slave_ISR_DMA+0x5c>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80032c6:	f1b5 7f00 	cmp.w	r5, #33554432	@ 0x2000000
 80032ca:	d1b9      	bne.n	8003240 <I2C_Slave_ISR_DMA+0x4c>
          I2C_ITListenCplt(hi2c, ITFlags);
 80032cc:	4619      	mov	r1, r3
 80032ce:	4620      	mov	r0, r4
 80032d0:	f7ff f9a8 	bl	8002624 <I2C_ITListenCplt>
 80032d4:	e7bc      	b.n	8003250 <I2C_Slave_ISR_DMA+0x5c>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80032d6:	f515 3f80 	cmn.w	r5, #65536	@ 0x10000
 80032da:	d0b9      	beq.n	8003250 <I2C_Slave_ISR_DMA+0x5c>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80032dc:	699a      	ldr	r2, [r3, #24]
 80032de:	0795      	lsls	r5, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 80032e0:	bf44      	itt	mi
 80032e2:	2200      	movmi	r2, #0
 80032e4:	629a      	strmi	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032e6:	699a      	ldr	r2, [r3, #24]
 80032e8:	07d0      	lsls	r0, r2, #31
 80032ea:	d403      	bmi.n	80032f4 <I2C_Slave_ISR_DMA+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80032ec:	699a      	ldr	r2, [r3, #24]
 80032ee:	f042 0201 	orr.w	r2, r2, #1
 80032f2:	619a      	str	r2, [r3, #24]
          I2C_ITSlaveSeqCplt(hi2c);
 80032f4:	4620      	mov	r0, r4
 80032f6:	f7ff f905 	bl	8002504 <I2C_ITSlaveSeqCplt>
 80032fa:	e7a9      	b.n	8003250 <I2C_Slave_ISR_DMA+0x5c>
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80032fc:	680a      	ldr	r2, [r1, #0]
 80032fe:	6852      	ldr	r2, [r2, #4]
 8003300:	2a00      	cmp	r2, #0
 8003302:	d194      	bne.n	800322e <I2C_Slave_ISR_DMA+0x3a>
      if (hi2c->hdmatx != NULL)
 8003304:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003306:	2a00      	cmp	r2, #0
 8003308:	d096      	beq.n	8003238 <I2C_Slave_ISR_DMA+0x44>
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	6852      	ldr	r2, [r2, #4]
      if (treatdmanack == 1U)
 800330e:	e793      	b.n	8003238 <I2C_Slave_ISR_DMA+0x44>
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003310:	2322      	movs	r3, #34	@ 0x22
 8003312:	6323      	str	r3, [r4, #48]	@ 0x30
 8003314:	e7d2      	b.n	80032bc <I2C_Slave_ISR_DMA+0xc8>
 8003316:	bf00      	nop

08003318 <I2C_Slave_ISR_IT>:
{
 8003318:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hi2c);
 800331a:	f890 c040 	ldrb.w	ip, [r0, #64]	@ 0x40
  uint32_t tmpoptions = hi2c->XferOptions;
 800331e:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  __HAL_LOCK(hi2c);
 8003320:	f1bc 0f01 	cmp.w	ip, #1
 8003324:	d067      	beq.n	80033f6 <I2C_Slave_ISR_IT+0xde>
 8003326:	f04f 0c01 	mov.w	ip, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800332a:	f011 0f20 	tst.w	r1, #32
 800332e:	4604      	mov	r4, r0
 8003330:	460b      	mov	r3, r1
  __HAL_LOCK(hi2c);
 8003332:	f880 c040 	strb.w	ip, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003336:	d002      	beq.n	800333e <I2C_Slave_ISR_IT+0x26>
 8003338:	f012 0f20 	tst.w	r2, #32
 800333c:	d151      	bne.n	80033e2 <I2C_Slave_ISR_IT+0xca>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800333e:	06d8      	lsls	r0, r3, #27
 8003340:	d515      	bpl.n	800336e <I2C_Slave_ISR_IT+0x56>
 8003342:	06d1      	lsls	r1, r2, #27
 8003344:	d513      	bpl.n	800336e <I2C_Slave_ISR_IT+0x56>
    if (hi2c->XferCount == 0U)
 8003346:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003348:	b292      	uxth	r2, r2
 800334a:	2a00      	cmp	r2, #0
 800334c:	d155      	bne.n	80033fa <I2C_Slave_ISR_IT+0xe2>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800334e:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8003352:	2a28      	cmp	r2, #40	@ 0x28
 8003354:	d074      	beq.n	8003440 <I2C_Slave_ISR_IT+0x128>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003356:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800335a:	6823      	ldr	r3, [r4, #0]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800335c:	2a29      	cmp	r2, #41	@ 0x29
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800335e:	f04f 0210 	mov.w	r2, #16
 8003362:	61da      	str	r2, [r3, #28]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003364:	d05c      	beq.n	8003420 <I2C_Slave_ISR_IT+0x108>
  __HAL_UNLOCK(hi2c);
 8003366:	2000      	movs	r0, #0
 8003368:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 800336c:	bd38      	pop	{r3, r4, r5, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800336e:	0759      	lsls	r1, r3, #29
 8003370:	d419      	bmi.n	80033a6 <I2C_Slave_ISR_IT+0x8e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003372:	0719      	lsls	r1, r3, #28
 8003374:	d501      	bpl.n	800337a <I2C_Slave_ISR_IT+0x62>
 8003376:	0710      	lsls	r0, r2, #28
 8003378:	d439      	bmi.n	80033ee <I2C_Slave_ISR_IT+0xd6>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800337a:	0799      	lsls	r1, r3, #30
 800337c:	d5f3      	bpl.n	8003366 <I2C_Slave_ISR_IT+0x4e>
 800337e:	0793      	lsls	r3, r2, #30
 8003380:	d5f1      	bpl.n	8003366 <I2C_Slave_ISR_IT+0x4e>
    if (hi2c->XferCount > 0U)
 8003382:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003384:	b29b      	uxth	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d046      	beq.n	8003418 <I2C_Slave_ISR_IT+0x100>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800338a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800338c:	6823      	ldr	r3, [r4, #0]
 800338e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003392:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003394:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003396:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003398:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800339a:	3b01      	subs	r3, #1
 800339c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800339e:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80033a0:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80033a2:	8522      	strh	r2, [r4, #40]	@ 0x28
 80033a4:	e7df      	b.n	8003366 <I2C_Slave_ISR_IT+0x4e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80033a6:	0750      	lsls	r0, r2, #29
 80033a8:	d5e3      	bpl.n	8003372 <I2C_Slave_ISR_IT+0x5a>
    if (hi2c->XferCount > 0U)
 80033aa:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	b16b      	cbz	r3, 80033cc <I2C_Slave_ISR_IT+0xb4>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033b0:	6822      	ldr	r2, [r4, #0]
 80033b2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80033b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033b6:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80033b8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 80033ba:	6a61      	ldr	r1, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 80033bc:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80033be:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 80033c0:	3101      	adds	r1, #1
      hi2c->XferSize--;
 80033c2:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80033c4:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 80033c6:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 80033c8:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80033ca:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && \
 80033cc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1c8      	bne.n	8003366 <I2C_Slave_ISR_IT+0x4e>
 80033d4:	f515 3f80 	cmn.w	r5, #65536	@ 0x10000
 80033d8:	d0c5      	beq.n	8003366 <I2C_Slave_ISR_IT+0x4e>
        I2C_ITSlaveSeqCplt(hi2c);
 80033da:	4620      	mov	r0, r4
 80033dc:	f7ff f892 	bl	8002504 <I2C_ITSlaveSeqCplt>
 80033e0:	e7c1      	b.n	8003366 <I2C_Slave_ISR_IT+0x4e>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80033e2:	f7ff fe15 	bl	8003010 <I2C_ITSlaveCplt.constprop.0>
  __HAL_UNLOCK(hi2c);
 80033e6:	2000      	movs	r0, #0
 80033e8:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  return HAL_OK;
 80033ec:	e7be      	b.n	800336c <I2C_Slave_ISR_IT+0x54>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80033ee:	4620      	mov	r0, r4
 80033f0:	f7ff f8da 	bl	80025a8 <I2C_ITAddrCplt.constprop.0>
 80033f4:	e7b7      	b.n	8003366 <I2C_Slave_ISR_IT+0x4e>
  __HAL_LOCK(hi2c);
 80033f6:	2002      	movs	r0, #2
}
 80033f8:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033fa:	6823      	ldr	r3, [r4, #0]
 80033fc:	2210      	movs	r2, #16
 80033fe:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003400:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003402:	f043 0304 	orr.w	r3, r3, #4
 8003406:	6463      	str	r3, [r4, #68]	@ 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003408:	f035 7380 	bics.w	r3, r5, #16777216	@ 0x1000000
 800340c:	d1ab      	bne.n	8003366 <I2C_Slave_ISR_IT+0x4e>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800340e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003410:	4620      	mov	r0, r4
 8003412:	f7ff f965 	bl	80026e0 <I2C_ITError>
 8003416:	e7a6      	b.n	8003366 <I2C_Slave_ISR_IT+0x4e>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003418:	f035 7380 	bics.w	r3, r5, #16777216	@ 0x1000000
 800341c:	d1a3      	bne.n	8003366 <I2C_Slave_ISR_IT+0x4e>
 800341e:	e7dc      	b.n	80033da <I2C_Slave_ISR_IT+0xc2>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003420:	f515 3f80 	cmn.w	r5, #65536	@ 0x10000
 8003424:	d09f      	beq.n	8003366 <I2C_Slave_ISR_IT+0x4e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003426:	699a      	ldr	r2, [r3, #24]
 8003428:	0795      	lsls	r5, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 800342a:	bf44      	itt	mi
 800342c:	2200      	movmi	r2, #0
 800342e:	629a      	strmi	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003430:	699a      	ldr	r2, [r3, #24]
 8003432:	07d0      	lsls	r0, r2, #31
 8003434:	d4d1      	bmi.n	80033da <I2C_Slave_ISR_IT+0xc2>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003436:	699a      	ldr	r2, [r3, #24]
 8003438:	f042 0201 	orr.w	r2, r2, #1
 800343c:	619a      	str	r2, [r3, #24]
 800343e:	e7cc      	b.n	80033da <I2C_Slave_ISR_IT+0xc2>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003440:	f1b5 7f00 	cmp.w	r5, #33554432	@ 0x2000000
 8003444:	d187      	bne.n	8003356 <I2C_Slave_ISR_IT+0x3e>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003446:	4619      	mov	r1, r3
 8003448:	4620      	mov	r0, r4
 800344a:	f7ff f8eb 	bl	8002624 <I2C_ITListenCplt>
 800344e:	e78a      	b.n	8003366 <I2C_Slave_ISR_IT+0x4e>

08003450 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003450:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8003454:	2a20      	cmp	r2, #32
 8003456:	d123      	bne.n	80034a0 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8003458:	fa5f fc82 	uxtb.w	ip, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800345c:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8003460:	2a01      	cmp	r2, #1
 8003462:	4603      	mov	r3, r0
 8003464:	d01c      	beq.n	80034a0 <HAL_I2CEx_ConfigAnalogFilter+0x50>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003466:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003468:	2024      	movs	r0, #36	@ 0x24
{
 800346a:	b500      	push	{lr}
    hi2c->State = HAL_I2C_STATE_BUSY;
 800346c:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_DISABLE(hi2c);
 8003470:	6810      	ldr	r0, [r2, #0]
 8003472:	f020 0001 	bic.w	r0, r0, #1
 8003476:	6010      	str	r0, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003478:	6810      	ldr	r0, [r2, #0]
 800347a:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 800347e:	6010      	str	r0, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003480:	6810      	ldr	r0, [r2, #0]
 8003482:	4301      	orrs	r1, r0
 8003484:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003486:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003488:	f04f 0e00 	mov.w	lr, #0
    __HAL_I2C_ENABLE(hi2c);
 800348c:	f041 0101 	orr.w	r1, r1, #1
 8003490:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003492:	f883 c041 	strb.w	ip, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8003496:	f883 e040 	strb.w	lr, [r3, #64]	@ 0x40

    return HAL_OK;
 800349a:	4670      	mov	r0, lr
  }
  else
  {
    return HAL_BUSY;
  }
}
 800349c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 80034a0:	2002      	movs	r0, #2
}
 80034a2:	4770      	bx	lr

080034a4 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034a4:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80034a8:	2a20      	cmp	r2, #32
 80034aa:	d122      	bne.n	80034f2 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
{
 80034ac:	b500      	push	{lr}
 80034ae:	fa5f fe82 	uxtb.w	lr, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034b2:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80034b6:	2a01      	cmp	r2, #1
 80034b8:	4603      	mov	r3, r0
 80034ba:	d01c      	beq.n	80034f6 <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034bc:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80034be:	2024      	movs	r0, #36	@ 0x24
 80034c0:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_DISABLE(hi2c);
 80034c4:	6810      	ldr	r0, [r2, #0]
 80034c6:	f020 0001 	bic.w	r0, r0, #1
 80034ca:	6010      	str	r0, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80034cc:	6810      	ldr	r0, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80034ce:	f420 6070 	bic.w	r0, r0, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80034d2:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80034d6:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034d8:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034da:	f04f 0c00 	mov.w	ip, #0
    __HAL_I2C_ENABLE(hi2c);
 80034de:	f041 0101 	orr.w	r1, r1, #1
 80034e2:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80034e4:	f883 e041 	strb.w	lr, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80034e8:	f883 c040 	strb.w	ip, [r3, #64]	@ 0x40

    return HAL_OK;
 80034ec:	4660      	mov	r0, ip
  }
  else
  {
    return HAL_BUSY;
  }
}
 80034ee:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 80034f2:	2002      	movs	r0, #2
}
 80034f4:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80034f6:	2002      	movs	r0, #2
}
 80034f8:	f85d fb04 	ldr.w	pc, [sp], #4

080034fc <HAL_PWREx_GetVoltageRange>:
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80034fc:	4b06      	ldr	r3, [pc, #24]	@ (8003518 <HAL_PWREx_GetVoltageRange+0x1c>)
 80034fe:	6818      	ldr	r0, [r3, #0]
 8003500:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8003504:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 8003508:	d004      	beq.n	8003514 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800350a:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800350e:	f3c0 2000 	ubfx	r0, r0, #8, #1
 8003512:	0240      	lsls	r0, r0, #9
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	40007000 	.word	0x40007000

0800351c <HAL_PWREx_ControlVoltageScaling>:

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800351c:	4a35      	ldr	r2, [pc, #212]	@ (80035f4 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 800351e:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003520:	b960      	cbnz	r0, 800353c <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003522:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003526:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800352a:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800352e:	d01b      	beq.n	8003568 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003534:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003538:	2000      	movs	r0, #0
}
 800353a:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800353c:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8003540:	d006      	beq.n	8003550 <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003542:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003546:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800354a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800354c:	2000      	movs	r0, #0
}
 800354e:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003550:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003554:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003558:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800355c:	d029      	beq.n	80035b2 <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800355e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003562:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003566:	e7f1      	b.n	800354c <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003568:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800356c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003570:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003572:	4821      	ldr	r0, [pc, #132]	@ (80035f8 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8003574:	4921      	ldr	r1, [pc, #132]	@ (80035fc <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003576:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800357a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800357e:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003580:	6803      	ldr	r3, [r0, #0]
 8003582:	2032      	movs	r0, #50	@ 0x32
 8003584:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003588:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800358a:	fba1 1303 	umull	r1, r3, r1, r3
 800358e:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003590:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003592:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003596:	d506      	bpl.n	80035a6 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8003598:	e000      	b.n	800359c <HAL_PWREx_ControlVoltageScaling+0x80>
 800359a:	b123      	cbz	r3, 80035a6 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800359c:	6951      	ldr	r1, [r2, #20]
 800359e:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80035a0:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035a4:	d4f9      	bmi.n	800359a <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035a6:	4b13      	ldr	r3, [pc, #76]	@ (80035f4 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	055b      	lsls	r3, r3, #21
 80035ac:	d5ce      	bpl.n	800354c <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 80035ae:	2003      	movs	r0, #3
 80035b0:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035b6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035ba:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80035bc:	480e      	ldr	r0, [pc, #56]	@ (80035f8 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 80035be:	490f      	ldr	r1, [pc, #60]	@ (80035fc <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035c8:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80035ca:	6803      	ldr	r3, [r0, #0]
 80035cc:	2032      	movs	r0, #50	@ 0x32
 80035ce:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035d2:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80035d4:	fba1 1303 	umull	r1, r3, r1, r3
 80035d8:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035da:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80035dc:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035e0:	d5e1      	bpl.n	80035a6 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80035e2:	e001      	b.n	80035e8 <HAL_PWREx_ControlVoltageScaling+0xcc>
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d0de      	beq.n	80035a6 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80035e8:	6951      	ldr	r1, [r2, #20]
 80035ea:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80035ec:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035f0:	d5d9      	bpl.n	80035a6 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80035f2:	e7f7      	b.n	80035e4 <HAL_PWREx_ControlVoltageScaling+0xc8>
 80035f4:	40007000 	.word	0x40007000
 80035f8:	20000000 	.word	0x20000000
 80035fc:	431bde83 	.word	0x431bde83

08003600 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003600:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003602:	4d1e      	ldr	r5, [pc, #120]	@ (800367c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8003604:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8003606:	00db      	lsls	r3, r3, #3
{
 8003608:	b083      	sub	sp, #12
 800360a:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800360c:	d51b      	bpl.n	8003646 <RCC_SetFlashLatencyFromMSIRange+0x46>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800360e:	f7ff ff75 	bl	80034fc <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003612:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8003616:	d028      	beq.n	800366a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003618:	2c7f      	cmp	r4, #127	@ 0x7f
 800361a:	d812      	bhi.n	8003642 <RCC_SetFlashLatencyFromMSIRange+0x42>
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800361c:	f1a4 0470 	sub.w	r4, r4, #112	@ 0x70
 8003620:	fab4 f484 	clz	r4, r4
 8003624:	0964      	lsrs	r4, r4, #5
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003626:	4916      	ldr	r1, [pc, #88]	@ (8003680 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8003628:	680b      	ldr	r3, [r1, #0]
 800362a:	f023 030f 	bic.w	r3, r3, #15
 800362e:	4323      	orrs	r3, r4
 8003630:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003632:	6808      	ldr	r0, [r1, #0]
 8003634:	f000 000f 	and.w	r0, r0, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8003638:	1b00      	subs	r0, r0, r4
 800363a:	bf18      	it	ne
 800363c:	2001      	movne	r0, #1
 800363e:	b003      	add	sp, #12
 8003640:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 8003642:	2402      	movs	r4, #2
 8003644:	e7ef      	b.n	8003626 <RCC_SetFlashLatencyFromMSIRange+0x26>
    __HAL_RCC_PWR_CLK_ENABLE();
 8003646:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8003648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800364c:	65ab      	str	r3, [r5, #88]	@ 0x58
 800364e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8003650:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003654:	9301      	str	r3, [sp, #4]
 8003656:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8003658:	f7ff ff50 	bl	80034fc <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800365c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800365e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 8003662:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003666:	65ab      	str	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003668:	d1d6      	bne.n	8003618 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 800366a:	2c80      	cmp	r4, #128	@ 0x80
 800366c:	d904      	bls.n	8003678 <RCC_SetFlashLatencyFromMSIRange+0x78>
        latency = FLASH_LATENCY_1; /* 1WS */
 800366e:	2ca0      	cmp	r4, #160	@ 0xa0
 8003670:	bf8c      	ite	hi
 8003672:	2402      	movhi	r4, #2
 8003674:	2401      	movls	r4, #1
 8003676:	e7d6      	b.n	8003626 <RCC_SetFlashLatencyFromMSIRange+0x26>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003678:	2400      	movs	r4, #0
 800367a:	e7d4      	b.n	8003626 <RCC_SetFlashLatencyFromMSIRange+0x26>
 800367c:	40021000 	.word	0x40021000
 8003680:	40022000 	.word	0x40022000

08003684 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003684:	4a23      	ldr	r2, [pc, #140]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x90>)
 8003686:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003688:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800368a:	f013 030c 	ands.w	r3, r3, #12
 800368e:	d008      	beq.n	80036a2 <HAL_RCC_GetSysClockFreq+0x1e>
 8003690:	2b0c      	cmp	r3, #12
 8003692:	d036      	beq.n	8003702 <HAL_RCC_GetSysClockFreq+0x7e>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003694:	2b04      	cmp	r3, #4
 8003696:	d032      	beq.n	80036fe <HAL_RCC_GetSysClockFreq+0x7a>
    sysclockfreq = HSE_VALUE;
 8003698:	2b08      	cmp	r3, #8
 800369a:	481f      	ldr	r0, [pc, #124]	@ (8003718 <HAL_RCC_GetSysClockFreq+0x94>)
 800369c:	bf18      	it	ne
 800369e:	2000      	movne	r0, #0
 80036a0:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80036a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x90>)
 80036a4:	6811      	ldr	r1, [r2, #0]
 80036a6:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80036a8:	bf54      	ite	pl
 80036aa:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80036ae:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 80036b0:	491a      	ldr	r1, [pc, #104]	@ (800371c <HAL_RCC_GetSysClockFreq+0x98>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80036b2:	bf54      	ite	pl
 80036b4:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80036b8:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 80036bc:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036c0:	b1f3      	cbz	r3, 8003700 <HAL_RCC_GetSysClockFreq+0x7c>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80036c2:	4b14      	ldr	r3, [pc, #80]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x90>)
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d01f      	beq.n	800370e <HAL_RCC_GetSysClockFreq+0x8a>
 80036ce:	4a12      	ldr	r2, [pc, #72]	@ (8003718 <HAL_RCC_GetSysClockFreq+0x94>)
 80036d0:	2b03      	cmp	r3, #3
 80036d2:	bf08      	it	eq
 80036d4:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x90>)
 80036d8:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036da:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036e2:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036e6:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036ea:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036ec:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036f0:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036f2:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036f4:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 80036f8:	fbb2 f0f3 	udiv	r0, r2, r3
 80036fc:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80036fe:	4808      	ldr	r0, [pc, #32]	@ (8003720 <HAL_RCC_GetSysClockFreq+0x9c>)
}
 8003700:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003702:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003706:	2a01      	cmp	r2, #1
 8003708:	d0cb      	beq.n	80036a2 <HAL_RCC_GetSysClockFreq+0x1e>
 800370a:	2000      	movs	r0, #0
 800370c:	e7d9      	b.n	80036c2 <HAL_RCC_GetSysClockFreq+0x3e>
      pllvco = HSI_VALUE;
 800370e:	4804      	ldr	r0, [pc, #16]	@ (8003720 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003710:	e7e1      	b.n	80036d6 <HAL_RCC_GetSysClockFreq+0x52>
 8003712:	bf00      	nop
 8003714:	40021000 	.word	0x40021000
 8003718:	007a1200 	.word	0x007a1200
 800371c:	0800bff4 	.word	0x0800bff4
 8003720:	00f42400 	.word	0x00f42400

08003724 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8003724:	2800      	cmp	r0, #0
 8003726:	f000 824b 	beq.w	8003bc0 <HAL_RCC_OscConfig+0x49c>
{
 800372a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800372e:	4a8c      	ldr	r2, [pc, #560]	@ (8003960 <HAL_RCC_OscConfig+0x23c>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003730:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003732:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003734:	68d6      	ldr	r6, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003736:	06d9      	lsls	r1, r3, #27
{
 8003738:	b083      	sub	sp, #12
 800373a:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800373c:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003740:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003744:	461a      	mov	r2, r3
 8003746:	d52f      	bpl.n	80037a8 <HAL_RCC_OscConfig+0x84>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003748:	2d00      	cmp	r5, #0
 800374a:	f000 8112 	beq.w	8003972 <HAL_RCC_OscConfig+0x24e>
 800374e:	2d0c      	cmp	r5, #12
 8003750:	f000 810c 	beq.w	800396c <HAL_RCC_OscConfig+0x248>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003754:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 8003756:	4f82      	ldr	r7, [pc, #520]	@ (8003960 <HAL_RCC_OscConfig+0x23c>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003758:	2b00      	cmp	r3, #0
 800375a:	f000 81a7 	beq.w	8003aac <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_MSI_ENABLE();
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	f043 0301 	orr.w	r3, r3, #1
 8003764:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8003766:	f7fe f86b 	bl	8001840 <HAL_GetTick>
 800376a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800376c:	e006      	b.n	800377c <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800376e:	f7fe f867 	bl	8001840 <HAL_GetTick>
 8003772:	eba0 0008 	sub.w	r0, r0, r8
 8003776:	2802      	cmp	r0, #2
 8003778:	f200 8194 	bhi.w	8003aa4 <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	079a      	lsls	r2, r3, #30
 8003780:	d5f5      	bpl.n	800376e <HAL_RCC_OscConfig+0x4a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	f043 0308 	orr.w	r3, r3, #8
 8003788:	603b      	str	r3, [r7, #0]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	6a22      	ldr	r2, [r4, #32]
 800378e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003792:	4313      	orrs	r3, r2
 8003794:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	69e2      	ldr	r2, [r4, #28]
 800379a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800379e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80037a2:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037a4:	6823      	ldr	r3, [r4, #0]
 80037a6:	461a      	mov	r2, r3
 80037a8:	07df      	lsls	r7, r3, #31
 80037aa:	d529      	bpl.n	8003800 <HAL_RCC_OscConfig+0xdc>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80037ac:	2d08      	cmp	r5, #8
 80037ae:	f000 814b 	beq.w	8003a48 <HAL_RCC_OscConfig+0x324>
 80037b2:	2d0c      	cmp	r5, #12
 80037b4:	f000 8145 	beq.w	8003a42 <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037b8:	6863      	ldr	r3, [r4, #4]
 80037ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037be:	f000 8189 	beq.w	8003ad4 <HAL_RCC_OscConfig+0x3b0>
 80037c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037c6:	f000 8209 	beq.w	8003bdc <HAL_RCC_OscConfig+0x4b8>
 80037ca:	4f65      	ldr	r7, [pc, #404]	@ (8003960 <HAL_RCC_OscConfig+0x23c>)
 80037cc:	683a      	ldr	r2, [r7, #0]
 80037ce:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80037d2:	603a      	str	r2, [r7, #0]
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80037da:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f040 817e 	bne.w	8003ade <HAL_RCC_OscConfig+0x3ba>
        tickstart = HAL_GetTick();
 80037e2:	f7fe f82d 	bl	8001840 <HAL_GetTick>
 80037e6:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037e8:	e006      	b.n	80037f8 <HAL_RCC_OscConfig+0xd4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037ea:	f7fe f829 	bl	8001840 <HAL_GetTick>
 80037ee:	eba0 0008 	sub.w	r0, r0, r8
 80037f2:	2864      	cmp	r0, #100	@ 0x64
 80037f4:	f200 8156 	bhi.w	8003aa4 <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	0398      	lsls	r0, r3, #14
 80037fc:	d4f5      	bmi.n	80037ea <HAL_RCC_OscConfig+0xc6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037fe:	6822      	ldr	r2, [r4, #0]
 8003800:	0791      	lsls	r1, r2, #30
 8003802:	d513      	bpl.n	800382c <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003804:	2d04      	cmp	r5, #4
 8003806:	f040 80f5 	bne.w	80039f4 <HAL_RCC_OscConfig+0x2d0>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800380a:	4b55      	ldr	r3, [pc, #340]	@ (8003960 <HAL_RCC_OscConfig+0x23c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	055a      	lsls	r2, r3, #21
 8003810:	d503      	bpl.n	800381a <HAL_RCC_OscConfig+0xf6>
 8003812:	68e3      	ldr	r3, [r4, #12]
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 8110 	beq.w	8003a3a <HAL_RCC_OscConfig+0x316>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381a:	4a51      	ldr	r2, [pc, #324]	@ (8003960 <HAL_RCC_OscConfig+0x23c>)
 800381c:	6921      	ldr	r1, [r4, #16]
 800381e:	6853      	ldr	r3, [r2, #4]
 8003820:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003824:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003828:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800382a:	6822      	ldr	r2, [r4, #0]
 800382c:	0711      	lsls	r1, r2, #28
 800382e:	d519      	bpl.n	8003864 <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003830:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8003832:	4e4b      	ldr	r6, [pc, #300]	@ (8003960 <HAL_RCC_OscConfig+0x23c>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003834:	2b00      	cmp	r3, #0
 8003836:	f000 8110 	beq.w	8003a5a <HAL_RCC_OscConfig+0x336>
      __HAL_RCC_LSI_ENABLE();
 800383a:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 800383e:	f043 0301 	orr.w	r3, r3, #1
 8003842:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8003846:	f7fd fffb 	bl	8001840 <HAL_GetTick>
 800384a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800384c:	e005      	b.n	800385a <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800384e:	f7fd fff7 	bl	8001840 <HAL_GetTick>
 8003852:	1bc0      	subs	r0, r0, r7
 8003854:	2802      	cmp	r0, #2
 8003856:	f200 8125 	bhi.w	8003aa4 <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800385a:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 800385e:	079a      	lsls	r2, r3, #30
 8003860:	d5f5      	bpl.n	800384e <HAL_RCC_OscConfig+0x12a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003862:	6822      	ldr	r2, [r4, #0]
 8003864:	0757      	lsls	r7, r2, #29
 8003866:	d53f      	bpl.n	80038e8 <HAL_RCC_OscConfig+0x1c4>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003868:	4b3d      	ldr	r3, [pc, #244]	@ (8003960 <HAL_RCC_OscConfig+0x23c>)
 800386a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800386c:	00d6      	lsls	r6, r2, #3
 800386e:	f100 8146 	bmi.w	8003afe <HAL_RCC_OscConfig+0x3da>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003872:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003874:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003878:	659a      	str	r2, [r3, #88]	@ 0x58
 800387a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003880:	9301      	str	r3, [sp, #4]
 8003882:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003884:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003886:	4f37      	ldr	r7, [pc, #220]	@ (8003964 <HAL_RCC_OscConfig+0x240>)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	05d8      	lsls	r0, r3, #23
 800388c:	f140 80f9 	bpl.w	8003a82 <HAL_RCC_OscConfig+0x35e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003890:	68a3      	ldr	r3, [r4, #8]
 8003892:	2b01      	cmp	r3, #1
 8003894:	f000 8147 	beq.w	8003b26 <HAL_RCC_OscConfig+0x402>
 8003898:	2b05      	cmp	r3, #5
 800389a:	f000 81ac 	beq.w	8003bf6 <HAL_RCC_OscConfig+0x4d2>
 800389e:	4f30      	ldr	r7, [pc, #192]	@ (8003960 <HAL_RCC_OscConfig+0x23c>)
 80038a0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80038a4:	f022 0201 	bic.w	r2, r2, #1
 80038a8:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80038ac:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80038b0:	f022 0204 	bic.w	r2, r2, #4
 80038b4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f040 813b 	bne.w	8003b34 <HAL_RCC_OscConfig+0x410>
      tickstart = HAL_GetTick();
 80038be:	f7fd ffbf 	bl	8001840 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038c2:	f241 3988 	movw	r9, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80038c6:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038c8:	e006      	b.n	80038d8 <HAL_RCC_OscConfig+0x1b4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ca:	f7fd ffb9 	bl	8001840 <HAL_GetTick>
 80038ce:	eba0 0008 	sub.w	r0, r0, r8
 80038d2:	4548      	cmp	r0, r9
 80038d4:	f200 80e6 	bhi.w	8003aa4 <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80038dc:	079b      	lsls	r3, r3, #30
 80038de:	d4f4      	bmi.n	80038ca <HAL_RCC_OscConfig+0x1a6>
    if(pwrclkchanged == SET)
 80038e0:	2e00      	cmp	r6, #0
 80038e2:	f040 816f 	bne.w	8003bc4 <HAL_RCC_OscConfig+0x4a0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038e6:	6822      	ldr	r2, [r4, #0]
 80038e8:	0696      	lsls	r6, r2, #26
 80038ea:	d518      	bpl.n	800391e <HAL_RCC_OscConfig+0x1fa>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038ec:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      __HAL_RCC_HSI48_ENABLE();
 80038ee:	4e1c      	ldr	r6, [pc, #112]	@ (8003960 <HAL_RCC_OscConfig+0x23c>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f000 8150 	beq.w	8003b96 <HAL_RCC_OscConfig+0x472>
      __HAL_RCC_HSI48_ENABLE();
 80038f6:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 80038fa:	f043 0301 	orr.w	r3, r3, #1
 80038fe:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8003902:	f7fd ff9d 	bl	8001840 <HAL_GetTick>
 8003906:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003908:	e005      	b.n	8003916 <HAL_RCC_OscConfig+0x1f2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800390a:	f7fd ff99 	bl	8001840 <HAL_GetTick>
 800390e:	1bc0      	subs	r0, r0, r7
 8003910:	2802      	cmp	r0, #2
 8003912:	f200 80c7 	bhi.w	8003aa4 <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003916:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 800391a:	0798      	lsls	r0, r3, #30
 800391c:	d5f5      	bpl.n	800390a <HAL_RCC_OscConfig+0x1e6>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800391e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003920:	b1db      	cbz	r3, 800395a <HAL_RCC_OscConfig+0x236>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003922:	2b02      	cmp	r3, #2
 8003924:	f000 817e 	beq.w	8003c24 <HAL_RCC_OscConfig+0x500>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003928:	2d0c      	cmp	r5, #12
 800392a:	f000 8086 	beq.w	8003a3a <HAL_RCC_OscConfig+0x316>
        __HAL_RCC_PLL_DISABLE();
 800392e:	4c0c      	ldr	r4, [pc, #48]	@ (8003960 <HAL_RCC_OscConfig+0x23c>)
 8003930:	6823      	ldr	r3, [r4, #0]
 8003932:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003936:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003938:	f7fd ff82 	bl	8001840 <HAL_GetTick>
 800393c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800393e:	e005      	b.n	800394c <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003940:	f7fd ff7e 	bl	8001840 <HAL_GetTick>
 8003944:	1b40      	subs	r0, r0, r5
 8003946:	2802      	cmp	r0, #2
 8003948:	f200 80ac 	bhi.w	8003aa4 <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800394c:	6823      	ldr	r3, [r4, #0]
 800394e:	019b      	lsls	r3, r3, #6
 8003950:	d4f6      	bmi.n	8003940 <HAL_RCC_OscConfig+0x21c>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003952:	68e2      	ldr	r2, [r4, #12]
 8003954:	4b04      	ldr	r3, [pc, #16]	@ (8003968 <HAL_RCC_OscConfig+0x244>)
 8003956:	4013      	ands	r3, r2
 8003958:	60e3      	str	r3, [r4, #12]
  return HAL_OK;
 800395a:	2000      	movs	r0, #0
 800395c:	e06e      	b.n	8003a3c <HAL_RCC_OscConfig+0x318>
 800395e:	bf00      	nop
 8003960:	40021000 	.word	0x40021000
 8003964:	40007000 	.word	0x40007000
 8003968:	feeefffc 	.word	0xfeeefffc
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800396c:	2e01      	cmp	r6, #1
 800396e:	f47f aef1 	bne.w	8003754 <HAL_RCC_OscConfig+0x30>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003972:	4ba8      	ldr	r3, [pc, #672]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	079b      	lsls	r3, r3, #30
 8003978:	d45c      	bmi.n	8003a34 <HAL_RCC_OscConfig+0x310>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800397a:	4ba6      	ldr	r3, [pc, #664]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
 800397c:	6a20      	ldr	r0, [r4, #32]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	0717      	lsls	r7, r2, #28
 8003982:	bf56      	itet	pl
 8003984:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
 8003988:	681b      	ldrmi	r3, [r3, #0]
 800398a:	091b      	lsrpl	r3, r3, #4
 800398c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003990:	4298      	cmp	r0, r3
 8003992:	f200 80e4 	bhi.w	8003b5e <HAL_RCC_OscConfig+0x43a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003996:	4b9f      	ldr	r3, [pc, #636]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	f042 0208 	orr.w	r2, r2, #8
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80039a6:	4302      	orrs	r2, r0
 80039a8:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	69e1      	ldr	r1, [r4, #28]
 80039ae:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 80039b2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80039b6:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039b8:	2d00      	cmp	r5, #0
 80039ba:	f000 8109 	beq.w	8003bd0 <HAL_RCC_OscConfig+0x4ac>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039be:	f7ff fe61 	bl	8003684 <HAL_RCC_GetSysClockFreq>
 80039c2:	4b94      	ldr	r3, [pc, #592]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
 80039c4:	4a94      	ldr	r2, [pc, #592]	@ (8003c18 <HAL_RCC_OscConfig+0x4f4>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80039cc:	5cd3      	ldrb	r3, [r2, r3]
        status = HAL_InitTick(uwTickPrio);
 80039ce:	4a93      	ldr	r2, [pc, #588]	@ (8003c1c <HAL_RCC_OscConfig+0x4f8>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039d0:	f003 031f 	and.w	r3, r3, #31
 80039d4:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 80039d8:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039da:	4a91      	ldr	r2, [pc, #580]	@ (8003c20 <HAL_RCC_OscConfig+0x4fc>)
 80039dc:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 80039de:	f7fd fdc9 	bl	8001574 <HAL_InitTick>
        if(status != HAL_OK)
 80039e2:	bb58      	cbnz	r0, 8003a3c <HAL_RCC_OscConfig+0x318>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039e4:	6822      	ldr	r2, [r4, #0]
 80039e6:	07d1      	lsls	r1, r2, #31
 80039e8:	4613      	mov	r3, r2
 80039ea:	f53f aee2 	bmi.w	80037b2 <HAL_RCC_OscConfig+0x8e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ee:	0791      	lsls	r1, r2, #30
 80039f0:	f57f af1c 	bpl.w	800382c <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80039f4:	2d0c      	cmp	r5, #12
 80039f6:	f000 80ca 	beq.w	8003b8e <HAL_RCC_OscConfig+0x46a>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039fa:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80039fc:	4e85      	ldr	r6, [pc, #532]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d07f      	beq.n	8003b02 <HAL_RCC_OscConfig+0x3de>
        __HAL_RCC_HSI_ENABLE();
 8003a02:	6833      	ldr	r3, [r6, #0]
 8003a04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a08:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8003a0a:	f7fd ff19 	bl	8001840 <HAL_GetTick>
 8003a0e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a10:	e004      	b.n	8003a1c <HAL_RCC_OscConfig+0x2f8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a12:	f7fd ff15 	bl	8001840 <HAL_GetTick>
 8003a16:	1bc0      	subs	r0, r0, r7
 8003a18:	2802      	cmp	r0, #2
 8003a1a:	d843      	bhi.n	8003aa4 <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a1c:	6833      	ldr	r3, [r6, #0]
 8003a1e:	055b      	lsls	r3, r3, #21
 8003a20:	d5f7      	bpl.n	8003a12 <HAL_RCC_OscConfig+0x2ee>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a22:	6873      	ldr	r3, [r6, #4]
 8003a24:	6922      	ldr	r2, [r4, #16]
 8003a26:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003a2a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003a2e:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a30:	6822      	ldr	r2, [r4, #0]
 8003a32:	e6fb      	b.n	800382c <HAL_RCC_OscConfig+0x108>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a34:	69a3      	ldr	r3, [r4, #24]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d19f      	bne.n	800397a <HAL_RCC_OscConfig+0x256>
    return HAL_ERROR;
 8003a3a:	2001      	movs	r0, #1
}
 8003a3c:	b003      	add	sp, #12
 8003a3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a42:	2e03      	cmp	r6, #3
 8003a44:	f47f aeb8 	bne.w	80037b8 <HAL_RCC_OscConfig+0x94>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a48:	4a72      	ldr	r2, [pc, #456]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
 8003a4a:	6812      	ldr	r2, [r2, #0]
 8003a4c:	0390      	lsls	r0, r2, #14
 8003a4e:	d502      	bpl.n	8003a56 <HAL_RCC_OscConfig+0x332>
 8003a50:	6862      	ldr	r2, [r4, #4]
 8003a52:	2a00      	cmp	r2, #0
 8003a54:	d0f1      	beq.n	8003a3a <HAL_RCC_OscConfig+0x316>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a56:	461a      	mov	r2, r3
 8003a58:	e7c9      	b.n	80039ee <HAL_RCC_OscConfig+0x2ca>
      __HAL_RCC_LSI_DISABLE();
 8003a5a:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8003a5e:	f023 0301 	bic.w	r3, r3, #1
 8003a62:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8003a66:	f7fd feeb 	bl	8001840 <HAL_GetTick>
 8003a6a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a6c:	e004      	b.n	8003a78 <HAL_RCC_OscConfig+0x354>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a6e:	f7fd fee7 	bl	8001840 <HAL_GetTick>
 8003a72:	1bc0      	subs	r0, r0, r7
 8003a74:	2802      	cmp	r0, #2
 8003a76:	d815      	bhi.n	8003aa4 <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a78:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8003a7c:	079b      	lsls	r3, r3, #30
 8003a7e:	d4f6      	bmi.n	8003a6e <HAL_RCC_OscConfig+0x34a>
 8003a80:	e6ef      	b.n	8003862 <HAL_RCC_OscConfig+0x13e>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a88:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8003a8a:	f7fd fed9 	bl	8001840 <HAL_GetTick>
 8003a8e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	05d9      	lsls	r1, r3, #23
 8003a94:	f53f aefc 	bmi.w	8003890 <HAL_RCC_OscConfig+0x16c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a98:	f7fd fed2 	bl	8001840 <HAL_GetTick>
 8003a9c:	eba0 0008 	sub.w	r0, r0, r8
 8003aa0:	2802      	cmp	r0, #2
 8003aa2:	d9f5      	bls.n	8003a90 <HAL_RCC_OscConfig+0x36c>
            return HAL_TIMEOUT;
 8003aa4:	2003      	movs	r0, #3
}
 8003aa6:	b003      	add	sp, #12
 8003aa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        __HAL_RCC_MSI_DISABLE();
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	f023 0301 	bic.w	r3, r3, #1
 8003ab2:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8003ab4:	f7fd fec4 	bl	8001840 <HAL_GetTick>
 8003ab8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003aba:	e005      	b.n	8003ac8 <HAL_RCC_OscConfig+0x3a4>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003abc:	f7fd fec0 	bl	8001840 <HAL_GetTick>
 8003ac0:	eba0 0008 	sub.w	r0, r0, r8
 8003ac4:	2802      	cmp	r0, #2
 8003ac6:	d8ed      	bhi.n	8003aa4 <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	079b      	lsls	r3, r3, #30
 8003acc:	d4f6      	bmi.n	8003abc <HAL_RCC_OscConfig+0x398>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ace:	6823      	ldr	r3, [r4, #0]
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	e669      	b.n	80037a8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ad4:	4a4f      	ldr	r2, [pc, #316]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
 8003ad6:	6813      	ldr	r3, [r2, #0]
 8003ad8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003adc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003ade:	f7fd feaf 	bl	8001840 <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ae2:	f8df 8130 	ldr.w	r8, [pc, #304]	@ 8003c14 <HAL_RCC_OscConfig+0x4f0>
        tickstart = HAL_GetTick();
 8003ae6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ae8:	e004      	b.n	8003af4 <HAL_RCC_OscConfig+0x3d0>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aea:	f7fd fea9 	bl	8001840 <HAL_GetTick>
 8003aee:	1bc0      	subs	r0, r0, r7
 8003af0:	2864      	cmp	r0, #100	@ 0x64
 8003af2:	d8d7      	bhi.n	8003aa4 <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003af4:	f8d8 3000 	ldr.w	r3, [r8]
 8003af8:	039b      	lsls	r3, r3, #14
 8003afa:	d5f6      	bpl.n	8003aea <HAL_RCC_OscConfig+0x3c6>
 8003afc:	e67f      	b.n	80037fe <HAL_RCC_OscConfig+0xda>
    FlagStatus       pwrclkchanged = RESET;
 8003afe:	2600      	movs	r6, #0
 8003b00:	e6c1      	b.n	8003886 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8003b02:	6833      	ldr	r3, [r6, #0]
 8003b04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b08:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8003b0a:	f7fd fe99 	bl	8001840 <HAL_GetTick>
 8003b0e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b10:	e004      	b.n	8003b1c <HAL_RCC_OscConfig+0x3f8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b12:	f7fd fe95 	bl	8001840 <HAL_GetTick>
 8003b16:	1bc0      	subs	r0, r0, r7
 8003b18:	2802      	cmp	r0, #2
 8003b1a:	d8c3      	bhi.n	8003aa4 <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b1c:	6833      	ldr	r3, [r6, #0]
 8003b1e:	0558      	lsls	r0, r3, #21
 8003b20:	d4f7      	bmi.n	8003b12 <HAL_RCC_OscConfig+0x3ee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b22:	6822      	ldr	r2, [r4, #0]
 8003b24:	e682      	b.n	800382c <HAL_RCC_OscConfig+0x108>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b26:	4a3b      	ldr	r2, [pc, #236]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
 8003b28:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
 8003b30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8003b34:	f7fd fe84 	bl	8001840 <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b38:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 8003c14 <HAL_RCC_OscConfig+0x4f0>
      tickstart = HAL_GetTick();
 8003b3c:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b3e:	f241 3988 	movw	r9, #5000	@ 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b42:	e004      	b.n	8003b4e <HAL_RCC_OscConfig+0x42a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b44:	f7fd fe7c 	bl	8001840 <HAL_GetTick>
 8003b48:	1bc0      	subs	r0, r0, r7
 8003b4a:	4548      	cmp	r0, r9
 8003b4c:	d8aa      	bhi.n	8003aa4 <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b4e:	f8d8 3090 	ldr.w	r3, [r8, #144]	@ 0x90
 8003b52:	079a      	lsls	r2, r3, #30
 8003b54:	d5f6      	bpl.n	8003b44 <HAL_RCC_OscConfig+0x420>
    if(pwrclkchanged == SET)
 8003b56:	2e00      	cmp	r6, #0
 8003b58:	f43f aec5 	beq.w	80038e6 <HAL_RCC_OscConfig+0x1c2>
 8003b5c:	e032      	b.n	8003bc4 <HAL_RCC_OscConfig+0x4a0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b5e:	f7ff fd4f 	bl	8003600 <RCC_SetFlashLatencyFromMSIRange>
 8003b62:	2800      	cmp	r0, #0
 8003b64:	f47f af69 	bne.w	8003a3a <HAL_RCC_OscConfig+0x316>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b68:	4b2a      	ldr	r3, [pc, #168]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	f042 0208 	orr.w	r2, r2, #8
 8003b70:	601a      	str	r2, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	6a21      	ldr	r1, [r4, #32]
 8003b76:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	69e1      	ldr	r1, [r4, #28]
 8003b82:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8003b86:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003b8a:	605a      	str	r2, [r3, #4]
 8003b8c:	e717      	b.n	80039be <HAL_RCC_OscConfig+0x29a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b8e:	2e02      	cmp	r6, #2
 8003b90:	f47f af33 	bne.w	80039fa <HAL_RCC_OscConfig+0x2d6>
 8003b94:	e639      	b.n	800380a <HAL_RCC_OscConfig+0xe6>
      __HAL_RCC_HSI48_DISABLE();
 8003b96:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8003b9a:	f023 0301 	bic.w	r3, r3, #1
 8003b9e:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8003ba2:	f7fd fe4d 	bl	8001840 <HAL_GetTick>
 8003ba6:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ba8:	e005      	b.n	8003bb6 <HAL_RCC_OscConfig+0x492>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003baa:	f7fd fe49 	bl	8001840 <HAL_GetTick>
 8003bae:	1bc0      	subs	r0, r0, r7
 8003bb0:	2802      	cmp	r0, #2
 8003bb2:	f63f af77 	bhi.w	8003aa4 <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003bb6:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8003bba:	0799      	lsls	r1, r3, #30
 8003bbc:	d4f5      	bmi.n	8003baa <HAL_RCC_OscConfig+0x486>
 8003bbe:	e6ae      	b.n	800391e <HAL_RCC_OscConfig+0x1fa>
    return HAL_ERROR;
 8003bc0:	2001      	movs	r0, #1
}
 8003bc2:	4770      	bx	lr
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bc4:	4a13      	ldr	r2, [pc, #76]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
 8003bc6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003bc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bce:	e68a      	b.n	80038e6 <HAL_RCC_OscConfig+0x1c2>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bd0:	f7ff fd16 	bl	8003600 <RCC_SetFlashLatencyFromMSIRange>
 8003bd4:	2800      	cmp	r0, #0
 8003bd6:	f43f aef2 	beq.w	80039be <HAL_RCC_OscConfig+0x29a>
 8003bda:	e72e      	b.n	8003a3a <HAL_RCC_OscConfig+0x316>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bdc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003be0:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003bea:	601a      	str	r2, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003bf2:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bf4:	e773      	b.n	8003ade <HAL_RCC_OscConfig+0x3ba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bf6:	4b07      	ldr	r3, [pc, #28]	@ (8003c14 <HAL_RCC_OscConfig+0x4f0>)
 8003bf8:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003bfc:	f042 0204 	orr.w	r2, r2, #4
 8003c00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8003c04:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003c08:	f042 0201 	orr.w	r2, r2, #1
 8003c0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c10:	e790      	b.n	8003b34 <HAL_RCC_OscConfig+0x410>
 8003c12:	bf00      	nop
 8003c14:	40021000 	.word	0x40021000
 8003c18:	0800c02c 	.word	0x0800c02c
 8003c1c:	20000008 	.word	0x20000008
 8003c20:	20000000 	.word	0x20000000
      pll_config = RCC->PLLCFGR;
 8003c24:	4e48      	ldr	r6, [pc, #288]	@ (8003d48 <HAL_RCC_OscConfig+0x624>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c26:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
      pll_config = RCC->PLLCFGR;
 8003c28:	68f3      	ldr	r3, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2a:	f003 0103 	and.w	r1, r3, #3
 8003c2e:	4291      	cmp	r1, r2
 8003c30:	d04d      	beq.n	8003cce <HAL_RCC_OscConfig+0x5aa>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c32:	2d0c      	cmp	r5, #12
 8003c34:	f43f af01 	beq.w	8003a3a <HAL_RCC_OscConfig+0x316>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c38:	4d43      	ldr	r5, [pc, #268]	@ (8003d48 <HAL_RCC_OscConfig+0x624>)
 8003c3a:	682b      	ldr	r3, [r5, #0]
 8003c3c:	015a      	lsls	r2, r3, #5
 8003c3e:	f53f aefc 	bmi.w	8003a3a <HAL_RCC_OscConfig+0x316>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003c42:	682b      	ldr	r3, [r5, #0]
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	f53f aef8 	bmi.w	8003a3a <HAL_RCC_OscConfig+0x316>
            __HAL_RCC_PLL_DISABLE();
 8003c4a:	682b      	ldr	r3, [r5, #0]
 8003c4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c50:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8003c52:	f7fd fdf5 	bl	8001840 <HAL_GetTick>
 8003c56:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c58:	e005      	b.n	8003c66 <HAL_RCC_OscConfig+0x542>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5a:	f7fd fdf1 	bl	8001840 <HAL_GetTick>
 8003c5e:	1b80      	subs	r0, r0, r6
 8003c60:	2802      	cmp	r0, #2
 8003c62:	f63f af1f 	bhi.w	8003aa4 <HAL_RCC_OscConfig+0x380>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c66:	682b      	ldr	r3, [r5, #0]
 8003c68:	019f      	lsls	r7, r3, #6
 8003c6a:	d4f6      	bmi.n	8003c5a <HAL_RCC_OscConfig+0x536>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c6c:	68e9      	ldr	r1, [r5, #12]
 8003c6e:	4b37      	ldr	r3, [pc, #220]	@ (8003d4c <HAL_RCC_OscConfig+0x628>)
 8003c70:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003c72:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8003c74:	400b      	ands	r3, r1
 8003c76:	4313      	orrs	r3, r2
 8003c78:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	@ 0x34
 8003c7c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003c80:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8003c84:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 8003c88:	3801      	subs	r0, #1
 8003c8a:	0849      	lsrs	r1, r1, #1
 8003c8c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8003c90:	3901      	subs	r1, #1
 8003c92:	0852      	lsrs	r2, r2, #1
 8003c94:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8003c98:	3a01      	subs	r2, #1
 8003c9a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003c9e:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 8003ca0:	682b      	ldr	r3, [r5, #0]
 8003ca2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ca6:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ca8:	68eb      	ldr	r3, [r5, #12]
 8003caa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cae:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 8003cb0:	f7fd fdc6 	bl	8001840 <HAL_GetTick>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cb4:	4d24      	ldr	r5, [pc, #144]	@ (8003d48 <HAL_RCC_OscConfig+0x624>)
            tickstart = HAL_GetTick();
 8003cb6:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cb8:	e005      	b.n	8003cc6 <HAL_RCC_OscConfig+0x5a2>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cba:	f7fd fdc1 	bl	8001840 <HAL_GetTick>
 8003cbe:	1b00      	subs	r0, r0, r4
 8003cc0:	2802      	cmp	r0, #2
 8003cc2:	f63f aeef 	bhi.w	8003aa4 <HAL_RCC_OscConfig+0x380>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cc6:	682b      	ldr	r3, [r5, #0]
 8003cc8:	0198      	lsls	r0, r3, #6
 8003cca:	d5f6      	bpl.n	8003cba <HAL_RCC_OscConfig+0x596>
 8003ccc:	e645      	b.n	800395a <HAL_RCC_OscConfig+0x236>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003cce:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003cd0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003cd4:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd6:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8003cda:	d1aa      	bne.n	8003c32 <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cde:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ce2:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003ce6:	d1a4      	bne.n	8003c32 <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ce8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003cea:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cee:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8003cf2:	d19e      	bne.n	8003c32 <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cf4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003cf6:	0852      	lsrs	r2, r2, #1
 8003cf8:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8003cfc:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003cfe:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8003d02:	d196      	bne.n	8003c32 <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d04:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003d06:	0852      	lsrs	r2, r2, #1
 8003d08:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8003d0c:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d0e:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8003d12:	d18e      	bne.n	8003c32 <HAL_RCC_OscConfig+0x50e>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d14:	6833      	ldr	r3, [r6, #0]
 8003d16:	0199      	lsls	r1, r3, #6
 8003d18:	f53f ae1f 	bmi.w	800395a <HAL_RCC_OscConfig+0x236>
          __HAL_RCC_PLL_ENABLE();
 8003d1c:	6833      	ldr	r3, [r6, #0]
 8003d1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d22:	6033      	str	r3, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d24:	68f3      	ldr	r3, [r6, #12]
 8003d26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d2a:	60f3      	str	r3, [r6, #12]
          tickstart = HAL_GetTick();
 8003d2c:	f7fd fd88 	bl	8001840 <HAL_GetTick>
 8003d30:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d32:	e005      	b.n	8003d40 <HAL_RCC_OscConfig+0x61c>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d34:	f7fd fd84 	bl	8001840 <HAL_GetTick>
 8003d38:	1b03      	subs	r3, r0, r4
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	f63f aeb2 	bhi.w	8003aa4 <HAL_RCC_OscConfig+0x380>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d40:	6833      	ldr	r3, [r6, #0]
 8003d42:	019a      	lsls	r2, r3, #6
 8003d44:	d5f6      	bpl.n	8003d34 <HAL_RCC_OscConfig+0x610>
 8003d46:	e608      	b.n	800395a <HAL_RCC_OscConfig+0x236>
 8003d48:	40021000 	.word	0x40021000
 8003d4c:	019d800c 	.word	0x019d800c

08003d50 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003d50:	2800      	cmp	r0, #0
 8003d52:	f000 80f6 	beq.w	8003f42 <HAL_RCC_ClockConfig+0x1f2>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d56:	4a86      	ldr	r2, [pc, #536]	@ (8003f70 <HAL_RCC_ClockConfig+0x220>)
{
 8003d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d5c:	6813      	ldr	r3, [r2, #0]
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	428b      	cmp	r3, r1
 8003d64:	460d      	mov	r5, r1
 8003d66:	4604      	mov	r4, r0
 8003d68:	d20c      	bcs.n	8003d84 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d6a:	6813      	ldr	r3, [r2, #0]
 8003d6c:	f023 030f 	bic.w	r3, r3, #15
 8003d70:	430b      	orrs	r3, r1
 8003d72:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d74:	6813      	ldr	r3, [r2, #0]
 8003d76:	f003 030f 	and.w	r3, r3, #15
 8003d7a:	428b      	cmp	r3, r1
 8003d7c:	d002      	beq.n	8003d84 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8003d7e:	2001      	movs	r0, #1
}
 8003d80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d84:	6823      	ldr	r3, [r4, #0]
 8003d86:	0798      	lsls	r0, r3, #30
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d88:	f003 0201 	and.w	r2, r3, #1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d8c:	f140 8089 	bpl.w	8003ea2 <HAL_RCC_ClockConfig+0x152>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d90:	4e78      	ldr	r6, [pc, #480]	@ (8003f74 <HAL_RCC_ClockConfig+0x224>)
 8003d92:	68a0      	ldr	r0, [r4, #8]
 8003d94:	68b1      	ldr	r1, [r6, #8]
 8003d96:	f001 01f0 	and.w	r1, r1, #240	@ 0xf0
 8003d9a:	4288      	cmp	r0, r1
 8003d9c:	d904      	bls.n	8003da8 <HAL_RCC_ClockConfig+0x58>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d9e:	68b1      	ldr	r1, [r6, #8]
 8003da0:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8003da4:	4301      	orrs	r1, r0
 8003da6:	60b1      	str	r1, [r6, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003da8:	2a00      	cmp	r2, #0
 8003daa:	d03d      	beq.n	8003e28 <HAL_RCC_ClockConfig+0xd8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dac:	6867      	ldr	r7, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dae:	4b71      	ldr	r3, [pc, #452]	@ (8003f74 <HAL_RCC_ClockConfig+0x224>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003db0:	2f03      	cmp	r7, #3
 8003db2:	d07c      	beq.n	8003eae <HAL_RCC_ClockConfig+0x15e>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003db4:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003db6:	681b      	ldr	r3, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003db8:	f000 80bf 	beq.w	8003f3a <HAL_RCC_ClockConfig+0x1ea>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003dbc:	2f00      	cmp	r7, #0
 8003dbe:	f040 80c4 	bne.w	8003f4a <HAL_RCC_ClockConfig+0x1fa>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003dc2:	079e      	lsls	r6, r3, #30
 8003dc4:	d5db      	bpl.n	8003d7e <HAL_RCC_ClockConfig+0x2e>
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003dc6:	f7ff fc5d 	bl	8003684 <HAL_RCC_GetSysClockFreq>
 8003dca:	4b6b      	ldr	r3, [pc, #428]	@ (8003f78 <HAL_RCC_ClockConfig+0x228>)
 8003dcc:	4298      	cmp	r0, r3
 8003dce:	d905      	bls.n	8003ddc <HAL_RCC_ClockConfig+0x8c>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003dd0:	4b68      	ldr	r3, [pc, #416]	@ (8003f74 <HAL_RCC_ClockConfig+0x224>)
 8003dd2:	689a      	ldr	r2, [r3, #8]
 8003dd4:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8003dd8:	f000 80bb 	beq.w	8003f52 <HAL_RCC_ClockConfig+0x202>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003ddc:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003de0:	4e64      	ldr	r6, [pc, #400]	@ (8003f74 <HAL_RCC_ClockConfig+0x224>)
 8003de2:	68b3      	ldr	r3, [r6, #8]
 8003de4:	f023 0303 	bic.w	r3, r3, #3
 8003de8:	433b      	orrs	r3, r7
 8003dea:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003dec:	f7fd fd28 	bl	8001840 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003df0:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8003df4:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003df6:	e005      	b.n	8003e04 <HAL_RCC_ClockConfig+0xb4>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003df8:	f7fd fd22 	bl	8001840 <HAL_GetTick>
 8003dfc:	1bc0      	subs	r0, r0, r7
 8003dfe:	4540      	cmp	r0, r8
 8003e00:	f200 80a1 	bhi.w	8003f46 <HAL_RCC_ClockConfig+0x1f6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e04:	68b3      	ldr	r3, [r6, #8]
 8003e06:	6862      	ldr	r2, [r4, #4]
 8003e08:	f003 030c 	and.w	r3, r3, #12
 8003e0c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003e10:	d1f2      	bne.n	8003df8 <HAL_RCC_ClockConfig+0xa8>
  if(hpre == RCC_SYSCLK_DIV2)
 8003e12:	f1b9 0f00 	cmp.w	r9, #0
 8003e16:	d003      	beq.n	8003e20 <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003e18:	68b3      	ldr	r3, [r6, #8]
 8003e1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e1e:	60b3      	str	r3, [r6, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e20:	6823      	ldr	r3, [r4, #0]
 8003e22:	0799      	lsls	r1, r3, #30
 8003e24:	d506      	bpl.n	8003e34 <HAL_RCC_ClockConfig+0xe4>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e26:	68a0      	ldr	r0, [r4, #8]
 8003e28:	4952      	ldr	r1, [pc, #328]	@ (8003f74 <HAL_RCC_ClockConfig+0x224>)
 8003e2a:	688a      	ldr	r2, [r1, #8]
 8003e2c:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8003e30:	4282      	cmp	r2, r0
 8003e32:	d87c      	bhi.n	8003f2e <HAL_RCC_ClockConfig+0x1de>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e34:	494e      	ldr	r1, [pc, #312]	@ (8003f70 <HAL_RCC_ClockConfig+0x220>)
 8003e36:	680a      	ldr	r2, [r1, #0]
 8003e38:	f002 020f 	and.w	r2, r2, #15
 8003e3c:	42aa      	cmp	r2, r5
 8003e3e:	d909      	bls.n	8003e54 <HAL_RCC_ClockConfig+0x104>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e40:	680a      	ldr	r2, [r1, #0]
 8003e42:	f022 020f 	bic.w	r2, r2, #15
 8003e46:	432a      	orrs	r2, r5
 8003e48:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4a:	680a      	ldr	r2, [r1, #0]
 8003e4c:	f002 020f 	and.w	r2, r2, #15
 8003e50:	42aa      	cmp	r2, r5
 8003e52:	d194      	bne.n	8003d7e <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e54:	075a      	lsls	r2, r3, #29
 8003e56:	d506      	bpl.n	8003e66 <HAL_RCC_ClockConfig+0x116>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e58:	4946      	ldr	r1, [pc, #280]	@ (8003f74 <HAL_RCC_ClockConfig+0x224>)
 8003e5a:	68e0      	ldr	r0, [r4, #12]
 8003e5c:	688a      	ldr	r2, [r1, #8]
 8003e5e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e62:	4302      	orrs	r2, r0
 8003e64:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e66:	071b      	lsls	r3, r3, #28
 8003e68:	d507      	bpl.n	8003e7a <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e6a:	4a42      	ldr	r2, [pc, #264]	@ (8003f74 <HAL_RCC_ClockConfig+0x224>)
 8003e6c:	6921      	ldr	r1, [r4, #16]
 8003e6e:	6893      	ldr	r3, [r2, #8]
 8003e70:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8003e74:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003e78:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e7a:	f7ff fc03 	bl	8003684 <HAL_RCC_GetSysClockFreq>
 8003e7e:	4a3d      	ldr	r2, [pc, #244]	@ (8003f74 <HAL_RCC_ClockConfig+0x224>)
 8003e80:	4c3e      	ldr	r4, [pc, #248]	@ (8003f7c <HAL_RCC_ClockConfig+0x22c>)
 8003e82:	6892      	ldr	r2, [r2, #8]
 8003e84:	493e      	ldr	r1, [pc, #248]	@ (8003f80 <HAL_RCC_ClockConfig+0x230>)
 8003e86:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	5ca2      	ldrb	r2, [r4, r2]
  status = HAL_InitTick(uwTickPrio);
 8003e8e:	483d      	ldr	r0, [pc, #244]	@ (8003f84 <HAL_RCC_ClockConfig+0x234>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e90:	f002 021f 	and.w	r2, r2, #31
 8003e94:	40d3      	lsrs	r3, r2
 8003e96:	600b      	str	r3, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 8003e98:	6800      	ldr	r0, [r0, #0]
}
 8003e9a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  status = HAL_InitTick(uwTickPrio);
 8003e9e:	f7fd bb69 	b.w	8001574 <HAL_InitTick>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ea2:	2a00      	cmp	r2, #0
 8003ea4:	d0c6      	beq.n	8003e34 <HAL_RCC_ClockConfig+0xe4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ea6:	6867      	ldr	r7, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ea8:	4b32      	ldr	r3, [pc, #200]	@ (8003f74 <HAL_RCC_ClockConfig+0x224>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eaa:	2f03      	cmp	r7, #3
 8003eac:	d182      	bne.n	8003db4 <HAL_RCC_ClockConfig+0x64>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	0191      	lsls	r1, r2, #6
 8003eb2:	f57f af64 	bpl.w	8003d7e <HAL_RCC_ClockConfig+0x2e>
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003eb6:	68da      	ldr	r2, [r3, #12]
 8003eb8:	f002 0203 	and.w	r2, r2, #3

  switch (pllsource)
 8003ebc:	2a02      	cmp	r2, #2
 8003ebe:	d04f      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x210>
 8003ec0:	2a03      	cmp	r2, #3
 8003ec2:	d053      	beq.n	8003f6c <HAL_RCC_ClockConfig+0x21c>
 8003ec4:	2a01      	cmp	r2, #1
 8003ec6:	d14d      	bne.n	8003f64 <HAL_RCC_ClockConfig+0x214>
    pllvco = HSE_VALUE;
    break;

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	0712      	lsls	r2, r2, #28
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ecc:	bf54      	ite	pl
 8003ece:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ed2:	681b      	ldrmi	r3, [r3, #0]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003ed4:	4a2c      	ldr	r2, [pc, #176]	@ (8003f88 <HAL_RCC_ClockConfig+0x238>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ed6:	bf54      	ite	pl
 8003ed8:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003edc:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
    pllvco = MSIRangeTable[msirange];
 8003ee0:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
  default:
    /* unexpected */
    pllvco = 0;
    break;
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ee4:	4923      	ldr	r1, [pc, #140]	@ (8003f74 <HAL_RCC_ClockConfig+0x224>)
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003ee6:	4824      	ldr	r0, [pc, #144]	@ (8003f78 <HAL_RCC_ClockConfig+0x228>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ee8:	68ca      	ldr	r2, [r1, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003eea:	68cb      	ldr	r3, [r1, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003eec:	f3c2 1203 	ubfx	r2, r2, #4, #4
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ef0:	f3c3 2306 	ubfx	r3, r3, #8, #7
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ef4:	3201      	adds	r2, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ef6:	fb06 f303 	mul.w	r3, r6, r3
 8003efa:	fbb3 f3f2 	udiv	r3, r3, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003efe:	68ca      	ldr	r2, [r1, #12]
 8003f00:	f3c2 6241 	ubfx	r2, r2, #25, #2
 8003f04:	3201      	adds	r2, #1
 8003f06:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco / pllr;
 8003f08:	fbb3 f3f2 	udiv	r3, r3, r2
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003f0c:	4283      	cmp	r3, r0
 8003f0e:	f67f af65 	bls.w	8003ddc <HAL_RCC_ClockConfig+0x8c>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003f12:	688b      	ldr	r3, [r1, #8]
 8003f14:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 8003f18:	f47f af60 	bne.w	8003ddc <HAL_RCC_ClockConfig+0x8c>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f1c:	688b      	ldr	r3, [r1, #8]
 8003f1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f26:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f28:	f04f 0980 	mov.w	r9, #128	@ 0x80
 8003f2c:	e758      	b.n	8003de0 <HAL_RCC_ClockConfig+0x90>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f2e:	688a      	ldr	r2, [r1, #8]
 8003f30:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8003f34:	4302      	orrs	r2, r0
 8003f36:	608a      	str	r2, [r1, #8]
 8003f38:	e77c      	b.n	8003e34 <HAL_RCC_ClockConfig+0xe4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f3a:	039b      	lsls	r3, r3, #14
 8003f3c:	f53f af43 	bmi.w	8003dc6 <HAL_RCC_ClockConfig+0x76>
 8003f40:	e71d      	b.n	8003d7e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003f42:	2001      	movs	r0, #1
}
 8003f44:	4770      	bx	lr
        return HAL_TIMEOUT;
 8003f46:	2003      	movs	r0, #3
 8003f48:	e71a      	b.n	8003d80 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f4a:	0558      	lsls	r0, r3, #21
 8003f4c:	f57f af17 	bpl.w	8003d7e <HAL_RCC_ClockConfig+0x2e>
 8003f50:	e739      	b.n	8003dc6 <HAL_RCC_ClockConfig+0x76>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f52:	689a      	ldr	r2, [r3, #8]
 8003f54:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8003f58:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003f5c:	609a      	str	r2, [r3, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f5e:	e7e3      	b.n	8003f28 <HAL_RCC_ClockConfig+0x1d8>
    pllvco = HSI_VALUE;
 8003f60:	4e0a      	ldr	r6, [pc, #40]	@ (8003f8c <HAL_RCC_ClockConfig+0x23c>)
 8003f62:	e7bf      	b.n	8003ee4 <HAL_RCC_ClockConfig+0x194>
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f64:	68da      	ldr	r2, [r3, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003f66:	68da      	ldr	r2, [r3, #12]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f68:	68db      	ldr	r3, [r3, #12]

  return sysclockfreq;
 8003f6a:	e737      	b.n	8003ddc <HAL_RCC_ClockConfig+0x8c>
  switch (pllsource)
 8003f6c:	4e08      	ldr	r6, [pc, #32]	@ (8003f90 <HAL_RCC_ClockConfig+0x240>)
 8003f6e:	e7b9      	b.n	8003ee4 <HAL_RCC_ClockConfig+0x194>
 8003f70:	40022000 	.word	0x40022000
 8003f74:	40021000 	.word	0x40021000
 8003f78:	04c4b400 	.word	0x04c4b400
 8003f7c:	0800c02c 	.word	0x0800c02c
 8003f80:	20000000 	.word	0x20000000
 8003f84:	20000008 	.word	0x20000008
 8003f88:	0800bff4 	.word	0x0800bff4
 8003f8c:	00f42400 	.word	0x00f42400
 8003f90:	007a1200 	.word	0x007a1200

08003f94 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f94:	4b05      	ldr	r3, [pc, #20]	@ (8003fac <HAL_RCC_GetPCLK1Freq+0x18>)
 8003f96:	4a06      	ldr	r2, [pc, #24]	@ (8003fb0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003f98:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003f9a:	4906      	ldr	r1, [pc, #24]	@ (8003fb4 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f9c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003fa0:	6808      	ldr	r0, [r1, #0]
 8003fa2:	5cd3      	ldrb	r3, [r2, r3]
 8003fa4:	f003 031f 	and.w	r3, r3, #31
}
 8003fa8:	40d8      	lsrs	r0, r3
 8003faa:	4770      	bx	lr
 8003fac:	40021000 	.word	0x40021000
 8003fb0:	0800c024 	.word	0x0800c024
 8003fb4:	20000000 	.word	0x20000000

08003fb8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003fb8:	4b05      	ldr	r3, [pc, #20]	@ (8003fd0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003fba:	4a06      	ldr	r2, [pc, #24]	@ (8003fd4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003fbe:	4906      	ldr	r1, [pc, #24]	@ (8003fd8 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003fc0:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003fc4:	6808      	ldr	r0, [r1, #0]
 8003fc6:	5cd3      	ldrb	r3, [r2, r3]
 8003fc8:	f003 031f 	and.w	r3, r3, #31
}
 8003fcc:	40d8      	lsrs	r0, r3
 8003fce:	4770      	bx	lr
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	0800c024 	.word	0x0800c024
 8003fd8:	20000000 	.word	0x20000000

08003fdc <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8004018 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003fde:	220f      	movs	r2, #15
{
 8003fe0:	b410      	push	{r4}
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003fe2:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003fe4:	689a      	ldr	r2, [r3, #8]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003fe6:	4c0d      	ldr	r4, [pc, #52]	@ (800401c <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003fe8:	f002 0203 	and.w	r2, r2, #3
 8003fec:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003fee:	689a      	ldr	r2, [r3, #8]
 8003ff0:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8003ff4:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003ff6:	689a      	ldr	r2, [r3, #8]
 8003ff8:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8003ffc:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	08db      	lsrs	r3, r3, #3
 8004002:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004006:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004008:	6823      	ldr	r3, [r4, #0]
}
 800400a:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800400e:	f003 030f 	and.w	r3, r3, #15
 8004012:	600b      	str	r3, [r1, #0]
}
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	40021000 	.word	0x40021000
 800401c:	40022000 	.word	0x40022000

08004020 <RCCEx_PLLSAI1_Config>:
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004020:	4a3e      	ldr	r2, [pc, #248]	@ (800411c <RCCEx_PLLSAI1_Config+0xfc>)
{
 8004022:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004024:	68d6      	ldr	r6, [r2, #12]
{
 8004026:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004028:	07b1      	lsls	r1, r6, #30
{
 800402a:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800402c:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800402e:	d006      	beq.n	800403e <RCCEx_PLLSAI1_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004030:	68d2      	ldr	r2, [r2, #12]
 8004032:	f002 0203 	and.w	r2, r2, #3
 8004036:	4282      	cmp	r2, r0
 8004038:	d011      	beq.n	800405e <RCCEx_PLLSAI1_Config+0x3e>
 800403a:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 800403c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 800403e:	2802      	cmp	r0, #2
 8004040:	d046      	beq.n	80040d0 <RCCEx_PLLSAI1_Config+0xb0>
 8004042:	2803      	cmp	r0, #3
 8004044:	d04a      	beq.n	80040dc <RCCEx_PLLSAI1_Config+0xbc>
 8004046:	2801      	cmp	r0, #1
 8004048:	d1f7      	bne.n	800403a <RCCEx_PLLSAI1_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800404a:	6812      	ldr	r2, [r2, #0]
 800404c:	0793      	lsls	r3, r2, #30
 800404e:	d5f5      	bpl.n	800403c <RCCEx_PLLSAI1_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004050:	4932      	ldr	r1, [pc, #200]	@ (800411c <RCCEx_PLLSAI1_Config+0xfc>)
 8004052:	68ca      	ldr	r2, [r1, #12]
 8004054:	f022 0203 	bic.w	r2, r2, #3
 8004058:	4302      	orrs	r2, r0
 800405a:	60ca      	str	r2, [r1, #12]
  if(status == HAL_OK)
 800405c:	e001      	b.n	8004062 <RCCEx_PLLSAI1_Config+0x42>
       ||
 800405e:	2a00      	cmp	r2, #0
 8004060:	d0eb      	beq.n	800403a <RCCEx_PLLSAI1_Config+0x1a>
    __HAL_RCC_PLLSAI1_DISABLE();
 8004062:	4e2e      	ldr	r6, [pc, #184]	@ (800411c <RCCEx_PLLSAI1_Config+0xfc>)
 8004064:	6833      	ldr	r3, [r6, #0]
 8004066:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800406a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800406c:	f7fd fbe8 	bl	8001840 <HAL_GetTick>
 8004070:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004072:	e004      	b.n	800407e <RCCEx_PLLSAI1_Config+0x5e>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004074:	f7fd fbe4 	bl	8001840 <HAL_GetTick>
 8004078:	1bc3      	subs	r3, r0, r7
 800407a:	2b02      	cmp	r3, #2
 800407c:	d82c      	bhi.n	80040d8 <RCCEx_PLLSAI1_Config+0xb8>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800407e:	6833      	ldr	r3, [r6, #0]
 8004080:	011a      	lsls	r2, r3, #4
 8004082:	d4f7      	bmi.n	8004074 <RCCEx_PLLSAI1_Config+0x54>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004084:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8004088:	3a01      	subs	r2, #1
 800408a:	021b      	lsls	r3, r3, #8
 800408c:	0112      	lsls	r2, r2, #4
      if(Divider == DIVIDER_P_UPDATE)
 800408e:	bb65      	cbnz	r5, 80040ea <RCCEx_PLLSAI1_Config+0xca>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004090:	68e1      	ldr	r1, [r4, #12]
 8004092:	6930      	ldr	r0, [r6, #16]
 8004094:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
 8004098:	4921      	ldr	r1, [pc, #132]	@ (8004120 <RCCEx_PLLSAI1_Config+0x100>)
 800409a:	4001      	ands	r1, r0
 800409c:	430b      	orrs	r3, r1
 800409e:	4313      	orrs	r3, r2
 80040a0:	6133      	str	r3, [r6, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 80040a2:	4d1e      	ldr	r5, [pc, #120]	@ (800411c <RCCEx_PLLSAI1_Config+0xfc>)
 80040a4:	682b      	ldr	r3, [r5, #0]
 80040a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80040aa:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80040ac:	f7fd fbc8 	bl	8001840 <HAL_GetTick>
 80040b0:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040b2:	e004      	b.n	80040be <RCCEx_PLLSAI1_Config+0x9e>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040b4:	f7fd fbc4 	bl	8001840 <HAL_GetTick>
 80040b8:	1b83      	subs	r3, r0, r6
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d80c      	bhi.n	80040d8 <RCCEx_PLLSAI1_Config+0xb8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040be:	682b      	ldr	r3, [r5, #0]
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	d5f7      	bpl.n	80040b4 <RCCEx_PLLSAI1_Config+0x94>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80040c4:	692b      	ldr	r3, [r5, #16]
 80040c6:	69a2      	ldr	r2, [r4, #24]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	2000      	movs	r0, #0
 80040cc:	612b      	str	r3, [r5, #16]
}
 80040ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040d0:	6812      	ldr	r2, [r2, #0]
 80040d2:	0557      	lsls	r7, r2, #21
 80040d4:	d5b1      	bpl.n	800403a <RCCEx_PLLSAI1_Config+0x1a>
 80040d6:	e7bb      	b.n	8004050 <RCCEx_PLLSAI1_Config+0x30>
 80040d8:	2003      	movs	r0, #3
}
 80040da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80040dc:	6811      	ldr	r1, [r2, #0]
 80040de:	038e      	lsls	r6, r1, #14
 80040e0:	d4b6      	bmi.n	8004050 <RCCEx_PLLSAI1_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80040e2:	6812      	ldr	r2, [r2, #0]
 80040e4:	0351      	lsls	r1, r2, #13
 80040e6:	d5a8      	bpl.n	800403a <RCCEx_PLLSAI1_Config+0x1a>
 80040e8:	e7b2      	b.n	8004050 <RCCEx_PLLSAI1_Config+0x30>
      else if(Divider == DIVIDER_Q_UPDATE)
 80040ea:	2d01      	cmp	r5, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040ec:	6930      	ldr	r0, [r6, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 80040ee:	d00a      	beq.n	8004106 <RCCEx_PLLSAI1_Config+0xe6>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040f0:	490c      	ldr	r1, [pc, #48]	@ (8004124 <RCCEx_PLLSAI1_Config+0x104>)
 80040f2:	4001      	ands	r1, r0
 80040f4:	430b      	orrs	r3, r1
 80040f6:	4313      	orrs	r3, r2
 80040f8:	6962      	ldr	r2, [r4, #20]
 80040fa:	0852      	lsrs	r2, r2, #1
 80040fc:	3a01      	subs	r2, #1
 80040fe:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8004102:	6133      	str	r3, [r6, #16]
 8004104:	e7cd      	b.n	80040a2 <RCCEx_PLLSAI1_Config+0x82>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004106:	4908      	ldr	r1, [pc, #32]	@ (8004128 <RCCEx_PLLSAI1_Config+0x108>)
 8004108:	4001      	ands	r1, r0
 800410a:	430b      	orrs	r3, r1
 800410c:	4313      	orrs	r3, r2
 800410e:	6922      	ldr	r2, [r4, #16]
 8004110:	0852      	lsrs	r2, r2, #1
 8004112:	3a01      	subs	r2, #1
 8004114:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8004118:	6133      	str	r3, [r6, #16]
 800411a:	e7c2      	b.n	80040a2 <RCCEx_PLLSAI1_Config+0x82>
 800411c:	40021000 	.word	0x40021000
 8004120:	07ff800f 	.word	0x07ff800f
 8004124:	f9ff800f 	.word	0xf9ff800f
 8004128:	ff9f800f 	.word	0xff9f800f

0800412c <RCCEx_PLLSAI2_Config.constprop.0>:
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800412c:	4a31      	ldr	r2, [pc, #196]	@ (80041f4 <RCCEx_PLLSAI2_Config.constprop.0+0xc8>)
 800412e:	68d1      	ldr	r1, [r2, #12]
 8004130:	0789      	lsls	r1, r1, #30
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
 8004132:	b570      	push	{r4, r5, r6, lr}
 8004134:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004136:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004138:	d006      	beq.n	8004148 <RCCEx_PLLSAI2_Config.constprop.0+0x1c>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800413a:	68d2      	ldr	r2, [r2, #12]
 800413c:	f002 0203 	and.w	r2, r2, #3
 8004140:	4282      	cmp	r2, r0
 8004142:	d011      	beq.n	8004168 <RCCEx_PLLSAI2_Config.constprop.0+0x3c>
 8004144:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8004146:	bd70      	pop	{r4, r5, r6, pc}
    switch(PllSai2->PLLSAI2Source)
 8004148:	2802      	cmp	r0, #2
 800414a:	d045      	beq.n	80041d8 <RCCEx_PLLSAI2_Config.constprop.0+0xac>
 800414c:	2803      	cmp	r0, #3
 800414e:	d049      	beq.n	80041e4 <RCCEx_PLLSAI2_Config.constprop.0+0xb8>
 8004150:	2801      	cmp	r0, #1
 8004152:	d1f7      	bne.n	8004144 <RCCEx_PLLSAI2_Config.constprop.0+0x18>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004154:	6812      	ldr	r2, [r2, #0]
 8004156:	0793      	lsls	r3, r2, #30
 8004158:	d5f5      	bpl.n	8004146 <RCCEx_PLLSAI2_Config.constprop.0+0x1a>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800415a:	4926      	ldr	r1, [pc, #152]	@ (80041f4 <RCCEx_PLLSAI2_Config.constprop.0+0xc8>)
 800415c:	68ca      	ldr	r2, [r1, #12]
 800415e:	f022 0203 	bic.w	r2, r2, #3
 8004162:	4302      	orrs	r2, r0
 8004164:	60ca      	str	r2, [r1, #12]
  if(status == HAL_OK)
 8004166:	e001      	b.n	800416c <RCCEx_PLLSAI2_Config.constprop.0+0x40>
       ||
 8004168:	2a00      	cmp	r2, #0
 800416a:	d0eb      	beq.n	8004144 <RCCEx_PLLSAI2_Config.constprop.0+0x18>
    __HAL_RCC_PLLSAI2_DISABLE();
 800416c:	4d21      	ldr	r5, [pc, #132]	@ (80041f4 <RCCEx_PLLSAI2_Config.constprop.0+0xc8>)
 800416e:	682b      	ldr	r3, [r5, #0]
 8004170:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004174:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8004176:	f7fd fb63 	bl	8001840 <HAL_GetTick>
 800417a:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800417c:	e004      	b.n	8004188 <RCCEx_PLLSAI2_Config.constprop.0+0x5c>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800417e:	f7fd fb5f 	bl	8001840 <HAL_GetTick>
 8004182:	1b83      	subs	r3, r0, r6
 8004184:	2b02      	cmp	r3, #2
 8004186:	d82b      	bhi.n	80041e0 <RCCEx_PLLSAI2_Config.constprop.0+0xb4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004188:	682b      	ldr	r3, [r5, #0]
 800418a:	009a      	lsls	r2, r3, #2
 800418c:	d4f7      	bmi.n	800417e <RCCEx_PLLSAI2_Config.constprop.0+0x52>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800418e:	68e3      	ldr	r3, [r4, #12]
 8004190:	68a1      	ldr	r1, [r4, #8]
 8004192:	696a      	ldr	r2, [r5, #20]
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004194:	4e17      	ldr	r6, [pc, #92]	@ (80041f4 <RCCEx_PLLSAI2_Config.constprop.0+0xc8>)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004196:	06db      	lsls	r3, r3, #27
 8004198:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800419c:	4916      	ldr	r1, [pc, #88]	@ (80041f8 <RCCEx_PLLSAI2_Config.constprop.0+0xcc>)
 800419e:	4011      	ands	r1, r2
 80041a0:	6862      	ldr	r2, [r4, #4]
 80041a2:	430b      	orrs	r3, r1
 80041a4:	3a01      	subs	r2, #1
 80041a6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80041aa:	616b      	str	r3, [r5, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 80041ac:	682b      	ldr	r3, [r5, #0]
 80041ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041b2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80041b4:	f7fd fb44 	bl	8001840 <HAL_GetTick>
 80041b8:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80041ba:	e004      	b.n	80041c6 <RCCEx_PLLSAI2_Config.constprop.0+0x9a>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80041bc:	f7fd fb40 	bl	8001840 <HAL_GetTick>
 80041c0:	1b43      	subs	r3, r0, r5
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d80c      	bhi.n	80041e0 <RCCEx_PLLSAI2_Config.constprop.0+0xb4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80041c6:	6833      	ldr	r3, [r6, #0]
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	d5f7      	bpl.n	80041bc <RCCEx_PLLSAI2_Config.constprop.0+0x90>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80041cc:	6973      	ldr	r3, [r6, #20]
 80041ce:	69a2      	ldr	r2, [r4, #24]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	2000      	movs	r0, #0
 80041d4:	6173      	str	r3, [r6, #20]
}
 80041d6:	bd70      	pop	{r4, r5, r6, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80041d8:	6812      	ldr	r2, [r2, #0]
 80041da:	0556      	lsls	r6, r2, #21
 80041dc:	d5b2      	bpl.n	8004144 <RCCEx_PLLSAI2_Config.constprop.0+0x18>
 80041de:	e7bc      	b.n	800415a <RCCEx_PLLSAI2_Config.constprop.0+0x2e>
    switch(PllSai2->PLLSAI2Source)
 80041e0:	2003      	movs	r0, #3
}
 80041e2:	bd70      	pop	{r4, r5, r6, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80041e4:	6811      	ldr	r1, [r2, #0]
 80041e6:	038d      	lsls	r5, r1, #14
 80041e8:	d4b7      	bmi.n	800415a <RCCEx_PLLSAI2_Config.constprop.0+0x2e>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80041ea:	6812      	ldr	r2, [r2, #0]
 80041ec:	0351      	lsls	r1, r2, #13
 80041ee:	d5a9      	bpl.n	8004144 <RCCEx_PLLSAI2_Config.constprop.0+0x18>
 80041f0:	e7b3      	b.n	800415a <RCCEx_PLLSAI2_Config.constprop.0+0x2e>
 80041f2:	bf00      	nop
 80041f4:	40021000 	.word	0x40021000
 80041f8:	07ff800f 	.word	0x07ff800f

080041fc <HAL_RCCEx_PeriphCLKConfig>:
{
 80041fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004200:	6803      	ldr	r3, [r0, #0]
 8004202:	f413 6600 	ands.w	r6, r3, #2048	@ 0x800
{
 8004206:	b083      	sub	sp, #12
 8004208:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800420a:	d01b      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x48>
    switch(PeriphClkInit->Sai1ClockSelection)
 800420c:	6ec1      	ldr	r1, [r0, #108]	@ 0x6c
 800420e:	2940      	cmp	r1, #64	@ 0x40
 8004210:	f000 81ec 	beq.w	80045ec <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8004214:	f200 8214 	bhi.w	8004640 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8004218:	2900      	cmp	r1, #0
 800421a:	f000 81f3 	beq.w	8004604 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800421e:	2920      	cmp	r1, #32
 8004220:	f040 8214 	bne.w	800464c <HAL_RCCEx_PeriphCLKConfig+0x450>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004224:	3020      	adds	r0, #32
 8004226:	f7ff ff81 	bl	800412c <RCCEx_PLLSAI2_Config.constprop.0>
 800422a:	4606      	mov	r6, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800422c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800422e:	b94e      	cbnz	r6, 8004244 <HAL_RCCEx_PeriphCLKConfig+0x48>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004230:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8004232:	48a6      	ldr	r0, [pc, #664]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004234:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
 8004238:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800423c:	430a      	orrs	r2, r1
 800423e:	f8c0 209c 	str.w	r2, [r0, #156]	@ 0x9c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004242:	2600      	movs	r6, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004244:	04d9      	lsls	r1, r3, #19
 8004246:	f140 812e 	bpl.w	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    switch(PeriphClkInit->Sai2ClockSelection)
 800424a:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 800424c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8004250:	f000 81c1 	beq.w	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
 8004254:	f200 811e 	bhi.w	8004494 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004258:	2900      	cmp	r1, #0
 800425a:	f000 81cd 	beq.w	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800425e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004262:	f040 811f 	bne.w	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004266:	f104 0020 	add.w	r0, r4, #32
 800426a:	f7ff ff5f 	bl	800412c <RCCEx_PLLSAI2_Config.constprop.0>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800426e:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004270:	4607      	mov	r7, r0
    if(ret == HAL_OK)
 8004272:	2f00      	cmp	r7, #0
 8004274:	f040 81b8 	bne.w	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004278:	4994      	ldr	r1, [pc, #592]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800427a:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 800427c:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8004280:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004284:	4302      	orrs	r2, r0
 8004286:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800428a:	039a      	lsls	r2, r3, #14
 800428c:	f100 810f 	bmi.w	80044ae <HAL_RCCEx_PeriphCLKConfig+0x2b2>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004290:	07d8      	lsls	r0, r3, #31
 8004292:	d508      	bpl.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004294:	498d      	ldr	r1, [pc, #564]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004296:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004298:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800429c:	f022 0203 	bic.w	r2, r2, #3
 80042a0:	4302      	orrs	r2, r0
 80042a2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042a6:	0799      	lsls	r1, r3, #30
 80042a8:	d508      	bpl.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042aa:	4988      	ldr	r1, [pc, #544]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80042ac:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 80042ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80042b2:	f022 020c 	bic.w	r2, r2, #12
 80042b6:	4302      	orrs	r2, r0
 80042b8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042bc:	075a      	lsls	r2, r3, #29
 80042be:	d508      	bpl.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042c0:	4982      	ldr	r1, [pc, #520]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80042c2:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80042c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80042c8:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 80042cc:	4302      	orrs	r2, r0
 80042ce:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042d2:	071f      	lsls	r7, r3, #28
 80042d4:	d508      	bpl.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80042d6:	497d      	ldr	r1, [pc, #500]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80042d8:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80042da:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80042de:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80042e2:	4302      	orrs	r2, r0
 80042e4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80042e8:	06dd      	lsls	r5, r3, #27
 80042ea:	d508      	bpl.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x102>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80042ec:	4977      	ldr	r1, [pc, #476]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80042ee:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80042f0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80042f4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80042f8:	4302      	orrs	r2, r0
 80042fa:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042fe:	0698      	lsls	r0, r3, #26
 8004300:	d508      	bpl.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x118>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004302:	4972      	ldr	r1, [pc, #456]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004304:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8004306:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800430a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800430e:	4302      	orrs	r2, r0
 8004310:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004314:	0599      	lsls	r1, r3, #22
 8004316:	d508      	bpl.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x12e>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004318:	496c      	ldr	r1, [pc, #432]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800431a:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 800431c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004320:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8004324:	4302      	orrs	r2, r0
 8004326:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800432a:	055a      	lsls	r2, r3, #21
 800432c:	d508      	bpl.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x144>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800432e:	4967      	ldr	r1, [pc, #412]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004330:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8004332:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004336:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800433a:	4302      	orrs	r2, r0
 800433c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004340:	065f      	lsls	r7, r3, #25
 8004342:	d508      	bpl.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004344:	4961      	ldr	r1, [pc, #388]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004346:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8004348:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800434c:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8004350:	4302      	orrs	r2, r0
 8004352:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004356:	061d      	lsls	r5, r3, #24
 8004358:	d508      	bpl.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x170>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800435a:	495c      	ldr	r1, [pc, #368]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800435c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800435e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004362:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004366:	4302      	orrs	r2, r0
 8004368:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800436c:	05d8      	lsls	r0, r3, #23
 800436e:	d508      	bpl.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x186>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004370:	4956      	ldr	r1, [pc, #344]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004372:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8004374:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004378:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800437c:	4302      	orrs	r2, r0
 800437e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004382:	02d9      	lsls	r1, r3, #11
 8004384:	d508      	bpl.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004386:	4951      	ldr	r1, [pc, #324]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004388:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 800438a:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 800438e:	f022 0203 	bic.w	r2, r2, #3
 8004392:	4302      	orrs	r2, r0
 8004394:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004398:	049a      	lsls	r2, r3, #18
 800439a:	d510      	bpl.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800439c:	494b      	ldr	r1, [pc, #300]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800439e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 80043a0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80043a4:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80043a8:	4302      	orrs	r2, r0
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80043aa:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043ae:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80043b2:	f000 80e4 	beq.w	800457e <HAL_RCCEx_PeriphCLKConfig+0x382>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80043b6:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 80043ba:	f000 8132 	beq.w	8004622 <HAL_RCCEx_PeriphCLKConfig+0x426>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80043be:	031f      	lsls	r7, r3, #12
 80043c0:	d51a      	bpl.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80043c2:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 80043c4:	4a41      	ldr	r2, [pc, #260]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80043c6:	f5b0 4f80 	cmp.w	r0, #16384	@ 0x4000
 80043ca:	f8d2 109c 	ldr.w	r1, [r2, #156]	@ 0x9c
 80043ce:	f000 80db 	beq.w	8004588 <HAL_RCCEx_PeriphCLKConfig+0x38c>
 80043d2:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 80043d6:	f8c2 109c 	str.w	r1, [r2, #156]	@ 0x9c
 80043da:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 80043de:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 80043e2:	4301      	orrs	r1, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80043e4:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80043e8:	f8c2 1088 	str.w	r1, [r2, #136]	@ 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80043ec:	f000 8123 	beq.w	8004636 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80043f0:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 80043f4:	f000 812c 	beq.w	8004650 <HAL_RCCEx_PeriphCLKConfig+0x454>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80043f8:	035d      	lsls	r5, r3, #13
 80043fa:	d510      	bpl.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x222>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043fc:	4933      	ldr	r1, [pc, #204]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80043fe:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8004400:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004404:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8004408:	4302      	orrs	r2, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800440a:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800440e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004412:	f000 80a7 	beq.w	8004564 <HAL_RCCEx_PeriphCLKConfig+0x368>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004416:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 800441a:	f000 80f8 	beq.w	800460e <HAL_RCCEx_PeriphCLKConfig+0x412>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800441e:	0458      	lsls	r0, r3, #17
 8004420:	d50d      	bpl.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x242>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004422:	482a      	ldr	r0, [pc, #168]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004424:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8004428:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 800442c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004430:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004432:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004436:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800443a:	f000 80c2 	beq.w	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800443e:	03d9      	lsls	r1, r3, #15
 8004440:	d509      	bpl.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004442:	4922      	ldr	r1, [pc, #136]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004444:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8004448:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 800444c:	f022 0204 	bic.w	r2, r2, #4
 8004450:	4302      	orrs	r2, r0
 8004452:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004456:	029a      	lsls	r2, r3, #10
 8004458:	d509      	bpl.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x272>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800445a:	491c      	ldr	r1, [pc, #112]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800445c:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8004460:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8004464:	f022 0218 	bic.w	r2, r2, #24
 8004468:	4302      	orrs	r2, r0
 800446a:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800446e:	01db      	lsls	r3, r3, #7
 8004470:	d50c      	bpl.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x290>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004472:	4a16      	ldr	r2, [pc, #88]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004474:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 8004478:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 800447c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004480:	430b      	orrs	r3, r1
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004482:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004486:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800448a:	d070      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x372>
}
 800448c:	4630      	mov	r0, r6
 800448e:	b003      	add	sp, #12
 8004490:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai2ClockSelection)
 8004494:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 8004498:	f000 80a2 	beq.w	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800449c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80044a0:	f000 809e 	beq.w	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80044a4:	2601      	movs	r6, #1
 80044a6:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044a8:	039a      	lsls	r2, r3, #14
 80044aa:	f57f aef1 	bpl.w	8004290 <HAL_RCCEx_PeriphCLKConfig+0x94>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80044ae:	4b07      	ldr	r3, [pc, #28]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80044b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80044b2:	00d5      	lsls	r5, r2, #3
 80044b4:	d53e      	bpl.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x338>
    FlagStatus       pwrclkchanged = RESET;
 80044b6:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044ba:	4d05      	ldr	r5, [pc, #20]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80044bc:	682b      	ldr	r3, [r5, #0]
 80044be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044c2:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80044c4:	f7fd f9bc 	bl	8001840 <HAL_GetTick>
 80044c8:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80044ca:	e009      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 80044cc:	40021000 	.word	0x40021000
 80044d0:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044d4:	f7fd f9b4 	bl	8001840 <HAL_GetTick>
 80044d8:	eba0 0309 	sub.w	r3, r0, r9
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d835      	bhi.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x350>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80044e0:	682b      	ldr	r3, [r5, #0]
 80044e2:	05d8      	lsls	r0, r3, #23
 80044e4:	d5f6      	bpl.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    if(ret == HAL_OK)
 80044e6:	2f00      	cmp	r7, #0
 80044e8:	f040 80bc 	bne.w	8004664 <HAL_RCCEx_PeriphCLKConfig+0x468>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80044ec:	4d5e      	ldr	r5, [pc, #376]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80044ee:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80044f2:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80044f6:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80044fa:	d059      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d057      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004500:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8004504:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8004508:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800450c:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004510:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8004514:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004518:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800451c:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004520:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8004522:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004526:	d543      	bpl.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
        tickstart = HAL_GetTick();
 8004528:	f7fd f98a 	bl	8001840 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800452c:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8004530:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004532:	e037      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004534:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004536:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800453a:	659a      	str	r2, [r3, #88]	@ 0x58
 800453c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800453e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004542:	9301      	str	r3, [sp, #4]
 8004544:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004546:	f04f 0801 	mov.w	r8, #1
 800454a:	e7b6      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x2be>
        ret = HAL_TIMEOUT;
 800454c:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800454e:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 8004550:	f1b8 0f00 	cmp.w	r8, #0
 8004554:	f43f ae9c 	beq.w	8004290 <HAL_RCCEx_PeriphCLKConfig+0x94>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004558:	4943      	ldr	r1, [pc, #268]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800455a:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 800455c:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8004560:	658a      	str	r2, [r1, #88]	@ 0x58
 8004562:	e695      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x94>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004564:	68ca      	ldr	r2, [r1, #12]
 8004566:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800456a:	60ca      	str	r2, [r1, #12]
 800456c:	e757      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800456e:	68d3      	ldr	r3, [r2, #12]
}
 8004570:	4630      	mov	r0, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004576:	60d3      	str	r3, [r2, #12]
}
 8004578:	b003      	add	sp, #12
 800457a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800457e:	68ca      	ldr	r2, [r1, #12]
 8004580:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004584:	60ca      	str	r2, [r1, #12]
 8004586:	e71a      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004588:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 800458c:	f8c2 109c 	str.w	r1, [r2, #156]	@ 0x9c
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004590:	68d1      	ldr	r1, [r2, #12]
 8004592:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8004596:	60d1      	str	r1, [r2, #12]
 8004598:	e72e      	b.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800459a:	f7fd f951 	bl	8001840 <HAL_GetTick>
 800459e:	1bc0      	subs	r0, r0, r7
 80045a0:	4548      	cmp	r0, r9
 80045a2:	d8d3      	bhi.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x350>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045a4:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80045a8:	079b      	lsls	r3, r3, #30
 80045aa:	d5f6      	bpl.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x39e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045ac:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80045b0:	492d      	ldr	r1, [pc, #180]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80045b2:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 80045b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045ba:	4313      	orrs	r3, r2
 80045bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80045c0:	e7c5      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x352>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80045c2:	2102      	movs	r1, #2
 80045c4:	1d20      	adds	r0, r4, #4
 80045c6:	f7ff fd2b 	bl	8004020 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045ca:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 80045cc:	2800      	cmp	r0, #0
 80045ce:	f43f af36 	beq.w	800443e <HAL_RCCEx_PeriphCLKConfig+0x242>
        status = ret;
 80045d2:	4606      	mov	r6, r0
 80045d4:	e733      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x242>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045d6:	4924      	ldr	r1, [pc, #144]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80045d8:	68ca      	ldr	r2, [r1, #12]
 80045da:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80045de:	60ca      	str	r2, [r1, #12]
    switch(PeriphClkInit->Sai1ClockSelection)
 80045e0:	4637      	mov	r7, r6
    if(ret == HAL_OK)
 80045e2:	2f00      	cmp	r7, #0
 80045e4:	f43f ae48 	beq.w	8004278 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      status = ret;
 80045e8:	463e      	mov	r6, r7
 80045ea:	e75d      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045ec:	481e      	ldr	r0, [pc, #120]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80045ee:	68c2      	ldr	r2, [r0, #12]
 80045f0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80045f4:	60c2      	str	r2, [r0, #12]
    if(ret == HAL_OK)
 80045f6:	e61c      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x36>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80045f8:	1d20      	adds	r0, r4, #4
 80045fa:	f7ff fd11 	bl	8004020 <RCCEx_PLLSAI1_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045fe:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004600:	4607      	mov	r7, r0
      break;
 8004602:	e636      	b.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x76>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004604:	3004      	adds	r0, #4
 8004606:	f7ff fd0b 	bl	8004020 <RCCEx_PLLSAI1_Config>
 800460a:	4606      	mov	r6, r0
      break;
 800460c:	e60e      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x30>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800460e:	2101      	movs	r1, #1
 8004610:	1d20      	adds	r0, r4, #4
 8004612:	f7ff fd05 	bl	8004020 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004616:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8004618:	2800      	cmp	r0, #0
 800461a:	f43f af00 	beq.w	800441e <HAL_RCCEx_PeriphCLKConfig+0x222>
        status = ret;
 800461e:	4606      	mov	r6, r0
 8004620:	e6fd      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x222>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004622:	2101      	movs	r1, #1
 8004624:	1d20      	adds	r0, r4, #4
 8004626:	f7ff fcfb 	bl	8004020 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800462a:	6823      	ldr	r3, [r4, #0]
        if(ret != HAL_OK)
 800462c:	2800      	cmp	r0, #0
 800462e:	f43f aec6 	beq.w	80043be <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          status = ret;
 8004632:	4606      	mov	r6, r0
 8004634:	e6c3      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x1c2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004636:	68d1      	ldr	r1, [r2, #12]
 8004638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800463c:	60d1      	str	r1, [r2, #12]
 800463e:	e6db      	b.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    switch(PeriphClkInit->Sai1ClockSelection)
 8004640:	2960      	cmp	r1, #96	@ 0x60
 8004642:	f43f adf6 	beq.w	8004232 <HAL_RCCEx_PeriphCLKConfig+0x36>
 8004646:	2980      	cmp	r1, #128	@ 0x80
 8004648:	f43f adf3 	beq.w	8004232 <HAL_RCCEx_PeriphCLKConfig+0x36>
 800464c:	2601      	movs	r6, #1
 800464e:	e5f9      	b.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004650:	2101      	movs	r1, #1
 8004652:	1d20      	adds	r0, r4, #4
 8004654:	f7ff fce4 	bl	8004020 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004658:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 800465a:	2800      	cmp	r0, #0
 800465c:	f43f aecc 	beq.w	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        status = ret;
 8004660:	4606      	mov	r6, r0
 8004662:	e6c9      	b.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      status = ret;
 8004664:	463e      	mov	r6, r7
 8004666:	e772      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x352>
 8004668:	40021000 	.word	0x40021000

0800466c <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop

08004670 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004670:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004674:	2b01      	cmp	r3, #1
 8004676:	d126      	bne.n	80046c6 <HAL_TIM_Base_Start_IT+0x56>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004678:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800467a:	4919      	ldr	r1, [pc, #100]	@ (80046e0 <HAL_TIM_Base_Start_IT+0x70>)
  htim->State = HAL_TIM_STATE_BUSY;
 800467c:	2202      	movs	r2, #2
 800467e:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004682:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004684:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004686:	f042 0201 	orr.w	r2, r2, #1
 800468a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800468c:	d01d      	beq.n	80046ca <HAL_TIM_Base_Start_IT+0x5a>
 800468e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004692:	d01a      	beq.n	80046ca <HAL_TIM_Base_Start_IT+0x5a>
 8004694:	4a13      	ldr	r2, [pc, #76]	@ (80046e4 <HAL_TIM_Base_Start_IT+0x74>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d017      	beq.n	80046ca <HAL_TIM_Base_Start_IT+0x5a>
 800469a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800469e:	4293      	cmp	r3, r2
 80046a0:	d013      	beq.n	80046ca <HAL_TIM_Base_Start_IT+0x5a>
 80046a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d00f      	beq.n	80046ca <HAL_TIM_Base_Start_IT+0x5a>
 80046aa:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d00b      	beq.n	80046ca <HAL_TIM_Base_Start_IT+0x5a>
 80046b2:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d007      	beq.n	80046ca <HAL_TIM_Base_Start_IT+0x5a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
    {
      __HAL_TIM_ENABLE(htim);
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	f042 0201 	orr.w	r2, r2, #1
 80046c0:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80046c2:	2000      	movs	r0, #0
 80046c4:	4770      	bx	lr
    return HAL_ERROR;
 80046c6:	2001      	movs	r0, #1
}
 80046c8:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046ca:	6899      	ldr	r1, [r3, #8]
 80046cc:	4a06      	ldr	r2, [pc, #24]	@ (80046e8 <HAL_TIM_Base_Start_IT+0x78>)
 80046ce:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046d0:	2a06      	cmp	r2, #6
 80046d2:	d0f6      	beq.n	80046c2 <HAL_TIM_Base_Start_IT+0x52>
 80046d4:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80046d8:	d1ef      	bne.n	80046ba <HAL_TIM_Base_Start_IT+0x4a>
  return HAL_OK;
 80046da:	2000      	movs	r0, #0
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	40012c00 	.word	0x40012c00
 80046e4:	40000400 	.word	0x40000400
 80046e8:	00010007 	.word	0x00010007

080046ec <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop

080046f0 <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop

080046f4 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop

080046f8 <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop

080046fc <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 80046fc:	6803      	ldr	r3, [r0, #0]
{
 80046fe:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8004700:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004702:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004704:	07aa      	lsls	r2, r5, #30
{
 8004706:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004708:	d501      	bpl.n	800470e <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800470a:	07b1      	lsls	r1, r6, #30
 800470c:	d452      	bmi.n	80047b4 <HAL_TIM_IRQHandler+0xb8>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800470e:	076b      	lsls	r3, r5, #29
 8004710:	d501      	bpl.n	8004716 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004712:	0770      	lsls	r0, r6, #29
 8004714:	d43b      	bmi.n	800478e <HAL_TIM_IRQHandler+0x92>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004716:	0729      	lsls	r1, r5, #28
 8004718:	d501      	bpl.n	800471e <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800471a:	0732      	lsls	r2, r6, #28
 800471c:	d425      	bmi.n	800476a <HAL_TIM_IRQHandler+0x6e>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800471e:	06e8      	lsls	r0, r5, #27
 8004720:	d501      	bpl.n	8004726 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004722:	06f1      	lsls	r1, r6, #27
 8004724:	d411      	bmi.n	800474a <HAL_TIM_IRQHandler+0x4e>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004726:	07ea      	lsls	r2, r5, #31
 8004728:	d501      	bpl.n	800472e <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800472a:	07f3      	lsls	r3, r6, #31
 800472c:	d464      	bmi.n	80047f8 <HAL_TIM_IRQHandler+0xfc>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800472e:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 8004732:	d04c      	beq.n	80047ce <HAL_TIM_IRQHandler+0xd2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004734:	0630      	lsls	r0, r6, #24
 8004736:	d467      	bmi.n	8004808 <HAL_TIM_IRQHandler+0x10c>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004738:	0668      	lsls	r0, r5, #25
 800473a:	d501      	bpl.n	8004740 <HAL_TIM_IRQHandler+0x44>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800473c:	0671      	lsls	r1, r6, #25
 800473e:	d46d      	bmi.n	800481c <HAL_TIM_IRQHandler+0x120>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004740:	06aa      	lsls	r2, r5, #26
 8004742:	d501      	bpl.n	8004748 <HAL_TIM_IRQHandler+0x4c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004744:	06b3      	lsls	r3, r6, #26
 8004746:	d44e      	bmi.n	80047e6 <HAL_TIM_IRQHandler+0xea>
}
 8004748:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	f06f 0210 	mvn.w	r2, #16
 8004750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004752:	2208      	movs	r2, #8
 8004754:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800475c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800475e:	d071      	beq.n	8004844 <HAL_TIM_IRQHandler+0x148>
        HAL_TIM_IC_CaptureCallback(htim);
 8004760:	f7ff ffc6 	bl	80046f0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004764:	2300      	movs	r3, #0
 8004766:	7723      	strb	r3, [r4, #28]
 8004768:	e7dd      	b.n	8004726 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800476a:	6823      	ldr	r3, [r4, #0]
 800476c:	f06f 0208 	mvn.w	r2, #8
 8004770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004772:	2204      	movs	r2, #4
 8004774:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004776:	69db      	ldr	r3, [r3, #28]
 8004778:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800477a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800477c:	d15f      	bne.n	800483e <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800477e:	f7ff ffb5 	bl	80046ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004782:	4620      	mov	r0, r4
 8004784:	f7ff ffb6 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004788:	2300      	movs	r3, #0
 800478a:	7723      	strb	r3, [r4, #28]
 800478c:	e7c7      	b.n	800471e <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800478e:	6823      	ldr	r3, [r4, #0]
 8004790:	f06f 0204 	mvn.w	r2, #4
 8004794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004796:	2202      	movs	r2, #2
 8004798:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80047a0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047a2:	d149      	bne.n	8004838 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047a4:	f7ff ffa2 	bl	80046ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047a8:	4620      	mov	r0, r4
 80047aa:	f7ff ffa3 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ae:	2300      	movs	r3, #0
 80047b0:	7723      	strb	r3, [r4, #28]
 80047b2:	e7b0      	b.n	8004716 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80047b4:	f06f 0202 	mvn.w	r2, #2
 80047b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047ba:	2201      	movs	r2, #1
 80047bc:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	079a      	lsls	r2, r3, #30
 80047c2:	d033      	beq.n	800482c <HAL_TIM_IRQHandler+0x130>
          HAL_TIM_IC_CaptureCallback(htim);
 80047c4:	f7ff ff94 	bl	80046f0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047c8:	2300      	movs	r3, #0
 80047ca:	7723      	strb	r3, [r4, #28]
 80047cc:	e79f      	b.n	800470e <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80047ce:	05ea      	lsls	r2, r5, #23
 80047d0:	d5b2      	bpl.n	8004738 <HAL_TIM_IRQHandler+0x3c>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047d2:	0633      	lsls	r3, r6, #24
 80047d4:	d5b0      	bpl.n	8004738 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80047d6:	6823      	ldr	r3, [r4, #0]
 80047d8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80047dc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80047de:	4620      	mov	r0, r4
 80047e0:	f000 f8de 	bl	80049a0 <HAL_TIMEx_Break2Callback>
 80047e4:	e7a8      	b.n	8004738 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047e6:	6823      	ldr	r3, [r4, #0]
 80047e8:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80047ec:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047ee:	611a      	str	r2, [r3, #16]
}
 80047f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 80047f4:	f000 b8d0 	b.w	8004998 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047f8:	6823      	ldr	r3, [r4, #0]
 80047fa:	f06f 0201 	mvn.w	r2, #1
 80047fe:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004800:	4620      	mov	r0, r4
 8004802:	f7fc fd7d 	bl	8001300 <HAL_TIM_PeriodElapsedCallback>
 8004806:	e792      	b.n	800472e <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004808:	6823      	ldr	r3, [r4, #0]
 800480a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800480e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004810:	4620      	mov	r0, r4
 8004812:	f000 f8c3 	bl	800499c <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004816:	05e9      	lsls	r1, r5, #23
 8004818:	d58e      	bpl.n	8004738 <HAL_TIM_IRQHandler+0x3c>
 800481a:	e7dc      	b.n	80047d6 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800481c:	6823      	ldr	r3, [r4, #0]
 800481e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004822:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004824:	4620      	mov	r0, r4
 8004826:	f7ff ff67 	bl	80046f8 <HAL_TIM_TriggerCallback>
 800482a:	e789      	b.n	8004740 <HAL_TIM_IRQHandler+0x44>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800482c:	f7ff ff5e 	bl	80046ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004830:	4620      	mov	r0, r4
 8004832:	f7ff ff5f 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8004836:	e7c7      	b.n	80047c8 <HAL_TIM_IRQHandler+0xcc>
        HAL_TIM_IC_CaptureCallback(htim);
 8004838:	f7ff ff5a 	bl	80046f0 <HAL_TIM_IC_CaptureCallback>
 800483c:	e7b7      	b.n	80047ae <HAL_TIM_IRQHandler+0xb2>
        HAL_TIM_IC_CaptureCallback(htim);
 800483e:	f7ff ff57 	bl	80046f0 <HAL_TIM_IC_CaptureCallback>
 8004842:	e7a1      	b.n	8004788 <HAL_TIM_IRQHandler+0x8c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004844:	f7ff ff52 	bl	80046ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004848:	4620      	mov	r0, r4
 800484a:	f7ff ff53 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
 800484e:	e789      	b.n	8004764 <HAL_TIM_IRQHandler+0x68>

08004850 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004850:	4a36      	ldr	r2, [pc, #216]	@ (800492c <TIM_Base_SetConfig+0xdc>)
  tmpcr1 = TIMx->CR1;
 8004852:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004854:	4290      	cmp	r0, r2
{
 8004856:	b410      	push	{r4}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004858:	d044      	beq.n	80048e4 <TIM_Base_SetConfig+0x94>
 800485a:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800485e:	d024      	beq.n	80048aa <TIM_Base_SetConfig+0x5a>
 8004860:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004864:	4290      	cmp	r0, r2
 8004866:	d020      	beq.n	80048aa <TIM_Base_SetConfig+0x5a>
 8004868:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800486c:	4290      	cmp	r0, r2
 800486e:	d01c      	beq.n	80048aa <TIM_Base_SetConfig+0x5a>
 8004870:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004874:	4290      	cmp	r0, r2
 8004876:	d018      	beq.n	80048aa <TIM_Base_SetConfig+0x5a>
 8004878:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 800487c:	4290      	cmp	r0, r2
 800487e:	d04b      	beq.n	8004918 <TIM_Base_SetConfig+0xc8>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004880:	4a2b      	ldr	r2, [pc, #172]	@ (8004930 <TIM_Base_SetConfig+0xe0>)
 8004882:	4290      	cmp	r0, r2
 8004884:	d042      	beq.n	800490c <TIM_Base_SetConfig+0xbc>
 8004886:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800488a:	4290      	cmp	r0, r2
 800488c:	d03e      	beq.n	800490c <TIM_Base_SetConfig+0xbc>
 800488e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004892:	4290      	cmp	r0, r2
 8004894:	d03a      	beq.n	800490c <TIM_Base_SetConfig+0xbc>

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004896:	680a      	ldr	r2, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004898:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800489a:	6949      	ldr	r1, [r1, #20]
 800489c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048a0:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80048a2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048a4:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80048a6:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048a8:	e010      	b.n	80048cc <TIM_Base_SetConfig+0x7c>
    tmpcr1 |= Structure->CounterMode;
 80048aa:	684a      	ldr	r2, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ac:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80048b2:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80048b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048b8:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ba:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048c0:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048c2:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 80048c4:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 80048c6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048c8:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80048ca:	6282      	str	r2, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048cc:	2301      	movs	r3, #1
 80048ce:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048d0:	6903      	ldr	r3, [r0, #16]
 80048d2:	07db      	lsls	r3, r3, #31
 80048d4:	d503      	bpl.n	80048de <TIM_Base_SetConfig+0x8e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048d6:	6903      	ldr	r3, [r0, #16]
 80048d8:	f023 0301 	bic.w	r3, r3, #1
 80048dc:	6103      	str	r3, [r0, #16]
  }
}
 80048de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048e2:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80048e4:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048e6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80048ec:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 80048ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048f2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048f4:	694a      	ldr	r2, [r1, #20]
 80048f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048fa:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80048fc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048fe:	688b      	ldr	r3, [r1, #8]
 8004900:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004902:	680b      	ldr	r3, [r1, #0]
 8004904:	6283      	str	r3, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004906:	690b      	ldr	r3, [r1, #16]
 8004908:	6303      	str	r3, [r0, #48]	@ 0x30
 800490a:	e7df      	b.n	80048cc <TIM_Base_SetConfig+0x7c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800490c:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800490e:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004910:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004914:	4323      	orrs	r3, r4
 8004916:	e7ee      	b.n	80048f6 <TIM_Base_SetConfig+0xa6>
    tmpcr1 |= Structure->CounterMode;
 8004918:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800491a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800491c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004920:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8004922:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004926:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004928:	694a      	ldr	r2, [r1, #20]
 800492a:	e7e4      	b.n	80048f6 <TIM_Base_SetConfig+0xa6>
 800492c:	40012c00 	.word	0x40012c00
 8004930:	40014000 	.word	0x40014000

08004934 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8004934:	b370      	cbz	r0, 8004994 <HAL_TIM_Base_Init+0x60>
{
 8004936:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004938:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800493c:	4604      	mov	r4, r0
 800493e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004942:	b313      	cbz	r3, 800498a <HAL_TIM_Base_Init+0x56>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004944:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8004946:	2302      	movs	r3, #2
 8004948:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800494c:	f851 0b04 	ldr.w	r0, [r1], #4
 8004950:	f7ff ff7e 	bl	8004850 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004954:	2301      	movs	r3, #1
 8004956:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800495a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800495e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004962:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004966:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800496a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800496e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004972:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004976:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800497a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800497e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004982:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004986:	2000      	movs	r0, #0
}
 8004988:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800498a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800498e:	f7ff fe6d 	bl	800466c <HAL_TIM_Base_MspInit>
 8004992:	e7d7      	b.n	8004944 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8004994:	2001      	movs	r0, #1
}
 8004996:	4770      	bx	lr

08004998 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop

0800499c <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop

080049a0 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop

080049a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049a4:	b410      	push	{r4}
 80049a6:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a8:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80049ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b0:	e842 3100 	strex	r1, r3, [r2]
 80049b4:	2900      	cmp	r1, #0
 80049b6:	d1f7      	bne.n	80049a8 <UART_EndRxTransfer+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80049b8:	4c14      	ldr	r4, [pc, #80]	@ (8004a0c <UART_EndRxTransfer+0x68>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ba:	f102 0308 	add.w	r3, r2, #8
 80049be:	e853 3f00 	ldrex	r3, [r3]
 80049c2:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c4:	f102 0c08 	add.w	ip, r2, #8
 80049c8:	e84c 3100 	strex	r1, r3, [ip]
 80049cc:	2900      	cmp	r1, #0
 80049ce:	d1f4      	bne.n	80049ba <UART_EndRxTransfer+0x16>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049d0:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d008      	beq.n	80049e8 <UART_EndRxTransfer+0x44>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049d6:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 80049d8:	2220      	movs	r2, #32
 80049da:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
}
 80049de:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart->RxISR = NULL;
 80049e2:	6743      	str	r3, [r0, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049e4:	66c3      	str	r3, [r0, #108]	@ 0x6c
}
 80049e6:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e8:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049ec:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f0:	e842 3100 	strex	r1, r3, [r2]
 80049f4:	2900      	cmp	r1, #0
 80049f6:	d0ee      	beq.n	80049d6 <UART_EndRxTransfer+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f8:	e852 3f00 	ldrex	r3, [r2]
 80049fc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a00:	e842 3100 	strex	r1, r3, [r2]
 8004a04:	2900      	cmp	r1, #0
 8004a06:	d1ef      	bne.n	80049e8 <UART_EndRxTransfer+0x44>
 8004a08:	e7e5      	b.n	80049d6 <UART_EndRxTransfer+0x32>
 8004a0a:	bf00      	nop
 8004a0c:	effffffe 	.word	0xeffffffe

08004a10 <UART_SetConfig>:
{
 8004a10:	b570      	push	{r4, r5, r6, lr}
 8004a12:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a14:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a16:	6882      	ldr	r2, [r0, #8]
 8004a18:	6900      	ldr	r0, [r0, #16]
 8004a1a:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a1c:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a1e:	4302      	orrs	r2, r0
 8004a20:	430a      	orrs	r2, r1
 8004a22:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a24:	4997      	ldr	r1, [pc, #604]	@ (8004c84 <UART_SetConfig+0x274>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a26:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a28:	4029      	ands	r1, r5
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a2e:	685a      	ldr	r2, [r3, #4]
 8004a30:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a32:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a34:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8004a38:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a3a:	4993      	ldr	r1, [pc, #588]	@ (8004c88 <UART_SetConfig+0x278>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a3c:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a3e:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a40:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a42:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a44:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8004a48:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a4c:	f000 80c1 	beq.w	8004bd2 <UART_SetConfig+0x1c2>
    tmpreg |= huart->Init.OneBitSampling;
 8004a50:	6a26      	ldr	r6, [r4, #32]
 8004a52:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a54:	430a      	orrs	r2, r1
 8004a56:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a5a:	f022 020f 	bic.w	r2, r2, #15
 8004a5e:	432a      	orrs	r2, r5
 8004a60:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a62:	4a8a      	ldr	r2, [pc, #552]	@ (8004c8c <UART_SetConfig+0x27c>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d039      	beq.n	8004adc <UART_SetConfig+0xcc>
 8004a68:	4a89      	ldr	r2, [pc, #548]	@ (8004c90 <UART_SetConfig+0x280>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d011      	beq.n	8004a92 <UART_SetConfig+0x82>
 8004a6e:	4a89      	ldr	r2, [pc, #548]	@ (8004c94 <UART_SetConfig+0x284>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d059      	beq.n	8004b28 <UART_SetConfig+0x118>
 8004a74:	4a88      	ldr	r2, [pc, #544]	@ (8004c98 <UART_SetConfig+0x288>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d044      	beq.n	8004b04 <UART_SetConfig+0xf4>
 8004a7a:	4a88      	ldr	r2, [pc, #544]	@ (8004c9c <UART_SetConfig+0x28c>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	f000 809b 	beq.w	8004bb8 <UART_SetConfig+0x1a8>
        ret = HAL_ERROR;
 8004a82:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8004a84:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8004a86:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 8004a8a:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8004a8e:	66a2      	str	r2, [r4, #104]	@ 0x68
}
 8004a90:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a92:	4b83      	ldr	r3, [pc, #524]	@ (8004ca0 <UART_SetConfig+0x290>)
 8004a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a98:	f003 030c 	and.w	r3, r3, #12
 8004a9c:	2b0c      	cmp	r3, #12
 8004a9e:	d8f0      	bhi.n	8004a82 <UART_SetConfig+0x72>
 8004aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8004aa8 <UART_SetConfig+0x98>)
 8004aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa6:	bf00      	nop
 8004aa8:	08004bad 	.word	0x08004bad
 8004aac:	08004a83 	.word	0x08004a83
 8004ab0:	08004a83 	.word	0x08004a83
 8004ab4:	08004a83 	.word	0x08004a83
 8004ab8:	08004b1b 	.word	0x08004b1b
 8004abc:	08004a83 	.word	0x08004a83
 8004ac0:	08004a83 	.word	0x08004a83
 8004ac4:	08004a83 	.word	0x08004a83
 8004ac8:	08004b6f 	.word	0x08004b6f
 8004acc:	08004a83 	.word	0x08004a83
 8004ad0:	08004a83 	.word	0x08004a83
 8004ad4:	08004a83 	.word	0x08004a83
 8004ad8:	08004b3d 	.word	0x08004b3d
 8004adc:	4b70      	ldr	r3, [pc, #448]	@ (8004ca0 <UART_SetConfig+0x290>)
 8004ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae2:	f003 0303 	and.w	r3, r3, #3
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d041      	beq.n	8004b6e <UART_SetConfig+0x15e>
 8004aea:	2b03      	cmp	r3, #3
 8004aec:	d026      	beq.n	8004b3c <UART_SetConfig+0x12c>
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d013      	beq.n	8004b1a <UART_SetConfig+0x10a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004af2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004af6:	f000 80b3 	beq.w	8004c60 <UART_SetConfig+0x250>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004afa:	f7ff fa5d 	bl	8003fb8 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8004afe:	b3a0      	cbz	r0, 8004b6a <UART_SetConfig+0x15a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b00:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8004b02:	e020      	b.n	8004b46 <UART_SetConfig+0x136>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b04:	4b66      	ldr	r3, [pc, #408]	@ (8004ca0 <UART_SetConfig+0x290>)
 8004b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b0a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b0e:	2b80      	cmp	r3, #128	@ 0x80
 8004b10:	d02d      	beq.n	8004b6e <UART_SetConfig+0x15e>
 8004b12:	f200 809b 	bhi.w	8004c4c <UART_SetConfig+0x23c>
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d048      	beq.n	8004bac <UART_SetConfig+0x19c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b1a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004b1e:	f000 80a7 	beq.w	8004c70 <UART_SetConfig+0x260>
        pclk = HAL_RCC_GetSysClockFreq();
 8004b22:	f7fe fdaf 	bl	8003684 <HAL_RCC_GetSysClockFreq>
        break;
 8004b26:	e7ea      	b.n	8004afe <UART_SetConfig+0xee>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b28:	4b5d      	ldr	r3, [pc, #372]	@ (8004ca0 <UART_SetConfig+0x290>)
 8004b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b2e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b32:	2b20      	cmp	r3, #32
 8004b34:	d01b      	beq.n	8004b6e <UART_SetConfig+0x15e>
 8004b36:	d9ee      	bls.n	8004b16 <UART_SetConfig+0x106>
 8004b38:	2b30      	cmp	r3, #48	@ 0x30
 8004b3a:	d1a2      	bne.n	8004a82 <UART_SetConfig+0x72>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b3c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004b40:	d019      	beq.n	8004b76 <UART_SetConfig+0x166>
        pclk = (uint32_t) LSE_VALUE;
 8004b42:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b46:	6863      	ldr	r3, [r4, #4]
 8004b48:	4a56      	ldr	r2, [pc, #344]	@ (8004ca4 <UART_SetConfig+0x294>)
 8004b4a:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 8004b4e:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b52:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b56:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004b5a:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b5e:	f1a0 0310 	sub.w	r3, r0, #16
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d88d      	bhi.n	8004a82 <UART_SetConfig+0x72>
          huart->Instance->BRR = usartdiv;
 8004b66:	6823      	ldr	r3, [r4, #0]
 8004b68:	60d8      	str	r0, [r3, #12]
        ret = HAL_ERROR;
 8004b6a:	2000      	movs	r0, #0
 8004b6c:	e78a      	b.n	8004a84 <UART_SetConfig+0x74>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b6e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8004b72:	484d      	ldr	r0, [pc, #308]	@ (8004ca8 <UART_SetConfig+0x298>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b74:	d1e7      	bne.n	8004b46 <UART_SetConfig+0x136>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b76:	6862      	ldr	r2, [r4, #4]
 8004b78:	4b4a      	ldr	r3, [pc, #296]	@ (8004ca4 <UART_SetConfig+0x294>)
 8004b7a:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8004b7e:	fbb0 f0f1 	udiv	r0, r0, r1
 8004b82:	0853      	lsrs	r3, r2, #1
 8004b84:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b88:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b8c:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b90:	f1a3 0210 	sub.w	r2, r3, #16
 8004b94:	428a      	cmp	r2, r1
 8004b96:	f63f af74 	bhi.w	8004a82 <UART_SetConfig+0x72>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b9a:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8004b9e:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ba0:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ba2:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	60cb      	str	r3, [r1, #12]
 8004baa:	e7de      	b.n	8004b6a <UART_SetConfig+0x15a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bac:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004bb0:	d050      	beq.n	8004c54 <UART_SetConfig+0x244>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bb2:	f7ff f9ef 	bl	8003f94 <HAL_RCC_GetPCLK1Freq>
        break;
 8004bb6:	e7a2      	b.n	8004afe <UART_SetConfig+0xee>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bb8:	4b39      	ldr	r3, [pc, #228]	@ (8004ca0 <UART_SetConfig+0x290>)
 8004bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bc6:	d0d2      	beq.n	8004b6e <UART_SetConfig+0x15e>
 8004bc8:	d9a5      	bls.n	8004b16 <UART_SetConfig+0x106>
 8004bca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bce:	d0b5      	beq.n	8004b3c <UART_SetConfig+0x12c>
 8004bd0:	e757      	b.n	8004a82 <UART_SetConfig+0x72>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bd2:	4311      	orrs	r1, r2
 8004bd4:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004bd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bd8:	4931      	ldr	r1, [pc, #196]	@ (8004ca0 <UART_SetConfig+0x290>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004bda:	f022 020f 	bic.w	r2, r2, #15
 8004bde:	432a      	orrs	r2, r5
 8004be0:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004be2:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8004be6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004bea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bee:	d03a      	beq.n	8004c66 <UART_SetConfig+0x256>
 8004bf0:	d841      	bhi.n	8004c76 <UART_SetConfig+0x266>
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d039      	beq.n	8004c6a <UART_SetConfig+0x25a>
        pclk = HAL_RCC_GetSysClockFreq();
 8004bf6:	f7fe fd45 	bl	8003684 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8004bfa:	2800      	cmp	r0, #0
 8004bfc:	d0b5      	beq.n	8004b6a <UART_SetConfig+0x15a>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004bfe:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c00:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c02:	4b28      	ldr	r3, [pc, #160]	@ (8004ca4 <UART_SetConfig+0x294>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c04:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c08:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 8004c0c:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c10:	4299      	cmp	r1, r3
 8004c12:	f63f af36 	bhi.w	8004a82 <UART_SetConfig+0x72>
 8004c16:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8004c1a:	f63f af32 	bhi.w	8004a82 <UART_SetConfig+0x72>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c1e:	2300      	movs	r3, #0
 8004c20:	4619      	mov	r1, r3
 8004c22:	f7fb ff55 	bl	8000ad0 <__aeabi_uldivmod>
 8004c26:	0872      	lsrs	r2, r6, #1
 8004c28:	0203      	lsls	r3, r0, #8
 8004c2a:	0209      	lsls	r1, r1, #8
 8004c2c:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8004c30:	1898      	adds	r0, r3, r2
 8004c32:	f141 0100 	adc.w	r1, r1, #0
 8004c36:	4632      	mov	r2, r6
 8004c38:	2300      	movs	r3, #0
 8004c3a:	f7fb ff49 	bl	8000ad0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8004cac <UART_SetConfig+0x29c>)
 8004c40:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8004c44:	429a      	cmp	r2, r3
 8004c46:	f63f af1c 	bhi.w	8004a82 <UART_SetConfig+0x72>
 8004c4a:	e78c      	b.n	8004b66 <UART_SetConfig+0x156>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c4c:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c4e:	f43f af75 	beq.w	8004b3c <UART_SetConfig+0x12c>
 8004c52:	e716      	b.n	8004a82 <UART_SetConfig+0x72>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c54:	f7ff f99e 	bl	8003f94 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004c58:	2800      	cmp	r0, #0
 8004c5a:	d086      	beq.n	8004b6a <UART_SetConfig+0x15a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c5c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8004c5e:	e78a      	b.n	8004b76 <UART_SetConfig+0x166>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c60:	f7ff f9aa 	bl	8003fb8 <HAL_RCC_GetPCLK2Freq>
        break;
 8004c64:	e7f8      	b.n	8004c58 <UART_SetConfig+0x248>
        pclk = (uint32_t) HSI_VALUE;
 8004c66:	4810      	ldr	r0, [pc, #64]	@ (8004ca8 <UART_SetConfig+0x298>)
 8004c68:	e7ca      	b.n	8004c00 <UART_SetConfig+0x1f0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c6a:	f7ff f993 	bl	8003f94 <HAL_RCC_GetPCLK1Freq>
        break;
 8004c6e:	e7c4      	b.n	8004bfa <UART_SetConfig+0x1ea>
        pclk = HAL_RCC_GetSysClockFreq();
 8004c70:	f7fe fd08 	bl	8003684 <HAL_RCC_GetSysClockFreq>
        break;
 8004c74:	e7f0      	b.n	8004c58 <UART_SetConfig+0x248>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c7a:	f47f af02 	bne.w	8004a82 <UART_SetConfig+0x72>
        pclk = (uint32_t) LSE_VALUE;
 8004c7e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004c82:	e7bd      	b.n	8004c00 <UART_SetConfig+0x1f0>
 8004c84:	cfff69f3 	.word	0xcfff69f3
 8004c88:	40008000 	.word	0x40008000
 8004c8c:	40013800 	.word	0x40013800
 8004c90:	40004400 	.word	0x40004400
 8004c94:	40004800 	.word	0x40004800
 8004c98:	40004c00 	.word	0x40004c00
 8004c9c:	40005000 	.word	0x40005000
 8004ca0:	40021000 	.word	0x40021000
 8004ca4:	0800c03c 	.word	0x0800c03c
 8004ca8:	00f42400 	.word	0x00f42400
 8004cac:	000ffcff 	.word	0x000ffcff

08004cb0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004cb0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004cb2:	071a      	lsls	r2, r3, #28
{
 8004cb4:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004cb6:	d506      	bpl.n	8004cc6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cb8:	6801      	ldr	r1, [r0, #0]
 8004cba:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004cbc:	684a      	ldr	r2, [r1, #4]
 8004cbe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cc2:	4322      	orrs	r2, r4
 8004cc4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cc6:	07dc      	lsls	r4, r3, #31
 8004cc8:	d506      	bpl.n	8004cd8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cca:	6801      	ldr	r1, [r0, #0]
 8004ccc:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8004cce:	684a      	ldr	r2, [r1, #4]
 8004cd0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004cd4:	4322      	orrs	r2, r4
 8004cd6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cd8:	0799      	lsls	r1, r3, #30
 8004cda:	d506      	bpl.n	8004cea <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cdc:	6801      	ldr	r1, [r0, #0]
 8004cde:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8004ce0:	684a      	ldr	r2, [r1, #4]
 8004ce2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004ce6:	4322      	orrs	r2, r4
 8004ce8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004cea:	075a      	lsls	r2, r3, #29
 8004cec:	d506      	bpl.n	8004cfc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004cee:	6801      	ldr	r1, [r0, #0]
 8004cf0:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004cf2:	684a      	ldr	r2, [r1, #4]
 8004cf4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004cf8:	4322      	orrs	r2, r4
 8004cfa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004cfc:	06dc      	lsls	r4, r3, #27
 8004cfe:	d506      	bpl.n	8004d0e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d00:	6801      	ldr	r1, [r0, #0]
 8004d02:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8004d04:	688a      	ldr	r2, [r1, #8]
 8004d06:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d0a:	4322      	orrs	r2, r4
 8004d0c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d0e:	0699      	lsls	r1, r3, #26
 8004d10:	d506      	bpl.n	8004d20 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d12:	6801      	ldr	r1, [r0, #0]
 8004d14:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8004d16:	688a      	ldr	r2, [r1, #8]
 8004d18:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d1c:	4322      	orrs	r2, r4
 8004d1e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d20:	065a      	lsls	r2, r3, #25
 8004d22:	d509      	bpl.n	8004d38 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d24:	6801      	ldr	r1, [r0, #0]
 8004d26:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004d28:	684a      	ldr	r2, [r1, #4]
 8004d2a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8004d2e:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d30:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d34:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d36:	d00b      	beq.n	8004d50 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d38:	061b      	lsls	r3, r3, #24
 8004d3a:	d506      	bpl.n	8004d4a <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d3c:	6802      	ldr	r2, [r0, #0]
 8004d3e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8004d40:	6853      	ldr	r3, [r2, #4]
 8004d42:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004d46:	430b      	orrs	r3, r1
 8004d48:	6053      	str	r3, [r2, #4]
}
 8004d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d4e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d50:	684a      	ldr	r2, [r1, #4]
 8004d52:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8004d54:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8004d58:	4322      	orrs	r2, r4
 8004d5a:	604a      	str	r2, [r1, #4]
 8004d5c:	e7ec      	b.n	8004d38 <UART_AdvFeatureConfig+0x88>
 8004d5e:	bf00      	nop

08004d60 <UART_WaitOnFlagUntilTimeout>:
{
 8004d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d64:	9f08      	ldr	r7, [sp, #32]
 8004d66:	460c      	mov	r4, r1
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d68:	6801      	ldr	r1, [r0, #0]
{
 8004d6a:	4606      	mov	r6, r0
 8004d6c:	4615      	mov	r5, r2
 8004d6e:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d70:	69ca      	ldr	r2, [r1, #28]
 8004d72:	ea34 0202 	bics.w	r2, r4, r2
 8004d76:	bf0c      	ite	eq
 8004d78:	2201      	moveq	r2, #1
 8004d7a:	2200      	movne	r2, #0
 8004d7c:	42aa      	cmp	r2, r5
 8004d7e:	d109      	bne.n	8004d94 <UART_WaitOnFlagUntilTimeout+0x34>
    if (Timeout != HAL_MAX_DELAY)
 8004d80:	1c78      	adds	r0, r7, #1
 8004d82:	d10b      	bne.n	8004d9c <UART_WaitOnFlagUntilTimeout+0x3c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d84:	69cb      	ldr	r3, [r1, #28]
 8004d86:	ea34 0303 	bics.w	r3, r4, r3
 8004d8a:	bf0c      	ite	eq
 8004d8c:	2301      	moveq	r3, #1
 8004d8e:	2300      	movne	r3, #0
 8004d90:	42ab      	cmp	r3, r5
 8004d92:	d0f7      	beq.n	8004d84 <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d9c:	f7fc fd50 	bl	8001840 <HAL_GetTick>
 8004da0:	eba0 0008 	sub.w	r0, r0, r8
 8004da4:	42b8      	cmp	r0, r7
 8004da6:	d81a      	bhi.n	8004dde <UART_WaitOnFlagUntilTimeout+0x7e>
 8004da8:	b1cf      	cbz	r7, 8004dde <UART_WaitOnFlagUntilTimeout+0x7e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004daa:	6831      	ldr	r1, [r6, #0]
 8004dac:	680b      	ldr	r3, [r1, #0]
 8004dae:	075a      	lsls	r2, r3, #29
 8004db0:	d5de      	bpl.n	8004d70 <UART_WaitOnFlagUntilTimeout+0x10>
 8004db2:	2c80      	cmp	r4, #128	@ 0x80
 8004db4:	d0dc      	beq.n	8004d70 <UART_WaitOnFlagUntilTimeout+0x10>
 8004db6:	2c40      	cmp	r4, #64	@ 0x40
 8004db8:	d0da      	beq.n	8004d70 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004dba:	69cb      	ldr	r3, [r1, #28]
 8004dbc:	f013 0908 	ands.w	r9, r3, #8
 8004dc0:	d10f      	bne.n	8004de2 <UART_WaitOnFlagUntilTimeout+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004dc2:	69ca      	ldr	r2, [r1, #28]
 8004dc4:	0513      	lsls	r3, r2, #20
 8004dc6:	d5d3      	bpl.n	8004d70 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004dc8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004dcc:	620a      	str	r2, [r1, #32]
          UART_EndRxTransfer(huart);
 8004dce:	4630      	mov	r0, r6
 8004dd0:	f7ff fde8 	bl	80049a4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004dd4:	2220      	movs	r2, #32
 8004dd6:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8004dda:	f886 9084 	strb.w	r9, [r6, #132]	@ 0x84
        return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e7d9      	b.n	8004d96 <UART_WaitOnFlagUntilTimeout+0x36>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004de2:	2408      	movs	r4, #8
 8004de4:	620c      	str	r4, [r1, #32]
          UART_EndRxTransfer(huart);
 8004de6:	4630      	mov	r0, r6
 8004de8:	f7ff fddc 	bl	80049a4 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8004dec:	2200      	movs	r2, #0
          return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004df0:	f8c6 4090 	str.w	r4, [r6, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8004df4:	f886 2084 	strb.w	r2, [r6, #132]	@ 0x84
          return HAL_ERROR;
 8004df8:	e7cd      	b.n	8004d96 <UART_WaitOnFlagUntilTimeout+0x36>
 8004dfa:	bf00      	nop

08004dfc <UART_CheckIdleState>:
{
 8004dfc:	b570      	push	{r4, r5, r6, lr}
 8004dfe:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e00:	2600      	movs	r6, #0
{
 8004e02:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e04:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8004e08:	f7fc fd1a 	bl	8001840 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e0c:	6823      	ldr	r3, [r4, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8004e12:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e14:	d410      	bmi.n	8004e38 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	075b      	lsls	r3, r3, #29
 8004e1a:	d427      	bmi.n	8004e6c <UART_CheckIdleState+0x70>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e1c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8004e1e:	2220      	movs	r2, #32
 8004e20:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  return HAL_OK;
 8004e24:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8004e26:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e2a:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e2c:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8004e2e:	2300      	movs	r3, #0
 8004e30:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8004e34:	b002      	add	sp, #8
 8004e36:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	4632      	mov	r2, r6
 8004e40:	4603      	mov	r3, r0
 8004e42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004e46:	4620      	mov	r0, r4
 8004e48:	f7ff ff8a 	bl	8004d60 <UART_WaitOnFlagUntilTimeout>
 8004e4c:	6823      	ldr	r3, [r4, #0]
 8004e4e:	2800      	cmp	r0, #0
 8004e50:	d0e1      	beq.n	8004e16 <UART_CheckIdleState+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e52:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004e56:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5a:	e843 2100 	strex	r1, r2, [r3]
 8004e5e:	2900      	cmp	r1, #0
 8004e60:	d1f7      	bne.n	8004e52 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8004e62:	2320      	movs	r3, #32
 8004e64:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8004e68:	2003      	movs	r0, #3
 8004e6a:	e7e0      	b.n	8004e2e <UART_CheckIdleState+0x32>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e70:	9300      	str	r3, [sp, #0]
 8004e72:	2200      	movs	r2, #0
 8004e74:	462b      	mov	r3, r5
 8004e76:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004e7a:	4620      	mov	r0, r4
 8004e7c:	f7ff ff70 	bl	8004d60 <UART_WaitOnFlagUntilTimeout>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	d0cb      	beq.n	8004e1c <UART_CheckIdleState+0x20>
 8004e84:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e86:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e8a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e8e:	e843 2100 	strex	r1, r2, [r3]
 8004e92:	2900      	cmp	r1, #0
 8004e94:	d1f7      	bne.n	8004e86 <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e96:	f103 0208 	add.w	r2, r3, #8
 8004e9a:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e9e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea2:	f103 0008 	add.w	r0, r3, #8
 8004ea6:	e840 2100 	strex	r1, r2, [r0]
 8004eaa:	2900      	cmp	r1, #0
 8004eac:	d1f3      	bne.n	8004e96 <UART_CheckIdleState+0x9a>
      huart->RxState = HAL_UART_STATE_READY;
 8004eae:	2320      	movs	r3, #32
 8004eb0:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8004eb4:	e7d8      	b.n	8004e68 <UART_CheckIdleState+0x6c>
 8004eb6:	bf00      	nop

08004eb8 <HAL_UART_Init>:
  if (huart == NULL)
 8004eb8:	b380      	cbz	r0, 8004f1c <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004eba:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8004ebe:	b510      	push	{r4, lr}
 8004ec0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004ec2:	b333      	cbz	r3, 8004f12 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8004ec4:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ec6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 8004ec8:	2324      	movs	r3, #36	@ 0x24
 8004eca:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8004ece:	6813      	ldr	r3, [r2, #0]
 8004ed0:	f023 0301 	bic.w	r3, r3, #1
 8004ed4:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ed6:	b9c1      	cbnz	r1, 8004f0a <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ed8:	4620      	mov	r0, r4
 8004eda:	f7ff fd99 	bl	8004a10 <UART_SetConfig>
 8004ede:	2801      	cmp	r0, #1
 8004ee0:	d011      	beq.n	8004f06 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ee2:	6823      	ldr	r3, [r4, #0]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004eea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eec:	689a      	ldr	r2, [r3, #8]
 8004eee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ef2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8004efa:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8004efc:	601a      	str	r2, [r3, #0]
}
 8004efe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8004f02:	f7ff bf7b 	b.w	8004dfc <UART_CheckIdleState>
}
 8004f06:	2001      	movs	r0, #1
 8004f08:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8004f0a:	4620      	mov	r0, r4
 8004f0c:	f7ff fed0 	bl	8004cb0 <UART_AdvFeatureConfig>
 8004f10:	e7e2      	b.n	8004ed8 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8004f12:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8004f16:	f7fc faa7 	bl	8001468 <HAL_UART_MspInit>
 8004f1a:	e7d3      	b.n	8004ec4 <HAL_UART_Init+0xc>
}
 8004f1c:	2001      	movs	r0, #1
 8004f1e:	4770      	bx	lr

08004f20 <UARTEx_SetNbDataToProcess.part.0>:
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004f20:	6803      	ldr	r3, [r0, #0]
 8004f22:	6899      	ldr	r1, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004f24:	689b      	ldr	r3, [r3, #8]
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 8004f26:	b430      	push	{r4, r5}
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004f28:	ea4f 7c53 	mov.w	ip, r3, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f2c:	4d0a      	ldr	r5, [pc, #40]	@ (8004f58 <UARTEx_SetNbDataToProcess.part.0+0x38>)
                               (uint16_t)denominator[tx_fifo_threshold];
 8004f2e:	4c0b      	ldr	r4, [pc, #44]	@ (8004f5c <UARTEx_SetNbDataToProcess.part.0+0x3c>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f30:	f815 200c 	ldrb.w	r2, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f34:	f3c1 6142 	ubfx	r1, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f38:	00d2      	lsls	r2, r2, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f3a:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8004f3c:	f814 500c 	ldrb.w	r5, [r4, ip]
                               (uint16_t)denominator[rx_fifo_threshold];
 8004f40:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f42:	fbb2 f2f5 	udiv	r2, r2, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f46:	00db      	lsls	r3, r3, #3
  }
}
 8004f48:	bc30      	pop	{r4, r5}
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f4a:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f4e:	f8a0 206a 	strh.w	r2, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f52:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
}
 8004f56:	4770      	bx	lr
 8004f58:	0800c05c 	.word	0x0800c05c
 8004f5c:	0800c054 	.word	0x0800c054

08004f60 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8004f60:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d017      	beq.n	8004f98 <HAL_UARTEx_DisableFifoMode+0x38>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f68:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004f6a:	2324      	movs	r3, #36	@ 0x24
{
 8004f6c:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8004f6e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f72:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004f74:	6814      	ldr	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004f76:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8004f78:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004f7c:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8004f80:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004f82:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f84:	6011      	str	r1, [r2, #0]
  __HAL_UNLOCK(huart);
 8004f86:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
}
 8004f90:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8004f94:	4618      	mov	r0, r3
}
 8004f96:	4770      	bx	lr
  __HAL_LOCK(huart);
 8004f98:	2002      	movs	r0, #2
}
 8004f9a:	4770      	bx	lr

08004f9c <HAL_UARTEx_SetTxFifoThreshold>:
  __HAL_LOCK(huart);
 8004f9c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d01f      	beq.n	8004fe4 <HAL_UARTEx_SetTxFifoThreshold+0x48>
{
 8004fa4:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8004fa6:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fa8:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004faa:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fae:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8004fb0:	682b      	ldr	r3, [r5, #0]
 8004fb2:	f023 0301 	bic.w	r3, r3, #1
 8004fb6:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004fb8:	68ab      	ldr	r3, [r5, #8]
 8004fba:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8004fbe:	4319      	orrs	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004fc0:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004fc2:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004fc4:	4604      	mov	r4, r0
 8004fc6:	b14b      	cbz	r3, 8004fdc <HAL_UARTEx_SetTxFifoThreshold+0x40>
 8004fc8:	f7ff ffaa 	bl	8004f20 <UARTEx_SetNbDataToProcess.part.0>
  __HAL_UNLOCK(huart);
 8004fcc:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fce:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004fd0:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8004fd2:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8004fd6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8004fda:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 8004fdc:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004fe0:	6683      	str	r3, [r0, #104]	@ 0x68
 8004fe2:	e7f3      	b.n	8004fcc <HAL_UARTEx_SetTxFifoThreshold+0x30>
  __HAL_LOCK(huart);
 8004fe4:	2002      	movs	r0, #2
}
 8004fe6:	4770      	bx	lr

08004fe8 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8004fe8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d01f      	beq.n	8005030 <HAL_UARTEx_SetRxFifoThreshold+0x48>
{
 8004ff0:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8004ff2:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ff4:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004ff6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ffa:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8004ffc:	682b      	ldr	r3, [r5, #0]
 8004ffe:	f023 0301 	bic.w	r3, r3, #1
 8005002:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005004:	68ab      	ldr	r3, [r5, #8]
 8005006:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 800500a:	4319      	orrs	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800500c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800500e:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005010:	4604      	mov	r4, r0
 8005012:	b14b      	cbz	r3, 8005028 <HAL_UARTEx_SetRxFifoThreshold+0x40>
 8005014:	f7ff ff84 	bl	8004f20 <UARTEx_SetNbDataToProcess.part.0>
  __HAL_UNLOCK(huart);
 8005018:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800501a:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 800501c:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800501e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8005022:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8005026:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 8005028:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800502c:	6683      	str	r3, [r0, #104]	@ 0x68
 800502e:	e7f3      	b.n	8005018 <HAL_UARTEx_SetRxFifoThreshold+0x30>
  __HAL_LOCK(huart);
 8005030:	2002      	movs	r0, #2
}
 8005032:	4770      	bx	lr

08005034 <Filter_Init>:
static LSM6DSL_FILTERED_VALUES prev_filtered_imu;
static LIS3MDL_FILTERED_VALUES prev_filtered_mag;

/* --- LSM6DSL --- */
void Filter_Init(void) {
    prev_filtered_imu.acc_x = 0.0f;
 8005034:	4b04      	ldr	r3, [pc, #16]	@ (8005048 <Filter_Init+0x14>)
 8005036:	2200      	movs	r2, #0
 8005038:	601a      	str	r2, [r3, #0]
    prev_filtered_imu.acc_y = 0.0f;
 800503a:	605a      	str	r2, [r3, #4]
    prev_filtered_imu.acc_z = 0.0f;
 800503c:	609a      	str	r2, [r3, #8]
    prev_filtered_imu.gyro_x = 0.0f;
 800503e:	60da      	str	r2, [r3, #12]
    prev_filtered_imu.gyro_y = 0.0f;
 8005040:	611a      	str	r2, [r3, #16]
    prev_filtered_imu.gyro_z = 0.0f;
 8005042:	615a      	str	r2, [r3, #20]
    prev_filtered_imu.temperature = 0.0f;
 8005044:	619a      	str	r2, [r3, #24]
}
 8005046:	4770      	bx	lr
 8005048:	20000670 	.word	0x20000670

0800504c <Filter_Update>:

/* LSM6DSL Filter Update */
LSM6DSL_FILTERED_VALUES Filter_Update(LSM6DSL_VALUES current) {
 800504c:	b084      	sub	sp, #16
 800504e:	b500      	push	{lr}
 8005050:	f10d 0e08 	add.w	lr, sp, #8
 8005054:	e88e 000e 	stmia.w	lr, {r1, r2, r3}
    LSM6DSL_FILTERED_VALUES filtered;

    filtered.acc_x = FILTER_ALPHA * current.acc_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_x;
 8005058:	4b2f      	ldr	r3, [pc, #188]	@ (8005118 <Filter_Update+0xcc>)
 800505a:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800511c <Filter_Update+0xd0>
    filtered.acc_y = FILTER_ALPHA * current.acc_y + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_y;
    filtered.acc_z = FILTER_ALPHA * current.acc_z + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_z;

    filtered.gyro_x = FILTER_ALPHA * current.gyro_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_x;
    filtered.gyro_y = FILTER_ALPHA * current.gyro_y + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_y;
    filtered.gyro_z = FILTER_ALPHA * current.gyro_z + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_z;
 800505e:	ed93 6a05 	vldr	s12, [r3, #20]

    filtered.temperature = FILTER_ALPHA * current.temperature + (1.0f - FILTER_ALPHA) * prev_filtered_imu.temperature;
 8005062:	edd3 6a06 	vldr	s13, [r3, #24]
    filtered.acc_x = FILTER_ALPHA * current.acc_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_x;
 8005066:	edd3 3a00 	vldr	s7, [r3]
    filtered.acc_y = FILTER_ALPHA * current.acc_y + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_y;
 800506a:	ed93 4a01 	vldr	s8, [r3, #4]
    filtered.acc_z = FILTER_ALPHA * current.acc_z + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_z;
 800506e:	edd3 4a02 	vldr	s9, [r3, #8]
    filtered.gyro_x = FILTER_ALPHA * current.gyro_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_x;
 8005072:	ed93 5a03 	vldr	s10, [r3, #12]
    filtered.gyro_y = FILTER_ALPHA * current.gyro_y + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_y;
 8005076:	edd3 5a04 	vldr	s11, [r3, #16]
    filtered.acc_x = FILTER_ALPHA * current.acc_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_x;
 800507a:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8005120 <Filter_Update+0xd4>
    filtered.gyro_x = FILTER_ALPHA * current.gyro_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_x;
 800507e:	eddd 1a05 	vldr	s3, [sp, #20]
    filtered.gyro_y = FILTER_ALPHA * current.gyro_y + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_y;
 8005082:	ed9d 2a06 	vldr	s4, [sp, #24]
    filtered.gyro_z = FILTER_ALPHA * current.gyro_z + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_z;
 8005086:	eddd 2a07 	vldr	s5, [sp, #28]
    filtered.temperature = FILTER_ALPHA * current.temperature + (1.0f - FILTER_ALPHA) * prev_filtered_imu.temperature;
 800508a:	ed9d 3a08 	vldr	s6, [sp, #32]
    filtered.acc_x = FILTER_ALPHA * current.acc_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_x;
 800508e:	ed9d 0a02 	vldr	s0, [sp, #8]
    filtered.acc_y = FILTER_ALPHA * current.acc_y + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_y;
 8005092:	eddd 0a03 	vldr	s1, [sp, #12]
    filtered.acc_z = FILTER_ALPHA * current.acc_z + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_z;
 8005096:	ed9d 1a04 	vldr	s2, [sp, #16]
    filtered.gyro_z = FILTER_ALPHA * current.gyro_z + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_z;
 800509a:	ee26 6a07 	vmul.f32	s12, s12, s14
    filtered.acc_x = FILTER_ALPHA * current.acc_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_x;
 800509e:	ee63 3a87 	vmul.f32	s7, s7, s14
    filtered.acc_y = FILTER_ALPHA * current.acc_y + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_y;
 80050a2:	ee24 4a07 	vmul.f32	s8, s8, s14
    filtered.acc_z = FILTER_ALPHA * current.acc_z + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_z;
 80050a6:	ee64 4a87 	vmul.f32	s9, s9, s14
    filtered.gyro_x = FILTER_ALPHA * current.gyro_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_x;
 80050aa:	ee25 5a07 	vmul.f32	s10, s10, s14
    filtered.gyro_y = FILTER_ALPHA * current.gyro_y + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_y;
 80050ae:	ee65 5a87 	vmul.f32	s11, s11, s14
    filtered.temperature = FILTER_ALPHA * current.temperature + (1.0f - FILTER_ALPHA) * prev_filtered_imu.temperature;
 80050b2:	ee26 7a87 	vmul.f32	s14, s13, s14
    filtered.gyro_z = FILTER_ALPHA * current.gyro_z + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_z;
 80050b6:	eef0 6a46 	vmov.f32	s13, s12
    filtered.acc_x = FILTER_ALPHA * current.acc_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_x;
 80050ba:	eee0 3a27 	vfma.f32	s7, s0, s15
    filtered.acc_y = FILTER_ALPHA * current.acc_y + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_y;
 80050be:	eea0 4aa7 	vfma.f32	s8, s1, s15
    filtered.acc_z = FILTER_ALPHA * current.acc_z + (1.0f - FILTER_ALPHA) * prev_filtered_imu.acc_z;
 80050c2:	eee1 4a27 	vfma.f32	s9, s2, s15
    filtered.gyro_x = FILTER_ALPHA * current.gyro_x + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_x;
 80050c6:	eea1 5aa7 	vfma.f32	s10, s3, s15
    filtered.gyro_y = FILTER_ALPHA * current.gyro_y + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_y;
 80050ca:	eee2 5a27 	vfma.f32	s11, s4, s15
    filtered.gyro_z = FILTER_ALPHA * current.gyro_z + (1.0f - FILTER_ALPHA) * prev_filtered_imu.gyro_z;
 80050ce:	eee2 6aa7 	vfma.f32	s13, s5, s15
    filtered.temperature = FILTER_ALPHA * current.temperature + (1.0f - FILTER_ALPHA) * prev_filtered_imu.temperature;
 80050d2:	eea3 7a27 	vfma.f32	s14, s6, s15

    prev_filtered_imu = filtered;
 80050d6:	edc3 3a00 	vstr	s7, [r3]
 80050da:	ed83 4a01 	vstr	s8, [r3, #4]
 80050de:	edc3 4a02 	vstr	s9, [r3, #8]
 80050e2:	ed83 5a03 	vstr	s10, [r3, #12]
 80050e6:	edc3 5a04 	vstr	s11, [r3, #16]
 80050ea:	edc3 6a05 	vstr	s13, [r3, #20]
 80050ee:	ed83 7a06 	vstr	s14, [r3, #24]
    return filtered;
 80050f2:	edc0 3a00 	vstr	s7, [r0]
 80050f6:	ed80 4a01 	vstr	s8, [r0, #4]
 80050fa:	edc0 4a02 	vstr	s9, [r0, #8]
 80050fe:	ed80 5a03 	vstr	s10, [r0, #12]
 8005102:	edc0 5a04 	vstr	s11, [r0, #16]
 8005106:	edc0 6a05 	vstr	s13, [r0, #20]
}
 800510a:	f85d eb04 	ldr.w	lr, [sp], #4
    return filtered;
 800510e:	ed80 7a06 	vstr	s14, [r0, #24]
}
 8005112:	b004      	add	sp, #16
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	20000670 	.word	0x20000670
 800511c:	3f666666 	.word	0x3f666666
 8005120:	3dcccccd 	.word	0x3dcccccd

08005124 <LIS3MDL_Filter_Update>:
}

LIS3MDL_FILTERED_VALUES LIS3MDL_Filter_Update(LIS3MDL_VALUES current) {
    LIS3MDL_FILTERED_VALUES filtered;

    filtered.x = FILTER_ALPHA * current.x + (1.0f - FILTER_ALPHA) * prev_filtered_mag.x;
 8005124:	4b13      	ldr	r3, [pc, #76]	@ (8005174 <LIS3MDL_Filter_Update+0x50>)
 8005126:	eddf 5a14 	vldr	s11, [pc, #80]	@ 8005178 <LIS3MDL_Filter_Update+0x54>
 800512a:	edd3 7a00 	vldr	s15, [r3]
    filtered.y = FILTER_ALPHA * current.y + (1.0f - FILTER_ALPHA) * prev_filtered_mag.y;
 800512e:	edd3 6a01 	vldr	s13, [r3, #4]
    filtered.z = FILTER_ALPHA * current.z + (1.0f - FILTER_ALPHA) * prev_filtered_mag.z;
 8005132:	ed93 7a02 	vldr	s14, [r3, #8]
    filtered.x = FILTER_ALPHA * current.x + (1.0f - FILTER_ALPHA) * prev_filtered_mag.x;
 8005136:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 800517c <LIS3MDL_Filter_Update+0x58>
 800513a:	ee67 7aa5 	vmul.f32	s15, s15, s11
    filtered.y = FILTER_ALPHA * current.y + (1.0f - FILTER_ALPHA) * prev_filtered_mag.y;
 800513e:	ee66 6aa5 	vmul.f32	s13, s13, s11
    filtered.z = FILTER_ALPHA * current.z + (1.0f - FILTER_ALPHA) * prev_filtered_mag.z;
 8005142:	ee27 7a25 	vmul.f32	s14, s14, s11
    filtered.x = FILTER_ALPHA * current.x + (1.0f - FILTER_ALPHA) * prev_filtered_mag.x;
 8005146:	eee0 7a06 	vfma.f32	s15, s0, s12
LIS3MDL_FILTERED_VALUES LIS3MDL_Filter_Update(LIS3MDL_VALUES current) {
 800514a:	b08c      	sub	sp, #48	@ 0x30
    filtered.y = FILTER_ALPHA * current.y + (1.0f - FILTER_ALPHA) * prev_filtered_mag.y;
 800514c:	eee0 6a86 	vfma.f32	s13, s1, s12
    filtered.z = FILTER_ALPHA * current.z + (1.0f - FILTER_ALPHA) * prev_filtered_mag.z;
 8005150:	eea1 7a06 	vfma.f32	s14, s2, s12

    prev_filtered_mag = filtered;
    return filtered;
}
 8005154:	eddd 1a0b 	vldr	s3, [sp, #44]	@ 0x2c
    prev_filtered_mag = filtered;
 8005158:	edc3 7a00 	vstr	s15, [r3]
    filtered.x = FILTER_ALPHA * current.x + (1.0f - FILTER_ALPHA) * prev_filtered_mag.x;
 800515c:	eeb0 0a67 	vmov.f32	s0, s15
}
 8005160:	eef0 0a66 	vmov.f32	s1, s13
 8005164:	eeb0 1a47 	vmov.f32	s2, s14
    prev_filtered_mag = filtered;
 8005168:	edc3 6a01 	vstr	s13, [r3, #4]
 800516c:	ed83 7a02 	vstr	s14, [r3, #8]
}
 8005170:	b00c      	add	sp, #48	@ 0x30
 8005172:	4770      	bx	lr
 8005174:	20000660 	.word	0x20000660
 8005178:	3f666666 	.word	0x3f666666
 800517c:	3dcccccd 	.word	0x3dcccccd

08005180 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005180:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8005182:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005186:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005188:	f001 fdc0 	bl	8006d0c <xTaskGetSchedulerState>
 800518c:	2801      	cmp	r0, #1
 800518e:	d100      	bne.n	8005192 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8005190:	bd08      	pop	{r3, pc}
 8005192:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8005196:	f002 baed 	b.w	8007774 <xPortSysTickHandler>
 800519a:	bf00      	nop

0800519c <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800519c:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80051a0:	b92b      	cbnz	r3, 80051ae <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80051a2:	4b06      	ldr	r3, [pc, #24]	@ (80051bc <osKernelInitialize+0x20>)
 80051a4:	6818      	ldr	r0, [r3, #0]
 80051a6:	b928      	cbnz	r0, 80051b4 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80051a8:	2201      	movs	r2, #1
 80051aa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80051ac:	4770      	bx	lr
    stat = osErrorISR;
 80051ae:	f06f 0005 	mvn.w	r0, #5
 80051b2:	4770      	bx	lr
    } else {
      stat = osError;
 80051b4:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80051b8:	4770      	bx	lr
 80051ba:	bf00      	nop
 80051bc:	20000de4 	.word	0x20000de4

080051c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80051c0:	b510      	push	{r4, lr}
 80051c2:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80051c6:	b974      	cbnz	r4, 80051e6 <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80051c8:	4b08      	ldr	r3, [pc, #32]	@ (80051ec <osKernelStart+0x2c>)
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	2a01      	cmp	r2, #1
 80051ce:	d107      	bne.n	80051e0 <osKernelStart+0x20>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051d0:	4907      	ldr	r1, [pc, #28]	@ (80051f0 <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80051d2:	2202      	movs	r2, #2
 80051d4:	77cc      	strb	r4, [r1, #31]
 80051d6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80051d8:	f001 fa4c 	bl	8006674 <vTaskStartScheduler>
      stat = osOK;
 80051dc:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 80051de:	bd10      	pop	{r4, pc}
      stat = osError;
 80051e0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80051e4:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 80051e6:	f06f 0005 	mvn.w	r0, #5
}
 80051ea:	bd10      	pop	{r4, pc}
 80051ec:	20000de4 	.word	0x20000de4
 80051f0:	e000ed00 	.word	0xe000ed00

080051f4 <osKernelGetTickCount>:
 80051f4:	f3ef 8305 	mrs	r3, IPSR
}

uint32_t osKernelGetTickCount (void) {
  TickType_t ticks;

  if (IS_IRQ()) {
 80051f8:	b10b      	cbz	r3, 80051fe <osKernelGetTickCount+0xa>
    ticks = xTaskGetTickCountFromISR();
 80051fa:	f001 baa7 	b.w	800674c <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
 80051fe:	f001 ba9f 	b.w	8006740 <xTaskGetTickCount>
 8005202:	bf00      	nop

08005204 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005206:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005208:	2500      	movs	r5, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800520a:	4614      	mov	r4, r2
  hTask = NULL;
 800520c:	9505      	str	r5, [sp, #20]
 800520e:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8005212:	b112      	cbz	r2, 800521a <osThreadNew+0x16>
      if (attr->priority != osPriorityNone) {
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
        return (NULL);
 8005214:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 8005216:	b007      	add	sp, #28
 8005218:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (!IS_IRQ() && (func != NULL)) {
 800521a:	2800      	cmp	r0, #0
 800521c:	d0fa      	beq.n	8005214 <osThreadNew+0x10>
    if (attr != NULL) {
 800521e:	b304      	cbz	r4, 8005262 <osThreadNew+0x5e>
      if (attr->priority != osPriorityNone) {
 8005220:	69a3      	ldr	r3, [r4, #24]
 8005222:	b9d3      	cbnz	r3, 800525a <osThreadNew+0x56>
    prio  = (UBaseType_t)osPriorityNormal;
 8005224:	2318      	movs	r3, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005226:	6862      	ldr	r2, [r4, #4]
 8005228:	07d2      	lsls	r2, r2, #31
 800522a:	d4f3      	bmi.n	8005214 <osThreadNew+0x10>
      if (attr->stack_size > 0U) {
 800522c:	6965      	ldr	r5, [r4, #20]
 800522e:	b32d      	cbz	r5, 800527c <osThreadNew+0x78>
        stack = attr->stack_size / sizeof(StackType_t);
 8005230:	08aa      	lsrs	r2, r5, #2
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005232:	68a6      	ldr	r6, [r4, #8]
      if (attr->name != NULL) {
 8005234:	f8d4 c000 	ldr.w	ip, [r4]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005238:	68e7      	ldr	r7, [r4, #12]
 800523a:	b30e      	cbz	r6, 8005280 <osThreadNew+0x7c>
 800523c:	2fab      	cmp	r7, #171	@ 0xab
 800523e:	d9e9      	bls.n	8005214 <osThreadNew+0x10>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005240:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005242:	2c00      	cmp	r4, #0
 8005244:	d0e6      	beq.n	8005214 <osThreadNew+0x10>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005246:	2d00      	cmp	r5, #0
 8005248:	d0e4      	beq.n	8005214 <osThreadNew+0x10>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800524a:	9300      	str	r3, [sp, #0]
 800524c:	e9cd 4601 	strd	r4, r6, [sp, #4]
 8005250:	460b      	mov	r3, r1
 8005252:	4661      	mov	r1, ip
 8005254:	f001 f8e2 	bl	800641c <xTaskCreateStatic>
 8005258:	e7dd      	b.n	8005216 <osThreadNew+0x12>
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800525a:	1e5d      	subs	r5, r3, #1
 800525c:	2d37      	cmp	r5, #55	@ 0x37
 800525e:	d9e2      	bls.n	8005226 <osThreadNew+0x22>
 8005260:	e7d8      	b.n	8005214 <osThreadNew+0x10>
 8005262:	2280      	movs	r2, #128	@ 0x80
    prio  = (UBaseType_t)osPriorityNormal;
 8005264:	2318      	movs	r3, #24
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005266:	9300      	str	r3, [sp, #0]
 8005268:	460b      	mov	r3, r1
 800526a:	4621      	mov	r1, r4
 800526c:	ac05      	add	r4, sp, #20
 800526e:	9401      	str	r4, [sp, #4]
 8005270:	f001 f90e 	bl	8006490 <xTaskCreate>
 8005274:	2801      	cmp	r0, #1
 8005276:	d1cd      	bne.n	8005214 <osThreadNew+0x10>
  return ((osThreadId_t)hTask);
 8005278:	9805      	ldr	r0, [sp, #20]
 800527a:	e7cc      	b.n	8005216 <osThreadNew+0x12>
    stack = configMINIMAL_STACK_SIZE;
 800527c:	2280      	movs	r2, #128	@ 0x80
 800527e:	e7d8      	b.n	8005232 <osThreadNew+0x2e>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005280:	2f00      	cmp	r7, #0
 8005282:	d1c7      	bne.n	8005214 <osThreadNew+0x10>
 8005284:	6924      	ldr	r4, [r4, #16]
 8005286:	2c00      	cmp	r4, #0
 8005288:	d1c4      	bne.n	8005214 <osThreadNew+0x10>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800528a:	b292      	uxth	r2, r2
 800528c:	4664      	mov	r4, ip
 800528e:	e7ea      	b.n	8005266 <osThreadNew+0x62>

08005290 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8005290:	b538      	push	{r3, r4, r5, lr}
 8005292:	f3ef 8405 	mrs	r4, IPSR
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8005296:	b96c      	cbnz	r4, 80052b4 <osThreadTerminate+0x24>
    stat = osErrorISR;
  }
  else if (hTask == NULL) {
 8005298:	4605      	mov	r5, r0
 800529a:	b170      	cbz	r0, 80052ba <osThreadTerminate+0x2a>
    stat = osErrorParameter;
  }
  else {
    tstate = eTaskGetState (hTask);
 800529c:	f001 f9a8 	bl	80065f0 <eTaskGetState>

    if (tstate != eDeleted) {
 80052a0:	2804      	cmp	r0, #4
 80052a2:	d004      	beq.n	80052ae <osThreadTerminate+0x1e>
      stat = osOK;
      vTaskDelete (hTask);
 80052a4:	4628      	mov	r0, r5
 80052a6:	f001 f923 	bl	80064f0 <vTaskDelete>
      stat = osOK;
 80052aa:	4620      	mov	r0, r4
#else
  stat = osError;
#endif

  return (stat);
}
 80052ac:	bd38      	pop	{r3, r4, r5, pc}
      stat = osErrorResource;
 80052ae:	f06f 0002 	mvn.w	r0, #2
}
 80052b2:	bd38      	pop	{r3, r4, r5, pc}
    stat = osErrorISR;
 80052b4:	f06f 0005 	mvn.w	r0, #5
}
 80052b8:	bd38      	pop	{r3, r4, r5, pc}
    stat = osErrorParameter;
 80052ba:	f06f 0003 	mvn.w	r0, #3
}
 80052be:	bd38      	pop	{r3, r4, r5, pc}

080052c0 <osThreadFlagsSet>:
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 80052c0:	b1f0      	cbz	r0, 8005300 <osThreadFlagsSet+0x40>
 80052c2:	2900      	cmp	r1, #0
 80052c4:	db1c      	blt.n	8005300 <osThreadFlagsSet+0x40>
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 80052c6:	b530      	push	{r4, r5, lr}
 80052c8:	b085      	sub	sp, #20
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    rflags = (uint32_t)osError;
 80052ca:	f04f 33ff 	mov.w	r3, #4294967295
 80052ce:	4604      	mov	r4, r0
 80052d0:	9302      	str	r3, [sp, #8]
 80052d2:	f3ef 8505 	mrs	r5, IPSR

    if (IS_IRQ()) {
 80052d6:	b1b5      	cbz	r5, 8005306 <osThreadFlagsSet+0x46>
      yield = pdFALSE;
 80052d8:	2500      	movs	r5, #0

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 80052da:	ab03      	add	r3, sp, #12
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	2201      	movs	r2, #1
 80052e0:	462b      	mov	r3, r5
      yield = pdFALSE;
 80052e2:	9503      	str	r5, [sp, #12]
      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 80052e4:	f001 feda 	bl	800709c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 80052e8:	ab02      	add	r3, sp, #8
 80052ea:	9500      	str	r5, [sp, #0]
 80052ec:	462a      	mov	r2, r5
 80052ee:	4629      	mov	r1, r5
 80052f0:	4620      	mov	r0, r4
 80052f2:	f001 fed3 	bl	800709c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80052f6:	9b03      	ldr	r3, [sp, #12]
 80052f8:	b993      	cbnz	r3, 8005320 <osThreadFlagsSet+0x60>
      (void)xTaskNotify (hTask, flags, eSetBits);
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
    }
  }
  /* Return flags after setting */
  return (rflags);
 80052fa:	9802      	ldr	r0, [sp, #8]
}
 80052fc:	b005      	add	sp, #20
 80052fe:	bd30      	pop	{r4, r5, pc}
 8005300:	f06f 0003 	mvn.w	r0, #3
 8005304:	4770      	bx	lr
      (void)xTaskNotify (hTask, flags, eSetBits);
 8005306:	462b      	mov	r3, r5
 8005308:	2201      	movs	r2, #1
 800530a:	f001 fe47 	bl	8006f9c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800530e:	ab02      	add	r3, sp, #8
 8005310:	462a      	mov	r2, r5
 8005312:	4629      	mov	r1, r5
 8005314:	4620      	mov	r0, r4
 8005316:	f001 fe41 	bl	8006f9c <xTaskGenericNotify>
  return (rflags);
 800531a:	9802      	ldr	r0, [sp, #8]
}
 800531c:	b005      	add	sp, #20
 800531e:	bd30      	pop	{r4, r5, pc}
      portYIELD_FROM_ISR (yield);
 8005320:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005324:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005328:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800532c:	f3bf 8f4f 	dsb	sy
 8005330:	f3bf 8f6f 	isb	sy
 8005334:	e7e1      	b.n	80052fa <osThreadFlagsSet+0x3a>
 8005336:	bf00      	nop

08005338 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8005338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800533c:	b082      	sub	sp, #8
 800533e:	f3ef 8405 	mrs	r4, IPSR
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8005342:	2c00      	cmp	r4, #0
 8005344:	d13d      	bne.n	80053c2 <osThreadFlagsWait+0x8a>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8005346:	2800      	cmp	r0, #0
 8005348:	4607      	mov	r7, r0
 800534a:	db40      	blt.n	80053ce <osThreadFlagsWait+0x96>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
      clear = 0U;
 800534c:	f011 0f02 	tst.w	r1, #2
 8005350:	468a      	mov	sl, r1
 8005352:	4616      	mov	r6, r2
 8005354:	bf0c      	ite	eq
 8005356:	4680      	moveq	r8, r0
 8005358:	f04f 0800 	movne.w	r8, #0
    }

    rflags = 0U;
    tout   = timeout;

    t0 = xTaskGetTickCount();
 800535c:	f001 f9f0 	bl	8006740 <xTaskGetTickCount>

      if (rval == pdPASS) {
        rflags &= flags;
        rflags |= nval;

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8005360:	f00a 0a01 	and.w	sl, sl, #1
    t0 = xTaskGetTickCount();
 8005364:	4681      	mov	r9, r0
    tout   = timeout;
 8005366:	4635      	mov	r5, r6
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8005368:	462b      	mov	r3, r5
 800536a:	aa01      	add	r2, sp, #4
 800536c:	4641      	mov	r1, r8
 800536e:	2000      	movs	r0, #0
 8005370:	f001 fdc8 	bl	8006f04 <xTaskNotifyWait>
      if (rval == pdPASS) {
 8005374:	2801      	cmp	r0, #1
 8005376:	d00b      	beq.n	8005390 <osThreadFlagsWait+0x58>
          tout -= td;
        }
      }
      else {
        if (timeout == 0) {
          rflags = (uint32_t)osErrorResource;
 8005378:	2e00      	cmp	r6, #0
 800537a:	bf14      	ite	ne
 800537c:	f06f 0401 	mvnne.w	r4, #1
 8005380:	f06f 0402 	mvneq.w	r4, #2
        } else {
          rflags = (uint32_t)osErrorTimeout;
        }
      }
    }
    while (rval != pdFAIL);
 8005384:	2800      	cmp	r0, #0
 8005386:	d1ef      	bne.n	8005368 <osThreadFlagsWait+0x30>
  }

  /* Return flags before clearing */
  return (rflags);
}
 8005388:	4620      	mov	r0, r4
 800538a:	b002      	add	sp, #8
 800538c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        rflags |= nval;
 8005390:	9b01      	ldr	r3, [sp, #4]
        rflags &= flags;
 8005392:	403c      	ands	r4, r7
        rflags |= nval;
 8005394:	431c      	orrs	r4, r3
          if ((flags & rflags) == flags) {
 8005396:	ea07 0304 	and.w	r3, r7, r4
        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800539a:	f1ba 0f00 	cmp.w	sl, #0
 800539e:	d00b      	beq.n	80053b8 <osThreadFlagsWait+0x80>
          if ((flags & rflags) == flags) {
 80053a0:	429f      	cmp	r7, r3
 80053a2:	d0f1      	beq.n	8005388 <osThreadFlagsWait+0x50>
            if (timeout == 0U) {
 80053a4:	b1ce      	cbz	r6, 80053da <osThreadFlagsWait+0xa2>
        td = xTaskGetTickCount() - t0;
 80053a6:	f001 f9cb 	bl	8006740 <xTaskGetTickCount>
 80053aa:	eba0 0309 	sub.w	r3, r0, r9
        if (td > tout) {
 80053ae:	429d      	cmp	r5, r3
 80053b0:	444d      	add	r5, r9
 80053b2:	d304      	bcc.n	80053be <osThreadFlagsWait+0x86>
          tout -= td;
 80053b4:	1a2d      	subs	r5, r5, r0
 80053b6:	e7d7      	b.n	8005368 <osThreadFlagsWait+0x30>
          if ((flags & rflags) != 0) {
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d0f3      	beq.n	80053a4 <osThreadFlagsWait+0x6c>
 80053bc:	e7e4      	b.n	8005388 <osThreadFlagsWait+0x50>
          tout  = 0;
 80053be:	2500      	movs	r5, #0
    while (rval != pdFAIL);
 80053c0:	e7d2      	b.n	8005368 <osThreadFlagsWait+0x30>
    rflags = (uint32_t)osErrorISR;
 80053c2:	f06f 0405 	mvn.w	r4, #5
}
 80053c6:	4620      	mov	r0, r4
 80053c8:	b002      	add	sp, #8
 80053ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    rflags = (uint32_t)osErrorParameter;
 80053ce:	f06f 0403 	mvn.w	r4, #3
}
 80053d2:	4620      	mov	r0, r4
 80053d4:	b002      	add	sp, #8
 80053d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
              rflags = (uint32_t)osErrorResource;
 80053da:	f06f 0402 	mvn.w	r4, #2
  return (rflags);
 80053de:	e7d3      	b.n	8005388 <osThreadFlagsWait+0x50>

080053e0 <osDelay>:
 80053e0:	f3ef 8205 	mrs	r2, IPSR
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80053e4:	b93a      	cbnz	r2, 80053f6 <osDelay+0x16>
osStatus_t osDelay (uint32_t ticks) {
 80053e6:	b508      	push	{r3, lr}
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 80053e8:	b908      	cbnz	r0, 80053ee <osDelay+0xe>
    stat = osOK;
 80053ea:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 80053ec:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 80053ee:	f001 fb09 	bl	8006a04 <vTaskDelay>
    stat = osOK;
 80053f2:	2000      	movs	r0, #0
}
 80053f4:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 80053f6:	f06f 0005 	mvn.w	r0, #5
}
 80053fa:	4770      	bx	lr

080053fc <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80053fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053fe:	b083      	sub	sp, #12
 8005400:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005404:	b956      	cbnz	r6, 800541c <osSemaphoreNew+0x20>
 8005406:	b148      	cbz	r0, 800541c <osSemaphoreNew+0x20>
 8005408:	4288      	cmp	r0, r1
 800540a:	460f      	mov	r7, r1
 800540c:	d306      	bcc.n	800541c <osSemaphoreNew+0x20>
    mem = -1;

    if (attr != NULL) {
 800540e:	4615      	mov	r5, r2
 8005410:	b1fa      	cbz	r2, 8005452 <osSemaphoreNew+0x56>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005412:	e9d2 2302 	ldrd	r2, r3, [r2, #8]
 8005416:	b12a      	cbz	r2, 8005424 <osSemaphoreNew+0x28>
 8005418:	2b4f      	cmp	r3, #79	@ 0x4f
 800541a:	d828      	bhi.n	800546e <osSemaphoreNew+0x72>
  hSemaphore = NULL;
 800541c:	2400      	movs	r4, #0
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 800541e:	4620      	mov	r0, r4
 8005420:	b003      	add	sp, #12
 8005422:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1f9      	bne.n	800541c <osSemaphoreNew+0x20>
      if (max_count == 1U) {
 8005428:	2801      	cmp	r0, #1
 800542a:	d006      	beq.n	800543a <osSemaphoreNew+0x3e>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800542c:	f000 fa72 	bl	8005914 <xQueueCreateCountingSemaphore>
      if (hSemaphore != NULL) {
 8005430:	4604      	mov	r4, r0
 8005432:	2800      	cmp	r0, #0
 8005434:	d0f2      	beq.n	800541c <osSemaphoreNew+0x20>
          name = attr->name;
 8005436:	682d      	ldr	r5, [r5, #0]
 8005438:	e012      	b.n	8005460 <osSemaphoreNew+0x64>
            hSemaphore = xSemaphoreCreateBinary();
 800543a:	2203      	movs	r2, #3
 800543c:	2100      	movs	r1, #0
 800543e:	2001      	movs	r0, #1
 8005440:	f000 fa1c 	bl	800587c <xQueueGenericCreate>
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005444:	4604      	mov	r4, r0
 8005446:	2800      	cmp	r0, #0
 8005448:	d0e8      	beq.n	800541c <osSemaphoreNew+0x20>
 800544a:	b9c7      	cbnz	r7, 800547e <osSemaphoreNew+0x82>
        if (attr != NULL) {
 800544c:	2d00      	cmp	r5, #0
 800544e:	d1f2      	bne.n	8005436 <osSemaphoreNew+0x3a>
 8005450:	e006      	b.n	8005460 <osSemaphoreNew+0x64>
      if (max_count == 1U) {
 8005452:	2801      	cmp	r0, #1
 8005454:	d0f1      	beq.n	800543a <osSemaphoreNew+0x3e>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005456:	f000 fa5d 	bl	8005914 <xQueueCreateCountingSemaphore>
      if (hSemaphore != NULL) {
 800545a:	4604      	mov	r4, r0
 800545c:	2800      	cmp	r0, #0
 800545e:	d0dd      	beq.n	800541c <osSemaphoreNew+0x20>
        vQueueAddToRegistry (hSemaphore, name);
 8005460:	4620      	mov	r0, r4
 8005462:	4629      	mov	r1, r5
 8005464:	f000 fe04 	bl	8006070 <vQueueAddToRegistry>
}
 8005468:	4620      	mov	r0, r4
 800546a:	b003      	add	sp, #12
 800546c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (max_count == 1U) {
 800546e:	2801      	cmp	r0, #1
 8005470:	d010      	beq.n	8005494 <osSemaphoreNew+0x98>
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005472:	f000 fa2b 	bl	80058cc <xQueueCreateCountingSemaphoreStatic>
      if (hSemaphore != NULL) {
 8005476:	4604      	mov	r4, r0
 8005478:	2800      	cmp	r0, #0
 800547a:	d1dc      	bne.n	8005436 <osSemaphoreNew+0x3a>
 800547c:	e7ce      	b.n	800541c <osSemaphoreNew+0x20>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800547e:	2300      	movs	r3, #0
 8005480:	461a      	mov	r2, r3
 8005482:	4619      	mov	r1, r3
 8005484:	f000 fa64 	bl	8005950 <xQueueGenericSend>
 8005488:	2801      	cmp	r0, #1
 800548a:	d0df      	beq.n	800544c <osSemaphoreNew+0x50>
            vSemaphoreDelete (hSemaphore);
 800548c:	4620      	mov	r0, r4
 800548e:	f000 fdc3 	bl	8006018 <vQueueDelete>
      if (hSemaphore != NULL) {
 8005492:	e7c3      	b.n	800541c <osSemaphoreNew+0x20>
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005494:	4613      	mov	r3, r2
 8005496:	2203      	movs	r2, #3
 8005498:	9200      	str	r2, [sp, #0]
 800549a:	4631      	mov	r1, r6
 800549c:	4632      	mov	r2, r6
 800549e:	f000 f999 	bl	80057d4 <xQueueGenericCreateStatic>
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80054a2:	4604      	mov	r4, r0
 80054a4:	2800      	cmp	r0, #0
 80054a6:	d0b9      	beq.n	800541c <osSemaphoreNew+0x20>
 80054a8:	2f00      	cmp	r7, #0
 80054aa:	d0c4      	beq.n	8005436 <osSemaphoreNew+0x3a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80054ac:	4633      	mov	r3, r6
 80054ae:	4632      	mov	r2, r6
 80054b0:	4631      	mov	r1, r6
 80054b2:	f000 fa4d 	bl	8005950 <xQueueGenericSend>
 80054b6:	2801      	cmp	r0, #1
 80054b8:	d0bd      	beq.n	8005436 <osSemaphoreNew+0x3a>
 80054ba:	e7e7      	b.n	800548c <osSemaphoreNew+0x90>

080054bc <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 80054bc:	b360      	cbz	r0, 8005518 <osSemaphoreAcquire+0x5c>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80054be:	b510      	push	{r4, lr}
 80054c0:	460c      	mov	r4, r1
 80054c2:	b082      	sub	sp, #8
 80054c4:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 80054c8:	b1b3      	cbz	r3, 80054f8 <osSemaphoreAcquire+0x3c>
    if (timeout != 0U) {
 80054ca:	bb11      	cbnz	r1, 8005512 <osSemaphoreAcquire+0x56>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80054cc:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 80054ce:	9101      	str	r1, [sp, #4]
      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80054d0:	f000 fd48 	bl	8005f64 <xQueueReceiveFromISR>
 80054d4:	2801      	cmp	r0, #1
 80054d6:	d118      	bne.n	800550a <osSemaphoreAcquire+0x4e>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80054d8:	9b01      	ldr	r3, [sp, #4]
 80054da:	b913      	cbnz	r3, 80054e2 <osSemaphoreAcquire+0x26>
  stat = osOK;
 80054dc:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80054de:	b002      	add	sp, #8
 80054e0:	bd10      	pop	{r4, pc}
        portYIELD_FROM_ISR (yield);
 80054e2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80054e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ea:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80054ee:	f3bf 8f4f 	dsb	sy
 80054f2:	f3bf 8f6f 	isb	sy
 80054f6:	e7f1      	b.n	80054dc <osSemaphoreAcquire+0x20>
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80054f8:	f000 fc5e 	bl	8005db8 <xQueueSemaphoreTake>
 80054fc:	2801      	cmp	r0, #1
 80054fe:	d0ed      	beq.n	80054dc <osSemaphoreAcquire+0x20>
      if (timeout != 0U) {
 8005500:	b11c      	cbz	r4, 800550a <osSemaphoreAcquire+0x4e>
        stat = osErrorTimeout;
 8005502:	f06f 0001 	mvn.w	r0, #1
}
 8005506:	b002      	add	sp, #8
 8005508:	bd10      	pop	{r4, pc}
        stat = osErrorResource;
 800550a:	f06f 0002 	mvn.w	r0, #2
}
 800550e:	b002      	add	sp, #8
 8005510:	bd10      	pop	{r4, pc}
    stat = osErrorParameter;
 8005512:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 8005516:	e7e2      	b.n	80054de <osSemaphoreAcquire+0x22>
    stat = osErrorParameter;
 8005518:	f06f 0003 	mvn.w	r0, #3
}
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop

08005520 <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8005520:	b328      	cbz	r0, 800556e <osSemaphoreRelease+0x4e>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005522:	b500      	push	{lr}
 8005524:	b083      	sub	sp, #12
 8005526:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 800552a:	b19b      	cbz	r3, 8005554 <osSemaphoreRelease+0x34>
    yield = pdFALSE;
 800552c:	2300      	movs	r3, #0

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800552e:	a901      	add	r1, sp, #4
    yield = pdFALSE;
 8005530:	9301      	str	r3, [sp, #4]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005532:	f000 fb31 	bl	8005b98 <xQueueGiveFromISR>
 8005536:	2801      	cmp	r0, #1
 8005538:	d116      	bne.n	8005568 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
    } else {
      portYIELD_FROM_ISR (yield);
 800553a:	9b01      	ldr	r3, [sp, #4]
 800553c:	b183      	cbz	r3, 8005560 <osSemaphoreRelease+0x40>
 800553e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005546:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800554a:	f3bf 8f4f 	dsb	sy
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	e005      	b.n	8005560 <osSemaphoreRelease+0x40>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005554:	461a      	mov	r2, r3
 8005556:	4619      	mov	r1, r3
 8005558:	f000 f9fa 	bl	8005950 <xQueueGenericSend>
 800555c:	2801      	cmp	r0, #1
 800555e:	d103      	bne.n	8005568 <osSemaphoreRelease+0x48>
  stat = osOK;
 8005560:	2000      	movs	r0, #0
      stat = osErrorResource;
    }
  }

  return (stat);
}
 8005562:	b003      	add	sp, #12
 8005564:	f85d fb04 	ldr.w	pc, [sp], #4
      stat = osErrorResource;
 8005568:	f06f 0002 	mvn.w	r0, #2
 800556c:	e7f9      	b.n	8005562 <osSemaphoreRelease+0x42>
    stat = osErrorParameter;
 800556e:	f06f 0003 	mvn.w	r0, #3
}
 8005572:	4770      	bx	lr

08005574 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005574:	4b04      	ldr	r3, [pc, #16]	@ (8005588 <vApplicationGetIdleTaskMemory+0x14>)
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005576:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005578:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800557a:	4c04      	ldr	r4, [pc, #16]	@ (800558c <vApplicationGetIdleTaskMemory+0x18>)
 800557c:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800557e:	2380      	movs	r3, #128	@ 0x80
}
 8005580:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005584:	6013      	str	r3, [r2, #0]
}
 8005586:	4770      	bx	lr
 8005588:	20000d38 	.word	0x20000d38
 800558c:	20000b38 	.word	0x20000b38

08005590 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005590:	4b05      	ldr	r3, [pc, #20]	@ (80055a8 <vApplicationGetTimerTaskMemory+0x18>)
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005592:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005594:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005596:	4c05      	ldr	r4, [pc, #20]	@ (80055ac <vApplicationGetTimerTaskMemory+0x1c>)
 8005598:	600c      	str	r4, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800559a:	f44f 7380 	mov.w	r3, #256	@ 0x100
}
 800559e:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80055a2:	6013      	str	r3, [r2, #0]
}
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	20000a8c 	.word	0x20000a8c
 80055ac:	2000068c 	.word	0x2000068c

080055b0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055b0:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80055b4:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80055b8:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80055ba:	e9c0 3101 	strd	r3, r1, [r0, #4]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055be:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80055c2:	6002      	str	r2, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop

080055c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80055c8:	2300      	movs	r3, #0
 80055ca:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop

080055d0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80055d0:	6842      	ldr	r2, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80055d2:	6803      	ldr	r3, [r0, #0]
{
 80055d4:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80055d6:	6894      	ldr	r4, [r2, #8]
	( pxList->uxNumberOfItems )++;
 80055d8:	3301      	adds	r3, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80055da:	e9c1 2401 	strd	r2, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80055de:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80055e0:	6091      	str	r1, [r2, #8]
}
 80055e2:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 80055e6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80055e8:	6003      	str	r3, [r0, #0]
}
 80055ea:	4770      	bx	lr

080055ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055ec:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80055ee:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80055f0:	1c6b      	adds	r3, r5, #1
 80055f2:	d010      	beq.n	8005616 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80055f4:	f100 0308 	add.w	r3, r0, #8
 80055f8:	461c      	mov	r4, r3
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	42aa      	cmp	r2, r5
 8005600:	d9fa      	bls.n	80055f8 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8005602:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8005604:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8005606:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005608:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800560a:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800560c:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 800560e:	6108      	str	r0, [r1, #16]
}
 8005610:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 8005612:	6002      	str	r2, [r0, #0]
}
 8005614:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8005616:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8005618:	6863      	ldr	r3, [r4, #4]
 800561a:	e7f2      	b.n	8005602 <vListInsert+0x16>

0800561c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800561c:	6903      	ldr	r3, [r0, #16]
{
 800561e:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005620:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005624:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005626:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8005628:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800562a:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800562c:	bf08      	it	eq
 800562e:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8005630:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8005632:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 8005636:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8005638:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 800563a:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800563c:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 800563e:	6818      	ldr	r0, [r3, #0]
}
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop

08005644 <prvCopyDataToQueue>:

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005644:	6c03      	ldr	r3, [r0, #64]	@ 0x40
{
 8005646:	b570      	push	{r4, r5, r6, lr}
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005648:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 800564a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800564c:	b92b      	cbnz	r3, 800565a <prvCopyDataToQueue+0x16>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800564e:	6806      	ldr	r6, [r0, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005650:	3501      	adds	r5, #1
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005652:	b346      	cbz	r6, 80056a6 <prvCopyDataToQueue+0x62>
BaseType_t xReturn = pdFALSE;
 8005654:	4618      	mov	r0, r3
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005656:	63a5      	str	r5, [r4, #56]	@ 0x38

	return xReturn;
}
 8005658:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800565a:	4616      	mov	r6, r2
 800565c:	b982      	cbnz	r2, 8005680 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800565e:	461a      	mov	r2, r3
 8005660:	6840      	ldr	r0, [r0, #4]
 8005662:	f006 faf9 	bl	800bc58 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005666:	6863      	ldr	r3, [r4, #4]
 8005668:	6c21      	ldr	r1, [r4, #64]	@ 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800566a:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800566c:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800566e:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005670:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005672:	bf24      	itt	cs
 8005674:	6823      	ldrcs	r3, [r4, #0]
 8005676:	6063      	strcs	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005678:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 800567a:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800567c:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 800567e:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005680:	461a      	mov	r2, r3
 8005682:	68c0      	ldr	r0, [r0, #12]
 8005684:	f006 fae8 	bl	800bc58 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005688:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800568a:	68e3      	ldr	r3, [r4, #12]
 800568c:	4251      	negs	r1, r2
 800568e:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005690:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005692:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005694:	4293      	cmp	r3, r2
 8005696:	d202      	bcs.n	800569e <prvCopyDataToQueue+0x5a>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005698:	68a3      	ldr	r3, [r4, #8]
 800569a:	440b      	add	r3, r1
 800569c:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800569e:	2e02      	cmp	r6, #2
 80056a0:	d006      	beq.n	80056b0 <prvCopyDataToQueue+0x6c>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056a2:	3501      	adds	r5, #1
 80056a4:	e7e9      	b.n	800567a <prvCopyDataToQueue+0x36>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80056a6:	6880      	ldr	r0, [r0, #8]
 80056a8:	f001 fb84 	bl	8006db4 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80056ac:	60a6      	str	r6, [r4, #8]
 80056ae:	e7d2      	b.n	8005656 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056b0:	2d01      	cmp	r5, #1
 80056b2:	bf38      	it	cc
 80056b4:	2501      	movcc	r5, #1
BaseType_t xReturn = pdFALSE;
 80056b6:	2000      	movs	r0, #0
 80056b8:	e7cd      	b.n	8005656 <prvCopyDataToQueue+0x12>
 80056ba:	bf00      	nop

080056bc <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80056bc:	b570      	push	{r4, r5, r6, lr}
 80056be:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80056c0:	f001 fff0 	bl	80076a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80056c4:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 80056c8:	b25c      	sxtb	r4, r3

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80056ca:	2c00      	cmp	r4, #0
 80056cc:	dd14      	ble.n	80056f8 <prvUnlockQueue+0x3c>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056ce:	f105 0624 	add.w	r6, r5, #36	@ 0x24
 80056d2:	e003      	b.n	80056dc <prvUnlockQueue+0x20>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80056d4:	1e63      	subs	r3, r4, #1
 80056d6:	b2da      	uxtb	r2, r3
 80056d8:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80056da:	b16a      	cbz	r2, 80056f8 <prvUnlockQueue+0x3c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056dc:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056de:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056e0:	b153      	cbz	r3, 80056f8 <prvUnlockQueue+0x3c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056e2:	f001 fa5d 	bl	8006ba0 <xTaskRemoveFromEventList>
 80056e6:	2800      	cmp	r0, #0
 80056e8:	d0f4      	beq.n	80056d4 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 80056ea:	f001 faed 	bl	8006cc8 <vTaskMissedYield>
			--cTxLock;
 80056ee:	1e63      	subs	r3, r4, #1
 80056f0:	b2da      	uxtb	r2, r3
 80056f2:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80056f4:	2a00      	cmp	r2, #0
 80056f6:	d1f1      	bne.n	80056dc <prvUnlockQueue+0x20>
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80056f8:	23ff      	movs	r3, #255	@ 0xff
 80056fa:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80056fe:	f001 fff3 	bl	80076e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005702:	f001 ffcf 	bl	80076a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005706:	f895 3044 	ldrb.w	r3, [r5, #68]	@ 0x44
 800570a:	b25c      	sxtb	r4, r3

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800570c:	2c00      	cmp	r4, #0
 800570e:	dd14      	ble.n	800573a <prvUnlockQueue+0x7e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005710:	f105 0610 	add.w	r6, r5, #16
 8005714:	e003      	b.n	800571e <prvUnlockQueue+0x62>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005716:	1e63      	subs	r3, r4, #1
 8005718:	b2da      	uxtb	r2, r3
 800571a:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800571c:	b16a      	cbz	r2, 800573a <prvUnlockQueue+0x7e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800571e:	692b      	ldr	r3, [r5, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005720:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005722:	b153      	cbz	r3, 800573a <prvUnlockQueue+0x7e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005724:	f001 fa3c 	bl	8006ba0 <xTaskRemoveFromEventList>
 8005728:	2800      	cmp	r0, #0
 800572a:	d0f4      	beq.n	8005716 <prvUnlockQueue+0x5a>
					vTaskMissedYield();
 800572c:	f001 facc 	bl	8006cc8 <vTaskMissedYield>
				--cRxLock;
 8005730:	1e63      	subs	r3, r4, #1
 8005732:	b2da      	uxtb	r2, r3
 8005734:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005736:	2a00      	cmp	r2, #0
 8005738:	d1f1      	bne.n	800571e <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800573a:	23ff      	movs	r3, #255	@ 0xff
 800573c:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
}
 8005740:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8005744:	f001 bfd0 	b.w	80076e8 <vPortExitCritical>

08005748 <xQueueGenericReset>:
{
 8005748:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 800574a:	b1e0      	cbz	r0, 8005786 <xQueueGenericReset+0x3e>
 800574c:	4604      	mov	r4, r0
 800574e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 8005750:	f001 ffa8 	bl	80076a4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005754:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 8005758:	6821      	ldr	r1, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800575a:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800575c:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005760:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005762:	440a      	add	r2, r1
 8005764:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005766:	2200      	movs	r2, #0
 8005768:	63a2      	str	r2, [r4, #56]	@ 0x38
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800576a:	440b      	add	r3, r1
		pxQueue->cRxLock = queueUNLOCKED;
 800576c:	22ff      	movs	r2, #255	@ 0xff
 800576e:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005772:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 8005774:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8005778:	b975      	cbnz	r5, 8005798 <xQueueGenericReset+0x50>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800577a:	6923      	ldr	r3, [r4, #16]
 800577c:	b9c3      	cbnz	r3, 80057b0 <xQueueGenericReset+0x68>
	taskEXIT_CRITICAL();
 800577e:	f001 ffb3 	bl	80076e8 <vPortExitCritical>
}
 8005782:	2001      	movs	r0, #1
 8005784:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578a:	f383 8811 	msr	BASEPRI, r3
 800578e:	f3bf 8f6f 	isb	sy
 8005792:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8005796:	e7fe      	b.n	8005796 <xQueueGenericReset+0x4e>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005798:	f104 0010 	add.w	r0, r4, #16
 800579c:	f7ff ff08 	bl	80055b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80057a0:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80057a4:	f7ff ff04 	bl	80055b0 <vListInitialise>
	taskEXIT_CRITICAL();
 80057a8:	f001 ff9e 	bl	80076e8 <vPortExitCritical>
}
 80057ac:	2001      	movs	r0, #1
 80057ae:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057b0:	f104 0010 	add.w	r0, r4, #16
 80057b4:	f001 f9f4 	bl	8006ba0 <xTaskRemoveFromEventList>
 80057b8:	2800      	cmp	r0, #0
 80057ba:	d0e0      	beq.n	800577e <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 80057bc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80057c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057c4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80057c8:	f3bf 8f4f 	dsb	sy
 80057cc:	f3bf 8f6f 	isb	sy
 80057d0:	e7d5      	b.n	800577e <xQueueGenericReset+0x36>
 80057d2:	bf00      	nop

080057d4 <xQueueGenericCreateStatic>:
	{
 80057d4:	b530      	push	{r4, r5, lr}
 80057d6:	b085      	sub	sp, #20
 80057d8:	f89d 4020 	ldrb.w	r4, [sp, #32]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80057dc:	b940      	cbnz	r0, 80057f0 <xQueueGenericCreateStatic+0x1c>
 80057de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e2:	f383 8811 	msr	BASEPRI, r3
 80057e6:	f3bf 8f6f 	isb	sy
 80057ea:	f3bf 8f4f 	dsb	sy
 80057ee:	e7fe      	b.n	80057ee <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 80057f0:	b17b      	cbz	r3, 8005812 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80057f2:	b38a      	cbz	r2, 8005858 <xQueueGenericCreateStatic+0x84>
 80057f4:	b1b1      	cbz	r1, 8005824 <xQueueGenericCreateStatic+0x50>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80057f6:	2550      	movs	r5, #80	@ 0x50
 80057f8:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 80057fa:	9d03      	ldr	r5, [sp, #12]
 80057fc:	2d50      	cmp	r5, #80	@ 0x50
 80057fe:	d01a      	beq.n	8005836 <xQueueGenericCreateStatic+0x62>
 8005800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005804:	f383 8811 	msr	BASEPRI, r3
 8005808:	f3bf 8f6f 	isb	sy
 800580c:	f3bf 8f4f 	dsb	sy
 8005810:	e7fe      	b.n	8005810 <xQueueGenericCreateStatic+0x3c>
 8005812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005816:	f383 8811 	msr	BASEPRI, r3
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8005822:	e7fe      	b.n	8005822 <xQueueGenericCreateStatic+0x4e>
 8005824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005828:	f383 8811 	msr	BASEPRI, r3
 800582c:	f3bf 8f6f 	isb	sy
 8005830:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005834:	e7fe      	b.n	8005834 <xQueueGenericCreateStatic+0x60>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005836:	9d03      	ldr	r5, [sp, #12]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005838:	601a      	str	r2, [r3, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 800583a:	e9c3 010f 	strd	r0, r1, [r3, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800583e:	2101      	movs	r1, #1
 8005840:	f883 1046 	strb.w	r1, [r3, #70]	@ 0x46
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005844:	4618      	mov	r0, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005846:	9301      	str	r3, [sp, #4]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005848:	f7ff ff7e 	bl	8005748 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800584c:	9b01      	ldr	r3, [sp, #4]
	}
 800584e:	4618      	mov	r0, r3
		pxNewQueue->ucQueueType = ucQueueType;
 8005850:	f883 404c 	strb.w	r4, [r3, #76]	@ 0x4c
	}
 8005854:	b005      	add	sp, #20
 8005856:	bd30      	pop	{r4, r5, pc}
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005858:	b939      	cbnz	r1, 800586a <xQueueGenericCreateStatic+0x96>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800585a:	2250      	movs	r2, #80	@ 0x50
 800585c:	9203      	str	r2, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 800585e:	9a03      	ldr	r2, [sp, #12]
 8005860:	2a50      	cmp	r2, #80	@ 0x50
 8005862:	d1cd      	bne.n	8005800 <xQueueGenericCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005864:	9a03      	ldr	r2, [sp, #12]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005866:	461a      	mov	r2, r3
 8005868:	e7e6      	b.n	8005838 <xQueueGenericCreateStatic+0x64>
 800586a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800586e:	f383 8811 	msr	BASEPRI, r3
 8005872:	f3bf 8f6f 	isb	sy
 8005876:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800587a:	e7fe      	b.n	800587a <xQueueGenericCreateStatic+0xa6>

0800587c <xQueueGenericCreate>:
	{
 800587c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800587e:	b940      	cbnz	r0, 8005892 <xQueueGenericCreate+0x16>
 8005880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005884:	f383 8811 	msr	BASEPRI, r3
 8005888:	f3bf 8f6f 	isb	sy
 800588c:	f3bf 8f4f 	dsb	sy
 8005890:	e7fe      	b.n	8005890 <xQueueGenericCreate+0x14>
 8005892:	4604      	mov	r4, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005894:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005898:	3050      	adds	r0, #80	@ 0x50
 800589a:	460d      	mov	r5, r1
 800589c:	4616      	mov	r6, r2
 800589e:	f002 f87b 	bl	8007998 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80058a2:	4607      	mov	r7, r0
 80058a4:	b170      	cbz	r0, 80058c4 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80058a6:	2300      	movs	r3, #0
 80058a8:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 80058ac:	b165      	cbz	r5, 80058c8 <xQueueGenericCreate+0x4c>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058ae:	f100 0350 	add.w	r3, r0, #80	@ 0x50
	pxNewQueue->uxItemSize = uxItemSize;
 80058b2:	e9c7 450f 	strd	r4, r5, [r7, #60]	@ 0x3c
 80058b6:	603b      	str	r3, [r7, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80058b8:	2101      	movs	r1, #1
 80058ba:	4638      	mov	r0, r7
 80058bc:	f7ff ff44 	bl	8005748 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80058c0:	f887 604c 	strb.w	r6, [r7, #76]	@ 0x4c
	}
 80058c4:	4638      	mov	r0, r7
 80058c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80058c8:	4603      	mov	r3, r0
 80058ca:	e7f2      	b.n	80058b2 <xQueueGenericCreate+0x36>

080058cc <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 80058cc:	b940      	cbnz	r0, 80058e0 <xQueueCreateCountingSemaphoreStatic+0x14>
 80058ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d2:	f383 8811 	msr	BASEPRI, r3
 80058d6:	f3bf 8f6f 	isb	sy
 80058da:	f3bf 8f4f 	dsb	sy
 80058de:	e7fe      	b.n	80058de <xQueueCreateCountingSemaphoreStatic+0x12>
	{
 80058e0:	b510      	push	{r4, lr}
		configASSERT( uxInitialCount <= uxMaxCount );
 80058e2:	4288      	cmp	r0, r1
	{
 80058e4:	b082      	sub	sp, #8
 80058e6:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 80058e8:	d208      	bcs.n	80058fc <xQueueCreateCountingSemaphoreStatic+0x30>
 80058ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ee:	f383 8811 	msr	BASEPRI, r3
 80058f2:	f3bf 8f6f 	isb	sy
 80058f6:	f3bf 8f4f 	dsb	sy
 80058fa:	e7fe      	b.n	80058fa <xQueueCreateCountingSemaphoreStatic+0x2e>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80058fc:	2102      	movs	r1, #2
 80058fe:	4613      	mov	r3, r2
 8005900:	2200      	movs	r2, #0
 8005902:	9100      	str	r1, [sp, #0]
 8005904:	4611      	mov	r1, r2
 8005906:	f7ff ff65 	bl	80057d4 <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 800590a:	b100      	cbz	r0, 800590e <xQueueCreateCountingSemaphoreStatic+0x42>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800590c:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 800590e:	b002      	add	sp, #8
 8005910:	bd10      	pop	{r4, pc}
 8005912:	bf00      	nop

08005914 <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 8005914:	b940      	cbnz	r0, 8005928 <xQueueCreateCountingSemaphore+0x14>
 8005916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	e7fe      	b.n	8005926 <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005928:	4288      	cmp	r0, r1
	{
 800592a:	b510      	push	{r4, lr}
 800592c:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 800592e:	d208      	bcs.n	8005942 <xQueueCreateCountingSemaphore+0x2e>
 8005930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005934:	f383 8811 	msr	BASEPRI, r3
 8005938:	f3bf 8f6f 	isb	sy
 800593c:	f3bf 8f4f 	dsb	sy
 8005940:	e7fe      	b.n	8005940 <xQueueCreateCountingSemaphore+0x2c>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005942:	2202      	movs	r2, #2
 8005944:	2100      	movs	r1, #0
 8005946:	f7ff ff99 	bl	800587c <xQueueGenericCreate>
		if( xHandle != NULL )
 800594a:	b100      	cbz	r0, 800594e <xQueueCreateCountingSemaphore+0x3a>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800594c:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 800594e:	bd10      	pop	{r4, pc}

08005950 <xQueueGenericSend>:
{
 8005950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005952:	b085      	sub	sp, #20
 8005954:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8005956:	2800      	cmp	r0, #0
 8005958:	d07e      	beq.n	8005a58 <xQueueGenericSend+0x108>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800595a:	460e      	mov	r6, r1
 800595c:	461d      	mov	r5, r3
 800595e:	4604      	mov	r4, r0
 8005960:	2900      	cmp	r1, #0
 8005962:	d069      	beq.n	8005a38 <xQueueGenericSend+0xe8>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005964:	2d02      	cmp	r5, #2
 8005966:	d10b      	bne.n	8005980 <xQueueGenericSend+0x30>
 8005968:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800596a:	2b01      	cmp	r3, #1
 800596c:	d008      	beq.n	8005980 <xQueueGenericSend+0x30>
 800596e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005972:	f383 8811 	msr	BASEPRI, r3
 8005976:	f3bf 8f6f 	isb	sy
 800597a:	f3bf 8f4f 	dsb	sy
 800597e:	e7fe      	b.n	800597e <xQueueGenericSend+0x2e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005980:	f001 f9c4 	bl	8006d0c <xTaskGetSchedulerState>
 8005984:	2800      	cmp	r0, #0
 8005986:	d070      	beq.n	8005a6a <xQueueGenericSend+0x11a>
		taskENTER_CRITICAL();
 8005988:	f001 fe8c 	bl	80076a4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800598c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800598e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005990:	429a      	cmp	r2, r3
 8005992:	d376      	bcc.n	8005a82 <xQueueGenericSend+0x132>
 8005994:	2d02      	cmp	r5, #2
 8005996:	d074      	beq.n	8005a82 <xQueueGenericSend+0x132>
 8005998:	2200      	movs	r2, #0
		prvLockQueue( pxQueue );
 800599a:	4617      	mov	r7, r2
 800599c:	e00e      	b.n	80059bc <xQueueGenericSend+0x6c>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800599e:	f001 fea3 	bl	80076e8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80059a2:	4620      	mov	r0, r4
 80059a4:	f7ff fe8a 	bl	80056bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80059a8:	f001 f81c 	bl	80069e4 <xTaskResumeAll>
		taskENTER_CRITICAL();
 80059ac:	f001 fe7a 	bl	80076a4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80059b0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80059b2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80059b4:	4299      	cmp	r1, r3
 80059b6:	f04f 0201 	mov.w	r2, #1
 80059ba:	d362      	bcc.n	8005a82 <xQueueGenericSend+0x132>
				if( xTicksToWait == ( TickType_t ) 0 )
 80059bc:	9801      	ldr	r0, [sp, #4]
 80059be:	2800      	cmp	r0, #0
 80059c0:	d076      	beq.n	8005ab0 <xQueueGenericSend+0x160>
				else if( xEntryTimeSet == pdFALSE )
 80059c2:	2a00      	cmp	r2, #0
 80059c4:	d044      	beq.n	8005a50 <xQueueGenericSend+0x100>
		taskEXIT_CRITICAL();
 80059c6:	f001 fe8f 	bl	80076e8 <vPortExitCritical>
		vTaskSuspendAll();
 80059ca:	f000 feb1 	bl	8006730 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80059ce:	f001 fe69 	bl	80076a4 <vPortEnterCritical>
 80059d2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80059d6:	2bff      	cmp	r3, #255	@ 0xff
 80059d8:	bf08      	it	eq
 80059da:	f884 7044 	strbeq.w	r7, [r4, #68]	@ 0x44
 80059de:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 80059e2:	2aff      	cmp	r2, #255	@ 0xff
 80059e4:	bf08      	it	eq
 80059e6:	f884 7045 	strbeq.w	r7, [r4, #69]	@ 0x45
 80059ea:	f001 fe7d 	bl	80076e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80059ee:	a901      	add	r1, sp, #4
 80059f0:	a802      	add	r0, sp, #8
 80059f2:	f001 f927 	bl	8006c44 <xTaskCheckForTimeOut>
 80059f6:	2800      	cmp	r0, #0
 80059f8:	d15e      	bne.n	8005ab8 <xQueueGenericSend+0x168>
	taskENTER_CRITICAL();
 80059fa:	f001 fe53 	bl	80076a4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80059fe:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005a00:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d1cb      	bne.n	800599e <xQueueGenericSend+0x4e>
	taskEXIT_CRITICAL();
 8005a06:	f001 fe6f 	bl	80076e8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005a0a:	9901      	ldr	r1, [sp, #4]
 8005a0c:	f104 0010 	add.w	r0, r4, #16
 8005a10:	f001 f88e 	bl	8006b30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005a14:	4620      	mov	r0, r4
 8005a16:	f7ff fe51 	bl	80056bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005a1a:	f000 ffe3 	bl	80069e4 <xTaskResumeAll>
 8005a1e:	2800      	cmp	r0, #0
 8005a20:	d1c4      	bne.n	80059ac <xQueueGenericSend+0x5c>
					portYIELD_WITHIN_API();
 8005a22:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005a26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a2a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005a2e:	f3bf 8f4f 	dsb	sy
 8005a32:	f3bf 8f6f 	isb	sy
 8005a36:	e7b9      	b.n	80059ac <xQueueGenericSend+0x5c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a38:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d092      	beq.n	8005964 <xQueueGenericSend+0x14>
 8005a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a42:	f383 8811 	msr	BASEPRI, r3
 8005a46:	f3bf 8f6f 	isb	sy
 8005a4a:	f3bf 8f4f 	dsb	sy
 8005a4e:	e7fe      	b.n	8005a4e <xQueueGenericSend+0xfe>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a50:	a802      	add	r0, sp, #8
 8005a52:	f001 f8eb 	bl	8006c2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a56:	e7b6      	b.n	80059c6 <xQueueGenericSend+0x76>
 8005a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a5c:	f383 8811 	msr	BASEPRI, r3
 8005a60:	f3bf 8f6f 	isb	sy
 8005a64:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8005a68:	e7fe      	b.n	8005a68 <xQueueGenericSend+0x118>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a6a:	9b01      	ldr	r3, [sp, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d08b      	beq.n	8005988 <xQueueGenericSend+0x38>
 8005a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a74:	f383 8811 	msr	BASEPRI, r3
 8005a78:	f3bf 8f6f 	isb	sy
 8005a7c:	f3bf 8f4f 	dsb	sy
 8005a80:	e7fe      	b.n	8005a80 <xQueueGenericSend+0x130>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a82:	462a      	mov	r2, r5
 8005a84:	4631      	mov	r1, r6
 8005a86:	4620      	mov	r0, r4
 8005a88:	f7ff fddc 	bl	8005644 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a8c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005a8e:	b9cb      	cbnz	r3, 8005ac4 <xQueueGenericSend+0x174>
					else if( xYieldRequired != pdFALSE )
 8005a90:	b148      	cbz	r0, 8005aa6 <xQueueGenericSend+0x156>
						queueYIELD_IF_USING_PREEMPTION();
 8005a92:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005a96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a9a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005a9e:	f3bf 8f4f 	dsb	sy
 8005aa2:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8005aa6:	f001 fe1f 	bl	80076e8 <vPortExitCritical>
				return pdPASS;
 8005aaa:	2001      	movs	r0, #1
}
 8005aac:	b005      	add	sp, #20
 8005aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
 8005ab0:	f001 fe1a 	bl	80076e8 <vPortExitCritical>
					return errQUEUE_FULL;
 8005ab4:	2000      	movs	r0, #0
 8005ab6:	e7f9      	b.n	8005aac <xQueueGenericSend+0x15c>
			prvUnlockQueue( pxQueue );
 8005ab8:	4620      	mov	r0, r4
 8005aba:	f7ff fdff 	bl	80056bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005abe:	f000 ff91 	bl	80069e4 <xTaskResumeAll>
			return errQUEUE_FULL;
 8005ac2:	e7f7      	b.n	8005ab4 <xQueueGenericSend+0x164>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ac4:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8005ac8:	f001 f86a 	bl	8006ba0 <xTaskRemoveFromEventList>
 8005acc:	2800      	cmp	r0, #0
 8005ace:	d0ea      	beq.n	8005aa6 <xQueueGenericSend+0x156>
 8005ad0:	e7df      	b.n	8005a92 <xQueueGenericSend+0x142>
 8005ad2:	bf00      	nop

08005ad4 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	d048      	beq.n	8005b6a <xQueueGenericSendFromISR+0x96>
{
 8005ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005adc:	460e      	mov	r6, r1
 8005ade:	4617      	mov	r7, r2
 8005ae0:	461d      	mov	r5, r3
 8005ae2:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ae4:	b321      	cbz	r1, 8005b30 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ae6:	2d02      	cmp	r5, #2
 8005ae8:	d10b      	bne.n	8005b02 <xQueueGenericSendFromISR+0x2e>
 8005aea:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d008      	beq.n	8005b02 <xQueueGenericSendFromISR+0x2e>
 8005af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	e7fe      	b.n	8005b00 <xQueueGenericSendFromISR+0x2c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b02:	f001 feeb 	bl	80078dc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005b06:	f3ef 8811 	mrs	r8, BASEPRI
 8005b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b0e:	f383 8811 	msr	BASEPRI, r3
 8005b12:	f3bf 8f6f 	isb	sy
 8005b16:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b1a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005b1c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d312      	bcc.n	8005b48 <xQueueGenericSendFromISR+0x74>
 8005b22:	2d02      	cmp	r5, #2
 8005b24:	d010      	beq.n	8005b48 <xQueueGenericSendFromISR+0x74>
			xReturn = errQUEUE_FULL;
 8005b26:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005b28:	f388 8811 	msr	BASEPRI, r8
}
 8005b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b30:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d0d7      	beq.n	8005ae6 <xQueueGenericSendFromISR+0x12>
	__asm volatile
 8005b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b3a:	f383 8811 	msr	BASEPRI, r3
 8005b3e:	f3bf 8f6f 	isb	sy
 8005b42:	f3bf 8f4f 	dsb	sy
 8005b46:	e7fe      	b.n	8005b46 <xQueueGenericSendFromISR+0x72>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b48:	462a      	mov	r2, r5
			const int8_t cTxLock = pxQueue->cTxLock;
 8005b4a:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b4e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b50:	4631      	mov	r1, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 8005b52:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b54:	4620      	mov	r0, r4
 8005b56:	f7ff fd75 	bl	8005644 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8005b5a:	1c6b      	adds	r3, r5, #1
 8005b5c:	d00e      	beq.n	8005b7c <xQueueGenericSendFromISR+0xa8>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005b5e:	1c6b      	adds	r3, r5, #1
 8005b60:	b25b      	sxtb	r3, r3
 8005b62:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			xReturn = pdPASS;
 8005b66:	2001      	movs	r0, #1
 8005b68:	e7de      	b.n	8005b28 <xQueueGenericSendFromISR+0x54>
 8005b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6e:	f383 8811 	msr	BASEPRI, r3
 8005b72:	f3bf 8f6f 	isb	sy
 8005b76:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8005b7a:	e7fe      	b.n	8005b7a <xQueueGenericSendFromISR+0xa6>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b7c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d0f1      	beq.n	8005b66 <xQueueGenericSendFromISR+0x92>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b82:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8005b86:	f001 f80b 	bl	8006ba0 <xTaskRemoveFromEventList>
 8005b8a:	2800      	cmp	r0, #0
 8005b8c:	d0eb      	beq.n	8005b66 <xQueueGenericSendFromISR+0x92>
							if( pxHigherPriorityTaskWoken != NULL )
 8005b8e:	2f00      	cmp	r7, #0
 8005b90:	d0e9      	beq.n	8005b66 <xQueueGenericSendFromISR+0x92>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005b92:	2301      	movs	r3, #1
 8005b94:	603b      	str	r3, [r7, #0]
 8005b96:	e7e6      	b.n	8005b66 <xQueueGenericSendFromISR+0x92>

08005b98 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8005b98:	b360      	cbz	r0, 8005bf4 <xQueueGiveFromISR+0x5c>
	configASSERT( pxQueue->uxItemSize == 0 );
 8005b9a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
{
 8005b9c:	b570      	push	{r4, r5, r6, lr}
 8005b9e:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8005ba0:	b143      	cbz	r3, 8005bb4 <xQueueGiveFromISR+0x1c>
 8005ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	e7fe      	b.n	8005bb2 <xQueueGiveFromISR+0x1a>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005bb4:	6803      	ldr	r3, [r0, #0]
 8005bb6:	460d      	mov	r5, r1
 8005bb8:	b32b      	cbz	r3, 8005c06 <xQueueGiveFromISR+0x6e>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005bba:	f001 fe8f 	bl	80078dc <vPortValidateInterruptPriority>
	__asm volatile
 8005bbe:	f3ef 8611 	mrs	r6, BASEPRI
 8005bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc6:	f383 8811 	msr	BASEPRI, r3
 8005bca:	f3bf 8f6f 	isb	sy
 8005bce:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005bd2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005bd4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d921      	bls.n	8005c1e <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 8005bda:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005bde:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 8005be0:	2aff      	cmp	r2, #255	@ 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005be2:	63a3      	str	r3, [r4, #56]	@ 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 8005be4:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 8005be6:	d01e      	beq.n	8005c26 <xQueueGiveFromISR+0x8e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005be8:	3301      	adds	r3, #1
 8005bea:	b25b      	sxtb	r3, r3
 8005bec:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			xReturn = pdPASS;
 8005bf0:	2001      	movs	r0, #1
 8005bf2:	e015      	b.n	8005c20 <xQueueGiveFromISR+0x88>
	__asm volatile
 8005bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf8:	f383 8811 	msr	BASEPRI, r3
 8005bfc:	f3bf 8f6f 	isb	sy
 8005c00:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8005c04:	e7fe      	b.n	8005c04 <xQueueGiveFromISR+0x6c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005c06:	6883      	ldr	r3, [r0, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d0d6      	beq.n	8005bba <xQueueGiveFromISR+0x22>
 8005c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c10:	f383 8811 	msr	BASEPRI, r3
 8005c14:	f3bf 8f6f 	isb	sy
 8005c18:	f3bf 8f4f 	dsb	sy
 8005c1c:	e7fe      	b.n	8005c1c <xQueueGiveFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8005c1e:	2000      	movs	r0, #0
	__asm volatile
 8005c20:	f386 8811 	msr	BASEPRI, r6
}
 8005c24:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c26:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d0e1      	beq.n	8005bf0 <xQueueGiveFromISR+0x58>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c2c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8005c30:	f000 ffb6 	bl	8006ba0 <xTaskRemoveFromEventList>
 8005c34:	2800      	cmp	r0, #0
 8005c36:	d0db      	beq.n	8005bf0 <xQueueGiveFromISR+0x58>
							if( pxHigherPriorityTaskWoken != NULL )
 8005c38:	2d00      	cmp	r5, #0
 8005c3a:	d0d9      	beq.n	8005bf0 <xQueueGiveFromISR+0x58>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	602b      	str	r3, [r5, #0]
 8005c40:	e7d6      	b.n	8005bf0 <xQueueGiveFromISR+0x58>
 8005c42:	bf00      	nop

08005c44 <xQueueReceive>:
{
 8005c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c46:	b085      	sub	sp, #20
 8005c48:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8005c4a:	2800      	cmp	r0, #0
 8005c4c:	f000 8084 	beq.w	8005d58 <xQueueReceive+0x114>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c50:	460e      	mov	r6, r1
 8005c52:	4604      	mov	r4, r0
 8005c54:	2900      	cmp	r1, #0
 8005c56:	d041      	beq.n	8005cdc <xQueueReceive+0x98>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c58:	f001 f858 	bl	8006d0c <xTaskGetSchedulerState>
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	d049      	beq.n	8005cf4 <xQueueReceive+0xb0>
		taskENTER_CRITICAL();
 8005c60:	f001 fd20 	bl	80076a4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c64:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c66:	2d00      	cmp	r5, #0
 8005c68:	d17f      	bne.n	8005d6a <xQueueReceive+0x126>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005c6a:	9b01      	ldr	r3, [sp, #4]
 8005c6c:	b38b      	cbz	r3, 8005cd2 <xQueueReceive+0x8e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005c6e:	a802      	add	r0, sp, #8
 8005c70:	f000 ffdc 	bl	8006c2c <vTaskInternalSetTimeOutState>
		prvLockQueue( pxQueue );
 8005c74:	462f      	mov	r7, r5
		taskEXIT_CRITICAL();
 8005c76:	f001 fd37 	bl	80076e8 <vPortExitCritical>
		vTaskSuspendAll();
 8005c7a:	f000 fd59 	bl	8006730 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c7e:	f001 fd11 	bl	80076a4 <vPortEnterCritical>
 8005c82:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8005c86:	2bff      	cmp	r3, #255	@ 0xff
 8005c88:	bf08      	it	eq
 8005c8a:	f884 7044 	strbeq.w	r7, [r4, #68]	@ 0x44
 8005c8e:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8005c92:	2bff      	cmp	r3, #255	@ 0xff
 8005c94:	bf08      	it	eq
 8005c96:	f884 7045 	strbeq.w	r7, [r4, #69]	@ 0x45
 8005c9a:	f001 fd25 	bl	80076e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c9e:	a901      	add	r1, sp, #4
 8005ca0:	a802      	add	r0, sp, #8
 8005ca2:	f000 ffcf 	bl	8006c44 <xTaskCheckForTimeOut>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	d130      	bne.n	8005d0c <xQueueReceive+0xc8>
	taskENTER_CRITICAL();
 8005caa:	f001 fcfb 	bl	80076a4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005cae:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d038      	beq.n	8005d26 <xQueueReceive+0xe2>
	taskEXIT_CRITICAL();
 8005cb4:	f001 fd18 	bl	80076e8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8005cb8:	4620      	mov	r0, r4
 8005cba:	f7ff fcff 	bl	80056bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005cbe:	f000 fe91 	bl	80069e4 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8005cc2:	f001 fcef 	bl	80076a4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005cc6:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005cc8:	2d00      	cmp	r5, #0
 8005cca:	d14e      	bne.n	8005d6a <xQueueReceive+0x126>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ccc:	9b01      	ldr	r3, [sp, #4]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d1d1      	bne.n	8005c76 <xQueueReceive+0x32>
					taskEXIT_CRITICAL();
 8005cd2:	f001 fd09 	bl	80076e8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8005cd6:	2000      	movs	r0, #0
}
 8005cd8:	b005      	add	sp, #20
 8005cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005cdc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d0ba      	beq.n	8005c58 <xQueueReceive+0x14>
	__asm volatile
 8005ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce6:	f383 8811 	msr	BASEPRI, r3
 8005cea:	f3bf 8f6f 	isb	sy
 8005cee:	f3bf 8f4f 	dsb	sy
 8005cf2:	e7fe      	b.n	8005cf2 <xQueueReceive+0xae>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005cf4:	9b01      	ldr	r3, [sp, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d0b2      	beq.n	8005c60 <xQueueReceive+0x1c>
 8005cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfe:	f383 8811 	msr	BASEPRI, r3
 8005d02:	f3bf 8f6f 	isb	sy
 8005d06:	f3bf 8f4f 	dsb	sy
 8005d0a:	e7fe      	b.n	8005d0a <xQueueReceive+0xc6>
			prvUnlockQueue( pxQueue );
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	f7ff fcd5 	bl	80056bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d12:	f000 fe67 	bl	80069e4 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8005d16:	f001 fcc5 	bl	80076a4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005d1a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d0d8      	beq.n	8005cd2 <xQueueReceive+0x8e>
	taskEXIT_CRITICAL();
 8005d20:	f001 fce2 	bl	80076e8 <vPortExitCritical>
	return xReturn;
 8005d24:	e7cd      	b.n	8005cc2 <xQueueReceive+0x7e>
	taskEXIT_CRITICAL();
 8005d26:	f001 fcdf 	bl	80076e8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005d2a:	9901      	ldr	r1, [sp, #4]
 8005d2c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8005d30:	f000 fefe 	bl	8006b30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005d34:	4620      	mov	r0, r4
 8005d36:	f7ff fcc1 	bl	80056bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005d3a:	f000 fe53 	bl	80069e4 <xTaskResumeAll>
 8005d3e:	2800      	cmp	r0, #0
 8005d40:	d1bf      	bne.n	8005cc2 <xQueueReceive+0x7e>
					portYIELD_WITHIN_API();
 8005d42:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d4a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005d4e:	f3bf 8f4f 	dsb	sy
 8005d52:	f3bf 8f6f 	isb	sy
 8005d56:	e7b4      	b.n	8005cc2 <xQueueReceive+0x7e>
 8005d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8005d68:	e7fe      	b.n	8005d68 <xQueueReceive+0x124>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005d6a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005d6c:	b152      	cbz	r2, 8005d84 <xQueueReceive+0x140>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005d6e:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d70:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005d72:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d74:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005d76:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005d78:	bf24      	itt	cs
 8005d7a:	6821      	ldrcs	r1, [r4, #0]
 8005d7c:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005d7e:	4630      	mov	r0, r6
 8005d80:	f005 ff6a 	bl	800bc58 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005d84:	3d01      	subs	r5, #1
 8005d86:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d88:	6923      	ldr	r3, [r4, #16]
 8005d8a:	b91b      	cbnz	r3, 8005d94 <xQueueReceive+0x150>
				taskEXIT_CRITICAL();
 8005d8c:	f001 fcac 	bl	80076e8 <vPortExitCritical>
				return pdPASS;
 8005d90:	2001      	movs	r0, #1
 8005d92:	e7a1      	b.n	8005cd8 <xQueueReceive+0x94>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d94:	f104 0010 	add.w	r0, r4, #16
 8005d98:	f000 ff02 	bl	8006ba0 <xTaskRemoveFromEventList>
 8005d9c:	2800      	cmp	r0, #0
 8005d9e:	d0f5      	beq.n	8005d8c <xQueueReceive+0x148>
						queueYIELD_IF_USING_PREEMPTION();
 8005da0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005da4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005da8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	f3bf 8f6f 	isb	sy
 8005db4:	e7ea      	b.n	8005d8c <xQueueReceive+0x148>
 8005db6:	bf00      	nop

08005db8 <xQueueSemaphoreTake>:
{
 8005db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dba:	b085      	sub	sp, #20
 8005dbc:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8005dbe:	2800      	cmp	r0, #0
 8005dc0:	d057      	beq.n	8005e72 <xQueueSemaphoreTake+0xba>
	configASSERT( pxQueue->uxItemSize == 0 );
 8005dc2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005dc4:	4604      	mov	r4, r0
 8005dc6:	b143      	cbz	r3, 8005dda <xQueueSemaphoreTake+0x22>
 8005dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dcc:	f383 8811 	msr	BASEPRI, r3
 8005dd0:	f3bf 8f6f 	isb	sy
 8005dd4:	f3bf 8f4f 	dsb	sy
 8005dd8:	e7fe      	b.n	8005dd8 <xQueueSemaphoreTake+0x20>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005dda:	f000 ff97 	bl	8006d0c <xTaskGetSchedulerState>
 8005dde:	2800      	cmp	r0, #0
 8005de0:	d050      	beq.n	8005e84 <xQueueSemaphoreTake+0xcc>
		taskENTER_CRITICAL();
 8005de2:	f001 fc5f 	bl	80076a4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005de6:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005de8:	2d00      	cmp	r5, #0
 8005dea:	f040 809b 	bne.w	8005f24 <xQueueSemaphoreTake+0x16c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005dee:	9b01      	ldr	r3, [sp, #4]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f000 808b 	beq.w	8005f0c <xQueueSemaphoreTake+0x154>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005df6:	a802      	add	r0, sp, #8
 8005df8:	f000 ff18 	bl	8006c2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005dfc:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 8005dfe:	462f      	mov	r7, r5
		taskEXIT_CRITICAL();
 8005e00:	f001 fc72 	bl	80076e8 <vPortExitCritical>
		vTaskSuspendAll();
 8005e04:	f000 fc94 	bl	8006730 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e08:	f001 fc4c 	bl	80076a4 <vPortEnterCritical>
 8005e0c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8005e10:	2bff      	cmp	r3, #255	@ 0xff
 8005e12:	bf08      	it	eq
 8005e14:	f884 7044 	strbeq.w	r7, [r4, #68]	@ 0x44
 8005e18:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8005e1c:	2bff      	cmp	r3, #255	@ 0xff
 8005e1e:	bf08      	it	eq
 8005e20:	f884 7045 	strbeq.w	r7, [r4, #69]	@ 0x45
 8005e24:	f001 fc60 	bl	80076e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e28:	a901      	add	r1, sp, #4
 8005e2a:	a802      	add	r0, sp, #8
 8005e2c:	f000 ff0a 	bl	8006c44 <xTaskCheckForTimeOut>
 8005e30:	2800      	cmp	r0, #0
 8005e32:	d133      	bne.n	8005e9c <xQueueSemaphoreTake+0xe4>
	taskENTER_CRITICAL();
 8005e34:	f001 fc36 	bl	80076a4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005e38:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d040      	beq.n	8005ec0 <xQueueSemaphoreTake+0x108>
	taskEXIT_CRITICAL();
 8005e3e:	f001 fc53 	bl	80076e8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8005e42:	4620      	mov	r0, r4
 8005e44:	f7ff fc3a 	bl	80056bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e48:	f000 fdcc 	bl	80069e4 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8005e4c:	f001 fc2a 	bl	80076a4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005e50:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005e52:	2d00      	cmp	r5, #0
 8005e54:	d166      	bne.n	8005f24 <xQueueSemaphoreTake+0x16c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e56:	9b01      	ldr	r3, [sp, #4]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1d1      	bne.n	8005e00 <xQueueSemaphoreTake+0x48>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005e5c:	2e00      	cmp	r6, #0
 8005e5e:	d055      	beq.n	8005f0c <xQueueSemaphoreTake+0x154>
 8005e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e64:	f383 8811 	msr	BASEPRI, r3
 8005e68:	f3bf 8f6f 	isb	sy
 8005e6c:	f3bf 8f4f 	dsb	sy
 8005e70:	e7fe      	b.n	8005e70 <xQueueSemaphoreTake+0xb8>
 8005e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e76:	f383 8811 	msr	BASEPRI, r3
 8005e7a:	f3bf 8f6f 	isb	sy
 8005e7e:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8005e82:	e7fe      	b.n	8005e82 <xQueueSemaphoreTake+0xca>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e84:	9b01      	ldr	r3, [sp, #4]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d0ab      	beq.n	8005de2 <xQueueSemaphoreTake+0x2a>
 8005e8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e8e:	f383 8811 	msr	BASEPRI, r3
 8005e92:	f3bf 8f6f 	isb	sy
 8005e96:	f3bf 8f4f 	dsb	sy
 8005e9a:	e7fe      	b.n	8005e9a <xQueueSemaphoreTake+0xe2>
			prvUnlockQueue( pxQueue );
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	f7ff fc0d 	bl	80056bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ea2:	f000 fd9f 	bl	80069e4 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8005ea6:	f001 fbfd 	bl	80076a4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005eaa:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005eac:	b92b      	cbnz	r3, 8005eba <xQueueSemaphoreTake+0x102>
	taskEXIT_CRITICAL();
 8005eae:	f001 fc1b 	bl	80076e8 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 8005eb2:	bb06      	cbnz	r6, 8005ef6 <xQueueSemaphoreTake+0x13e>
					return errQUEUE_EMPTY;
 8005eb4:	2000      	movs	r0, #0
}
 8005eb6:	b005      	add	sp, #20
 8005eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	taskEXIT_CRITICAL();
 8005eba:	f001 fc15 	bl	80076e8 <vPortExitCritical>
	return xReturn;
 8005ebe:	e7c5      	b.n	8005e4c <xQueueSemaphoreTake+0x94>
	taskEXIT_CRITICAL();
 8005ec0:	f001 fc12 	bl	80076e8 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ec4:	6823      	ldr	r3, [r4, #0]
 8005ec6:	b323      	cbz	r3, 8005f12 <xQueueSemaphoreTake+0x15a>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ec8:	9901      	ldr	r1, [sp, #4]
 8005eca:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8005ece:	f000 fe2f 	bl	8006b30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	f7ff fbf2 	bl	80056bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ed8:	f000 fd84 	bl	80069e4 <xTaskResumeAll>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	d1b5      	bne.n	8005e4c <xQueueSemaphoreTake+0x94>
					portYIELD_WITHIN_API();
 8005ee0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005ee4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ee8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	f3bf 8f6f 	isb	sy
 8005ef4:	e7aa      	b.n	8005e4c <xQueueSemaphoreTake+0x94>
						taskENTER_CRITICAL();
 8005ef6:	f001 fbd5 	bl	80076a4 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005efa:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005efc:	b119      	cbz	r1, 8005f06 <xQueueSemaphoreTake+0x14e>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005efe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005f00:	6819      	ldr	r1, [r3, #0]
 8005f02:	f1c1 0138 	rsb	r1, r1, #56	@ 0x38
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005f06:	68a0      	ldr	r0, [r4, #8]
 8005f08:	f000 ff9c 	bl	8006e44 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8005f0c:	f001 fbec 	bl	80076e8 <vPortExitCritical>
 8005f10:	e7d0      	b.n	8005eb4 <xQueueSemaphoreTake+0xfc>
						taskENTER_CRITICAL();
 8005f12:	f001 fbc7 	bl	80076a4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005f16:	68a0      	ldr	r0, [r4, #8]
 8005f18:	f000 ff08 	bl	8006d2c <xTaskPriorityInherit>
 8005f1c:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 8005f1e:	f001 fbe3 	bl	80076e8 <vPortExitCritical>
 8005f22:	e7d1      	b.n	8005ec8 <xQueueSemaphoreTake+0x110>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f24:	6823      	ldr	r3, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005f26:	3d01      	subs	r5, #1
 8005f28:	63a5      	str	r5, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f2a:	b12b      	cbz	r3, 8005f38 <xQueueSemaphoreTake+0x180>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f2c:	6923      	ldr	r3, [r4, #16]
 8005f2e:	b93b      	cbnz	r3, 8005f40 <xQueueSemaphoreTake+0x188>
				taskEXIT_CRITICAL();
 8005f30:	f001 fbda 	bl	80076e8 <vPortExitCritical>
				return pdPASS;
 8005f34:	2001      	movs	r0, #1
 8005f36:	e7be      	b.n	8005eb6 <xQueueSemaphoreTake+0xfe>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005f38:	f000 ffd8 	bl	8006eec <pvTaskIncrementMutexHeldCount>
 8005f3c:	60a0      	str	r0, [r4, #8]
 8005f3e:	e7f5      	b.n	8005f2c <xQueueSemaphoreTake+0x174>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f40:	f104 0010 	add.w	r0, r4, #16
 8005f44:	f000 fe2c 	bl	8006ba0 <xTaskRemoveFromEventList>
 8005f48:	2800      	cmp	r0, #0
 8005f4a:	d0f1      	beq.n	8005f30 <xQueueSemaphoreTake+0x178>
						queueYIELD_IF_USING_PREEMPTION();
 8005f4c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005f50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f54:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005f58:	f3bf 8f4f 	dsb	sy
 8005f5c:	f3bf 8f6f 	isb	sy
 8005f60:	e7e6      	b.n	8005f30 <xQueueSemaphoreTake+0x178>
 8005f62:	bf00      	nop

08005f64 <xQueueReceiveFromISR>:
{
 8005f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8005f68:	b310      	cbz	r0, 8005fb0 <xQueueReceiveFromISR+0x4c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f6a:	460e      	mov	r6, r1
 8005f6c:	4617      	mov	r7, r2
 8005f6e:	4604      	mov	r4, r0
 8005f70:	b191      	cbz	r1, 8005f98 <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005f72:	f001 fcb3 	bl	80078dc <vPortValidateInterruptPriority>
	__asm volatile
 8005f76:	f3ef 8911 	mrs	r9, BASEPRI
 8005f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7e:	f383 8811 	msr	BASEPRI, r3
 8005f82:	f3bf 8f6f 	isb	sy
 8005f86:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f8a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f8c:	b9cd      	cbnz	r5, 8005fc2 <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 8005f8e:	4628      	mov	r0, r5
	__asm volatile
 8005f90:	f389 8811 	msr	BASEPRI, r9
}
 8005f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f98:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d0e9      	beq.n	8005f72 <xQueueReceiveFromISR+0xe>
	__asm volatile
 8005f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa2:	f383 8811 	msr	BASEPRI, r3
 8005fa6:	f3bf 8f6f 	isb	sy
 8005faa:	f3bf 8f4f 	dsb	sy
 8005fae:	e7fe      	b.n	8005fae <xQueueReceiveFromISR+0x4a>
 8005fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb4:	f383 8811 	msr	BASEPRI, r3
 8005fb8:	f3bf 8f6f 	isb	sy
 8005fbc:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8005fc0:	e7fe      	b.n	8005fc0 <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 8005fc2:	f894 8044 	ldrb.w	r8, [r4, #68]	@ 0x44
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005fc6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
			const int8_t cRxLock = pxQueue->cRxLock;
 8005fc8:	fa4f f888 	sxtb.w	r8, r8
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005fcc:	b152      	cbz	r2, 8005fe4 <xQueueReceiveFromISR+0x80>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005fce:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005fd0:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005fd2:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005fd4:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005fd6:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005fd8:	bf24      	itt	cs
 8005fda:	6821      	ldrcs	r1, [r4, #0]
 8005fdc:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005fde:	4630      	mov	r0, r6
 8005fe0:	f005 fe3a 	bl	800bc58 <memcpy>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005fe4:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 8005fe6:	f1b8 3fff 	cmp.w	r8, #4294967295
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005fea:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8005fec:	d006      	beq.n	8005ffc <xQueueReceiveFromISR+0x98>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005fee:	f108 0301 	add.w	r3, r8, #1
 8005ff2:	b25b      	sxtb	r3, r3
 8005ff4:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 8005ff8:	2001      	movs	r0, #1
 8005ffa:	e7c9      	b.n	8005f90 <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ffc:	6923      	ldr	r3, [r4, #16]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d0fa      	beq.n	8005ff8 <xQueueReceiveFromISR+0x94>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006002:	f104 0010 	add.w	r0, r4, #16
 8006006:	f000 fdcb 	bl	8006ba0 <xTaskRemoveFromEventList>
 800600a:	2800      	cmp	r0, #0
 800600c:	d0f4      	beq.n	8005ff8 <xQueueReceiveFromISR+0x94>
						if( pxHigherPriorityTaskWoken != NULL )
 800600e:	2f00      	cmp	r7, #0
 8006010:	d0f2      	beq.n	8005ff8 <xQueueReceiveFromISR+0x94>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006012:	2301      	movs	r3, #1
 8006014:	603b      	str	r3, [r7, #0]
 8006016:	e7ef      	b.n	8005ff8 <xQueueReceiveFromISR+0x94>

08006018 <vQueueDelete>:
	configASSERT( pxQueue );
 8006018:	b178      	cbz	r0, 800603a <vQueueDelete+0x22>
 800601a:	4913      	ldr	r1, [pc, #76]	@ (8006068 <vQueueDelete+0x50>)
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800601c:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800601e:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8006022:	4290      	cmp	r0, r2
 8006024:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006028:	f103 0301 	add.w	r3, r3, #1
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800602c:	d010      	beq.n	8006050 <vQueueDelete+0x38>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800602e:	2b08      	cmp	r3, #8
 8006030:	d1f5      	bne.n	800601e <vQueueDelete+0x6>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006032:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
 8006036:	b14b      	cbz	r3, 800604c <vQueueDelete+0x34>
}
 8006038:	4770      	bx	lr
 800603a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800603e:	f383 8811 	msr	BASEPRI, r3
 8006042:	f3bf 8f6f 	isb	sy
 8006046:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800604a:	e7fe      	b.n	800604a <vQueueDelete+0x32>
			vPortFree( pxQueue );
 800604c:	f001 bd38 	b.w	8007ac0 <vPortFree>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006050:	4906      	ldr	r1, [pc, #24]	@ (800606c <vQueueDelete+0x54>)
 8006052:	2300      	movs	r3, #0
 8006054:	2200      	movs	r2, #0
 8006056:	448c      	add	ip, r1
 8006058:	e9cc 2300 	strd	r2, r3, [ip]
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800605c:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
 8006060:	2b00      	cmp	r3, #0
 8006062:	d1e9      	bne.n	8006038 <vQueueDelete+0x20>
 8006064:	e7f2      	b.n	800604c <vQueueDelete+0x34>
 8006066:	bf00      	nop
 8006068:	20000dec 	.word	0x20000dec
 800606c:	20000de8 	.word	0x20000de8

08006070 <vQueueAddToRegistry>:
	{
 8006070:	b410      	push	{r4}
 8006072:	4a0a      	ldr	r2, [pc, #40]	@ (800609c <vQueueAddToRegistry+0x2c>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006074:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006076:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 800607a:	eb02 0cc3 	add.w	ip, r2, r3, lsl #3
 800607e:	b12c      	cbz	r4, 800608c <vQueueAddToRegistry+0x1c>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006080:	3301      	adds	r3, #1
 8006082:	2b08      	cmp	r3, #8
 8006084:	d1f7      	bne.n	8006076 <vQueueAddToRegistry+0x6>
	}
 8006086:	f85d 4b04 	ldr.w	r4, [sp], #4
 800608a:	4770      	bx	lr
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800608c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	}
 8006090:	f85d 4b04 	ldr.w	r4, [sp], #4
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006094:	f8cc 0004 	str.w	r0, [ip, #4]
	}
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	20000de8 	.word	0x20000de8

080060a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80060a0:	b570      	push	{r4, r5, r6, lr}
 80060a2:	4604      	mov	r4, r0
 80060a4:	460e      	mov	r6, r1
 80060a6:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80060a8:	f001 fafc 	bl	80076a4 <vPortEnterCritical>
 80060ac:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80060b0:	2bff      	cmp	r3, #255	@ 0xff
 80060b2:	bf04      	itt	eq
 80060b4:	2300      	moveq	r3, #0
 80060b6:	f884 3044 	strbeq.w	r3, [r4, #68]	@ 0x44
 80060ba:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80060be:	2bff      	cmp	r3, #255	@ 0xff
 80060c0:	bf04      	itt	eq
 80060c2:	2300      	moveq	r3, #0
 80060c4:	f884 3045 	strbeq.w	r3, [r4, #69]	@ 0x45
 80060c8:	f001 fb0e 	bl	80076e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80060cc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80060ce:	b123      	cbz	r3, 80060da <vQueueWaitForMessageRestricted+0x3a>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80060d0:	4620      	mov	r0, r4
	}
 80060d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80060d6:	f7ff baf1 	b.w	80056bc <prvUnlockQueue>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80060da:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80060de:	462a      	mov	r2, r5
 80060e0:	4631      	mov	r1, r6
 80060e2:	f000 fd3f 	bl	8006b64 <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 80060e6:	4620      	mov	r0, r4
	}
 80060e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80060ec:	f7ff bae6 	b.w	80056bc <prvUnlockQueue>

080060f0 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80060f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060f4:	b082      	sub	sp, #8
 80060f6:	4605      	mov	r5, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80060f8:	f001 fad4 	bl	80076a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80060fc:	4a3a      	ldr	r2, [pc, #232]	@ (80061e8 <prvAddNewTaskToReadyList+0xf8>)
		if( pxCurrentTCB == NULL )
 80060fe:	4e3b      	ldr	r6, [pc, #236]	@ (80061ec <prvAddNewTaskToReadyList+0xfc>)
		uxCurrentNumberOfTasks++;
 8006100:	6813      	ldr	r3, [r2, #0]
 8006102:	3301      	adds	r3, #1
 8006104:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006106:	6833      	ldr	r3, [r6, #0]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d044      	beq.n	8006196 <prvAddNewTaskToReadyList+0xa6>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800610c:	4c38      	ldr	r4, [pc, #224]	@ (80061f0 <prvAddNewTaskToReadyList+0x100>)
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d038      	beq.n	8006186 <prvAddNewTaskToReadyList+0x96>
 8006114:	4f37      	ldr	r7, [pc, #220]	@ (80061f4 <prvAddNewTaskToReadyList+0x104>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006116:	4a38      	ldr	r2, [pc, #224]	@ (80061f8 <prvAddNewTaskToReadyList+0x108>)
 8006118:	6813      	ldr	r3, [r2, #0]
 800611a:	3301      	adds	r3, #1
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 800611c:	4628      	mov	r0, r5
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800611e:	646b      	str	r3, [r5, #68]	@ 0x44
		uxTaskNumber++;
 8006120:	6013      	str	r3, [r2, #0]
		traceTASK_CREATE( pxNewTCB );
 8006122:	f002 f9d9 	bl	80084d8 <SEGGER_SYSVIEW_OnTaskCreate>
 8006126:	4629      	mov	r1, r5
 8006128:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800612a:	f851 0b34 	ldr.w	r0, [r1], #52
 800612e:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 8006130:	1ac0      	subs	r0, r0, r3
 8006132:	9000      	str	r0, [sp, #0]
 8006134:	4628      	mov	r0, r5
 8006136:	f002 fbb5 	bl	80088a4 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 800613a:	4628      	mov	r0, r5
 800613c:	f002 fa10 	bl	8008560 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006140:	4b2e      	ldr	r3, [pc, #184]	@ (80061fc <prvAddNewTaskToReadyList+0x10c>)
 8006142:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	4290      	cmp	r0, r2
 8006148:	bf88      	it	hi
 800614a:	6018      	strhi	r0, [r3, #0]
 800614c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006150:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8006154:	1d29      	adds	r1, r5, #4
 8006156:	f7ff fa3b 	bl	80055d0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800615a:	f001 fac5 	bl	80076e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800615e:	6823      	ldr	r3, [r4, #0]
 8006160:	b173      	cbz	r3, 8006180 <prvAddNewTaskToReadyList+0x90>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006162:	6832      	ldr	r2, [r6, #0]
 8006164:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006166:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006168:	429a      	cmp	r2, r3
 800616a:	d209      	bcs.n	8006180 <prvAddNewTaskToReadyList+0x90>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800616c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006170:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006174:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006178:	f3bf 8f4f 	dsb	sy
 800617c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006180:	b002      	add	sp, #8
 8006182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006186:	6832      	ldr	r2, [r6, #0]
 8006188:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800618a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800618c:	4f19      	ldr	r7, [pc, #100]	@ (80061f4 <prvAddNewTaskToReadyList+0x104>)
 800618e:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8006190:	bf98      	it	ls
 8006192:	6035      	strls	r5, [r6, #0]
 8006194:	e7bf      	b.n	8006116 <prvAddNewTaskToReadyList+0x26>
			pxCurrentTCB = pxNewTCB;
 8006196:	6035      	str	r5, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006198:	6813      	ldr	r3, [r2, #0]
 800619a:	4f16      	ldr	r7, [pc, #88]	@ (80061f4 <prvAddNewTaskToReadyList+0x104>)
 800619c:	2b01      	cmp	r3, #1
 800619e:	d001      	beq.n	80061a4 <prvAddNewTaskToReadyList+0xb4>
 80061a0:	4c13      	ldr	r4, [pc, #76]	@ (80061f0 <prvAddNewTaskToReadyList+0x100>)

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
}
 80061a2:	e7b8      	b.n	8006116 <prvAddNewTaskToReadyList+0x26>
 80061a4:	463c      	mov	r4, r7
 80061a6:	f507 688c 	add.w	r8, r7, #1120	@ 0x460
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80061aa:	4620      	mov	r0, r4
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80061ac:	3414      	adds	r4, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80061ae:	f7ff f9ff 	bl	80055b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80061b2:	4544      	cmp	r4, r8
 80061b4:	d1f9      	bne.n	80061aa <prvAddNewTaskToReadyList+0xba>
	vListInitialise( &xDelayedTaskList1 );
 80061b6:	f8df 8060 	ldr.w	r8, [pc, #96]	@ 8006218 <prvAddNewTaskToReadyList+0x128>
	vListInitialise( &xDelayedTaskList2 );
 80061ba:	4c11      	ldr	r4, [pc, #68]	@ (8006200 <prvAddNewTaskToReadyList+0x110>)
	vListInitialise( &xDelayedTaskList1 );
 80061bc:	4640      	mov	r0, r8
 80061be:	f7ff f9f7 	bl	80055b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80061c2:	4620      	mov	r0, r4
 80061c4:	f7ff f9f4 	bl	80055b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80061c8:	480e      	ldr	r0, [pc, #56]	@ (8006204 <prvAddNewTaskToReadyList+0x114>)
 80061ca:	f7ff f9f1 	bl	80055b0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80061ce:	480e      	ldr	r0, [pc, #56]	@ (8006208 <prvAddNewTaskToReadyList+0x118>)
 80061d0:	f7ff f9ee 	bl	80055b0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80061d4:	480d      	ldr	r0, [pc, #52]	@ (800620c <prvAddNewTaskToReadyList+0x11c>)
 80061d6:	f7ff f9eb 	bl	80055b0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80061da:	4b0d      	ldr	r3, [pc, #52]	@ (8006210 <prvAddNewTaskToReadyList+0x120>)
 80061dc:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80061e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006214 <prvAddNewTaskToReadyList+0x124>)
 80061e2:	601c      	str	r4, [r3, #0]
 80061e4:	e7dc      	b.n	80061a0 <prvAddNewTaskToReadyList+0xb0>
 80061e6:	bf00      	nop
 80061e8:	20000e50 	.word	0x20000e50
 80061ec:	20001324 	.word	0x20001324
 80061f0:	20000e44 	.word	0x20000e44
 80061f4:	20000ec4 	.word	0x20000ec4
 80061f8:	20000e34 	.word	0x20000e34
 80061fc:	20000e48 	.word	0x20000e48
 8006200:	20000e9c 	.word	0x20000e9c
 8006204:	20000e80 	.word	0x20000e80
 8006208:	20000e6c 	.word	0x20000e6c
 800620c:	20000e54 	.word	0x20000e54
 8006210:	20000e98 	.word	0x20000e98
 8006214:	20000e94 	.word	0x20000e94
 8006218:	20000eb0 	.word	0x20000eb0

0800621c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800621c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800621e:	4b1c      	ldr	r3, [pc, #112]	@ (8006290 <prvAddCurrentTaskToDelayedList+0x74>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006220:	4e1c      	ldr	r6, [pc, #112]	@ (8006294 <prvAddCurrentTaskToDelayedList+0x78>)
const TickType_t xConstTickCount = xTickCount;
 8006222:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006224:	6833      	ldr	r3, [r6, #0]
{
 8006226:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006228:	1d18      	adds	r0, r3, #4
{
 800622a:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800622c:	f7ff f9f6 	bl	800561c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006230:	1c63      	adds	r3, r4, #1
 8006232:	d00f      	beq.n	8006254 <prvAddCurrentTaskToDelayedList+0x38>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006234:	6833      	ldr	r3, [r6, #0]
 8006236:	192d      	adds	r5, r5, r4
 8006238:	605d      	str	r5, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800623a:	d210      	bcs.n	800625e <prvAddCurrentTaskToDelayedList+0x42>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800623c:	4b16      	ldr	r3, [pc, #88]	@ (8006298 <prvAddCurrentTaskToDelayedList+0x7c>)
 800623e:	6818      	ldr	r0, [r3, #0]
 8006240:	6831      	ldr	r1, [r6, #0]
 8006242:	3104      	adds	r1, #4
 8006244:	f7ff f9d2 	bl	80055ec <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8006248:	4b14      	ldr	r3, [pc, #80]	@ (800629c <prvAddCurrentTaskToDelayedList+0x80>)
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	42aa      	cmp	r2, r5
 800624e:	d900      	bls.n	8006252 <prvAddCurrentTaskToDelayedList+0x36>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8006250:	601d      	str	r5, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006254:	b9a7      	cbnz	r7, 8006280 <prvAddCurrentTaskToDelayedList+0x64>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006256:	6833      	ldr	r3, [r6, #0]
 8006258:	1e6a      	subs	r2, r5, #1
 800625a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800625c:	b13d      	cbz	r5, 800626e <prvAddCurrentTaskToDelayedList+0x52>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800625e:	4b10      	ldr	r3, [pc, #64]	@ (80062a0 <prvAddCurrentTaskToDelayedList+0x84>)
 8006260:	6818      	ldr	r0, [r3, #0]
 8006262:	6831      	ldr	r1, [r6, #0]
}
 8006264:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006268:	3104      	adds	r1, #4
 800626a:	f7ff b9bf 	b.w	80055ec <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800626e:	4b0a      	ldr	r3, [pc, #40]	@ (8006298 <prvAddCurrentTaskToDelayedList+0x7c>)
 8006270:	6818      	ldr	r0, [r3, #0]
 8006272:	6831      	ldr	r1, [r6, #0]
 8006274:	3104      	adds	r1, #4
 8006276:	f7ff f9b9 	bl	80055ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800627a:	4b08      	ldr	r3, [pc, #32]	@ (800629c <prvAddCurrentTaskToDelayedList+0x80>)
 800627c:	681b      	ldr	r3, [r3, #0]
}
 800627e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006280:	6831      	ldr	r1, [r6, #0]
 8006282:	4808      	ldr	r0, [pc, #32]	@ (80062a4 <prvAddCurrentTaskToDelayedList+0x88>)
}
 8006284:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006288:	3104      	adds	r1, #4
 800628a:	f7ff b9a1 	b.w	80055d0 <vListInsertEnd>
 800628e:	bf00      	nop
 8006290:	20000e4c 	.word	0x20000e4c
 8006294:	20001324 	.word	0x20001324
 8006298:	20000e98 	.word	0x20000e98
 800629c:	20000e30 	.word	0x20000e30
 80062a0:	20000e94 	.word	0x20000e94
 80062a4:	20000e54 	.word	0x20000e54

080062a8 <prvDeleteTCB>:
	{
 80062a8:	b510      	push	{r4, lr}
 80062aa:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80062ac:	3058      	adds	r0, #88	@ 0x58
 80062ae:	f005 fc47 	bl	800bb40 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80062b2:	f894 30a9 	ldrb.w	r3, [r4, #169]	@ 0xa9
 80062b6:	b163      	cbz	r3, 80062d2 <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d013      	beq.n	80062e4 <prvDeleteTCB+0x3c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80062bc:	2b02      	cmp	r3, #2
 80062be:	d010      	beq.n	80062e2 <prvDeleteTCB+0x3a>
 80062c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c4:	f383 8811 	msr	BASEPRI, r3
 80062c8:	f3bf 8f6f 	isb	sy
 80062cc:	f3bf 8f4f 	dsb	sy
 80062d0:	e7fe      	b.n	80062d0 <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 80062d2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80062d4:	f001 fbf4 	bl	8007ac0 <vPortFree>
				vPortFree( pxTCB );
 80062d8:	4620      	mov	r0, r4
	}
 80062da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80062de:	f001 bbef 	b.w	8007ac0 <vPortFree>
	}
 80062e2:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 80062e4:	4620      	mov	r0, r4
	}
 80062e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80062ea:	f001 bbe9 	b.w	8007ac0 <vPortFree>
 80062ee:	bf00      	nop

080062f0 <prvIdleTask>:
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	4c15      	ldr	r4, [pc, #84]	@ (8006348 <prvIdleTask+0x58>)
 80062f4:	4e15      	ldr	r6, [pc, #84]	@ (800634c <prvIdleTask+0x5c>)
 80062f6:	4d16      	ldr	r5, [pc, #88]	@ (8006350 <prvIdleTask+0x60>)
 80062f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006354 <prvIdleTask+0x64>
				taskYIELD();
 80062fc:	f04f 29e0 	mov.w	r9, #3758153728	@ 0xe000e000
 8006300:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
 8006304:	e011      	b.n	800632a <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8006306:	f001 f9cd 	bl	80076a4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800630a:	68f3      	ldr	r3, [r6, #12]
 800630c:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800630e:	1d38      	adds	r0, r7, #4
 8006310:	f7ff f984 	bl	800561c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006314:	682b      	ldr	r3, [r5, #0]
 8006316:	3b01      	subs	r3, #1
 8006318:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 800631a:	6823      	ldr	r3, [r4, #0]
 800631c:	3b01      	subs	r3, #1
 800631e:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8006320:	f001 f9e2 	bl	80076e8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8006324:	4638      	mov	r0, r7
 8006326:	f7ff ffbf 	bl	80062a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1ea      	bne.n	8006306 <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006330:	f8da 3000 	ldr.w	r3, [sl]
 8006334:	2b01      	cmp	r3, #1
 8006336:	d9f8      	bls.n	800632a <prvIdleTask+0x3a>
				taskYIELD();
 8006338:	f8c9 8d04 	str.w	r8, [r9, #3332]	@ 0xd04
 800633c:	f3bf 8f4f 	dsb	sy
 8006340:	f3bf 8f6f 	isb	sy
 8006344:	e7f1      	b.n	800632a <prvIdleTask+0x3a>
 8006346:	bf00      	nop
 8006348:	20000e68 	.word	0x20000e68
 800634c:	20000e6c 	.word	0x20000e6c
 8006350:	20000e50 	.word	0x20000e50
 8006354:	20000ec4 	.word	0x20000ec4

08006358 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8006358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800635c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800635e:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006362:	0095      	lsls	r5, r2, #2
 8006364:	462a      	mov	r2, r5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8006366:	4606      	mov	r6, r0
 8006368:	4689      	mov	r9, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800636a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800636c:	21a5      	movs	r1, #165	@ 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800636e:	461f      	mov	r7, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006370:	f005 fbde 	bl	800bb30 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006374:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006376:	3d04      	subs	r5, #4
 8006378:	441d      	add	r5, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800637a:	f025 0507 	bic.w	r5, r5, #7
	if( pcName != NULL )
 800637e:	f1b9 0f00 	cmp.w	r9, #0
 8006382:	d046      	beq.n	8006412 <prvInitialiseNewTask.constprop.0+0xba>
 8006384:	f109 3cff 	add.w	ip, r9, #4294967295
 8006388:	f109 010f 	add.w	r1, r9, #15
 800638c:	f104 0333 	add.w	r3, r4, #51	@ 0x33
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006390:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 8006394:	f803 2f01 	strb.w	r2, [r3, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8006398:	b10a      	cbz	r2, 800639e <prvInitialiseNewTask.constprop.0+0x46>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800639a:	458c      	cmp	ip, r1
 800639c:	d1f8      	bne.n	8006390 <prvInitialiseNewTask.constprop.0+0x38>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800639e:	2300      	movs	r3, #0
 80063a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80063a4:	9b08      	ldr	r3, [sp, #32]
 80063a6:	2b37      	cmp	r3, #55	@ 0x37
 80063a8:	bf28      	it	cs
 80063aa:	2337      	movcs	r3, #55	@ 0x37
		pxNewTCB->uxMutexesHeld = 0;
 80063ac:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 80063b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80063b2:	64e3      	str	r3, [r4, #76]	@ 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80063b4:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 80063b6:	f8c4 a050 	str.w	sl, [r4, #80]	@ 0x50
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80063ba:	4699      	mov	r9, r3
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80063bc:	f7ff f904 	bl	80055c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80063c0:	f104 0018 	add.w	r0, r4, #24
 80063c4:	f7ff f900 	bl	80055c8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063c8:	f1c9 0338 	rsb	r3, r9, #56	@ 0x38
 80063cc:	61a3      	str	r3, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 80063ce:	f8c4 a0a4 	str.w	sl, [r4, #164]	@ 0xa4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80063d2:	4651      	mov	r1, sl
 80063d4:	224c      	movs	r2, #76	@ 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80063d6:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80063d8:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulRunTimeCounter = 0UL;
 80063da:	f8c4 a054 	str.w	sl, [r4, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80063de:	f884 a0a8 	strb.w	sl, [r4, #168]	@ 0xa8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80063e2:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80063e6:	f005 fba3 	bl	800bb30 <memset>
 80063ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006418 <prvInitialiseNewTask.constprop.0+0xc0>)
 80063ec:	65e3      	str	r3, [r4, #92]	@ 0x5c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80063ee:	4628      	mov	r0, r5
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80063f0:	f103 0568 	add.w	r5, r3, #104	@ 0x68
 80063f4:	33d0      	adds	r3, #208	@ 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80063f6:	463a      	mov	r2, r7
 80063f8:	4631      	mov	r1, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80063fa:	6625      	str	r5, [r4, #96]	@ 0x60
 80063fc:	6663      	str	r3, [r4, #100]	@ 0x64
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80063fe:	f001 f927 	bl	8007650 <pxPortInitialiseStack>
 8006402:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8006404:	f1b8 0f00 	cmp.w	r8, #0
 8006408:	d001      	beq.n	800640e <prvInitialiseNewTask.constprop.0+0xb6>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800640a:	f8c8 4000 	str.w	r4, [r8]
}
 800640e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006412:	f884 9034 	strb.w	r9, [r4, #52]	@ 0x34
 8006416:	e7c5      	b.n	80063a4 <prvInitialiseNewTask.constprop.0+0x4c>
 8006418:	20004478 	.word	0x20004478

0800641c <xTaskCreateStatic>:
	{
 800641c:	b530      	push	{r4, r5, lr}
 800641e:	b087      	sub	sp, #28
 8006420:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8006422:	b1c4      	cbz	r4, 8006456 <xTaskCreateStatic+0x3a>
		configASSERT( pxTaskBuffer != NULL );
 8006424:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8006426:	b16d      	cbz	r5, 8006444 <xTaskCreateStatic+0x28>
			volatile size_t xSize = sizeof( StaticTask_t );
 8006428:	25ac      	movs	r5, #172	@ 0xac
 800642a:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800642c:	9d05      	ldr	r5, [sp, #20]
 800642e:	2dac      	cmp	r5, #172	@ 0xac
 8006430:	d01a      	beq.n	8006468 <xTaskCreateStatic+0x4c>
 8006432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006436:	f383 8811 	msr	BASEPRI, r3
 800643a:	f3bf 8f6f 	isb	sy
 800643e:	f3bf 8f4f 	dsb	sy
 8006442:	e7fe      	b.n	8006442 <xTaskCreateStatic+0x26>
 8006444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006448:	f383 8811 	msr	BASEPRI, r3
 800644c:	f3bf 8f6f 	isb	sy
 8006450:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8006454:	e7fe      	b.n	8006454 <xTaskCreateStatic+0x38>
 8006456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8006466:	e7fe      	b.n	8006466 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006468:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800646a:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800646c:	2402      	movs	r4, #2
 800646e:	f885 40a9 	strb.w	r4, [r5, #169]	@ 0xa9
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006472:	ac04      	add	r4, sp, #16
 8006474:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8006478:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800647a:	9400      	str	r4, [sp, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800647c:	9c05      	ldr	r4, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800647e:	f7ff ff6b 	bl	8006358 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006482:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8006484:	f7ff fe34 	bl	80060f0 <prvAddNewTaskToReadyList>
	}
 8006488:	9804      	ldr	r0, [sp, #16]
 800648a:	b007      	add	sp, #28
 800648c:	bd30      	pop	{r4, r5, pc}
 800648e:	bf00      	nop

08006490 <xTaskCreate>:
	{
 8006490:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006494:	4607      	mov	r7, r0
 8006496:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006498:	0090      	lsls	r0, r2, #2
	{
 800649a:	4615      	mov	r5, r2
 800649c:	4688      	mov	r8, r1
 800649e:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80064a0:	f001 fa7a 	bl	8007998 <pvPortMalloc>
			if( pxStack != NULL )
 80064a4:	b1f0      	cbz	r0, 80064e4 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80064a6:	4604      	mov	r4, r0
 80064a8:	20ac      	movs	r0, #172	@ 0xac
 80064aa:	f001 fa75 	bl	8007998 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80064ae:	4606      	mov	r6, r0
 80064b0:	b1a8      	cbz	r0, 80064de <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 80064b2:	6304      	str	r4, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80064b4:	2400      	movs	r4, #0
 80064b6:	f886 40a9 	strb.w	r4, [r6, #169]	@ 0xa9
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80064ba:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80064bc:	9401      	str	r4, [sp, #4]
 80064be:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80064c0:	9602      	str	r6, [sp, #8]
 80064c2:	464b      	mov	r3, r9
 80064c4:	462a      	mov	r2, r5
 80064c6:	4641      	mov	r1, r8
 80064c8:	4638      	mov	r0, r7
 80064ca:	9400      	str	r4, [sp, #0]
 80064cc:	f7ff ff44 	bl	8006358 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80064d0:	4630      	mov	r0, r6
 80064d2:	f7ff fe0d 	bl	80060f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80064d6:	2001      	movs	r0, #1
	}
 80064d8:	b005      	add	sp, #20
 80064da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80064de:	4620      	mov	r0, r4
 80064e0:	f001 faee 	bl	8007ac0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80064e4:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80064e8:	b005      	add	sp, #20
 80064ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064ee:	bf00      	nop

080064f0 <vTaskDelete>:
	{
 80064f0:	b570      	push	{r4, r5, r6, lr}
 80064f2:	4604      	mov	r4, r0
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80064f4:	4d35      	ldr	r5, [pc, #212]	@ (80065cc <vTaskDelete+0xdc>)
		taskENTER_CRITICAL();
 80064f6:	f001 f8d5 	bl	80076a4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80064fa:	2c00      	cmp	r4, #0
 80064fc:	d04c      	beq.n	8006598 <vTaskDelete+0xa8>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064fe:	1d26      	adds	r6, r4, #4
 8006500:	4630      	mov	r0, r6
 8006502:	f7ff f88b 	bl	800561c <uxListRemove>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006506:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006508:	b11b      	cbz	r3, 8006512 <vTaskDelete+0x22>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800650a:	f104 0018 	add.w	r0, r4, #24
 800650e:	f7ff f885 	bl	800561c <uxListRemove>
			uxTaskNumber++;
 8006512:	4a2f      	ldr	r2, [pc, #188]	@ (80065d0 <vTaskDelete+0xe0>)
 8006514:	6813      	ldr	r3, [r2, #0]
 8006516:	3301      	adds	r3, #1
 8006518:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
 800651a:	682b      	ldr	r3, [r5, #0]
 800651c:	42a3      	cmp	r3, r4
 800651e:	d028      	beq.n	8006572 <vTaskDelete+0x82>
				--uxCurrentNumberOfTasks;
 8006520:	4a2c      	ldr	r2, [pc, #176]	@ (80065d4 <vTaskDelete+0xe4>)
 8006522:	6813      	ldr	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
 8006524:	4620      	mov	r0, r4
				--uxCurrentNumberOfTasks;
 8006526:	3b01      	subs	r3, #1
 8006528:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
 800652a:	f001 fc53 	bl	8007dd4 <SEGGER_SYSVIEW_ShrinkId>
 800652e:	4601      	mov	r1, r0
 8006530:	20c3      	movs	r0, #195	@ 0xc3
 8006532:	f001 fe35 	bl	80081a0 <SEGGER_SYSVIEW_RecordU32>
 8006536:	4620      	mov	r0, r4
 8006538:	f002 f9f2 	bl	8008920 <SYSVIEW_DeleteTask>
				prvDeleteTCB( pxTCB );
 800653c:	4620      	mov	r0, r4
 800653e:	f7ff feb3 	bl	80062a8 <prvDeleteTCB>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006542:	4b25      	ldr	r3, [pc, #148]	@ (80065d8 <vTaskDelete+0xe8>)
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	6812      	ldr	r2, [r2, #0]
 8006548:	b172      	cbz	r2, 8006568 <vTaskDelete+0x78>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800654a:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800654c:	4b23      	ldr	r3, [pc, #140]	@ (80065dc <vTaskDelete+0xec>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800654e:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006550:	68d2      	ldr	r2, [r2, #12]
 8006552:	6852      	ldr	r2, [r2, #4]
 8006554:	601a      	str	r2, [r3, #0]
		taskEXIT_CRITICAL();
 8006556:	f001 f8c7 	bl	80076e8 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 800655a:	4b21      	ldr	r3, [pc, #132]	@ (80065e0 <vTaskDelete+0xf0>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	b113      	cbz	r3, 8006566 <vTaskDelete+0x76>
			if( pxTCB == pxCurrentTCB )
 8006560:	682b      	ldr	r3, [r5, #0]
 8006562:	42a3      	cmp	r3, r4
 8006564:	d01a      	beq.n	800659c <vTaskDelete+0xac>
	}
 8006566:	bd70      	pop	{r4, r5, r6, pc}
		xNextTaskUnblockTime = portMAX_DELAY;
 8006568:	4b1c      	ldr	r3, [pc, #112]	@ (80065dc <vTaskDelete+0xec>)
 800656a:	f04f 32ff 	mov.w	r2, #4294967295
 800656e:	601a      	str	r2, [r3, #0]
 8006570:	e7f1      	b.n	8006556 <vTaskDelete+0x66>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8006572:	4631      	mov	r1, r6
 8006574:	481b      	ldr	r0, [pc, #108]	@ (80065e4 <vTaskDelete+0xf4>)
 8006576:	f7ff f82b 	bl	80055d0 <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
 800657a:	4a1b      	ldr	r2, [pc, #108]	@ (80065e8 <vTaskDelete+0xf8>)
 800657c:	6813      	ldr	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
 800657e:	4620      	mov	r0, r4
				++uxDeletedTasksWaitingCleanUp;
 8006580:	3301      	adds	r3, #1
 8006582:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
 8006584:	f001 fc26 	bl	8007dd4 <SEGGER_SYSVIEW_ShrinkId>
 8006588:	4601      	mov	r1, r0
 800658a:	20c3      	movs	r0, #195	@ 0xc3
 800658c:	f001 fe08 	bl	80081a0 <SEGGER_SYSVIEW_RecordU32>
 8006590:	4620      	mov	r0, r4
 8006592:	f002 f9c5 	bl	8008920 <SYSVIEW_DeleteTask>
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
 8006596:	e7de      	b.n	8006556 <vTaskDelete+0x66>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006598:	682c      	ldr	r4, [r5, #0]
 800659a:	e7b0      	b.n	80064fe <vTaskDelete+0xe>
				configASSERT( uxSchedulerSuspended == 0 );
 800659c:	4b13      	ldr	r3, [pc, #76]	@ (80065ec <vTaskDelete+0xfc>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	b143      	cbz	r3, 80065b4 <vTaskDelete+0xc4>
 80065a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a6:	f383 8811 	msr	BASEPRI, r3
 80065aa:	f3bf 8f6f 	isb	sy
 80065ae:	f3bf 8f4f 	dsb	sy
 80065b2:	e7fe      	b.n	80065b2 <vTaskDelete+0xc2>
				portYIELD_WITHIN_API();
 80065b4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80065b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065bc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80065c0:	f3bf 8f4f 	dsb	sy
 80065c4:	f3bf 8f6f 	isb	sy
	}
 80065c8:	bd70      	pop	{r4, r5, r6, pc}
 80065ca:	bf00      	nop
 80065cc:	20001324 	.word	0x20001324
 80065d0:	20000e34 	.word	0x20000e34
 80065d4:	20000e50 	.word	0x20000e50
 80065d8:	20000e98 	.word	0x20000e98
 80065dc:	20000e30 	.word	0x20000e30
 80065e0:	20000e44 	.word	0x20000e44
 80065e4:	20000e6c 	.word	0x20000e6c
 80065e8:	20000e68 	.word	0x20000e68
 80065ec:	20000e2c 	.word	0x20000e2c

080065f0 <eTaskGetState>:
	{
 80065f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxTCB );
 80065f2:	b1f0      	cbz	r0, 8006632 <eTaskGetState+0x42>
		if( pxTCB == pxCurrentTCB )
 80065f4:	4b1a      	ldr	r3, [pc, #104]	@ (8006660 <eTaskGetState+0x70>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4283      	cmp	r3, r0
 80065fa:	4604      	mov	r4, r0
 80065fc:	d017      	beq.n	800662e <eTaskGetState+0x3e>
			taskENTER_CRITICAL();
 80065fe:	f001 f851 	bl	80076a4 <vPortEnterCritical>
				pxDelayedList = pxDelayedTaskList;
 8006602:	4a18      	ldr	r2, [pc, #96]	@ (8006664 <eTaskGetState+0x74>)
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8006604:	4b18      	ldr	r3, [pc, #96]	@ (8006668 <eTaskGetState+0x78>)
				pxDelayedList = pxDelayedTaskList;
 8006606:	6816      	ldr	r6, [r2, #0]
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8006608:	6965      	ldr	r5, [r4, #20]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800660a:	681f      	ldr	r7, [r3, #0]
			taskEXIT_CRITICAL();
 800660c:	f001 f86c 	bl	80076e8 <vPortExitCritical>
			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8006610:	42b5      	cmp	r5, r6
 8006612:	d019      	beq.n	8006648 <eTaskGetState+0x58>
 8006614:	42bd      	cmp	r5, r7
 8006616:	d017      	beq.n	8006648 <eTaskGetState+0x58>
				else if( pxStateList == &xSuspendedTaskList )
 8006618:	4b14      	ldr	r3, [pc, #80]	@ (800666c <eTaskGetState+0x7c>)
 800661a:	429d      	cmp	r5, r3
 800661c:	d012      	beq.n	8006644 <eTaskGetState+0x54>
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800661e:	4b14      	ldr	r3, [pc, #80]	@ (8006670 <eTaskGetState+0x80>)
 8006620:	429d      	cmp	r5, r3
 8006622:	d01a      	beq.n	800665a <eTaskGetState+0x6a>
				eReturn = eReady;
 8006624:	2d00      	cmp	r5, #0
 8006626:	bf0c      	ite	eq
 8006628:	2004      	moveq	r0, #4
 800662a:	2001      	movne	r0, #1
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800662c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			eReturn = eRunning;
 800662e:	2000      	movs	r0, #0
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006636:	f383 8811 	msr	BASEPRI, r3
 800663a:	f3bf 8f6f 	isb	sy
 800663e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTCB );
 8006642:	e7fe      	b.n	8006642 <eTaskGetState+0x52>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8006644:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006646:	b10b      	cbz	r3, 800664c <eTaskGetState+0x5c>
				eReturn = eBlocked;
 8006648:	2002      	movs	r0, #2
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800664a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800664c:	f894 30a8 	ldrb.w	r3, [r4, #168]	@ 0xa8
								eReturn = eSuspended;
 8006650:	2b01      	cmp	r3, #1
 8006652:	bf0c      	ite	eq
 8006654:	2002      	moveq	r0, #2
 8006656:	2003      	movne	r0, #3
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					eReturn = eDeleted;
 800665a:	2004      	movs	r0, #4
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800665c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800665e:	bf00      	nop
 8006660:	20001324 	.word	0x20001324
 8006664:	20000e98 	.word	0x20000e98
 8006668:	20000e94 	.word	0x20000e94
 800666c:	20000e54 	.word	0x20000e54
 8006670:	20000e6c 	.word	0x20000e6c

08006674 <vTaskStartScheduler>:
{
 8006674:	b530      	push	{r4, r5, lr}
 8006676:	b089      	sub	sp, #36	@ 0x24
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006678:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800667a:	aa07      	add	r2, sp, #28
 800667c:	a906      	add	r1, sp, #24
 800667e:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006680:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006684:	f7fe ff76 	bl	8005574 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006688:	e9dd 2305 	ldrd	r2, r3, [sp, #20]
 800668c:	4921      	ldr	r1, [pc, #132]	@ (8006714 <vTaskStartScheduler+0xa0>)
 800668e:	4822      	ldr	r0, [pc, #136]	@ (8006718 <vTaskStartScheduler+0xa4>)
 8006690:	9400      	str	r4, [sp, #0]
 8006692:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006696:	9a07      	ldr	r2, [sp, #28]
 8006698:	4623      	mov	r3, r4
 800669a:	f7ff febf 	bl	800641c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800669e:	b170      	cbz	r0, 80066be <vTaskStartScheduler+0x4a>
			xReturn = xTimerCreateTimerTask();
 80066a0:	f000 fdca 	bl	8007238 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80066a4:	2801      	cmp	r0, #1
 80066a6:	d00c      	beq.n	80066c2 <vTaskStartScheduler+0x4e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80066a8:	3001      	adds	r0, #1
 80066aa:	d108      	bne.n	80066be <vTaskStartScheduler+0x4a>
 80066ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	e7fe      	b.n	80066bc <vTaskStartScheduler+0x48>
}
 80066be:	b009      	add	sp, #36	@ 0x24
 80066c0:	bd30      	pop	{r4, r5, pc}
 80066c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066c6:	f383 8811 	msr	BASEPRI, r3
 80066ca:	f3bf 8f6f 	isb	sy
 80066ce:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80066d2:	4d12      	ldr	r5, [pc, #72]	@ (800671c <vTaskStartScheduler+0xa8>)
 80066d4:	4a12      	ldr	r2, [pc, #72]	@ (8006720 <vTaskStartScheduler+0xac>)
 80066d6:	682b      	ldr	r3, [r5, #0]
 80066d8:	3358      	adds	r3, #88	@ 0x58
 80066da:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80066dc:	4b11      	ldr	r3, [pc, #68]	@ (8006724 <vTaskStartScheduler+0xb0>)
 80066de:	f04f 32ff 	mov.w	r2, #4294967295
 80066e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80066e4:	4a10      	ldr	r2, [pc, #64]	@ (8006728 <vTaskStartScheduler+0xb4>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80066e6:	4b11      	ldr	r3, [pc, #68]	@ (800672c <vTaskStartScheduler+0xb8>)
		xSchedulerRunning = pdTRUE;
 80066e8:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80066ea:	601c      	str	r4, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80066ec:	f7fa fb86 	bl	8000dfc <configureTimerForRunTimeStats>
		traceTASK_SWITCHED_IN();
 80066f0:	6828      	ldr	r0, [r5, #0]
 80066f2:	4908      	ldr	r1, [pc, #32]	@ (8006714 <vTaskStartScheduler+0xa0>)
 80066f4:	2205      	movs	r2, #5
 80066f6:	3034      	adds	r0, #52	@ 0x34
 80066f8:	f005 fa0a 	bl	800bb10 <memcmp>
 80066fc:	b138      	cbz	r0, 800670e <vTaskStartScheduler+0x9a>
 80066fe:	6828      	ldr	r0, [r5, #0]
 8006700:	f001 ff0c 	bl	800851c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8006704:	b009      	add	sp, #36	@ 0x24
 8006706:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		if( xPortStartScheduler() != pdFALSE )
 800670a:	f001 b85d 	b.w	80077c8 <xPortStartScheduler>
		traceTASK_SWITCHED_IN();
 800670e:	f001 fed1 	bl	80084b4 <SEGGER_SYSVIEW_OnIdle>
 8006712:	e7f7      	b.n	8006704 <vTaskStartScheduler+0x90>
 8006714:	0800bdb8 	.word	0x0800bdb8
 8006718:	080062f1 	.word	0x080062f1
 800671c:	20001324 	.word	0x20001324
 8006720:	200002f0 	.word	0x200002f0
 8006724:	20000e30 	.word	0x20000e30
 8006728:	20000e44 	.word	0x20000e44
 800672c:	20000e4c 	.word	0x20000e4c

08006730 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8006730:	4a02      	ldr	r2, [pc, #8]	@ (800673c <vTaskSuspendAll+0xc>)
 8006732:	6813      	ldr	r3, [r2, #0]
 8006734:	3301      	adds	r3, #1
 8006736:	6013      	str	r3, [r2, #0]
}
 8006738:	4770      	bx	lr
 800673a:	bf00      	nop
 800673c:	20000e2c 	.word	0x20000e2c

08006740 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8006740:	4b01      	ldr	r3, [pc, #4]	@ (8006748 <xTaskGetTickCount+0x8>)
 8006742:	6818      	ldr	r0, [r3, #0]
}
 8006744:	4770      	bx	lr
 8006746:	bf00      	nop
 8006748:	20000e4c 	.word	0x20000e4c

0800674c <xTaskGetTickCountFromISR>:
{
 800674c:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800674e:	f001 f8c5 	bl	80078dc <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8006752:	4b01      	ldr	r3, [pc, #4]	@ (8006758 <xTaskGetTickCountFromISR+0xc>)
 8006754:	6818      	ldr	r0, [r3, #0]
}
 8006756:	bd08      	pop	{r3, pc}
 8006758:	20000e4c 	.word	0x20000e4c

0800675c <xTaskIncrementTick>:
{
 800675c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006760:	4b50      	ldr	r3, [pc, #320]	@ (80068a4 <xTaskIncrementTick+0x148>)
 8006762:	681b      	ldr	r3, [r3, #0]
{
 8006764:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006766:	2b00      	cmp	r3, #0
 8006768:	d14d      	bne.n	8006806 <xTaskIncrementTick+0xaa>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800676a:	4b4f      	ldr	r3, [pc, #316]	@ (80068a8 <xTaskIncrementTick+0x14c>)
 800676c:	681e      	ldr	r6, [r3, #0]
 800676e:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8006770:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006772:	2e00      	cmp	r6, #0
 8006774:	d050      	beq.n	8006818 <xTaskIncrementTick+0xbc>
 8006776:	4b4d      	ldr	r3, [pc, #308]	@ (80068ac <xTaskIncrementTick+0x150>)
 8006778:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 800677a:	9b01      	ldr	r3, [sp, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	429e      	cmp	r6, r3
 8006780:	d357      	bcc.n	8006832 <xTaskIncrementTick+0xd6>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006782:	4f4b      	ldr	r7, [pc, #300]	@ (80068b0 <xTaskIncrementTick+0x154>)
 8006784:	f8df 913c 	ldr.w	r9, [pc, #316]	@ 80068c4 <xTaskIncrementTick+0x168>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	f8df a13c 	ldr.w	sl, [pc, #316]	@ 80068c8 <xTaskIncrementTick+0x16c>
 800678e:	681c      	ldr	r4, [r3, #0]
 8006790:	2c00      	cmp	r4, #0
 8006792:	d07a      	beq.n	800688a <xTaskIncrementTick+0x12e>
					prvAddTaskToReadyList( pxTCB );
 8006794:	f8df 8134 	ldr.w	r8, [pc, #308]	@ 80068cc <xTaskIncrementTick+0x170>
BaseType_t xSwitchRequired = pdFALSE;
 8006798:	2400      	movs	r4, #0
 800679a:	e026      	b.n	80067ea <xTaskIncrementTick+0x8e>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800679c:	f7fe ff3e 	bl	800561c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80067a0:	f8db 2028 	ldr.w	r2, [fp, #40]	@ 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067a4:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80067a8:	b10a      	cbz	r2, 80067ae <xTaskIncrementTick+0x52>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067aa:	f7fe ff37 	bl	800561c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80067ae:	4658      	mov	r0, fp
 80067b0:	f001 fed6 	bl	8008560 <SEGGER_SYSVIEW_OnTaskStartReady>
 80067b4:	f8db 002c 	ldr.w	r0, [fp, #44]	@ 0x2c
 80067b8:	f8d8 2000 	ldr.w	r2, [r8]
 80067bc:	4290      	cmp	r0, r2
 80067be:	bf88      	it	hi
 80067c0:	f8c8 0000 	strhi.w	r0, [r8]
 80067c4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80067c8:	4629      	mov	r1, r5
 80067ca:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 80067ce:	f7fe feff 	bl	80055d0 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067d2:	f8da 1000 	ldr.w	r1, [sl]
 80067d6:	f8db 202c 	ldr.w	r2, [fp, #44]	@ 0x2c
 80067da:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 80067dc:	429a      	cmp	r2, r3
 80067de:	bf28      	it	cs
 80067e0:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d04f      	beq.n	800688a <xTaskIncrementTick+0x12e>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80067f2:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067f6:	f10b 0504 	add.w	r5, fp, #4
					if( xConstTickCount < xItemValue )
 80067fa:	4296      	cmp	r6, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067fc:	4628      	mov	r0, r5
					if( xConstTickCount < xItemValue )
 80067fe:	d2cd      	bcs.n	800679c <xTaskIncrementTick+0x40>
						xNextTaskUnblockTime = xItemValue;
 8006800:	9b01      	ldr	r3, [sp, #4]
 8006802:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006804:	e01a      	b.n	800683c <xTaskIncrementTick+0xe0>
		++xPendedTicks;
 8006806:	4a2b      	ldr	r2, [pc, #172]	@ (80068b4 <xTaskIncrementTick+0x158>)
 8006808:	6813      	ldr	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800680a:	2400      	movs	r4, #0
		++xPendedTicks;
 800680c:	3301      	adds	r3, #1
}
 800680e:	4620      	mov	r0, r4
		++xPendedTicks;
 8006810:	6013      	str	r3, [r2, #0]
}
 8006812:	b003      	add	sp, #12
 8006814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8006818:	4b25      	ldr	r3, [pc, #148]	@ (80068b0 <xTaskIncrementTick+0x154>)
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	6812      	ldr	r2, [r2, #0]
 800681e:	b30a      	cbz	r2, 8006864 <xTaskIncrementTick+0x108>
 8006820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	e7fe      	b.n	8006830 <xTaskIncrementTick+0xd4>
 8006832:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80068c4 <xTaskIncrementTick+0x168>
 8006836:	f8df a090 	ldr.w	sl, [pc, #144]	@ 80068c8 <xTaskIncrementTick+0x16c>
BaseType_t xSwitchRequired = pdFALSE;
 800683a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800683c:	f8da 3000 	ldr.w	r3, [sl]
			if( xYieldPending != pdFALSE )
 8006840:	491d      	ldr	r1, [pc, #116]	@ (80068b8 <xTaskIncrementTick+0x15c>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006844:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	f859 2003 	ldr.w	r2, [r9, r3]
			if( xYieldPending != pdFALSE )
 800684e:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 8006850:	2a02      	cmp	r2, #2
 8006852:	bf28      	it	cs
 8006854:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 8006856:	2b00      	cmp	r3, #0
 8006858:	bf18      	it	ne
 800685a:	2401      	movne	r4, #1
}
 800685c:	4620      	mov	r0, r4
 800685e:	b003      	add	sp, #12
 8006860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8006864:	4a15      	ldr	r2, [pc, #84]	@ (80068bc <xTaskIncrementTick+0x160>)
 8006866:	6818      	ldr	r0, [r3, #0]
 8006868:	6811      	ldr	r1, [r2, #0]
 800686a:	6019      	str	r1, [r3, #0]
 800686c:	4914      	ldr	r1, [pc, #80]	@ (80068c0 <xTaskIncrementTick+0x164>)
 800686e:	6010      	str	r0, [r2, #0]
 8006870:	680a      	ldr	r2, [r1, #0]
 8006872:	3201      	adds	r2, #1
 8006874:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	6812      	ldr	r2, [r2, #0]
 800687a:	b95a      	cbnz	r2, 8006894 <xTaskIncrementTick+0x138>
		xNextTaskUnblockTime = portMAX_DELAY;
 800687c:	4b0b      	ldr	r3, [pc, #44]	@ (80068ac <xTaskIncrementTick+0x150>)
 800687e:	9301      	str	r3, [sp, #4]
 8006880:	461a      	mov	r2, r3
 8006882:	f04f 33ff 	mov.w	r3, #4294967295
 8006886:	6013      	str	r3, [r2, #0]
 8006888:	e777      	b.n	800677a <xTaskIncrementTick+0x1e>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800688a:	9a01      	ldr	r2, [sp, #4]
 800688c:	f04f 33ff 	mov.w	r3, #4294967295
 8006890:	6013      	str	r3, [r2, #0]
					break;
 8006892:	e7d3      	b.n	800683c <xTaskIncrementTick+0xe0>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006894:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006896:	4a05      	ldr	r2, [pc, #20]	@ (80068ac <xTaskIncrementTick+0x150>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006898:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800689a:	9201      	str	r2, [sp, #4]
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	6013      	str	r3, [r2, #0]
}
 80068a2:	e76a      	b.n	800677a <xTaskIncrementTick+0x1e>
 80068a4:	20000e2c 	.word	0x20000e2c
 80068a8:	20000e4c 	.word	0x20000e4c
 80068ac:	20000e30 	.word	0x20000e30
 80068b0:	20000e98 	.word	0x20000e98
 80068b4:	20000e40 	.word	0x20000e40
 80068b8:	20000e3c 	.word	0x20000e3c
 80068bc:	20000e94 	.word	0x20000e94
 80068c0:	20000e38 	.word	0x20000e38
 80068c4:	20000ec4 	.word	0x20000ec4
 80068c8:	20001324 	.word	0x20001324
 80068cc:	20000e48 	.word	0x20000e48

080068d0 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 80068d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	taskENTER_CRITICAL();
 80068d4:	f000 fee6 	bl	80076a4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80068d8:	4b38      	ldr	r3, [pc, #224]	@ (80069bc <xTaskResumeAll.part.0+0xec>)
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	3a01      	subs	r2, #1
 80068de:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d15a      	bne.n	800699c <xTaskResumeAll.part.0+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80068e6:	4b36      	ldr	r3, [pc, #216]	@ (80069c0 <xTaskResumeAll.part.0+0xf0>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d056      	beq.n	800699c <xTaskResumeAll.part.0+0xcc>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068ee:	4d35      	ldr	r5, [pc, #212]	@ (80069c4 <xTaskResumeAll.part.0+0xf4>)
 80068f0:	682b      	ldr	r3, [r5, #0]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d05f      	beq.n	80069b6 <xTaskResumeAll.part.0+0xe6>
 80068f6:	4e34      	ldr	r6, [pc, #208]	@ (80069c8 <xTaskResumeAll.part.0+0xf8>)
 80068f8:	f8df 80e0 	ldr.w	r8, [pc, #224]	@ 80069dc <xTaskResumeAll.part.0+0x10c>
 80068fc:	4f33      	ldr	r7, [pc, #204]	@ (80069cc <xTaskResumeAll.part.0+0xfc>)
 80068fe:	f8df 90e0 	ldr.w	r9, [pc, #224]	@ 80069e0 <xTaskResumeAll.part.0+0x110>
						xYieldPending = pdTRUE;
 8006902:	f04f 0a01 	mov.w	sl, #1
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006906:	68eb      	ldr	r3, [r5, #12]
 8006908:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800690a:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800690e:	f104 0018 	add.w	r0, r4, #24
 8006912:	f7fe fe83 	bl	800561c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006916:	4658      	mov	r0, fp
 8006918:	f7fe fe80 	bl	800561c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800691c:	4620      	mov	r0, r4
 800691e:	f001 fe1f 	bl	8008560 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006922:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006924:	6832      	ldr	r2, [r6, #0]
 8006926:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800692a:	4293      	cmp	r3, r2
 800692c:	4659      	mov	r1, fp
 800692e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8006932:	bf88      	it	hi
 8006934:	6033      	strhi	r3, [r6, #0]
 8006936:	f7fe fe4b 	bl	80055d0 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800693e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006940:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8006942:	bf28      	it	cs
 8006944:	f8c9 a000 	strcs.w	sl, [r9]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006948:	682b      	ldr	r3, [r5, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1db      	bne.n	8006906 <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800694e:	4b20      	ldr	r3, [pc, #128]	@ (80069d0 <xTaskResumeAll.part.0+0x100>)
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	6812      	ldr	r2, [r2, #0]
 8006954:	bb42      	cbnz	r2, 80069a8 <xTaskResumeAll.part.0+0xd8>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006956:	4b1f      	ldr	r3, [pc, #124]	@ (80069d4 <xTaskResumeAll.part.0+0x104>)
 8006958:	f04f 32ff 	mov.w	r2, #4294967295
 800695c:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800695e:	4e1e      	ldr	r6, [pc, #120]	@ (80069d8 <xTaskResumeAll.part.0+0x108>)
 8006960:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8006962:	b144      	cbz	r4, 8006976 <xTaskResumeAll.part.0+0xa6>
								xYieldPending = pdTRUE;
 8006964:	2501      	movs	r5, #1
							if( xTaskIncrementTick() != pdFALSE )
 8006966:	f7ff fef9 	bl	800675c <xTaskIncrementTick>
 800696a:	b108      	cbz	r0, 8006970 <xTaskResumeAll.part.0+0xa0>
								xYieldPending = pdTRUE;
 800696c:	f8c9 5000 	str.w	r5, [r9]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006970:	3c01      	subs	r4, #1
 8006972:	d1f8      	bne.n	8006966 <xTaskResumeAll.part.0+0x96>
						xPendedTicks = 0;
 8006974:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8006976:	f8d9 3000 	ldr.w	r3, [r9]
 800697a:	b17b      	cbz	r3, 800699c <xTaskResumeAll.part.0+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
 800697c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006980:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006984:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8006990:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8006992:	f000 fea9 	bl	80076e8 <vPortExitCritical>
}
 8006996:	4620      	mov	r0, r4
 8006998:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 800699c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800699e:	f000 fea3 	bl	80076e8 <vPortExitCritical>
}
 80069a2:	4620      	mov	r0, r4
 80069a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069a8:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80069aa:	4b0a      	ldr	r3, [pc, #40]	@ (80069d4 <xTaskResumeAll.part.0+0x104>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069ac:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80069ae:	68d2      	ldr	r2, [r2, #12]
 80069b0:	6852      	ldr	r2, [r2, #4]
 80069b2:	601a      	str	r2, [r3, #0]
}
 80069b4:	e7d3      	b.n	800695e <xTaskResumeAll.part.0+0x8e>
 80069b6:	f8df 9028 	ldr.w	r9, [pc, #40]	@ 80069e0 <xTaskResumeAll.part.0+0x110>
 80069ba:	e7d0      	b.n	800695e <xTaskResumeAll.part.0+0x8e>
 80069bc:	20000e2c 	.word	0x20000e2c
 80069c0:	20000e50 	.word	0x20000e50
 80069c4:	20000e80 	.word	0x20000e80
 80069c8:	20000e48 	.word	0x20000e48
 80069cc:	20001324 	.word	0x20001324
 80069d0:	20000e98 	.word	0x20000e98
 80069d4:	20000e30 	.word	0x20000e30
 80069d8:	20000e40 	.word	0x20000e40
 80069dc:	20000ec4 	.word	0x20000ec4
 80069e0:	20000e3c 	.word	0x20000e3c

080069e4 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80069e4:	4b06      	ldr	r3, [pc, #24]	@ (8006a00 <xTaskResumeAll+0x1c>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	b943      	cbnz	r3, 80069fc <xTaskResumeAll+0x18>
 80069ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ee:	f383 8811 	msr	BASEPRI, r3
 80069f2:	f3bf 8f6f 	isb	sy
 80069f6:	f3bf 8f4f 	dsb	sy
 80069fa:	e7fe      	b.n	80069fa <xTaskResumeAll+0x16>
 80069fc:	f7ff bf68 	b.w	80068d0 <xTaskResumeAll.part.0>
 8006a00:	20000e2c 	.word	0x20000e2c

08006a04 <vTaskDelay>:
	{
 8006a04:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006a06:	b950      	cbnz	r0, 8006a1e <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8006a08:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006a0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a10:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006a14:	f3bf 8f4f 	dsb	sy
 8006a18:	f3bf 8f6f 	isb	sy
	}
 8006a1c:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8006a1e:	4c10      	ldr	r4, [pc, #64]	@ (8006a60 <vTaskDelay+0x5c>)
 8006a20:	6821      	ldr	r1, [r4, #0]
 8006a22:	b141      	cbz	r1, 8006a36 <vTaskDelay+0x32>
 8006a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a28:	f383 8811 	msr	BASEPRI, r3
 8006a2c:	f3bf 8f6f 	isb	sy
 8006a30:	f3bf 8f4f 	dsb	sy
 8006a34:	e7fe      	b.n	8006a34 <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	3301      	adds	r3, #1
 8006a3a:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006a3c:	f7ff fbee 	bl	800621c <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 8006a40:	6823      	ldr	r3, [r4, #0]
 8006a42:	b943      	cbnz	r3, 8006a56 <vTaskDelay+0x52>
 8006a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a48:	f383 8811 	msr	BASEPRI, r3
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	f3bf 8f4f 	dsb	sy
 8006a54:	e7fe      	b.n	8006a54 <vTaskDelay+0x50>
 8006a56:	f7ff ff3b 	bl	80068d0 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8006a5a:	2800      	cmp	r0, #0
 8006a5c:	d0d4      	beq.n	8006a08 <vTaskDelay+0x4>
	}
 8006a5e:	bd10      	pop	{r4, pc}
 8006a60:	20000e2c 	.word	0x20000e2c

08006a64 <vTaskSwitchContext>:
{
 8006a64:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006a66:	4b2a      	ldr	r3, [pc, #168]	@ (8006b10 <vTaskSwitchContext+0xac>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	b11b      	cbz	r3, 8006a74 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8006a6c:	4b29      	ldr	r3, [pc, #164]	@ (8006b14 <vTaskSwitchContext+0xb0>)
 8006a6e:	2201      	movs	r2, #1
 8006a70:	601a      	str	r2, [r3, #0]
}
 8006a72:	bd38      	pop	{r3, r4, r5, pc}
		xYieldPending = pdFALSE;
 8006a74:	4a27      	ldr	r2, [pc, #156]	@ (8006b14 <vTaskSwitchContext+0xb0>)
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8006a76:	4c28      	ldr	r4, [pc, #160]	@ (8006b18 <vTaskSwitchContext+0xb4>)
		xYieldPending = pdFALSE;
 8006a78:	6013      	str	r3, [r2, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8006a7a:	f7fa f9c1 	bl	8000e00 <getRunTimeCounterValue>
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8006a7e:	4b27      	ldr	r3, [pc, #156]	@ (8006b1c <vTaskSwitchContext+0xb8>)
 8006a80:	6819      	ldr	r1, [r3, #0]
 8006a82:	4288      	cmp	r0, r1
 8006a84:	d904      	bls.n	8006a90 <vTaskSwitchContext+0x2c>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8006a86:	6825      	ldr	r5, [r4, #0]
 8006a88:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8006a8a:	1a52      	subs	r2, r2, r1
 8006a8c:	4402      	add	r2, r0
 8006a8e:	656a      	str	r2, [r5, #84]	@ 0x54
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a90:	4d23      	ldr	r5, [pc, #140]	@ (8006b20 <vTaskSwitchContext+0xbc>)
			ulTaskSwitchedInTime = ulTotalRunTime;
 8006a92:	6018      	str	r0, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a94:	682b      	ldr	r3, [r5, #0]
 8006a96:	4923      	ldr	r1, [pc, #140]	@ (8006b24 <vTaskSwitchContext+0xc0>)
 8006a98:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8006a9c:	0092      	lsls	r2, r2, #2
 8006a9e:	0098      	lsls	r0, r3, #2
 8006aa0:	588a      	ldr	r2, [r1, r2]
 8006aa2:	b942      	cbnz	r2, 8006ab6 <vTaskSwitchContext+0x52>
 8006aa4:	b343      	cbz	r3, 8006af8 <vTaskSwitchContext+0x94>
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8006aac:	0098      	lsls	r0, r3, #2
 8006aae:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006ab2:	2a00      	cmp	r2, #0
 8006ab4:	d0f6      	beq.n	8006aa4 <vTaskSwitchContext+0x40>
 8006ab6:	4418      	add	r0, r3
 8006ab8:	eb01 0c80 	add.w	ip, r1, r0, lsl #2
 8006abc:	4662      	mov	r2, ip
 8006abe:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8006ac2:	6849      	ldr	r1, [r1, #4]
 8006ac4:	f8cc 1004 	str.w	r1, [ip, #4]
 8006ac8:	3208      	adds	r2, #8
 8006aca:	4291      	cmp	r1, r2
 8006acc:	bf04      	itt	eq
 8006ace:	6849      	ldreq	r1, [r1, #4]
 8006ad0:	f8cc 1004 	streq.w	r1, [ip, #4]
 8006ad4:	68ca      	ldr	r2, [r1, #12]
 8006ad6:	6022      	str	r2, [r4, #0]
 8006ad8:	602b      	str	r3, [r5, #0]
		traceTASK_SWITCHED_IN();
 8006ada:	6820      	ldr	r0, [r4, #0]
 8006adc:	4912      	ldr	r1, [pc, #72]	@ (8006b28 <vTaskSwitchContext+0xc4>)
 8006ade:	2205      	movs	r2, #5
 8006ae0:	3034      	adds	r0, #52	@ 0x34
 8006ae2:	f005 f815 	bl	800bb10 <memcmp>
 8006ae6:	b180      	cbz	r0, 8006b0a <vTaskSwitchContext+0xa6>
 8006ae8:	6820      	ldr	r0, [r4, #0]
 8006aea:	f001 fd17 	bl	800851c <SEGGER_SYSVIEW_OnTaskStartExec>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006aee:	6823      	ldr	r3, [r4, #0]
 8006af0:	4a0e      	ldr	r2, [pc, #56]	@ (8006b2c <vTaskSwitchContext+0xc8>)
 8006af2:	3358      	adds	r3, #88	@ 0x58
 8006af4:	6013      	str	r3, [r2, #0]
}
 8006af6:	bd38      	pop	{r3, r4, r5, pc}
 8006af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afc:	f383 8811 	msr	BASEPRI, r3
 8006b00:	f3bf 8f6f 	isb	sy
 8006b04:	f3bf 8f4f 	dsb	sy
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b08:	e7fe      	b.n	8006b08 <vTaskSwitchContext+0xa4>
		traceTASK_SWITCHED_IN();
 8006b0a:	f001 fcd3 	bl	80084b4 <SEGGER_SYSVIEW_OnIdle>
 8006b0e:	e7ee      	b.n	8006aee <vTaskSwitchContext+0x8a>
 8006b10:	20000e2c 	.word	0x20000e2c
 8006b14:	20000e3c 	.word	0x20000e3c
 8006b18:	20001324 	.word	0x20001324
 8006b1c:	20000e28 	.word	0x20000e28
 8006b20:	20000e48 	.word	0x20000e48
 8006b24:	20000ec4 	.word	0x20000ec4
 8006b28:	0800bdb8 	.word	0x0800bdb8
 8006b2c:	200002f0 	.word	0x200002f0

08006b30 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8006b30:	b160      	cbz	r0, 8006b4c <vTaskPlaceOnEventList+0x1c>
{
 8006b32:	b510      	push	{r4, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006b34:	4b0a      	ldr	r3, [pc, #40]	@ (8006b60 <vTaskPlaceOnEventList+0x30>)
 8006b36:	460c      	mov	r4, r1
 8006b38:	6819      	ldr	r1, [r3, #0]
 8006b3a:	3118      	adds	r1, #24
 8006b3c:	f7fe fd56 	bl	80055ec <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006b40:	4620      	mov	r0, r4
 8006b42:	2101      	movs	r1, #1
}
 8006b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006b48:	f7ff bb68 	b.w	800621c <prvAddCurrentTaskToDelayedList>
 8006b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b50:	f383 8811 	msr	BASEPRI, r3
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8006b5c:	e7fe      	b.n	8006b5c <vTaskPlaceOnEventList+0x2c>
 8006b5e:	bf00      	nop
 8006b60:	20001324 	.word	0x20001324

08006b64 <vTaskPlaceOnEventListRestricted>:
	{
 8006b64:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8006b66:	b180      	cbz	r0, 8006b8a <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006b68:	4b0c      	ldr	r3, [pc, #48]	@ (8006b9c <vTaskPlaceOnEventListRestricted+0x38>)
 8006b6a:	460d      	mov	r5, r1
 8006b6c:	6819      	ldr	r1, [r3, #0]
 8006b6e:	4614      	mov	r4, r2
 8006b70:	3118      	adds	r1, #24
 8006b72:	f7fe fd2d 	bl	80055d0 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8006b76:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006b78:	4621      	mov	r1, r4
 8006b7a:	bf0c      	ite	eq
 8006b7c:	4628      	moveq	r0, r5
 8006b7e:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8006b82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006b86:	f7ff bb49 	b.w	800621c <prvAddCurrentTaskToDelayedList>
 8006b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8e:	f383 8811 	msr	BASEPRI, r3
 8006b92:	f3bf 8f6f 	isb	sy
 8006b96:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8006b9a:	e7fe      	b.n	8006b9a <vTaskPlaceOnEventListRestricted+0x36>
 8006b9c:	20001324 	.word	0x20001324

08006ba0 <xTaskRemoveFromEventList>:
{
 8006ba0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ba2:	68c3      	ldr	r3, [r0, #12]
 8006ba4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8006ba6:	b364      	cbz	r4, 8006c02 <xTaskRemoveFromEventList+0x62>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006ba8:	f104 0518 	add.w	r5, r4, #24
 8006bac:	4628      	mov	r0, r5
 8006bae:	f7fe fd35 	bl	800561c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bb2:	4b18      	ldr	r3, [pc, #96]	@ (8006c14 <xTaskRemoveFromEventList+0x74>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	b173      	cbz	r3, 8006bd6 <xTaskRemoveFromEventList+0x36>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006bb8:	4817      	ldr	r0, [pc, #92]	@ (8006c18 <xTaskRemoveFromEventList+0x78>)
 8006bba:	4629      	mov	r1, r5
 8006bbc:	f7fe fd08 	bl	80055d0 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006bc0:	4b16      	ldr	r3, [pc, #88]	@ (8006c1c <xTaskRemoveFromEventList+0x7c>)
 8006bc2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc8:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8006bca:	bf83      	ittte	hi
 8006bcc:	4b14      	ldrhi	r3, [pc, #80]	@ (8006c20 <xTaskRemoveFromEventList+0x80>)
 8006bce:	2001      	movhi	r0, #1
 8006bd0:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8006bd2:	2000      	movls	r0, #0
}
 8006bd4:	bd38      	pop	{r3, r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006bd6:	1d25      	adds	r5, r4, #4
 8006bd8:	4628      	mov	r0, r5
 8006bda:	f7fe fd1f 	bl	800561c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006bde:	4620      	mov	r0, r4
 8006be0:	f001 fcbe 	bl	8008560 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006be4:	4a0f      	ldr	r2, [pc, #60]	@ (8006c24 <xTaskRemoveFromEventList+0x84>)
 8006be6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006be8:	6811      	ldr	r1, [r2, #0]
 8006bea:	480f      	ldr	r0, [pc, #60]	@ (8006c28 <xTaskRemoveFromEventList+0x88>)
 8006bec:	428b      	cmp	r3, r1
 8006bee:	bf88      	it	hi
 8006bf0:	6013      	strhi	r3, [r2, #0]
 8006bf2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006bf6:	4629      	mov	r1, r5
 8006bf8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006bfc:	f7fe fce8 	bl	80055d0 <vListInsertEnd>
 8006c00:	e7de      	b.n	8006bc0 <xTaskRemoveFromEventList+0x20>
 8006c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c06:	f383 8811 	msr	BASEPRI, r3
 8006c0a:	f3bf 8f6f 	isb	sy
 8006c0e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8006c12:	e7fe      	b.n	8006c12 <xTaskRemoveFromEventList+0x72>
 8006c14:	20000e2c 	.word	0x20000e2c
 8006c18:	20000e80 	.word	0x20000e80
 8006c1c:	20001324 	.word	0x20001324
 8006c20:	20000e3c 	.word	0x20000e3c
 8006c24:	20000e48 	.word	0x20000e48
 8006c28:	20000ec4 	.word	0x20000ec4

08006c2c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006c2c:	4a03      	ldr	r2, [pc, #12]	@ (8006c3c <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006c2e:	4b04      	ldr	r3, [pc, #16]	@ (8006c40 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006c30:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	e9c0 2300 	strd	r2, r3, [r0]
}
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop
 8006c3c:	20000e38 	.word	0x20000e38
 8006c40:	20000e4c 	.word	0x20000e4c

08006c44 <xTaskCheckForTimeOut>:
{
 8006c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8006c46:	b308      	cbz	r0, 8006c8c <xTaskCheckForTimeOut+0x48>
	configASSERT( pxTicksToWait );
 8006c48:	460d      	mov	r5, r1
 8006c4a:	b1b1      	cbz	r1, 8006c7a <xTaskCheckForTimeOut+0x36>
 8006c4c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8006c4e:	f000 fd29 	bl	80076a4 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 8006c52:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 8006c54:	4a1a      	ldr	r2, [pc, #104]	@ (8006cc0 <xTaskCheckForTimeOut+0x7c>)
			if( *pxTicksToWait == portMAX_DELAY )
 8006c56:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 8006c58:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8006c5a:	d02c      	beq.n	8006cb6 <xTaskCheckForTimeOut+0x72>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006c5c:	f8df c064 	ldr.w	ip, [pc, #100]	@ 8006cc4 <xTaskCheckForTimeOut+0x80>
 8006c60:	e9d4 6000 	ldrd	r6, r0, [r4]
 8006c64:	f8dc 7000 	ldr.w	r7, [ip]
 8006c68:	42be      	cmp	r6, r7
 8006c6a:	d018      	beq.n	8006c9e <xTaskCheckForTimeOut+0x5a>
 8006c6c:	4288      	cmp	r0, r1
 8006c6e:	d816      	bhi.n	8006c9e <xTaskCheckForTimeOut+0x5a>
			xReturn = pdTRUE;
 8006c70:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8006c72:	f000 fd39 	bl	80076e8 <vPortExitCritical>
}
 8006c76:	4620      	mov	r0, r4
 8006c78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c7e:	f383 8811 	msr	BASEPRI, r3
 8006c82:	f3bf 8f6f 	isb	sy
 8006c86:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8006c8a:	e7fe      	b.n	8006c8a <xTaskCheckForTimeOut+0x46>
 8006c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c90:	f383 8811 	msr	BASEPRI, r3
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8006c9c:	e7fe      	b.n	8006c9c <xTaskCheckForTimeOut+0x58>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006c9e:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006ca2:	4573      	cmp	r3, lr
 8006ca4:	d909      	bls.n	8006cba <xTaskCheckForTimeOut+0x76>
			*pxTicksToWait -= xElapsedTime;
 8006ca6:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006ca8:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006cac:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 8006cae:	4403      	add	r3, r0
 8006cb0:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006cb2:	e9c4 1200 	strd	r1, r2, [r4]
				xReturn = pdFALSE;
 8006cb6:	2400      	movs	r4, #0
 8006cb8:	e7db      	b.n	8006c72 <xTaskCheckForTimeOut+0x2e>
			*pxTicksToWait = 0;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 8006cbe:	e7d7      	b.n	8006c70 <xTaskCheckForTimeOut+0x2c>
 8006cc0:	20000e4c 	.word	0x20000e4c
 8006cc4:	20000e38 	.word	0x20000e38

08006cc8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8006cc8:	4b01      	ldr	r3, [pc, #4]	@ (8006cd0 <vTaskMissedYield+0x8>)
 8006cca:	2201      	movs	r2, #1
 8006ccc:	601a      	str	r2, [r3, #0]
}
 8006cce:	4770      	bx	lr
 8006cd0:	20000e3c 	.word	0x20000e3c

08006cd4 <uxTaskGetStackHighWaterMark>:
		pxTCB = prvGetTCBFromHandle( xTask );
 8006cd4:	b178      	cbz	r0, 8006cf6 <uxTaskGetStackHighWaterMark+0x22>
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8006cd6:	6b00      	ldr	r0, [r0, #48]	@ 0x30
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8006cd8:	7803      	ldrb	r3, [r0, #0]
 8006cda:	2ba5      	cmp	r3, #165	@ 0xa5
 8006cdc:	d111      	bne.n	8006d02 <uxTaskGetStackHighWaterMark+0x2e>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	469c      	mov	ip, r3
 8006ce2:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8006ce6:	2aa5      	cmp	r2, #165	@ 0xa5
 8006ce8:	d0fa      	beq.n	8006ce0 <uxTaskGetStackHighWaterMark+0xc>
			ulCount++;
 8006cea:	f1c0 0001 	rsb	r0, r0, #1
 8006cee:	4460      	add	r0, ip
 8006cf0:	f3c0 008f 	ubfx	r0, r0, #2, #16
 8006cf4:	4770      	bx	lr
		pxTCB = prvGetTCBFromHandle( xTask );
 8006cf6:	4b04      	ldr	r3, [pc, #16]	@ (8006d08 <uxTaskGetStackHighWaterMark+0x34>)
 8006cf8:	6818      	ldr	r0, [r3, #0]
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8006cfa:	6b00      	ldr	r0, [r0, #48]	@ 0x30
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8006cfc:	7803      	ldrb	r3, [r0, #0]
 8006cfe:	2ba5      	cmp	r3, #165	@ 0xa5
 8006d00:	d0ed      	beq.n	8006cde <uxTaskGetStackHighWaterMark+0xa>
 8006d02:	2000      	movs	r0, #0
	}
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	20001324 	.word	0x20001324

08006d0c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8006d0c:	4b05      	ldr	r3, [pc, #20]	@ (8006d24 <xTaskGetSchedulerState+0x18>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	b133      	cbz	r3, 8006d20 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d12:	4b05      	ldr	r3, [pc, #20]	@ (8006d28 <xTaskGetSchedulerState+0x1c>)
 8006d14:	6818      	ldr	r0, [r3, #0]
 8006d16:	fab0 f080 	clz	r0, r0
 8006d1a:	0940      	lsrs	r0, r0, #5
 8006d1c:	0040      	lsls	r0, r0, #1
 8006d1e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006d20:	2001      	movs	r0, #1
	}
 8006d22:	4770      	bx	lr
 8006d24:	20000e44 	.word	0x20000e44
 8006d28:	20000e2c 	.word	0x20000e2c

08006d2c <xTaskPriorityInherit>:
	{
 8006d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8006d2e:	4604      	mov	r4, r0
 8006d30:	b1c8      	cbz	r0, 8006d66 <xTaskPriorityInherit+0x3a>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006d32:	4d1d      	ldr	r5, [pc, #116]	@ (8006da8 <xTaskPriorityInherit+0x7c>)
 8006d34:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8006d36:	682a      	ldr	r2, [r5, #0]
 8006d38:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d214      	bcs.n	8006d68 <xTaskPriorityInherit+0x3c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006d3e:	6982      	ldr	r2, [r0, #24]
 8006d40:	2a00      	cmp	r2, #0
 8006d42:	db04      	blt.n	8006d4e <xTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d44:	682a      	ldr	r2, [r5, #0]
 8006d46:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d48:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8006d4c:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006d4e:	4e17      	ldr	r6, [pc, #92]	@ (8006dac <xTaskPriorityInherit+0x80>)
 8006d50:	6962      	ldr	r2, [r4, #20]
 8006d52:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006d56:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d00c      	beq.n	8006d78 <xTaskPriorityInherit+0x4c>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006d5e:	682b      	ldr	r3, [r5, #0]
 8006d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d62:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 8006d64:	2001      	movs	r0, #1
	}
 8006d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006d68:	682b      	ldr	r3, [r5, #0]
 8006d6a:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 8006d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d6e:	4298      	cmp	r0, r3
 8006d70:	bf2c      	ite	cs
 8006d72:	2000      	movcs	r0, #0
 8006d74:	2001      	movcc	r0, #1
	}
 8006d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d78:	1d27      	adds	r7, r4, #4
 8006d7a:	4638      	mov	r0, r7
 8006d7c:	f7fe fc4e 	bl	800561c <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006d80:	682b      	ldr	r3, [r5, #0]
 8006d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d84:	62e3      	str	r3, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006d86:	4620      	mov	r0, r4
 8006d88:	f001 fbea 	bl	8008560 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006d8c:	4b08      	ldr	r3, [pc, #32]	@ (8006db0 <xTaskPriorityInherit+0x84>)
 8006d8e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	4290      	cmp	r0, r2
 8006d94:	bf88      	it	hi
 8006d96:	6018      	strhi	r0, [r3, #0]
 8006d98:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006d9c:	4639      	mov	r1, r7
 8006d9e:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8006da2:	f7fe fc15 	bl	80055d0 <vListInsertEnd>
 8006da6:	e7dd      	b.n	8006d64 <xTaskPriorityInherit+0x38>
 8006da8:	20001324 	.word	0x20001324
 8006dac:	20000ec4 	.word	0x20000ec4
 8006db0:	20000e48 	.word	0x20000e48

08006db4 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8006db4:	b308      	cbz	r0, 8006dfa <xTaskPriorityDisinherit+0x46>
	{
 8006db6:	b538      	push	{r3, r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8006db8:	4b1f      	ldr	r3, [pc, #124]	@ (8006e38 <xTaskPriorityDisinherit+0x84>)
 8006dba:	681c      	ldr	r4, [r3, #0]
 8006dbc:	4284      	cmp	r4, r0
 8006dbe:	d008      	beq.n	8006dd2 <xTaskPriorityDisinherit+0x1e>
 8006dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc4:	f383 8811 	msr	BASEPRI, r3
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	f3bf 8f4f 	dsb	sy
 8006dd0:	e7fe      	b.n	8006dd0 <xTaskPriorityDisinherit+0x1c>
			configASSERT( pxTCB->uxMutexesHeld );
 8006dd2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8006dd4:	b143      	cbz	r3, 8006de8 <xTaskPriorityDisinherit+0x34>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006dd6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006dd8:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 8006dda:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006ddc:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8006dde:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006de0:	d000      	beq.n	8006de4 <xTaskPriorityDisinherit+0x30>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006de2:	b163      	cbz	r3, 8006dfe <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8006de4:	2000      	movs	r0, #0
	}
 8006de6:	bd38      	pop	{r3, r4, r5, pc}
 8006de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8006df8:	e7fe      	b.n	8006df8 <xTaskPriorityDisinherit+0x44>
	BaseType_t xReturn = pdFALSE;
 8006dfa:	2000      	movs	r0, #0
	}
 8006dfc:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006dfe:	1d25      	adds	r5, r4, #4
 8006e00:	4628      	mov	r0, r5
 8006e02:	f7fe fc0b 	bl	800561c <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006e06:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8006e08:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e0a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006e0e:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8006e10:	4620      	mov	r0, r4
 8006e12:	f001 fba5 	bl	8008560 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006e16:	4a09      	ldr	r2, [pc, #36]	@ (8006e3c <xTaskPriorityDisinherit+0x88>)
 8006e18:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006e1a:	6810      	ldr	r0, [r2, #0]
 8006e1c:	4283      	cmp	r3, r0
 8006e1e:	4808      	ldr	r0, [pc, #32]	@ (8006e40 <xTaskPriorityDisinherit+0x8c>)
 8006e20:	bf88      	it	hi
 8006e22:	6013      	strhi	r3, [r2, #0]
 8006e24:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006e28:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006e2c:	4629      	mov	r1, r5
 8006e2e:	f7fe fbcf 	bl	80055d0 <vListInsertEnd>
					xReturn = pdTRUE;
 8006e32:	2001      	movs	r0, #1
	}
 8006e34:	bd38      	pop	{r3, r4, r5, pc}
 8006e36:	bf00      	nop
 8006e38:	20001324 	.word	0x20001324
 8006e3c:	20000e48 	.word	0x20000e48
 8006e40:	20000ec4 	.word	0x20000ec4

08006e44 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8006e44:	2800      	cmp	r0, #0
 8006e46:	d040      	beq.n	8006eca <vTaskPriorityDisinheritAfterTimeout+0x86>
			configASSERT( pxTCB->uxMutexesHeld );
 8006e48:	6d03      	ldr	r3, [r0, #80]	@ 0x50
	{
 8006e4a:	b570      	push	{r4, r5, r6, lr}
 8006e4c:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 8006e4e:	b14b      	cbz	r3, 8006e64 <vTaskPriorityDisinheritAfterTimeout+0x20>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006e50:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006e52:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006e54:	4281      	cmp	r1, r0
 8006e56:	bf38      	it	cc
 8006e58:	4601      	movcc	r1, r0
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006e5a:	428a      	cmp	r2, r1
 8006e5c:	d001      	beq.n	8006e62 <vTaskPriorityDisinheritAfterTimeout+0x1e>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d009      	beq.n	8006e76 <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 8006e62:	bd70      	pop	{r4, r5, r6, pc}
 8006e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8006e74:	e7fe      	b.n	8006e74 <vTaskPriorityDisinheritAfterTimeout+0x30>
					configASSERT( pxTCB != pxCurrentTCB );
 8006e76:	4b1a      	ldr	r3, [pc, #104]	@ (8006ee0 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	42a3      	cmp	r3, r4
 8006e7c:	d026      	beq.n	8006ecc <vTaskPriorityDisinheritAfterTimeout+0x88>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e7e:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 8006e80:	62e1      	str	r1, [r4, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e82:	2b00      	cmp	r3, #0
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e84:	bfa8      	it	ge
 8006e86:	f1c1 0138 	rsbge	r1, r1, #56	@ 0x38
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006e8a:	4d16      	ldr	r5, [pc, #88]	@ (8006ee4 <vTaskPriorityDisinheritAfterTimeout+0xa0>)
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e8c:	bfa8      	it	ge
 8006e8e:	61a1      	strge	r1, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006e90:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006e94:	6961      	ldr	r1, [r4, #20]
 8006e96:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 8006e9a:	4299      	cmp	r1, r3
 8006e9c:	d1e1      	bne.n	8006e62 <vTaskPriorityDisinheritAfterTimeout+0x1e>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e9e:	1d26      	adds	r6, r4, #4
 8006ea0:	4630      	mov	r0, r6
 8006ea2:	f7fe fbbb 	bl	800561c <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8006ea6:	4620      	mov	r0, r4
 8006ea8:	f001 fb5a 	bl	8008560 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006eac:	4b0e      	ldr	r3, [pc, #56]	@ (8006ee8 <vTaskPriorityDisinheritAfterTimeout+0xa4>)
 8006eae:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	4290      	cmp	r0, r2
 8006eb4:	bf88      	it	hi
 8006eb6:	6018      	strhi	r0, [r3, #0]
 8006eb8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006ebc:	4631      	mov	r1, r6
 8006ebe:	eb05 0080 	add.w	r0, r5, r0, lsl #2
	}
 8006ec2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						prvAddTaskToReadyList( pxTCB );
 8006ec6:	f7fe bb83 	b.w	80055d0 <vListInsertEnd>
 8006eca:	4770      	bx	lr
 8006ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed0:	f383 8811 	msr	BASEPRI, r3
 8006ed4:	f3bf 8f6f 	isb	sy
 8006ed8:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 8006edc:	e7fe      	b.n	8006edc <vTaskPriorityDisinheritAfterTimeout+0x98>
 8006ede:	bf00      	nop
 8006ee0:	20001324 	.word	0x20001324
 8006ee4:	20000ec4 	.word	0x20000ec4
 8006ee8:	20000e48 	.word	0x20000e48

08006eec <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8006eec:	4b04      	ldr	r3, [pc, #16]	@ (8006f00 <pvTaskIncrementMutexHeldCount+0x14>)
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	b11a      	cbz	r2, 8006efa <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8006ef2:	6819      	ldr	r1, [r3, #0]
 8006ef4:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8006ef6:	3201      	adds	r2, #1
 8006ef8:	650a      	str	r2, [r1, #80]	@ 0x50
		return pxCurrentTCB;
 8006efa:	6818      	ldr	r0, [r3, #0]
	}
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	20001324 	.word	0x20001324

08006f04 <xTaskNotifyWait>:
	{
 8006f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006f08:	4c23      	ldr	r4, [pc, #140]	@ (8006f98 <xTaskNotifyWait+0x94>)
	{
 8006f0a:	461e      	mov	r6, r3
 8006f0c:	4607      	mov	r7, r0
 8006f0e:	4688      	mov	r8, r1
 8006f10:	4615      	mov	r5, r2
		taskENTER_CRITICAL();
 8006f12:	f000 fbc7 	bl	80076a4 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006f16:	6823      	ldr	r3, [r4, #0]
 8006f18:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d00b      	beq.n	8006f38 <xTaskNotifyWait+0x34>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006f20:	6822      	ldr	r2, [r4, #0]
 8006f22:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
 8006f26:	ea23 0307 	bic.w	r3, r3, r7
 8006f2a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006f2e:	6823      	ldr	r3, [r4, #0]
 8006f30:	2101      	movs	r1, #1
 8006f32:	f883 10a8 	strb.w	r1, [r3, #168]	@ 0xa8
				if( xTicksToWait > ( TickType_t ) 0 )
 8006f36:	b9be      	cbnz	r6, 8006f68 <xTaskNotifyWait+0x64>
		taskEXIT_CRITICAL();
 8006f38:	f000 fbd6 	bl	80076e8 <vPortExitCritical>
		taskENTER_CRITICAL();
 8006f3c:	f000 fbb2 	bl	80076a4 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 8006f40:	b11d      	cbz	r5, 8006f4a <xTaskNotifyWait+0x46>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f48:	602b      	str	r3, [r5, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006f4a:	6823      	ldr	r3, [r4, #0]
 8006f4c:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d017      	beq.n	8006f84 <xTaskNotifyWait+0x80>
				xReturn = pdFALSE;
 8006f54:	2500      	movs	r5, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f56:	6823      	ldr	r3, [r4, #0]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
		taskEXIT_CRITICAL();
 8006f5e:	f000 fbc3 	bl	80076e8 <vPortExitCritical>
	}
 8006f62:	4628      	mov	r0, r5
 8006f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f68:	4630      	mov	r0, r6
 8006f6a:	f7ff f957 	bl	800621c <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8006f6e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006f72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f76:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006f7a:	f3bf 8f4f 	dsb	sy
 8006f7e:	f3bf 8f6f 	isb	sy
 8006f82:	e7d9      	b.n	8006f38 <xTaskNotifyWait+0x34>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006f84:	6822      	ldr	r2, [r4, #0]
 8006f86:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
 8006f8a:	ea23 0308 	bic.w	r3, r3, r8
				xReturn = pdTRUE;
 8006f8e:	2501      	movs	r5, #1
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006f90:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
				xReturn = pdTRUE;
 8006f94:	e7df      	b.n	8006f56 <xTaskNotifyWait+0x52>
 8006f96:	bf00      	nop
 8006f98:	20001324 	.word	0x20001324

08006f9c <xTaskGenericNotify>:
	{
 8006f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( xTaskToNotify );
 8006f9e:	b308      	cbz	r0, 8006fe4 <xTaskGenericNotify+0x48>
		pxTCB = xTaskToNotify;
 8006fa0:	461e      	mov	r6, r3
 8006fa2:	460f      	mov	r7, r1
 8006fa4:	4615      	mov	r5, r2
 8006fa6:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 8006fa8:	f000 fb7c 	bl	80076a4 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 8006fac:	b116      	cbz	r6, 8006fb4 <xTaskGenericNotify+0x18>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006fae:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8006fb2:	6033      	str	r3, [r6, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006fb4:	f894 30a8 	ldrb.w	r3, [r4, #168]	@ 0xa8
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006fb8:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006fba:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006fbc:	f884 20a8 	strb.w	r2, [r4, #168]	@ 0xa8
			switch( eAction )
 8006fc0:	2d04      	cmp	r5, #4
 8006fc2:	d857      	bhi.n	8007074 <xTaskGenericNotify+0xd8>
 8006fc4:	e8df f005 	tbb	[pc, r5]
 8006fc8:	051d1707 	.word	0x051d1707
 8006fcc:	03          	.byte	0x03
 8006fcd:	00          	.byte	0x00
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d03d      	beq.n	800704e <xTaskGenericNotify+0xb2>
						pxTCB->ulNotifiedValue = ulValue;
 8006fd2:	f8c4 70a4 	str.w	r7, [r4, #164]	@ 0xa4
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d019      	beq.n	800700e <xTaskGenericNotify+0x72>
	{
 8006fda:	2401      	movs	r4, #1
		taskEXIT_CRITICAL();
 8006fdc:	f000 fb84 	bl	80076e8 <vPortExitCritical>
	}
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe8:	f383 8811 	msr	BASEPRI, r3
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 8006ff4:	e7fe      	b.n	8006ff4 <xTaskGenericNotify+0x58>
					pxTCB->ulNotifiedValue |= ulValue;
 8006ff6:	f8d4 20a4 	ldr.w	r2, [r4, #164]	@ 0xa4
 8006ffa:	433a      	orrs	r2, r7
 8006ffc:	f8c4 20a4 	str.w	r2, [r4, #164]	@ 0xa4
					break;
 8007000:	e7e9      	b.n	8006fd6 <xTaskGenericNotify+0x3a>
					( pxTCB->ulNotifiedValue )++;
 8007002:	f8d4 20a4 	ldr.w	r2, [r4, #164]	@ 0xa4
 8007006:	3201      	adds	r2, #1
 8007008:	f8c4 20a4 	str.w	r2, [r4, #164]	@ 0xa4
					break;
 800700c:	e7e3      	b.n	8006fd6 <xTaskGenericNotify+0x3a>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800700e:	1d25      	adds	r5, r4, #4
 8007010:	4628      	mov	r0, r5
 8007012:	f7fe fb03 	bl	800561c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8007016:	4620      	mov	r0, r4
 8007018:	f001 faa2 	bl	8008560 <SEGGER_SYSVIEW_OnTaskStartReady>
 800701c:	4a1c      	ldr	r2, [pc, #112]	@ (8007090 <xTaskGenericNotify+0xf4>)
 800701e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007020:	6811      	ldr	r1, [r2, #0]
 8007022:	481c      	ldr	r0, [pc, #112]	@ (8007094 <xTaskGenericNotify+0xf8>)
 8007024:	428b      	cmp	r3, r1
 8007026:	bf88      	it	hi
 8007028:	6013      	strhi	r3, [r2, #0]
 800702a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800702e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007032:	4629      	mov	r1, r5
 8007034:	f7fe facc 	bl	80055d0 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007038:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800703a:	b153      	cbz	r3, 8007052 <xTaskGenericNotify+0xb6>
 800703c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007040:	f383 8811 	msr	BASEPRI, r3
 8007044:	f3bf 8f6f 	isb	sy
 8007048:	f3bf 8f4f 	dsb	sy
 800704c:	e7fe      	b.n	800704c <xTaskGenericNotify+0xb0>
						xReturn = pdFAIL;
 800704e:	2400      	movs	r4, #0
 8007050:	e7c4      	b.n	8006fdc <xTaskGenericNotify+0x40>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007052:	4b11      	ldr	r3, [pc, #68]	@ (8007098 <xTaskGenericNotify+0xfc>)
 8007054:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800705a:	429a      	cmp	r2, r3
 800705c:	d9bd      	bls.n	8006fda <xTaskGenericNotify+0x3e>
					taskYIELD_IF_USING_PREEMPTION();
 800705e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007062:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007066:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	e7b2      	b.n	8006fda <xTaskGenericNotify+0x3e>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007074:	f8d4 20a4 	ldr.w	r2, [r4, #164]	@ 0xa4
 8007078:	3201      	adds	r2, #1
 800707a:	d0ac      	beq.n	8006fd6 <xTaskGenericNotify+0x3a>
 800707c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007080:	f383 8811 	msr	BASEPRI, r3
 8007084:	f3bf 8f6f 	isb	sy
 8007088:	f3bf 8f4f 	dsb	sy
 800708c:	e7fe      	b.n	800708c <xTaskGenericNotify+0xf0>
 800708e:	bf00      	nop
 8007090:	20000e48 	.word	0x20000e48
 8007094:	20000ec4 	.word	0x20000ec4
 8007098:	20001324 	.word	0x20001324

0800709c <xTaskGenericNotifyFromISR>:
		configASSERT( xTaskToNotify );
 800709c:	b368      	cbz	r0, 80070fa <xTaskGenericNotifyFromISR+0x5e>
	{
 800709e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070a2:	460f      	mov	r7, r1
 80070a4:	4616      	mov	r6, r2
 80070a6:	461d      	mov	r5, r3
 80070a8:	4604      	mov	r4, r0
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80070aa:	f000 fc17 	bl	80078dc <vPortValidateInterruptPriority>
	__asm volatile
 80070ae:	f3ef 8811 	mrs	r8, BASEPRI
 80070b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b6:	f383 8811 	msr	BASEPRI, r3
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 80070c2:	b115      	cbz	r5, 80070ca <xTaskGenericNotifyFromISR+0x2e>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80070c4:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 80070c8:	602b      	str	r3, [r5, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80070ca:	f894 30a8 	ldrb.w	r3, [r4, #168]	@ 0xa8
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80070ce:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80070d0:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80070d2:	f884 20a8 	strb.w	r2, [r4, #168]	@ 0xa8
			switch( eAction )
 80070d6:	2e04      	cmp	r6, #4
 80070d8:	d85e      	bhi.n	8007198 <xTaskGenericNotifyFromISR+0xfc>
 80070da:	e8df f006 	tbb	[pc, r6]
 80070de:	1707      	.short	0x1707
 80070e0:	051d      	.short	0x051d
 80070e2:	03          	.byte	0x03
 80070e3:	00          	.byte	0x00
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80070e4:	2b02      	cmp	r3, #2
 80070e6:	d028      	beq.n	800713a <xTaskGenericNotifyFromISR+0x9e>
						pxTCB->ulNotifiedValue = ulValue;
 80070e8:	f8c4 70a4 	str.w	r7, [r4, #164]	@ 0xa4
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d019      	beq.n	8007124 <xTaskGenericNotifyFromISR+0x88>
	{
 80070f0:	2001      	movs	r0, #1
	__asm volatile
 80070f2:	f388 8811 	msr	BASEPRI, r8
	}
 80070f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
 80070fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070fe:	f383 8811 	msr	BASEPRI, r3
 8007102:	f3bf 8f6f 	isb	sy
 8007106:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800710a:	e7fe      	b.n	800710a <xTaskGenericNotifyFromISR+0x6e>
					pxTCB->ulNotifiedValue |= ulValue;
 800710c:	f8d4 20a4 	ldr.w	r2, [r4, #164]	@ 0xa4
 8007110:	433a      	orrs	r2, r7
 8007112:	f8c4 20a4 	str.w	r2, [r4, #164]	@ 0xa4
					break;
 8007116:	e7e9      	b.n	80070ec <xTaskGenericNotifyFromISR+0x50>
					( pxTCB->ulNotifiedValue )++;
 8007118:	f8d4 20a4 	ldr.w	r2, [r4, #164]	@ 0xa4
 800711c:	3201      	adds	r2, #1
 800711e:	f8c4 20a4 	str.w	r2, [r4, #164]	@ 0xa4
					break;
 8007122:	e7e3      	b.n	80070ec <xTaskGenericNotifyFromISR+0x50>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007124:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007126:	b153      	cbz	r3, 800713e <xTaskGenericNotifyFromISR+0xa2>
 8007128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800712c:	f383 8811 	msr	BASEPRI, r3
 8007130:	f3bf 8f6f 	isb	sy
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	e7fe      	b.n	8007138 <xTaskGenericNotifyFromISR+0x9c>
						xReturn = pdFAIL;
 800713a:	2000      	movs	r0, #0
 800713c:	e7d9      	b.n	80070f2 <xTaskGenericNotifyFromISR+0x56>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800713e:	4b1d      	ldr	r3, [pc, #116]	@ (80071b4 <xTaskGenericNotifyFromISR+0x118>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	bb1b      	cbnz	r3, 800718c <xTaskGenericNotifyFromISR+0xf0>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007144:	1d25      	adds	r5, r4, #4
 8007146:	4628      	mov	r0, r5
 8007148:	f7fe fa68 	bl	800561c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800714c:	4620      	mov	r0, r4
 800714e:	f001 fa07 	bl	8008560 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007152:	4a19      	ldr	r2, [pc, #100]	@ (80071b8 <xTaskGenericNotifyFromISR+0x11c>)
 8007154:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007156:	6811      	ldr	r1, [r2, #0]
 8007158:	4818      	ldr	r0, [pc, #96]	@ (80071bc <xTaskGenericNotifyFromISR+0x120>)
 800715a:	428b      	cmp	r3, r1
 800715c:	bf88      	it	hi
 800715e:	6013      	strhi	r3, [r2, #0]
 8007160:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007164:	4629      	mov	r1, r5
 8007166:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800716a:	f7fe fa31 	bl	80055d0 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800716e:	4b14      	ldr	r3, [pc, #80]	@ (80071c0 <xTaskGenericNotifyFromISR+0x124>)
 8007170:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007176:	429a      	cmp	r2, r3
 8007178:	d9ba      	bls.n	80070f0 <xTaskGenericNotifyFromISR+0x54>
					if( pxHigherPriorityTaskWoken != NULL )
 800717a:	9b06      	ldr	r3, [sp, #24]
 800717c:	b113      	cbz	r3, 8007184 <xTaskGenericNotifyFromISR+0xe8>
						*pxHigherPriorityTaskWoken = pdTRUE;
 800717e:	9a06      	ldr	r2, [sp, #24]
 8007180:	2301      	movs	r3, #1
 8007182:	6013      	str	r3, [r2, #0]
					xYieldPending = pdTRUE;
 8007184:	4b0f      	ldr	r3, [pc, #60]	@ (80071c4 <xTaskGenericNotifyFromISR+0x128>)
 8007186:	2201      	movs	r2, #1
 8007188:	601a      	str	r2, [r3, #0]
 800718a:	e7b1      	b.n	80070f0 <xTaskGenericNotifyFromISR+0x54>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800718c:	480e      	ldr	r0, [pc, #56]	@ (80071c8 <xTaskGenericNotifyFromISR+0x12c>)
 800718e:	f104 0118 	add.w	r1, r4, #24
 8007192:	f7fe fa1d 	bl	80055d0 <vListInsertEnd>
 8007196:	e7ea      	b.n	800716e <xTaskGenericNotifyFromISR+0xd2>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007198:	f8d4 20a4 	ldr.w	r2, [r4, #164]	@ 0xa4
 800719c:	3201      	adds	r2, #1
 800719e:	d0a5      	beq.n	80070ec <xTaskGenericNotifyFromISR+0x50>
 80071a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a4:	f383 8811 	msr	BASEPRI, r3
 80071a8:	f3bf 8f6f 	isb	sy
 80071ac:	f3bf 8f4f 	dsb	sy
 80071b0:	e7fe      	b.n	80071b0 <xTaskGenericNotifyFromISR+0x114>
 80071b2:	bf00      	nop
 80071b4:	20000e2c 	.word	0x20000e2c
 80071b8:	20000e48 	.word	0x20000e48
 80071bc:	20000ec4 	.word	0x20000ec4
 80071c0:	20001324 	.word	0x20001324
 80071c4:	20000e3c 	.word	0x20000e3c
 80071c8:	20000e80 	.word	0x20000e80

080071cc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80071cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80071ce:	4c12      	ldr	r4, [pc, #72]	@ (8007218 <prvCheckForValidListAndQueue+0x4c>)
{
 80071d0:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 80071d2:	f000 fa67 	bl	80076a4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80071d6:	6825      	ldr	r5, [r4, #0]
 80071d8:	b125      	cbz	r5, 80071e4 <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 80071da:	b003      	add	sp, #12
 80071dc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 80071e0:	f000 ba82 	b.w	80076e8 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 80071e4:	4f0d      	ldr	r7, [pc, #52]	@ (800721c <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList2 );
 80071e6:	4e0e      	ldr	r6, [pc, #56]	@ (8007220 <prvCheckForValidListAndQueue+0x54>)
			vListInitialise( &xActiveTimerList1 );
 80071e8:	4638      	mov	r0, r7
 80071ea:	f7fe f9e1 	bl	80055b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80071ee:	4630      	mov	r0, r6
 80071f0:	f7fe f9de 	bl	80055b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80071f4:	4a0b      	ldr	r2, [pc, #44]	@ (8007224 <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80071f6:	9500      	str	r5, [sp, #0]
			pxCurrentTimerList = &xActiveTimerList1;
 80071f8:	6017      	str	r7, [r2, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80071fa:	4a0b      	ldr	r2, [pc, #44]	@ (8007228 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80071fc:	4b0b      	ldr	r3, [pc, #44]	@ (800722c <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 80071fe:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007200:	2110      	movs	r1, #16
 8007202:	4a0b      	ldr	r2, [pc, #44]	@ (8007230 <prvCheckForValidListAndQueue+0x64>)
 8007204:	200a      	movs	r0, #10
 8007206:	f7fe fae5 	bl	80057d4 <xQueueGenericCreateStatic>
 800720a:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 800720c:	2800      	cmp	r0, #0
 800720e:	d0e4      	beq.n	80071da <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007210:	4908      	ldr	r1, [pc, #32]	@ (8007234 <prvCheckForValidListAndQueue+0x68>)
 8007212:	f7fe ff2d 	bl	8006070 <vQueueAddToRegistry>
 8007216:	e7e0      	b.n	80071da <prvCheckForValidListAndQueue+0xe>
 8007218:	20001420 	.word	0x20001420
 800721c:	20001440 	.word	0x20001440
 8007220:	2000142c 	.word	0x2000142c
 8007224:	20001428 	.word	0x20001428
 8007228:	20001424 	.word	0x20001424
 800722c:	20001328 	.word	0x20001328
 8007230:	20001378 	.word	0x20001378
 8007234:	0800bdc0 	.word	0x0800bdc0

08007238 <xTimerCreateTimerTask>:
{
 8007238:	b510      	push	{r4, lr}
 800723a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800723c:	f7ff ffc6 	bl	80071cc <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8007240:	4b12      	ldr	r3, [pc, #72]	@ (800728c <xTimerCreateTimerTask+0x54>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	b1cb      	cbz	r3, 800727a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007246:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007248:	aa07      	add	r2, sp, #28
 800724a:	a906      	add	r1, sp, #24
 800724c:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800724e:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007252:	f7fe f99d 	bl	8005590 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007256:	e9dd 0205 	ldrd	r0, r2, [sp, #20]
 800725a:	2302      	movs	r3, #2
 800725c:	e9cd 2001 	strd	r2, r0, [sp, #4]
 8007260:	9300      	str	r3, [sp, #0]
 8007262:	490b      	ldr	r1, [pc, #44]	@ (8007290 <xTimerCreateTimerTask+0x58>)
 8007264:	9a07      	ldr	r2, [sp, #28]
 8007266:	480b      	ldr	r0, [pc, #44]	@ (8007294 <xTimerCreateTimerTask+0x5c>)
 8007268:	4623      	mov	r3, r4
 800726a:	f7ff f8d7 	bl	800641c <xTaskCreateStatic>
 800726e:	4b0a      	ldr	r3, [pc, #40]	@ (8007298 <xTimerCreateTimerTask+0x60>)
 8007270:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8007272:	b110      	cbz	r0, 800727a <xTimerCreateTimerTask+0x42>
}
 8007274:	2001      	movs	r0, #1
 8007276:	b008      	add	sp, #32
 8007278:	bd10      	pop	{r4, pc}
 800727a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800728a:	e7fe      	b.n	800728a <xTimerCreateTimerTask+0x52>
 800728c:	20001420 	.word	0x20001420
 8007290:	0800bdc8 	.word	0x0800bdc8
 8007294:	08007389 	.word	0x08007389
 8007298:	2000141c 	.word	0x2000141c

0800729c <xTimerGenericCommand>:
	configASSERT( xTimer );
 800729c:	b1c0      	cbz	r0, 80072d0 <xTimerGenericCommand+0x34>
{
 800729e:	b530      	push	{r4, r5, lr}
	if( xTimerQueue != NULL )
 80072a0:	4d18      	ldr	r5, [pc, #96]	@ (8007304 <xTimerGenericCommand+0x68>)
 80072a2:	682c      	ldr	r4, [r5, #0]
{
 80072a4:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
 80072a6:	b184      	cbz	r4, 80072ca <xTimerGenericCommand+0x2e>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80072a8:	2905      	cmp	r1, #5
		xMessage.xMessageID = xCommandID;
 80072aa:	e9cd 1200 	strd	r1, r2, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80072ae:	9002      	str	r0, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80072b0:	dc17      	bgt.n	80072e2 <xTimerGenericCommand+0x46>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80072b2:	f7ff fd2b 	bl	8006d0c <xTaskGetSchedulerState>
 80072b6:	2802      	cmp	r0, #2
 80072b8:	d01c      	beq.n	80072f4 <xTimerGenericCommand+0x58>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80072ba:	2300      	movs	r3, #0
 80072bc:	6828      	ldr	r0, [r5, #0]
 80072be:	461a      	mov	r2, r3
 80072c0:	4669      	mov	r1, sp
 80072c2:	f7fe fb45 	bl	8005950 <xQueueGenericSend>
}
 80072c6:	b005      	add	sp, #20
 80072c8:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
 80072ca:	4620      	mov	r0, r4
}
 80072cc:	b005      	add	sp, #20
 80072ce:	bd30      	pop	{r4, r5, pc}
 80072d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d4:	f383 8811 	msr	BASEPRI, r3
 80072d8:	f3bf 8f6f 	isb	sy
 80072dc:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 80072e0:	e7fe      	b.n	80072e0 <xTimerGenericCommand+0x44>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80072e2:	469c      	mov	ip, r3
 80072e4:	4662      	mov	r2, ip
 80072e6:	2300      	movs	r3, #0
 80072e8:	4669      	mov	r1, sp
 80072ea:	4620      	mov	r0, r4
 80072ec:	f7fe fbf2 	bl	8005ad4 <xQueueGenericSendFromISR>
}
 80072f0:	b005      	add	sp, #20
 80072f2:	bd30      	pop	{r4, r5, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80072f4:	6828      	ldr	r0, [r5, #0]
 80072f6:	9a08      	ldr	r2, [sp, #32]
 80072f8:	2300      	movs	r3, #0
 80072fa:	4669      	mov	r1, sp
 80072fc:	f7fe fb28 	bl	8005950 <xQueueGenericSend>
 8007300:	e7e4      	b.n	80072cc <xTimerGenericCommand+0x30>
 8007302:	bf00      	nop
 8007304:	20001420 	.word	0x20001420

08007308 <prvSwitchTimerLists>:
{
 8007308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800730a:	4e1d      	ldr	r6, [pc, #116]	@ (8007380 <prvSwitchTimerLists+0x78>)
 800730c:	b083      	sub	sp, #12
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800730e:	e00d      	b.n	800732c <prvSwitchTimerLists+0x24>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007310:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007312:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007314:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007316:	1d25      	adds	r5, r4, #4
 8007318:	4628      	mov	r0, r5
 800731a:	f7fe f97f 	bl	800561c <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800731e:	6a23      	ldr	r3, [r4, #32]
 8007320:	4620      	mov	r0, r4
 8007322:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007324:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8007328:	075b      	lsls	r3, r3, #29
 800732a:	d409      	bmi.n	8007340 <prvSwitchTimerLists+0x38>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800732c:	6833      	ldr	r3, [r6, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	2a00      	cmp	r2, #0
 8007332:	d1ed      	bne.n	8007310 <prvSwitchTimerLists+0x8>
	pxCurrentTimerList = pxOverflowTimerList;
 8007334:	4a13      	ldr	r2, [pc, #76]	@ (8007384 <prvSwitchTimerLists+0x7c>)
 8007336:	6811      	ldr	r1, [r2, #0]
 8007338:	6031      	str	r1, [r6, #0]
	pxOverflowTimerList = pxTemp;
 800733a:	6013      	str	r3, [r2, #0]
}
 800733c:	b003      	add	sp, #12
 800733e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007340:	69a2      	ldr	r2, [r4, #24]
 8007342:	eb07 0c02 	add.w	ip, r7, r2
			if( xReloadTime > xNextExpireTime )
 8007346:	4567      	cmp	r7, ip
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007348:	f04f 0300 	mov.w	r3, #0
 800734c:	4620      	mov	r0, r4
 800734e:	463a      	mov	r2, r7
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007350:	4629      	mov	r1, r5
			if( xReloadTime > xNextExpireTime )
 8007352:	d206      	bcs.n	8007362 <prvSwitchTimerLists+0x5a>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007354:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007356:	f8c4 c004 	str.w	ip, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800735a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800735c:	f7fe f946 	bl	80055ec <vListInsert>
 8007360:	e7e4      	b.n	800732c <prvSwitchTimerLists+0x24>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007362:	9300      	str	r3, [sp, #0]
 8007364:	4619      	mov	r1, r3
 8007366:	f7ff ff99 	bl	800729c <xTimerGenericCommand>
				configASSERT( xResult );
 800736a:	2800      	cmp	r0, #0
 800736c:	d1de      	bne.n	800732c <prvSwitchTimerLists+0x24>
 800736e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007372:	f383 8811 	msr	BASEPRI, r3
 8007376:	f3bf 8f6f 	isb	sy
 800737a:	f3bf 8f4f 	dsb	sy
 800737e:	e7fe      	b.n	800737e <prvSwitchTimerLists+0x76>
 8007380:	20001428 	.word	0x20001428
 8007384:	20001424 	.word	0x20001424

08007388 <prvTimerTask>:
{
 8007388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800738c:	4e8d      	ldr	r6, [pc, #564]	@ (80075c4 <prvTimerTask+0x23c>)
 800738e:	4d8e      	ldr	r5, [pc, #568]	@ (80075c8 <prvTimerTask+0x240>)
 8007390:	4c8e      	ldr	r4, [pc, #568]	@ (80075cc <prvTimerTask+0x244>)
 8007392:	b089      	sub	sp, #36	@ 0x24
					portYIELD_WITHIN_API();
 8007394:	f04f 29e0 	mov.w	r9, #3758153728	@ 0xe000e000
 8007398:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800739c:	6832      	ldr	r2, [r6, #0]
 800739e:	6817      	ldr	r7, [r2, #0]
 80073a0:	2f00      	cmp	r7, #0
 80073a2:	f040 809d 	bne.w	80074e0 <prvTimerTask+0x158>
	vTaskSuspendAll();
 80073a6:	f7ff f9c3 	bl	8006730 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80073aa:	f7ff f9c9 	bl	8006740 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80073ae:	682a      	ldr	r2, [r5, #0]
 80073b0:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 80073b2:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 80073b4:	f0c0 80a3 	bcc.w	80074fe <prvTimerTask+0x176>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80073b8:	4b85      	ldr	r3, [pc, #532]	@ (80075d0 <prvTimerTask+0x248>)
	xLastTime = xTimeNow;
 80073ba:	6028      	str	r0, [r5, #0]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	6812      	ldr	r2, [r2, #0]
 80073c0:	fab2 f282 	clz	r2, r2
 80073c4:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80073c6:	6820      	ldr	r0, [r4, #0]
 80073c8:	eba7 010b 	sub.w	r1, r7, fp
 80073cc:	f7fe fe68 	bl	80060a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80073d0:	f7ff fb08 	bl	80069e4 <xTaskResumeAll>
 80073d4:	b928      	cbnz	r0, 80073e2 <prvTimerTask+0x5a>
					portYIELD_WITHIN_API();
 80073d6:	f8c9 8d04 	str.w	r8, [r9, #3332]	@ 0xd04
 80073da:	f3bf 8f4f 	dsb	sy
 80073de:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80073e2:	6820      	ldr	r0, [r4, #0]
 80073e4:	2200      	movs	r2, #0
 80073e6:	a904      	add	r1, sp, #16
 80073e8:	f7fe fc2c 	bl	8005c44 <xQueueReceive>
 80073ec:	2800      	cmp	r0, #0
 80073ee:	d0d5      	beq.n	800739c <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80073f0:	9b04      	ldr	r3, [sp, #16]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80073f2:	9806      	ldr	r0, [sp, #24]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	db6c      	blt.n	80074d2 <prvTimerTask+0x14a>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80073f8:	9f06      	ldr	r7, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	b113      	cbz	r3, 8007404 <prvTimerTask+0x7c>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80073fe:	1d38      	adds	r0, r7, #4
 8007400:	f7fe f90c 	bl	800561c <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8007404:	f7ff f99c 	bl	8006740 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8007408:	682b      	ldr	r3, [r5, #0]
 800740a:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 800740c:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 800740e:	d37d      	bcc.n	800750c <prvTimerTask+0x184>
			switch( xMessage.xMessageID )
 8007410:	9b04      	ldr	r3, [sp, #16]
	xLastTime = xTimeNow;
 8007412:	f8c5 b000 	str.w	fp, [r5]
			switch( xMessage.xMessageID )
 8007416:	2b09      	cmp	r3, #9
 8007418:	d8e3      	bhi.n	80073e2 <prvTimerTask+0x5a>
 800741a:	e8df f003 	tbb	[pc, r3]
 800741e:	0505      	.short	0x0505
 8007420:	51344a05 	.word	0x51344a05
 8007424:	344a0505 	.word	0x344a0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007428:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800742c:	9b05      	ldr	r3, [sp, #20]
 800742e:	69b9      	ldr	r1, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007430:	613f      	str	r7, [r7, #16]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007432:	f042 0201 	orr.w	r2, r2, #1
 8007436:	f887 2028 	strb.w	r2, [r7, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800743a:	185a      	adds	r2, r3, r1
 800743c:	bf2c      	ite	cs
 800743e:	2001      	movcs	r0, #1
 8007440:	2000      	movcc	r0, #0
	if( xNextExpiryTime <= xTimeNow )
 8007442:	455a      	cmp	r2, fp
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007444:	607a      	str	r2, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8007446:	d864      	bhi.n	8007512 <prvTimerTask+0x18a>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007448:	ebab 0303 	sub.w	r3, fp, r3
 800744c:	4299      	cmp	r1, r3
 800744e:	d82a      	bhi.n	80074a6 <prvTimerTask+0x11e>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007450:	6a3b      	ldr	r3, [r7, #32]
 8007452:	4638      	mov	r0, r7
 8007454:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007456:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800745a:	0759      	lsls	r1, r3, #29
 800745c:	d5c1      	bpl.n	80073e2 <prvTimerTask+0x5a>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	9a05      	ldr	r2, [sp, #20]
 8007462:	441a      	add	r2, r3
 8007464:	2300      	movs	r3, #0
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	4638      	mov	r0, r7
 800746a:	4619      	mov	r1, r3
 800746c:	f7ff ff16 	bl	800729c <xTimerGenericCommand>
							configASSERT( xResult );
 8007470:	2800      	cmp	r0, #0
 8007472:	d1b6      	bne.n	80073e2 <prvTimerTask+0x5a>
 8007474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	e7fe      	b.n	8007484 <prvTimerTask+0xfc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007486:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800748a:	9b05      	ldr	r3, [sp, #20]
 800748c:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800748e:	f042 0201 	orr.w	r2, r2, #1
 8007492:	f887 2028 	strb.w	r2, [r7, #40]	@ 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007496:	2b00      	cmp	r3, #0
 8007498:	f000 8086 	beq.w	80075a8 <prvTimerTask+0x220>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800749c:	445b      	add	r3, fp
	if( xNextExpiryTime <= xTimeNow )
 800749e:	455b      	cmp	r3, fp
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80074a0:	607b      	str	r3, [r7, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80074a2:	613f      	str	r7, [r7, #16]
	if( xNextExpiryTime <= xTimeNow )
 80074a4:	d839      	bhi.n	800751a <prvTimerTask+0x192>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80074a6:	4b4a      	ldr	r3, [pc, #296]	@ (80075d0 <prvTimerTask+0x248>)
 80074a8:	1d39      	adds	r1, r7, #4
 80074aa:	6818      	ldr	r0, [r3, #0]
 80074ac:	f7fe f89e 	bl	80055ec <vListInsert>
 80074b0:	e797      	b.n	80073e2 <prvTimerTask+0x5a>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80074b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80074b6:	f023 0301 	bic.w	r3, r3, #1
 80074ba:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
					break;
 80074be:	e790      	b.n	80073e2 <prvTimerTask+0x5a>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80074c0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80074c4:	079a      	lsls	r2, r3, #30
 80074c6:	d548      	bpl.n	800755a <prvTimerTask+0x1d2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80074c8:	f023 0301 	bic.w	r3, r3, #1
 80074cc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 80074d0:	e787      	b.n	80073e2 <prvTimerTask+0x5a>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80074d2:	9b05      	ldr	r3, [sp, #20]
 80074d4:	9907      	ldr	r1, [sp, #28]
 80074d6:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80074d8:	9b04      	ldr	r3, [sp, #16]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	db81      	blt.n	80073e2 <prvTimerTask+0x5a>
 80074de:	e78b      	b.n	80073f8 <prvTimerTask+0x70>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80074e0:	68d3      	ldr	r3, [r2, #12]
 80074e2:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
 80074e4:	f7ff f924 	bl	8006730 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80074e8:	f7ff f92a 	bl	8006740 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80074ec:	682a      	ldr	r2, [r5, #0]
 80074ee:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 80074f0:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 80074f2:	d304      	bcc.n	80074fe <prvTimerTask+0x176>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80074f4:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
 80074f6:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80074f8:	d914      	bls.n	8007524 <prvTimerTask+0x19c>
 80074fa:	2200      	movs	r2, #0
 80074fc:	e763      	b.n	80073c6 <prvTimerTask+0x3e>
		prvSwitchTimerLists();
 80074fe:	f7ff ff03 	bl	8007308 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8007502:	f8c5 b000 	str.w	fp, [r5]
			( void ) xTaskResumeAll();
 8007506:	f7ff fa6d 	bl	80069e4 <xTaskResumeAll>
 800750a:	e76a      	b.n	80073e2 <prvTimerTask+0x5a>
		prvSwitchTimerLists();
 800750c:	f7ff fefc 	bl	8007308 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007510:	e77e      	b.n	8007410 <prvTimerTask+0x88>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007512:	455b      	cmp	r3, fp
 8007514:	d901      	bls.n	800751a <prvTimerTask+0x192>
 8007516:	2800      	cmp	r0, #0
 8007518:	d09a      	beq.n	8007450 <prvTimerTask+0xc8>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800751a:	6830      	ldr	r0, [r6, #0]
 800751c:	1d39      	adds	r1, r7, #4
 800751e:	f7fe f865 	bl	80055ec <vListInsert>
 8007522:	e75e      	b.n	80073e2 <prvTimerTask+0x5a>
				( void ) xTaskResumeAll();
 8007524:	f7ff fa5e 	bl	80069e4 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007528:	6832      	ldr	r2, [r6, #0]
 800752a:	68d2      	ldr	r2, [r2, #12]
 800752c:	f8d2 a00c 	ldr.w	sl, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007530:	f10a 0104 	add.w	r1, sl, #4
 8007534:	4608      	mov	r0, r1
 8007536:	9103      	str	r1, [sp, #12]
 8007538:	f7fe f870 	bl	800561c <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800753c:	f89a 2028 	ldrb.w	r2, [sl, #40]	@ 0x28
 8007540:	9903      	ldr	r1, [sp, #12]
 8007542:	f012 0f04 	tst.w	r2, #4
 8007546:	d10c      	bne.n	8007562 <prvTimerTask+0x1da>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007548:	f022 0201 	bic.w	r2, r2, #1
 800754c:	f88a 2028 	strb.w	r2, [sl, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007550:	f8da 3020 	ldr.w	r3, [sl, #32]
 8007554:	4650      	mov	r0, sl
 8007556:	4798      	blx	r3
}
 8007558:	e743      	b.n	80073e2 <prvTimerTask+0x5a>
							vPortFree( pxTimer );
 800755a:	4638      	mov	r0, r7
 800755c:	f000 fab0 	bl	8007ac0 <vPortFree>
 8007560:	e73f      	b.n	80073e2 <prvTimerTask+0x5a>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007562:	f8da 0018 	ldr.w	r0, [sl, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007566:	f8ca a010 	str.w	sl, [sl, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800756a:	183a      	adds	r2, r7, r0
	if( xNextExpiryTime <= xTimeNow )
 800756c:	455a      	cmp	r2, fp
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800756e:	f8ca 2004 	str.w	r2, [sl, #4]
	if( xNextExpiryTime <= xTimeNow )
 8007572:	d903      	bls.n	800757c <prvTimerTask+0x1f4>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007574:	6830      	ldr	r0, [r6, #0]
 8007576:	f7fe f839 	bl	80055ec <vListInsert>
	return xProcessTimerNow;
 800757a:	e7e9      	b.n	8007550 <prvTimerTask+0x1c8>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800757c:	ebab 0b07 	sub.w	fp, fp, r7
 8007580:	4558      	cmp	r0, fp
 8007582:	d81a      	bhi.n	80075ba <prvTimerTask+0x232>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007584:	2300      	movs	r3, #0
 8007586:	463a      	mov	r2, r7
 8007588:	9300      	str	r3, [sp, #0]
 800758a:	4619      	mov	r1, r3
 800758c:	4650      	mov	r0, sl
 800758e:	f7ff fe85 	bl	800729c <xTimerGenericCommand>
			configASSERT( xResult );
 8007592:	2800      	cmp	r0, #0
 8007594:	d1dc      	bne.n	8007550 <prvTimerTask+0x1c8>
 8007596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800759a:	f383 8811 	msr	BASEPRI, r3
 800759e:	f3bf 8f6f 	isb	sy
 80075a2:	f3bf 8f4f 	dsb	sy
 80075a6:	e7fe      	b.n	80075a6 <prvTimerTask+0x21e>
 80075a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ac:	f383 8811 	msr	BASEPRI, r3
 80075b0:	f3bf 8f6f 	isb	sy
 80075b4:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80075b8:	e7fe      	b.n	80075b8 <prvTimerTask+0x230>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80075ba:	4b05      	ldr	r3, [pc, #20]	@ (80075d0 <prvTimerTask+0x248>)
 80075bc:	6818      	ldr	r0, [r3, #0]
 80075be:	f7fe f815 	bl	80055ec <vListInsert>
	return xProcessTimerNow;
 80075c2:	e7c5      	b.n	8007550 <prvTimerTask+0x1c8>
 80075c4:	20001428 	.word	0x20001428
 80075c8:	20001418 	.word	0x20001418
 80075cc:	20001420 	.word	0x20001420
 80075d0:	20001424 	.word	0x20001424

080075d4 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80075d4:	4808      	ldr	r0, [pc, #32]	@ (80075f8 <prvPortStartFirstTask+0x24>)
 80075d6:	6800      	ldr	r0, [r0, #0]
 80075d8:	6800      	ldr	r0, [r0, #0]
 80075da:	f380 8808 	msr	MSP, r0
 80075de:	f04f 0000 	mov.w	r0, #0
 80075e2:	f380 8814 	msr	CONTROL, r0
 80075e6:	b662      	cpsie	i
 80075e8:	b661      	cpsie	f
 80075ea:	f3bf 8f4f 	dsb	sy
 80075ee:	f3bf 8f6f 	isb	sy
 80075f2:	df00      	svc	0
 80075f4:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80075f6:	0000      	.short	0x0000
 80075f8:	e000ed08 	.word	0xe000ed08

080075fc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80075fc:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800760c <vPortEnableVFP+0x10>
 8007600:	6801      	ldr	r1, [r0, #0]
 8007602:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007606:	6001      	str	r1, [r0, #0]
 8007608:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800760a:	0000      	.short	0x0000
 800760c:	e000ed88 	.word	0xe000ed88

08007610 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8007610:	4b0e      	ldr	r3, [pc, #56]	@ (800764c <prvTaskExitError+0x3c>)
 8007612:	681b      	ldr	r3, [r3, #0]
{
 8007614:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8007616:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8007618:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 800761a:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 800761c:	d008      	beq.n	8007630 <prvTaskExitError+0x20>
 800761e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	e7fe      	b.n	800762e <prvTaskExitError+0x1e>
 8007630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8007640:	9b01      	ldr	r3, [sp, #4]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d0fc      	beq.n	8007640 <prvTaskExitError+0x30>
}
 8007646:	b002      	add	sp, #8
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	2000000c 	.word	0x2000000c

08007650 <pxPortInitialiseStack>:
{
 8007650:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007652:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007656:	4c07      	ldr	r4, [pc, #28]	@ (8007674 <pxPortInitialiseStack+0x24>)
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007658:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800765c:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007660:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007664:	e940 4103 	strd	r4, r1, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007668:	e940 3209 	strd	r3, r2, [r0, #-36]	@ 0x24
}
 800766c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007670:	3844      	subs	r0, #68	@ 0x44
 8007672:	4770      	bx	lr
 8007674:	08007611 	.word	0x08007611
	...

08007680 <SVC_Handler>:
	__asm volatile (
 8007680:	4b07      	ldr	r3, [pc, #28]	@ (80076a0 <pxCurrentTCBConst2>)
 8007682:	6819      	ldr	r1, [r3, #0]
 8007684:	6808      	ldr	r0, [r1, #0]
 8007686:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800768a:	f380 8809 	msr	PSP, r0
 800768e:	f3bf 8f6f 	isb	sy
 8007692:	f04f 0000 	mov.w	r0, #0
 8007696:	f380 8811 	msr	BASEPRI, r0
 800769a:	4770      	bx	lr
 800769c:	f3af 8000 	nop.w

080076a0 <pxCurrentTCBConst2>:
 80076a0:	20001324 	.word	0x20001324

080076a4 <vPortEnterCritical>:
 80076a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a8:	f383 8811 	msr	BASEPRI, r3
 80076ac:	f3bf 8f6f 	isb	sy
 80076b0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 80076b4:	4a0b      	ldr	r2, [pc, #44]	@ (80076e4 <vPortEnterCritical+0x40>)
 80076b6:	6813      	ldr	r3, [r2, #0]
 80076b8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 80076ba:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80076bc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80076be:	d000      	beq.n	80076c2 <vPortEnterCritical+0x1e>
}
 80076c0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80076c2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80076c6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d0f7      	beq.n	80076c0 <vPortEnterCritical+0x1c>
 80076d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d4:	f383 8811 	msr	BASEPRI, r3
 80076d8:	f3bf 8f6f 	isb	sy
 80076dc:	f3bf 8f4f 	dsb	sy
 80076e0:	e7fe      	b.n	80076e0 <vPortEnterCritical+0x3c>
 80076e2:	bf00      	nop
 80076e4:	2000000c 	.word	0x2000000c

080076e8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80076e8:	4a08      	ldr	r2, [pc, #32]	@ (800770c <vPortExitCritical+0x24>)
 80076ea:	6813      	ldr	r3, [r2, #0]
 80076ec:	b943      	cbnz	r3, 8007700 <vPortExitCritical+0x18>
 80076ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f2:	f383 8811 	msr	BASEPRI, r3
 80076f6:	f3bf 8f6f 	isb	sy
 80076fa:	f3bf 8f4f 	dsb	sy
 80076fe:	e7fe      	b.n	80076fe <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8007700:	3b01      	subs	r3, #1
 8007702:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007704:	b90b      	cbnz	r3, 800770a <vPortExitCritical+0x22>
	__asm volatile
 8007706:	f383 8811 	msr	BASEPRI, r3
}
 800770a:	4770      	bx	lr
 800770c:	2000000c 	.word	0x2000000c

08007710 <PendSV_Handler>:
	__asm volatile
 8007710:	f3ef 8009 	mrs	r0, PSP
 8007714:	f3bf 8f6f 	isb	sy
 8007718:	4b15      	ldr	r3, [pc, #84]	@ (8007770 <pxCurrentTCBConst>)
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	f01e 0f10 	tst.w	lr, #16
 8007720:	bf08      	it	eq
 8007722:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007726:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800772a:	6010      	str	r0, [r2, #0]
 800772c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007730:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007734:	f380 8811 	msr	BASEPRI, r0
 8007738:	f3bf 8f4f 	dsb	sy
 800773c:	f3bf 8f6f 	isb	sy
 8007740:	f7ff f990 	bl	8006a64 <vTaskSwitchContext>
 8007744:	f04f 0000 	mov.w	r0, #0
 8007748:	f380 8811 	msr	BASEPRI, r0
 800774c:	bc09      	pop	{r0, r3}
 800774e:	6819      	ldr	r1, [r3, #0]
 8007750:	6808      	ldr	r0, [r1, #0]
 8007752:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007756:	f01e 0f10 	tst.w	lr, #16
 800775a:	bf08      	it	eq
 800775c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007760:	f380 8809 	msr	PSP, r0
 8007764:	f3bf 8f6f 	isb	sy
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop
 800776c:	f3af 8000 	nop.w

08007770 <pxCurrentTCBConst>:
 8007770:	20001324 	.word	0x20001324

08007774 <xPortSysTickHandler>:
{
 8007774:	b508      	push	{r3, lr}
	__asm volatile
 8007776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800777a:	f383 8811 	msr	BASEPRI, r3
 800777e:	f3bf 8f6f 	isb	sy
 8007782:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8007786:	f7fe ffe9 	bl	800675c <xTaskIncrementTick>
 800778a:	b128      	cbz	r0, 8007798 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800778c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007794:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8007798:	2300      	movs	r3, #0
 800779a:	f383 8811 	msr	BASEPRI, r3
}
 800779e:	bd08      	pop	{r3, pc}

080077a0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80077a0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 80077a4:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80077a6:	4906      	ldr	r1, [pc, #24]	@ (80077c0 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80077a8:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80077aa:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80077ac:	680b      	ldr	r3, [r1, #0]
 80077ae:	4905      	ldr	r1, [pc, #20]	@ (80077c4 <vPortSetupTimerInterrupt+0x24>)
 80077b0:	fba1 1303 	umull	r1, r3, r1, r3
 80077b4:	099b      	lsrs	r3, r3, #6
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80077b6:	2007      	movs	r0, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80077b8:	3b01      	subs	r3, #1
 80077ba:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80077bc:	6110      	str	r0, [r2, #16]
}
 80077be:	4770      	bx	lr
 80077c0:	20000000 	.word	0x20000000
 80077c4:	10624dd3 	.word	0x10624dd3

080077c8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80077c8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80077cc:	4a3d      	ldr	r2, [pc, #244]	@ (80078c4 <xPortStartScheduler+0xfc>)
 80077ce:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 80077d2:	4291      	cmp	r1, r2
 80077d4:	d041      	beq.n	800785a <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80077d6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80077da:	4b3b      	ldr	r3, [pc, #236]	@ (80078c8 <xPortStartScheduler+0x100>)
 80077dc:	429a      	cmp	r2, r3
 80077de:	d033      	beq.n	8007848 <xPortStartScheduler+0x80>
{
 80077e0:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80077e2:	4b3a      	ldr	r3, [pc, #232]	@ (80078cc <xPortStartScheduler+0x104>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80077e4:	4c3a      	ldr	r4, [pc, #232]	@ (80078d0 <xPortStartScheduler+0x108>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80077e6:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80077e8:	483a      	ldr	r0, [pc, #232]	@ (80078d4 <xPortStartScheduler+0x10c>)
{
 80077ea:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80077ec:	21ff      	movs	r1, #255	@ 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80077ee:	b2d2      	uxtb	r2, r2
 80077f0:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80077f2:	7019      	strb	r1, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80077fc:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007800:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007804:	f003 0350 	and.w	r3, r3, #80	@ 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007808:	2107      	movs	r1, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800780a:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800780c:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800780e:	6001      	str	r1, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007810:	bf48      	it	mi
 8007812:	2206      	movmi	r2, #6
 8007814:	d50f      	bpl.n	8007836 <xPortStartScheduler+0x6e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007816:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800781a:	005b      	lsls	r3, r3, #1
 800781c:	b2db      	uxtb	r3, r3
 800781e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007822:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007826:	061b      	lsls	r3, r3, #24
 8007828:	4611      	mov	r1, r2
 800782a:	f102 32ff 	add.w	r2, r2, #4294967295
 800782e:	d4f2      	bmi.n	8007816 <xPortStartScheduler+0x4e>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007830:	2903      	cmp	r1, #3
 8007832:	d01b      	beq.n	800786c <xPortStartScheduler+0xa4>
 8007834:	6001      	str	r1, [r0, #0]
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	e7fe      	b.n	8007846 <xPortStartScheduler+0x7e>
 8007848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800784c:	f383 8811 	msr	BASEPRI, r3
 8007850:	f3bf 8f6f 	isb	sy
 8007854:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007858:	e7fe      	b.n	8007858 <xPortStartScheduler+0x90>
 800785a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800785e:	f383 8811 	msr	BASEPRI, r3
 8007862:	f3bf 8f6f 	isb	sy
 8007866:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800786a:	e7fe      	b.n	800786a <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800786c:	9b01      	ldr	r3, [sp, #4]
 800786e:	4a17      	ldr	r2, [pc, #92]	@ (80078cc <xPortStartScheduler+0x104>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007870:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007874:	f44f 7140 	mov.w	r1, #768	@ 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007878:	b2db      	uxtb	r3, r3
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800787a:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800787c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800787e:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8007882:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007886:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800788a:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800788e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007892:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8007896:	f7ff ff83 	bl	80077a0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800789a:	4b0f      	ldr	r3, [pc, #60]	@ (80078d8 <xPortStartScheduler+0x110>)
 800789c:	2500      	movs	r5, #0
 800789e:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 80078a0:	f7ff feac 	bl	80075fc <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80078a4:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 80078a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80078ac:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 80078b0:	f7ff fe90 	bl	80075d4 <prvPortStartFirstTask>
	vTaskSwitchContext();
 80078b4:	f7ff f8d6 	bl	8006a64 <vTaskSwitchContext>
	prvTaskExitError();
 80078b8:	f7ff feaa 	bl	8007610 <prvTaskExitError>
}
 80078bc:	4628      	mov	r0, r5
 80078be:	b003      	add	sp, #12
 80078c0:	bd30      	pop	{r4, r5, pc}
 80078c2:	bf00      	nop
 80078c4:	410fc271 	.word	0x410fc271
 80078c8:	410fc270 	.word	0x410fc270
 80078cc:	e000e400 	.word	0xe000e400
 80078d0:	20001458 	.word	0x20001458
 80078d4:	20001454 	.word	0x20001454
 80078d8:	2000000c 	.word	0x2000000c

080078dc <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80078dc:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80078e0:	2b0f      	cmp	r3, #15
 80078e2:	d90e      	bls.n	8007902 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80078e4:	4911      	ldr	r1, [pc, #68]	@ (800792c <vPortValidateInterruptPriority+0x50>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80078e6:	4a12      	ldr	r2, [pc, #72]	@ (8007930 <vPortValidateInterruptPriority+0x54>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80078e8:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80078ea:	7812      	ldrb	r2, [r2, #0]
 80078ec:	429a      	cmp	r2, r3
 80078ee:	d908      	bls.n	8007902 <vPortValidateInterruptPriority+0x26>
 80078f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f4:	f383 8811 	msr	BASEPRI, r3
 80078f8:	f3bf 8f6f 	isb	sy
 80078fc:	f3bf 8f4f 	dsb	sy
 8007900:	e7fe      	b.n	8007900 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007902:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007906:	4a0b      	ldr	r2, [pc, #44]	@ (8007934 <vPortValidateInterruptPriority+0x58>)
 8007908:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 800790c:	6812      	ldr	r2, [r2, #0]
 800790e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007912:	4293      	cmp	r3, r2
 8007914:	d908      	bls.n	8007928 <vPortValidateInterruptPriority+0x4c>
 8007916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800791a:	f383 8811 	msr	BASEPRI, r3
 800791e:	f3bf 8f6f 	isb	sy
 8007922:	f3bf 8f4f 	dsb	sy
 8007926:	e7fe      	b.n	8007926 <vPortValidateInterruptPriority+0x4a>
	}
 8007928:	4770      	bx	lr
 800792a:	bf00      	nop
 800792c:	e000e3f0 	.word	0xe000e3f0
 8007930:	20001458 	.word	0x20001458
 8007934:	20001454 	.word	0x20001454

08007938 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007938:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800793a:	4b15      	ldr	r3, [pc, #84]	@ (8007990 <prvInsertBlockIntoFreeList+0x58>)
 800793c:	461a      	mov	r2, r3
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4283      	cmp	r3, r0
 8007942:	d3fb      	bcc.n	800793c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007944:	6854      	ldr	r4, [r2, #4]
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007946:	6841      	ldr	r1, [r0, #4]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007948:	eb02 0c04 	add.w	ip, r2, r4
 800794c:	4560      	cmp	r0, ip
 800794e:	d013      	beq.n	8007978 <prvInsertBlockIntoFreeList+0x40>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007950:	1844      	adds	r4, r0, r1
 8007952:	42a3      	cmp	r3, r4
 8007954:	d006      	beq.n	8007964 <prvInsertBlockIntoFreeList+0x2c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007956:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007958:	4282      	cmp	r2, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800795a:	bf18      	it	ne
 800795c:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800795e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007962:	4770      	bx	lr
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007964:	4c0b      	ldr	r4, [pc, #44]	@ (8007994 <prvInsertBlockIntoFreeList+0x5c>)
 8007966:	6824      	ldr	r4, [r4, #0]
 8007968:	42a3      	cmp	r3, r4
 800796a:	d0f4      	beq.n	8007956 <prvInsertBlockIntoFreeList+0x1e>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800796c:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007970:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007972:	6003      	str	r3, [r0, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007974:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007976:	e7ef      	b.n	8007958 <prvInsertBlockIntoFreeList+0x20>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007978:	4421      	add	r1, r4
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800797a:	1850      	adds	r0, r2, r1
 800797c:	4283      	cmp	r3, r0
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800797e:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007980:	d1ed      	bne.n	800795e <prvInsertBlockIntoFreeList+0x26>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007982:	4804      	ldr	r0, [pc, #16]	@ (8007994 <prvInsertBlockIntoFreeList+0x5c>)
 8007984:	6800      	ldr	r0, [r0, #0]
 8007986:	4283      	cmp	r3, r0
 8007988:	d0e9      	beq.n	800795e <prvInsertBlockIntoFreeList+0x26>
		pxBlockToInsert = pxIterator;
 800798a:	4610      	mov	r0, r2
 800798c:	e7ee      	b.n	800796c <prvInsertBlockIntoFreeList+0x34>
 800798e:	bf00      	nop
 8007990:	20001474 	.word	0x20001474
 8007994:	20001470 	.word	0x20001470

08007998 <pvPortMalloc>:
{
 8007998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		if( pxEnd == NULL )
 800799c:	4e40      	ldr	r6, [pc, #256]	@ (8007aa0 <pvPortMalloc+0x108>)
{
 800799e:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80079a0:	f7fe fec6 	bl	8006730 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80079a4:	6833      	ldr	r3, [r6, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d05c      	beq.n	8007a64 <pvPortMalloc+0xcc>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80079aa:	4b3e      	ldr	r3, [pc, #248]	@ (8007aa4 <pvPortMalloc+0x10c>)
 80079ac:	681d      	ldr	r5, [r3, #0]
 80079ae:	422c      	tst	r4, r5
 80079b0:	d12e      	bne.n	8007a10 <pvPortMalloc+0x78>
			if( xWantedSize > 0 )
 80079b2:	b36c      	cbz	r4, 8007a10 <pvPortMalloc+0x78>
				xWantedSize += xHeapStructSize;
 80079b4:	f104 0108 	add.w	r1, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80079b8:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80079ba:	bf1c      	itt	ne
 80079bc:	f021 0107 	bicne.w	r1, r1, #7
 80079c0:	3108      	addne	r1, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80079c2:	b329      	cbz	r1, 8007a10 <pvPortMalloc+0x78>
 80079c4:	f8df 80f4 	ldr.w	r8, [pc, #244]	@ 8007abc <pvPortMalloc+0x124>
 80079c8:	f8d8 7000 	ldr.w	r7, [r8]
 80079cc:	428f      	cmp	r7, r1
 80079ce:	d31f      	bcc.n	8007a10 <pvPortMalloc+0x78>
				pxBlock = xStart.pxNextFreeBlock;
 80079d0:	4835      	ldr	r0, [pc, #212]	@ (8007aa8 <pvPortMalloc+0x110>)
 80079d2:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079d4:	e003      	b.n	80079de <pvPortMalloc+0x46>
 80079d6:	6823      	ldr	r3, [r4, #0]
 80079d8:	b123      	cbz	r3, 80079e4 <pvPortMalloc+0x4c>
					pxPreviousBlock = pxBlock;
 80079da:	4620      	mov	r0, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 80079dc:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079de:	6862      	ldr	r2, [r4, #4]
 80079e0:	428a      	cmp	r2, r1
 80079e2:	d3f8      	bcc.n	80079d6 <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 80079e4:	6833      	ldr	r3, [r6, #0]
 80079e6:	42a3      	cmp	r3, r4
 80079e8:	d012      	beq.n	8007a10 <pvPortMalloc+0x78>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80079ea:	1a53      	subs	r3, r2, r1
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80079ec:	6826      	ldr	r6, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80079ee:	f8d0 9000 	ldr.w	r9, [r0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80079f2:	6006      	str	r6, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80079f4:	2b10      	cmp	r3, #16
 80079f6:	d916      	bls.n	8007a26 <pvPortMalloc+0x8e>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80079f8:	1860      	adds	r0, r4, r1
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80079fa:	0742      	lsls	r2, r0, #29
 80079fc:	d00e      	beq.n	8007a1c <pvPortMalloc+0x84>
 80079fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a02:	f383 8811 	msr	BASEPRI, r3
 8007a06:	f3bf 8f6f 	isb	sy
 8007a0a:	f3bf 8f4f 	dsb	sy
 8007a0e:	e7fe      	b.n	8007a0e <pvPortMalloc+0x76>
	( void ) xTaskResumeAll();
 8007a10:	f7fe ffe8 	bl	80069e4 <xTaskResumeAll>
void *pvReturn = NULL;
 8007a14:	2600      	movs	r6, #0
}
 8007a16:	4630      	mov	r0, r6
 8007a18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007a1c:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007a1e:	6061      	str	r1, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007a20:	f7ff ff8a 	bl	8007938 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a24:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007a26:	4b21      	ldr	r3, [pc, #132]	@ (8007aac <pvPortMalloc+0x114>)
 8007a28:	6819      	ldr	r1, [r3, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a2a:	1abf      	subs	r7, r7, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007a2c:	428f      	cmp	r7, r1
					xNumberOfSuccessfulAllocations++;
 8007a2e:	4920      	ldr	r1, [pc, #128]	@ (8007ab0 <pvPortMalloc+0x118>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007a30:	bf38      	it	cc
 8007a32:	601f      	strcc	r7, [r3, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007a34:	432a      	orrs	r2, r5
					pxBlock->pxNextFreeBlock = NULL;
 8007a36:	2300      	movs	r3, #0
 8007a38:	e9c4 3200 	strd	r3, r2, [r4]
					xNumberOfSuccessfulAllocations++;
 8007a3c:	680b      	ldr	r3, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a3e:	f8c8 7000 	str.w	r7, [r8]
					xNumberOfSuccessfulAllocations++;
 8007a42:	3301      	adds	r3, #1
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007a44:	f109 0608 	add.w	r6, r9, #8
					xNumberOfSuccessfulAllocations++;
 8007a48:	600b      	str	r3, [r1, #0]
	( void ) xTaskResumeAll();
 8007a4a:	f7fe ffcb 	bl	80069e4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a4e:	0773      	lsls	r3, r6, #29
 8007a50:	d0e1      	beq.n	8007a16 <pvPortMalloc+0x7e>
 8007a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a56:	f383 8811 	msr	BASEPRI, r3
 8007a5a:	f3bf 8f6f 	isb	sy
 8007a5e:	f3bf 8f4f 	dsb	sy
 8007a62:	e7fe      	b.n	8007a62 <pvPortMalloc+0xca>
	uxAddress = ( size_t ) ucHeap;
 8007a64:	4b13      	ldr	r3, [pc, #76]	@ (8007ab4 <pvPortMalloc+0x11c>)
	uxAddress -= xHeapStructSize;
 8007a66:	4a14      	ldr	r2, [pc, #80]	@ (8007ab8 <pvPortMalloc+0x120>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a68:	4910      	ldr	r1, [pc, #64]	@ (8007aac <pvPortMalloc+0x114>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a6a:	4f0e      	ldr	r7, [pc, #56]	@ (8007aa4 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007a6c:	075d      	lsls	r5, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007a6e:	bf18      	it	ne
 8007a70:	3307      	addne	r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a72:	4d0d      	ldr	r5, [pc, #52]	@ (8007aa8 <pvPortMalloc+0x110>)
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a74:	f022 0207 	bic.w	r2, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a78:	bf18      	it	ne
 8007a7a:	f023 0307 	bicne.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a7e:	602b      	str	r3, [r5, #0]
 8007a80:	4618      	mov	r0, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007a82:	1ad3      	subs	r3, r2, r3
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a84:	600b      	str	r3, [r1, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a86:	490d      	ldr	r1, [pc, #52]	@ (8007abc <pvPortMalloc+0x124>)
	pxEnd = ( void * ) uxAddress;
 8007a88:	6032      	str	r2, [r6, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a8a:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007a8c:	2100      	movs	r1, #0
 8007a8e:	6069      	str	r1, [r5, #4]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a90:	f04f 4500 	mov.w	r5, #2147483648	@ 0x80000000
	pxEnd->pxNextFreeBlock = NULL;
 8007a94:	e9c2 1100 	strd	r1, r1, [r2]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a98:	603d      	str	r5, [r7, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007a9a:	e9c0 2300 	strd	r2, r3, [r0]
}
 8007a9e:	e786      	b.n	80079ae <pvPortMalloc+0x16>
 8007aa0:	20001470 	.word	0x20001470
 8007aa4:	2000145c 	.word	0x2000145c
 8007aa8:	20001474 	.word	0x20001474
 8007aac:	20001468 	.word	0x20001468
 8007ab0:	20001464 	.word	0x20001464
 8007ab4:	2000147c 	.word	0x2000147c
 8007ab8:	200033b4 	.word	0x200033b4
 8007abc:	2000146c 	.word	0x2000146c

08007ac0 <vPortFree>:
	if( pv != NULL )
 8007ac0:	b1d0      	cbz	r0, 8007af8 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007ac2:	4a1c      	ldr	r2, [pc, #112]	@ (8007b34 <vPortFree+0x74>)
 8007ac4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8007ac8:	6812      	ldr	r2, [r2, #0]
 8007aca:	4213      	tst	r3, r2
 8007acc:	d00b      	beq.n	8007ae6 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007ace:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8007ad2:	b191      	cbz	r1, 8007afa <vPortFree+0x3a>
 8007ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad8:	f383 8811 	msr	BASEPRI, r3
 8007adc:	f3bf 8f6f 	isb	sy
 8007ae0:	f3bf 8f4f 	dsb	sy
 8007ae4:	e7fe      	b.n	8007ae4 <vPortFree+0x24>
 8007ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aea:	f383 8811 	msr	BASEPRI, r3
 8007aee:	f3bf 8f6f 	isb	sy
 8007af2:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007af6:	e7fe      	b.n	8007af6 <vPortFree+0x36>
 8007af8:	4770      	bx	lr
{
 8007afa:	b500      	push	{lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007afc:	ea23 0302 	bic.w	r3, r3, r2
{
 8007b00:	b083      	sub	sp, #12
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007b02:	f840 3c04 	str.w	r3, [r0, #-4]
 8007b06:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 8007b08:	f7fe fe12 	bl	8006730 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8007b38 <vPortFree+0x78>)
 8007b0e:	9801      	ldr	r0, [sp, #4]
 8007b10:	6811      	ldr	r1, [r2, #0]
 8007b12:	f850 3c04 	ldr.w	r3, [r0, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007b16:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007b18:	440b      	add	r3, r1
 8007b1a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007b1c:	f7ff ff0c 	bl	8007938 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007b20:	4a06      	ldr	r2, [pc, #24]	@ (8007b3c <vPortFree+0x7c>)
 8007b22:	6813      	ldr	r3, [r2, #0]
 8007b24:	3301      	adds	r3, #1
 8007b26:	6013      	str	r3, [r2, #0]
}
 8007b28:	b003      	add	sp, #12
 8007b2a:	f85d eb04 	ldr.w	lr, [sp], #4
				( void ) xTaskResumeAll();
 8007b2e:	f7fe bf59 	b.w	80069e4 <xTaskResumeAll>
 8007b32:	bf00      	nop
 8007b34:	2000145c 	.word	0x2000145c
 8007b38:	2000146c 	.word	0x2000146c
 8007b3c:	20001460 	.word	0x20001460

08007b40 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8007b40:	b510      	push	{r4, lr}
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8007b42:	4c15      	ldr	r4, [pc, #84]	@ (8007b98 <_DoInit+0x58>)
 8007b44:	22a8      	movs	r2, #168	@ 0xa8
 8007b46:	2100      	movs	r1, #0
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f003 fff1 	bl	800bb30 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8007b4e:	2103      	movs	r1, #3
 8007b50:	6121      	str	r1, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8007b52:	4a12      	ldr	r2, [pc, #72]	@ (8007b9c <_DoInit+0x5c>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8007b54:	6161      	str	r1, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8007b56:	4812      	ldr	r0, [pc, #72]	@ (8007ba0 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
 8007b58:	61a2      	str	r2, [r4, #24]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8007b5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
  p->aUp[0].pBuffer       = _acUpBuffer;
 8007b5e:	61e0      	str	r0, [r4, #28]
  p->aUp[0].RdOff         = 0u;
 8007b60:	2300      	movs	r3, #0
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8007b62:	6221      	str	r1, [r4, #32]
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
  p->aDown[0].pBuffer       = _acDownBuffer;
 8007b64:	480f      	ldr	r0, [pc, #60]	@ (8007ba4 <_DoInit+0x64>)
  p->aUp[0].RdOff         = 0u;
 8007b66:	62a3      	str	r3, [r4, #40]	@ 0x28
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8007b68:	2110      	movs	r1, #16
  p->aUp[0].WrOff         = 0u;
 8007b6a:	6263      	str	r3, [r4, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8007b6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
  p->aDown[0].sName         = "Terminal";
 8007b6e:	6622      	str	r2, [r4, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8007b70:	6660      	str	r0, [r4, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8007b72:	66a1      	str	r1, [r4, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8007b74:	6723      	str	r3, [r4, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8007b76:	66e3      	str	r3, [r4, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8007b78:	6763      	str	r3, [r4, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8007b7a:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8007b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8007ba8 <_DoInit+0x68>)
 8007b80:	f1a3 0c10 	sub.w	ip, r3, #16
 8007b84:	4618      	mov	r0, r3
 8007b86:	1ac2      	subs	r2, r0, r3
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8007b88:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8007b8c:	54a1      	strb	r1, [r4, r2]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8007b8e:	4563      	cmp	r3, ip
 8007b90:	d1f9      	bne.n	8007b86 <_DoInit+0x46>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8007b92:	f3bf 8f5f 	dmb	sy
}
 8007b96:	bd10      	pop	{r4, pc}
 8007b98:	200037cc 	.word	0x200037cc
 8007b9c:	0800bdd0 	.word	0x0800bdd0
 8007ba0:	200033cc 	.word	0x200033cc
 8007ba4:	200033bc 	.word	0x200033bc
 8007ba8:	0800c074 	.word	0x0800c074

08007bac <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8007bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8007bb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007c74 <SEGGER_RTT_ReadNoLock+0xc8>
 8007bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8007bb8:	2b53      	cmp	r3, #83	@ 0x53
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8007bba:	b083      	sub	sp, #12
 8007bbc:	4604      	mov	r4, r0
 8007bbe:	468b      	mov	fp, r1
 8007bc0:	4690      	mov	r8, r2
  INIT();
 8007bc2:	d001      	beq.n	8007bc8 <SEGGER_RTT_ReadNoLock+0x1c>
 8007bc4:	f7ff ffbc 	bl	8007b40 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  pBuffer = (unsigned char*)pData;
  RdOff = pRing->RdOff;
 8007bc8:	eb04 0644 	add.w	r6, r4, r4, lsl #1
 8007bcc:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 8007bd0:	0063      	lsls	r3, r4, #1
  WrOff = pRing->WrOff;
 8007bd2:	f8d6 906c 	ldr.w	r9, [r6, #108]	@ 0x6c
  RdOff = pRing->RdOff;
 8007bd6:	6f37      	ldr	r7, [r6, #112]	@ 0x70
  NumBytesRead = 0u;
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8007bd8:	454f      	cmp	r7, r9
 8007bda:	d81c      	bhi.n	8007c16 <SEGGER_RTT_ReadNoLock+0x6a>
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8007bdc:	eba9 0907 	sub.w	r9, r9, r7
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8007be0:	45c8      	cmp	r8, r9
 8007be2:	4645      	mov	r5, r8
 8007be4:	bf28      	it	cs
 8007be6:	464d      	movcs	r5, r9
  if (NumBytesRem > 0u) {
 8007be8:	b925      	cbnz	r5, 8007bf4 <SEGGER_RTT_ReadNoLock+0x48>
      RdOff = 0u;
 8007bea:	2500      	movs	r5, #0
  if (NumBytesRead) {
    pRing->RdOff = RdOff;
  }
  //
  return NumBytesRead;
}
 8007bec:	4628      	mov	r0, r5
 8007bee:	b003      	add	sp, #12
 8007bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8007bf4:	6e71      	ldr	r1, [r6, #100]	@ 0x64
 8007bf6:	9301      	str	r3, [sp, #4]
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8007bf8:	4439      	add	r1, r7
 8007bfa:	4658      	mov	r0, fp
 8007bfc:	462a      	mov	r2, r5
 8007bfe:	f004 f82b 	bl	800bc58 <memcpy>
    RdOff        += NumBytesRem;
 8007c02:	9b01      	ldr	r3, [sp, #4]
 8007c04:	442f      	add	r7, r5
    pRing->RdOff = RdOff;
 8007c06:	4423      	add	r3, r4
 8007c08:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
}
 8007c0c:	4628      	mov	r0, r5
    pRing->RdOff = RdOff;
 8007c0e:	671f      	str	r7, [r3, #112]	@ 0x70
}
 8007c10:	b003      	add	sp, #12
 8007c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8007c16:	6eb5      	ldr	r5, [r6, #104]	@ 0x68
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8007c18:	6e71      	ldr	r1, [r6, #100]	@ 0x64
 8007c1a:	9301      	str	r3, [sp, #4]
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8007c1c:	1bed      	subs	r5, r5, r7
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8007c1e:	4545      	cmp	r5, r8
 8007c20:	bf28      	it	cs
 8007c22:	4645      	movcs	r5, r8
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8007c24:	4439      	add	r1, r7
 8007c26:	462a      	mov	r2, r5
 8007c28:	4658      	mov	r0, fp
 8007c2a:	f004 f815 	bl	800bc58 <memcpy>
    if (RdOff == pRing->SizeOfBuffer) {
 8007c2e:	6eb2      	ldr	r2, [r6, #104]	@ 0x68
 8007c30:	9b01      	ldr	r3, [sp, #4]
    RdOff        += NumBytesRem;
 8007c32:	442f      	add	r7, r5
    if (RdOff == pRing->SizeOfBuffer) {
 8007c34:	42ba      	cmp	r2, r7
    BufferSize   -= NumBytesRem;
 8007c36:	eba8 0605 	sub.w	r6, r8, r5
  NumBytesRem = WrOff - RdOff;
 8007c3a:	bf14      	ite	ne
 8007c3c:	eba9 0907 	subne.w	r9, r9, r7
      RdOff = 0u;
 8007c40:	2700      	moveq	r7, #0
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8007c42:	454e      	cmp	r6, r9
 8007c44:	bf28      	it	cs
 8007c46:	464e      	movcs	r6, r9
  if (NumBytesRem > 0u) {
 8007c48:	b916      	cbnz	r6, 8007c50 <SEGGER_RTT_ReadNoLock+0xa4>
  if (NumBytesRead) {
 8007c4a:	2d00      	cmp	r5, #0
 8007c4c:	d0cd      	beq.n	8007bea <SEGGER_RTT_ReadNoLock+0x3e>
 8007c4e:	e7da      	b.n	8007c06 <SEGGER_RTT_ReadNoLock+0x5a>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8007c50:	191a      	adds	r2, r3, r4
 8007c52:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
    pBuffer      += NumBytesRem;
 8007c56:	eb0b 0005 	add.w	r0, fp, r5
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8007c5a:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8007c5c:	9301      	str	r3, [sp, #4]
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8007c5e:	4439      	add	r1, r7
 8007c60:	4632      	mov	r2, r6
    NumBytesRead += NumBytesRem;
 8007c62:	4435      	add	r5, r6
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8007c64:	f003 fff8 	bl	800bc58 <memcpy>
    RdOff        += NumBytesRem;
 8007c68:	4437      	add	r7, r6
 8007c6a:	9b01      	ldr	r3, [sp, #4]
  if (NumBytesRead) {
 8007c6c:	2d00      	cmp	r5, #0
 8007c6e:	d0bc      	beq.n	8007bea <SEGGER_RTT_ReadNoLock+0x3e>
 8007c70:	e7c9      	b.n	8007c06 <SEGGER_RTT_ReadNoLock+0x5a>
 8007c72:	bf00      	nop
 8007c74:	200037cc 	.word	0x200037cc

08007c78 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8007c7c:	4c1e      	ldr	r4, [pc, #120]	@ (8007cf8 <SEGGER_RTT_AllocUpBuffer+0x80>)
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007c7e:	461e      	mov	r6, r3
  INIT();
 8007c80:	7823      	ldrb	r3, [r4, #0]
 8007c82:	2b53      	cmp	r3, #83	@ 0x53
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007c84:	4681      	mov	r9, r0
 8007c86:	4688      	mov	r8, r1
 8007c88:	4617      	mov	r7, r2
  INIT();
 8007c8a:	d001      	beq.n	8007c90 <SEGGER_RTT_AllocUpBuffer+0x18>
 8007c8c:	f7ff ff58 	bl	8007b40 <_DoInit>
  SEGGER_RTT_LOCK();
 8007c90:	f3ef 8311 	mrs	r3, BASEPRI
 8007c94:	f04f 0120 	mov.w	r1, #32
 8007c98:	f381 8811 	msr	BASEPRI, r1
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  BufferIndex = 0;
 8007c9c:	2000      	movs	r0, #0
 8007c9e:	e003      	b.n	8007ca8 <SEGGER_RTT_AllocUpBuffer+0x30>
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
      break;
    }
    BufferIndex++;
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8007ca0:	6925      	ldr	r5, [r4, #16]
 8007ca2:	4575      	cmp	r5, lr
    BufferIndex++;
 8007ca4:	4670      	mov	r0, lr
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8007ca6:	dd09      	ble.n	8007cbc <SEGGER_RTT_AllocUpBuffer+0x44>
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8007ca8:	f100 0e01 	add.w	lr, r0, #1
 8007cac:	eb0e 0c4e 	add.w	ip, lr, lr, lsl #1
 8007cb0:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8007cb4:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8007cb8:	2d00      	cmp	r5, #0
 8007cba:	d1f1      	bne.n	8007ca0 <SEGGER_RTT_AllocUpBuffer+0x28>
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8007cbc:	6922      	ldr	r2, [r4, #16]
 8007cbe:	4282      	cmp	r2, r0
 8007cc0:	dd17      	ble.n	8007cf2 <SEGGER_RTT_AllocUpBuffer+0x7a>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8007cc2:	1c42      	adds	r2, r0, #1
 8007cc4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007cc8:	00d2      	lsls	r2, r2, #3
 8007cca:	f844 9002 	str.w	r9, [r4, r2]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8007cce:	4422      	add	r2, r4
 8007cd0:	f8c2 8004 	str.w	r8, [r2, #4]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8007cd4:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8007cd8:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8007cdc:	2200      	movs	r2, #0
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8007cde:	6227      	str	r7, [r4, #32]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8007ce0:	62a2      	str	r2, [r4, #40]	@ 0x28
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8007ce2:	6262      	str	r2, [r4, #36]	@ 0x24
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8007ce4:	62e6      	str	r6, [r4, #44]	@ 0x2c
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8007ce6:	f3bf 8f5f 	dmb	sy
  } else {
    BufferIndex = -1;
  }
  SEGGER_RTT_UNLOCK();
 8007cea:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
}
 8007cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    BufferIndex = -1;
 8007cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf6:	e7f8      	b.n	8007cea <SEGGER_RTT_AllocUpBuffer+0x72>
 8007cf8:	200037cc 	.word	0x200037cc

08007cfc <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8007d00:	4d17      	ldr	r5, [pc, #92]	@ (8007d60 <SEGGER_RTT_ConfigDownBuffer+0x64>)
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007d02:	461e      	mov	r6, r3
  INIT();
 8007d04:	782b      	ldrb	r3, [r5, #0]
 8007d06:	2b53      	cmp	r3, #83	@ 0x53
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007d08:	4604      	mov	r4, r0
 8007d0a:	4688      	mov	r8, r1
 8007d0c:	4617      	mov	r7, r2
  INIT();
 8007d0e:	d001      	beq.n	8007d14 <SEGGER_RTT_ConfigDownBuffer+0x18>
 8007d10:	f7ff ff16 	bl	8007b40 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8007d14:	2c02      	cmp	r4, #2
 8007d16:	d820      	bhi.n	8007d5a <SEGGER_RTT_ConfigDownBuffer+0x5e>
    SEGGER_RTT_LOCK();
 8007d18:	f3ef 8211 	mrs	r2, BASEPRI
 8007d1c:	f04f 0120 	mov.w	r1, #32
 8007d20:	f381 8811 	msr	BASEPRI, r1
    pDown = &pRTTCB->aDown[BufferIndex];
    if (BufferIndex) {
 8007d24:	b964      	cbnz	r4, 8007d40 <SEGGER_RTT_ConfigDownBuffer+0x44>
 8007d26:	4623      	mov	r3, r4
      pDown->pBuffer      = (char*)pBuffer;
      pDown->SizeOfBuffer = BufferSize;
      pDown->RdOff        = 0u;
      pDown->WrOff        = 0u;
    }
    pDown->Flags          = Flags;
 8007d28:	4423      	add	r3, r4
 8007d2a:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007d2e:	9b06      	ldr	r3, [sp, #24]
 8007d30:	676b      	str	r3, [r5, #116]	@ 0x74
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8007d32:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8007d36:	f382 8811 	msr	BASEPRI, r2
    r =  0;
 8007d3a:	2000      	movs	r0, #0
  } else {
    r = -1;
  }
  return r;
}
 8007d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pDown->sName        = sName;
 8007d40:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 8007d44:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
      pDown->RdOff        = 0u;
 8007d48:	2300      	movs	r3, #0
      pDown->sName        = sName;
 8007d4a:	f8c0 8060 	str.w	r8, [r0, #96]	@ 0x60
      pDown->pBuffer      = (char*)pBuffer;
 8007d4e:	6647      	str	r7, [r0, #100]	@ 0x64
      pDown->SizeOfBuffer = BufferSize;
 8007d50:	6686      	str	r6, [r0, #104]	@ 0x68
      pDown->RdOff        = 0u;
 8007d52:	6703      	str	r3, [r0, #112]	@ 0x70
      pDown->WrOff        = 0u;
 8007d54:	66c3      	str	r3, [r0, #108]	@ 0x6c
      pDown->sName        = sName;
 8007d56:	0063      	lsls	r3, r4, #1
 8007d58:	e7e6      	b.n	8007d28 <SEGGER_RTT_ConfigDownBuffer+0x2c>
    r = -1;
 8007d5a:	f04f 30ff 	mov.w	r0, #4294967295
  return r;
 8007d5e:	e7ed      	b.n	8007d3c <SEGGER_RTT_ConfigDownBuffer+0x40>
 8007d60:	200037cc 	.word	0x200037cc

08007d64 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8007d64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007d68:	4c12      	ldr	r4, [pc, #72]	@ (8007db4 <SEGGER_SYSVIEW_Init+0x50>)
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	4680      	mov	r8, r0
 8007d6e:	460f      	mov	r7, r1
 8007d70:	4691      	mov	r9, r2
 8007d72:	461e      	mov	r6, r3
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007d74:	4910      	ldr	r1, [pc, #64]	@ (8007db8 <SEGGER_SYSVIEW_Init+0x54>)
 8007d76:	2300      	movs	r3, #0
 8007d78:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	f7ff ff7b 	bl	8007c78 <SEGGER_RTT_AllocUpBuffer>
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007d82:	4621      	mov	r1, r4
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007d84:	4c0d      	ldr	r4, [pc, #52]	@ (8007dbc <SEGGER_SYSVIEW_Init+0x58>)
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007d86:	4a0e      	ldr	r2, [pc, #56]	@ (8007dc0 <SEGGER_SYSVIEW_Init+0x5c>)
 8007d88:	2500      	movs	r5, #0
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007d8a:	b2c0      	uxtb	r0, r0
 8007d8c:	7060      	strb	r0, [r4, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8007d8e:	7620      	strb	r0, [r4, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007d90:	2308      	movs	r3, #8
 8007d92:	9500      	str	r5, [sp, #0]
 8007d94:	f7ff ffb2 	bl	8007cfc <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
  _SYSVIEW_Globals.SysFreq          = SysFreq;
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8007d98:	e9c4 8701 	strd	r8, r7, [r4, #4]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007d9c:	4b09      	ldr	r3, [pc, #36]	@ (8007dc4 <SEGGER_SYSVIEW_Init+0x60>)
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8007d9e:	6125      	str	r5, [r4, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007da0:	685b      	ldr	r3, [r3, #4]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8007da2:	f8c4 9020 	str.w	r9, [r4, #32]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8007da6:	6266      	str	r6, [r4, #36]	@ 0x24
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007da8:	60e3      	str	r3, [r4, #12]
  _SYSVIEW_Globals.EnableState      = 0;
 8007daa:	7025      	strb	r5, [r4, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8007dac:	b003      	add	sp, #12
 8007dae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007db2:	bf00      	nop
 8007db4:	0800bddc 	.word	0x0800bddc
 8007db8:	2000398c 	.word	0x2000398c
 8007dbc:	2000395c 	.word	0x2000395c
 8007dc0:	20003984 	.word	0x20003984
 8007dc4:	e0001000 	.word	0xe0001000

08007dc8 <SEGGER_SYSVIEW_SetRAMBase>:
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8007dc8:	4b01      	ldr	r3, [pc, #4]	@ (8007dd0 <SEGGER_SYSVIEW_SetRAMBase+0x8>)
 8007dca:	6118      	str	r0, [r3, #16]
}
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop
 8007dd0:	2000395c 	.word	0x2000395c

08007dd4 <SEGGER_SYSVIEW_ShrinkId>:
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
  return SHRINK_ID(Id);
 8007dd4:	4b01      	ldr	r3, [pc, #4]	@ (8007ddc <SEGGER_SYSVIEW_ShrinkId+0x8>)
 8007dd6:	691b      	ldr	r3, [r3, #16]
}
 8007dd8:	1ac0      	subs	r0, r0, r3
 8007dda:	4770      	bx	lr
 8007ddc:	2000395c 	.word	0x2000395c

08007de0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8007de0:	b510      	push	{r4, lr}
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8007de2:	f3ef 8411 	mrs	r4, BASEPRI
 8007de6:	f04f 0120 	mov.w	r1, #32
 8007dea:	f381 8811 	msr	BASEPRI, r1
  pPayload = pPayloadStart;
  ENCODE_U32(pPayload, _NumModules);
 8007dee:	4b0a      	ldr	r3, [pc, #40]	@ (8007e18 <SEGGER_SYSVIEW_SendNumModules+0x38>)
 8007df0:	f993 2000 	ldrsb.w	r2, [r3]
 8007df4:	781b      	ldrb	r3, [r3, #0]
 8007df6:	2a00      	cmp	r2, #0
 8007df8:	da0c      	bge.n	8007e14 <SEGGER_SYSVIEW_SendNumModules+0x34>
 8007dfa:	4908      	ldr	r1, [pc, #32]	@ (8007e1c <SEGGER_SYSVIEW_SendNumModules+0x3c>)
 8007dfc:	71cb      	strb	r3, [r1, #7]
 8007dfe:	3108      	adds	r1, #8
 8007e00:	2301      	movs	r3, #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8007e02:	4807      	ldr	r0, [pc, #28]	@ (8007e20 <SEGGER_SYSVIEW_SendNumModules+0x40>)
  ENCODE_U32(pPayload, _NumModules);
 8007e04:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8007e08:	221b      	movs	r2, #27
 8007e0a:	f000 f8dd 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 8007e0e:	f384 8811 	msr	BASEPRI, r4
}
 8007e12:	bd10      	pop	{r4, pc}
 8007e14:	4902      	ldr	r1, [pc, #8]	@ (8007e20 <SEGGER_SYSVIEW_SendNumModules+0x40>)
 8007e16:	e7f4      	b.n	8007e02 <SEGGER_SYSVIEW_SendNumModules+0x22>
 8007e18:	20003957 	.word	0x20003957
 8007e1c:	20003874 	.word	0x20003874
 8007e20:	2000387b 	.word	0x2000387b

08007e24 <SEGGER_SYSVIEW_Start>:
void SEGGER_SYSVIEW_Start(void) {
 8007e24:	b538      	push	{r3, r4, r5, lr}
    _SYSVIEW_Globals.EnableState = 1;
 8007e26:	4c2f      	ldr	r4, [pc, #188]	@ (8007ee4 <SEGGER_SYSVIEW_Start+0xc0>)
 8007e28:	2301      	movs	r3, #1
 8007e2a:	7023      	strb	r3, [r4, #0]
    SEGGER_SYSVIEW_LOCK();
 8007e2c:	f3ef 8511 	mrs	r5, BASEPRI
 8007e30:	f04f 0120 	mov.w	r1, #32
 8007e34:	f381 8811 	msr	BASEPRI, r1
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8007e38:	492b      	ldr	r1, [pc, #172]	@ (8007ee8 <SEGGER_SYSVIEW_Start+0xc4>)
 8007e3a:	7860      	ldrb	r0, [r4, #1]
 8007e3c:	220a      	movs	r2, #10
 8007e3e:	f7f8 f9df 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8007e42:	f385 8811 	msr	BASEPRI, r5
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007e46:	f3ef 8511 	mrs	r5, BASEPRI
 8007e4a:	f04f 0120 	mov.w	r1, #32
 8007e4e:	f381 8811 	msr	BASEPRI, r1
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8007e52:	4926      	ldr	r1, [pc, #152]	@ (8007eec <SEGGER_SYSVIEW_Start+0xc8>)
 8007e54:	220a      	movs	r2, #10
 8007e56:	4608      	mov	r0, r1
 8007e58:	f000 f8b6 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 8007e5c:	f385 8811 	msr	BASEPRI, r5
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8007e60:	f3ef 8511 	mrs	r5, BASEPRI
 8007e64:	f04f 0120 	mov.w	r1, #32
 8007e68:	f381 8811 	msr	BASEPRI, r1
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8007e6c:	6863      	ldr	r3, [r4, #4]
 8007e6e:	491f      	ldr	r1, [pc, #124]	@ (8007eec <SEGGER_SYSVIEW_Start+0xc8>)
 8007e70:	2b7f      	cmp	r3, #127	@ 0x7f
 8007e72:	d906      	bls.n	8007e82 <SEGGER_SYSVIEW_Start+0x5e>
 8007e74:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 8007e78:	09db      	lsrs	r3, r3, #7
 8007e7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8007e7c:	f801 2b01 	strb.w	r2, [r1], #1
 8007e80:	d8f8      	bhi.n	8007e74 <SEGGER_SYSVIEW_Start+0x50>
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007e82:	68a2      	ldr	r2, [r4, #8]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8007e84:	f801 3b01 	strb.w	r3, [r1], #1
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007e88:	2a7f      	cmp	r2, #127	@ 0x7f
 8007e8a:	d906      	bls.n	8007e9a <SEGGER_SYSVIEW_Start+0x76>
 8007e8c:	f062 037f 	orn	r3, r2, #127	@ 0x7f
 8007e90:	09d2      	lsrs	r2, r2, #7
 8007e92:	2a7f      	cmp	r2, #127	@ 0x7f
 8007e94:	f801 3b01 	strb.w	r3, [r1], #1
 8007e98:	d8f8      	bhi.n	8007e8c <SEGGER_SYSVIEW_Start+0x68>
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8007e9a:	6923      	ldr	r3, [r4, #16]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007e9c:	f801 2b01 	strb.w	r2, [r1], #1
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8007ea0:	2b7f      	cmp	r3, #127	@ 0x7f
 8007ea2:	d906      	bls.n	8007eb2 <SEGGER_SYSVIEW_Start+0x8e>
 8007ea4:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 8007ea8:	09db      	lsrs	r3, r3, #7
 8007eaa:	2b7f      	cmp	r3, #127	@ 0x7f
 8007eac:	f801 2b01 	strb.w	r2, [r1], #1
 8007eb0:	d8f8      	bhi.n	8007ea4 <SEGGER_SYSVIEW_Start+0x80>
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	704a      	strb	r2, [r1, #1]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8007eb6:	700b      	strb	r3, [r1, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8007eb8:	480c      	ldr	r0, [pc, #48]	@ (8007eec <SEGGER_SYSVIEW_Start+0xc8>)
 8007eba:	2218      	movs	r2, #24
 8007ebc:	3102      	adds	r1, #2
 8007ebe:	f000 f883 	bl	8007fc8 <_SendPacket>
      RECORD_END();
 8007ec2:	f385 8811 	msr	BASEPRI, r5
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8007ec6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007ec8:	b103      	cbz	r3, 8007ecc <SEGGER_SYSVIEW_Start+0xa8>
      _SYSVIEW_Globals.pfSendSysDesc();
 8007eca:	4798      	blx	r3
    SEGGER_SYSVIEW_RecordSystime();
 8007ecc:	f000 f9b2 	bl	8008234 <SEGGER_SYSVIEW_RecordSystime>
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8007ed0:	6a23      	ldr	r3, [r4, #32]
 8007ed2:	b113      	cbz	r3, 8007eda <SEGGER_SYSVIEW_Start+0xb6>
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	b103      	cbz	r3, 8007eda <SEGGER_SYSVIEW_Start+0xb6>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8007ed8:	4798      	blx	r3
}
 8007eda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    SEGGER_SYSVIEW_SendNumModules();
 8007ede:	f7ff bf7f 	b.w	8007de0 <SEGGER_SYSVIEW_SendNumModules>
 8007ee2:	bf00      	nop
 8007ee4:	2000395c 	.word	0x2000395c
 8007ee8:	0800c078 	.word	0x0800c078
 8007eec:	2000387b 	.word	0x2000387b

08007ef0 <_HandleIncomingPacket>:
static void _HandleIncomingPacket(void) {
 8007ef0:	b530      	push	{r4, r5, lr}
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007ef2:	4c32      	ldr	r4, [pc, #200]	@ (8007fbc <_HandleIncomingPacket+0xcc>)
static void _HandleIncomingPacket(void) {
 8007ef4:	b083      	sub	sp, #12
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007ef6:	7e20      	ldrb	r0, [r4, #24]
 8007ef8:	2201      	movs	r2, #1
 8007efa:	f10d 0107 	add.w	r1, sp, #7
 8007efe:	f7ff fe55 	bl	8007bac <SEGGER_RTT_ReadNoLock>
  if (Status > 0) {
 8007f02:	b1b8      	cbz	r0, 8007f34 <_HandleIncomingPacket+0x44>
    switch (Cmd) {
 8007f04:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007f08:	2b07      	cmp	r3, #7
 8007f0a:	d815      	bhi.n	8007f38 <_HandleIncomingPacket+0x48>
 8007f0c:	b193      	cbz	r3, 8007f34 <_HandleIncomingPacket+0x44>
 8007f0e:	3b02      	subs	r3, #2
 8007f10:	2b05      	cmp	r3, #5
 8007f12:	d84f      	bhi.n	8007fb4 <_HandleIncomingPacket+0xc4>
 8007f14:	e8df f003 	tbb	[pc, r3]
 8007f18:	24272f03 	.word	0x24272f03
 8007f1c:	3221      	.short	0x3221
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007f1e:	f3ef 8511 	mrs	r5, BASEPRI
 8007f22:	f04f 0120 	mov.w	r1, #32
 8007f26:	f381 8811 	msr	BASEPRI, r1
  if (_SYSVIEW_Globals.EnableState) {
 8007f2a:	7823      	ldrb	r3, [r4, #0]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d130      	bne.n	8007f92 <_HandleIncomingPacket+0xa2>
  RECORD_END();
 8007f30:	f385 8811 	msr	BASEPRI, r5
}
 8007f34:	b003      	add	sp, #12
 8007f36:	bd30      	pop	{r4, r5, pc}
    switch (Cmd) {
 8007f38:	2b7f      	cmp	r3, #127	@ 0x7f
 8007f3a:	d0fb      	beq.n	8007f34 <_HandleIncomingPacket+0x44>
 8007f3c:	2b80      	cmp	r3, #128	@ 0x80
 8007f3e:	d130      	bne.n	8007fa2 <_HandleIncomingPacket+0xb2>
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007f40:	7e20      	ldrb	r0, [r4, #24]
 8007f42:	2201      	movs	r2, #1
 8007f44:	f10d 0107 	add.w	r1, sp, #7
 8007f48:	f7ff fe30 	bl	8007bac <SEGGER_RTT_ReadNoLock>
      if (Status > 0) {
 8007f4c:	2800      	cmp	r0, #0
 8007f4e:	d0f1      	beq.n	8007f34 <_HandleIncomingPacket+0x44>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8007f50:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8007f54:	f000 fb26 	bl	80085a4 <SEGGER_SYSVIEW_SendModule>
 8007f58:	e7ec      	b.n	8007f34 <_HandleIncomingPacket+0x44>
      SEGGER_SYSVIEW_SendNumModules();
 8007f5a:	f7ff ff41 	bl	8007de0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8007f5e:	e7e9      	b.n	8007f34 <_HandleIncomingPacket+0x44>
      SEGGER_SYSVIEW_GetSysDesc();
 8007f60:	f000 f982 	bl	8008268 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8007f64:	e7e6      	b.n	8007f34 <_HandleIncomingPacket+0x44>
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8007f66:	6a23      	ldr	r3, [r4, #32]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d0e3      	beq.n	8007f34 <_HandleIncomingPacket+0x44>
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d0e0      	beq.n	8007f34 <_HandleIncomingPacket+0x44>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8007f72:	4798      	blx	r3
 8007f74:	e7de      	b.n	8007f34 <_HandleIncomingPacket+0x44>
      SEGGER_SYSVIEW_RecordSystime();
 8007f76:	f000 f95d 	bl	8008234 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8007f7a:	e7db      	b.n	8007f34 <_HandleIncomingPacket+0x44>
  if (_pFirstModule != 0) {
 8007f7c:	4b10      	ldr	r3, [pc, #64]	@ (8007fc0 <_HandleIncomingPacket+0xd0>)
 8007f7e:	681c      	ldr	r4, [r3, #0]
 8007f80:	2c00      	cmp	r4, #0
 8007f82:	d0d7      	beq.n	8007f34 <_HandleIncomingPacket+0x44>
      if (pModule->pfSendModuleDesc) {
 8007f84:	68e3      	ldr	r3, [r4, #12]
 8007f86:	b103      	cbz	r3, 8007f8a <_HandleIncomingPacket+0x9a>
        pModule->pfSendModuleDesc();
 8007f88:	4798      	blx	r3
      pModule = pModule->pNext;
 8007f8a:	6924      	ldr	r4, [r4, #16]
    } while (pModule);
 8007f8c:	2c00      	cmp	r4, #0
 8007f8e:	d1f9      	bne.n	8007f84 <_HandleIncomingPacket+0x94>
 8007f90:	e7d0      	b.n	8007f34 <_HandleIncomingPacket+0x44>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8007f92:	490c      	ldr	r1, [pc, #48]	@ (8007fc4 <_HandleIncomingPacket+0xd4>)
 8007f94:	220b      	movs	r2, #11
 8007f96:	4608      	mov	r0, r1
 8007f98:	f000 f816 	bl	8007fc8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	7023      	strb	r3, [r4, #0]
 8007fa0:	e7c6      	b.n	8007f30 <_HandleIncomingPacket+0x40>
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8007fa2:	061b      	lsls	r3, r3, #24
 8007fa4:	d5c6      	bpl.n	8007f34 <_HandleIncomingPacket+0x44>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007fa6:	7e20      	ldrb	r0, [r4, #24]
 8007fa8:	2201      	movs	r2, #1
 8007faa:	f10d 0107 	add.w	r1, sp, #7
 8007fae:	f7ff fdfd 	bl	8007bac <SEGGER_RTT_ReadNoLock>
}
 8007fb2:	e7bf      	b.n	8007f34 <_HandleIncomingPacket+0x44>
      SEGGER_SYSVIEW_Start();
 8007fb4:	f7ff ff36 	bl	8007e24 <SEGGER_SYSVIEW_Start>
      break;
 8007fb8:	e7bc      	b.n	8007f34 <_HandleIncomingPacket+0x44>
 8007fba:	bf00      	nop
 8007fbc:	2000395c 	.word	0x2000395c
 8007fc0:	20003958 	.word	0x20003958
 8007fc4:	2000387b 	.word	0x2000387b

08007fc8 <_SendPacket>:
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8007fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8007fcc:	4d71      	ldr	r5, [pc, #452]	@ (8008194 <_SendPacket+0x1cc>)
 8007fce:	782b      	ldrb	r3, [r5, #0]
 8007fd0:	2b01      	cmp	r3, #1
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	4607      	mov	r7, r0
 8007fd6:	460c      	mov	r4, r1
 8007fd8:	4616      	mov	r6, r2
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8007fda:	d003      	beq.n	8007fe4 <_SendPacket+0x1c>
  if (_SYSVIEW_Globals.EnableState == 0) {
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d045      	beq.n	800806c <_SendPacket+0xa4>
  if (_SYSVIEW_Globals.EnableState == 2) {
 8007fe0:	2b02      	cmp	r3, #2
 8007fe2:	d066      	beq.n	80080b2 <_SendPacket+0xea>
  if (EventId < 32) {
 8007fe4:	2e1f      	cmp	r6, #31
 8007fe6:	d815      	bhi.n	8008014 <_SendPacket+0x4c>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8007fe8:	69eb      	ldr	r3, [r5, #28]
 8007fea:	40f3      	lsrs	r3, r6
 8007fec:	07db      	lsls	r3, r3, #31
 8007fee:	d43d      	bmi.n	800806c <_SendPacket+0xa4>
  if (EventId < 24) {
 8007ff0:	2e17      	cmp	r6, #23
 8007ff2:	d95a      	bls.n	80080aa <_SendPacket+0xe2>
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8007ff4:	1be3      	subs	r3, r4, r7
    if (NumBytes > 127) {
 8007ff6:	2b7f      	cmp	r3, #127	@ 0x7f
 8007ff8:	f240 80b3 	bls.w	8008162 <_SendPacket+0x19a>
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8007ffc:	f063 027f 	orn	r2, r3, #127	@ 0x7f
      *--pStartPacket = (U8)(NumBytes >> 7);
 8008000:	09db      	lsrs	r3, r3, #7
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8008002:	f807 2c02 	strb.w	r2, [r7, #-2]
      *--pStartPacket = (U8)(NumBytes >> 7);
 8008006:	f807 3c01 	strb.w	r3, [r7, #-1]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800800a:	1eba      	subs	r2, r7, #2
      *--pStartPacket = (U8)EventId;
 800800c:	1e51      	subs	r1, r2, #1
 800800e:	f802 6c01 	strb.w	r6, [r2, #-1]
 8008012:	e015      	b.n	8008040 <_SendPacket+0x78>
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8008014:	1be3      	subs	r3, r4, r7
    if (NumBytes > 127) {
 8008016:	2b7f      	cmp	r3, #127	@ 0x7f
 8008018:	d83f      	bhi.n	800809a <_SendPacket+0xd2>
      *--pStartPacket = (U8)NumBytes;
 800801a:	b2db      	uxtb	r3, r3
 800801c:	1e7a      	subs	r2, r7, #1
    if (EventId < 127) {
 800801e:	2e7e      	cmp	r6, #126	@ 0x7e
 8008020:	f807 3c01 	strb.w	r3, [r7, #-1]
 8008024:	d9f2      	bls.n	800800c <_SendPacket+0x44>
        *--pStartPacket = (U8)(EventId | 0x80);
 8008026:	f066 037f 	orn	r3, r6, #127	@ 0x7f
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800802a:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
        *--pStartPacket = (U8)(EventId >>  7);
 800802e:	f3c6 11c7 	ubfx	r1, r6, #7, #8
        *--pStartPacket = (U8)(EventId | 0x80);
 8008032:	b2db      	uxtb	r3, r3
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8008034:	d272      	bcs.n	800811c <_SendPacket+0x154>
        *--pStartPacket = (U8)(EventId >>  7);
 8008036:	f802 1c01 	strb.w	r1, [r2, #-1]
        *--pStartPacket = (U8)(EventId | 0x80);
 800803a:	f802 3c02 	strb.w	r3, [r2, #-2]
 800803e:	1e91      	subs	r1, r2, #2
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8008040:	4a55      	ldr	r2, [pc, #340]	@ (8008198 <_SendPacket+0x1d0>)
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8008042:	68eb      	ldr	r3, [r5, #12]
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8008044:	6856      	ldr	r6, [r2, #4]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8008046:	1af3      	subs	r3, r6, r3
  ENCODE_U32(pEndPacket, Delta);
 8008048:	2b7f      	cmp	r3, #127	@ 0x7f
 800804a:	d906      	bls.n	800805a <_SendPacket+0x92>
 800804c:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 8008050:	09db      	lsrs	r3, r3, #7
 8008052:	2b7f      	cmp	r3, #127	@ 0x7f
 8008054:	f804 2b01 	strb.w	r2, [r4], #1
 8008058:	d8f8      	bhi.n	800804c <_SendPacket+0x84>
 800805a:	f804 3b01 	strb.w	r3, [r4], #1
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800805e:	7868      	ldrb	r0, [r5, #1]
 8008060:	1a62      	subs	r2, r4, r1
 8008062:	f7f8 f8cd 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
  if (Status) {
 8008066:	2800      	cmp	r0, #0
 8008068:	d054      	beq.n	8008114 <_SendPacket+0x14c>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800806a:	60ee      	str	r6, [r5, #12]
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800806c:	7e2a      	ldrb	r2, [r5, #24]
 800806e:	4b4b      	ldr	r3, [pc, #300]	@ (800819c <_SendPacket+0x1d4>)
 8008070:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8008074:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008078:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800807a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800807c:	429a      	cmp	r2, r3
 800807e:	d001      	beq.n	8008084 <_SendPacket+0xbc>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8008080:	78ac      	ldrb	r4, [r5, #2]
 8008082:	b114      	cbz	r4, 800808a <_SendPacket+0xc2>
}
 8008084:	b004      	add	sp, #16
 8008086:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      _SYSVIEW_Globals.RecursionCnt = 1;
 800808a:	2301      	movs	r3, #1
 800808c:	70ab      	strb	r3, [r5, #2]
      _HandleIncomingPacket();
 800808e:	f7ff ff2f 	bl	8007ef0 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8008092:	70ac      	strb	r4, [r5, #2]
}
 8008094:	b004      	add	sp, #16
 8008096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800809a:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 800809e:	f807 2c02 	strb.w	r2, [r7, #-2]
      *--pStartPacket = (U8)(NumBytes >> 7);
 80080a2:	f3c3 13c7 	ubfx	r3, r3, #7, #8
      *--pStartPacket = (U8)(NumBytes | 0x80);
 80080a6:	1eba      	subs	r2, r7, #2
 80080a8:	e7b9      	b.n	800801e <_SendPacket+0x56>
    *--pStartPacket = (U8)EventId;
 80080aa:	1e79      	subs	r1, r7, #1
 80080ac:	f807 6c01 	strb.w	r6, [r7, #-1]
 80080b0:	e7c6      	b.n	8008040 <_SendPacket+0x78>
  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80080b2:	2301      	movs	r3, #1
 80080b4:	f88d 3004 	strb.w	r3, [sp, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80080b8:	696b      	ldr	r3, [r5, #20]
 80080ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80080bc:	f10d 0205 	add.w	r2, sp, #5
 80080c0:	d906      	bls.n	80080d0 <_SendPacket+0x108>
 80080c2:	f063 017f 	orn	r1, r3, #127	@ 0x7f
 80080c6:	09db      	lsrs	r3, r3, #7
 80080c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80080ca:	f802 1b01 	strb.w	r1, [r2], #1
 80080ce:	d8f8      	bhi.n	80080c2 <_SendPacket+0xfa>
 80080d0:	f802 3b01 	strb.w	r3, [r2], #1
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80080d4:	4b30      	ldr	r3, [pc, #192]	@ (8008198 <_SendPacket+0x1d0>)
 80080d6:	f8d3 8004 	ldr.w	r8, [r3, #4]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 80080da:	68eb      	ldr	r3, [r5, #12]
 80080dc:	eba8 0303 	sub.w	r3, r8, r3
  ENCODE_U32(pPayload, Delta);
 80080e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80080e2:	d906      	bls.n	80080f2 <_SendPacket+0x12a>
 80080e4:	f063 017f 	orn	r1, r3, #127	@ 0x7f
 80080e8:	09db      	lsrs	r3, r3, #7
 80080ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80080ec:	f802 1b01 	strb.w	r1, [r2], #1
 80080f0:	d8f8      	bhi.n	80080e4 <_SendPacket+0x11c>
 80080f2:	f802 3b01 	strb.w	r3, [r2], #1
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 80080f6:	a901      	add	r1, sp, #4
 80080f8:	7868      	ldrb	r0, [r5, #1]
 80080fa:	1a52      	subs	r2, r2, r1
 80080fc:	f7f8 f880 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
  if (Status) {
 8008100:	b398      	cbz	r0, 800816a <_SendPacket+0x1a2>
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8008102:	782b      	ldrb	r3, [r5, #0]
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8008104:	f8c5 800c 	str.w	r8, [r5, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8008108:	3b01      	subs	r3, #1
 800810a:	b2db      	uxtb	r3, r3
 800810c:	702b      	strb	r3, [r5, #0]
    if (_SYSVIEW_Globals.EnableState != 1) {
 800810e:	2b01      	cmp	r3, #1
 8008110:	d1ac      	bne.n	800806c <_SendPacket+0xa4>
 8008112:	e767      	b.n	8007fe4 <_SendPacket+0x1c>
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8008114:	782b      	ldrb	r3, [r5, #0]
 8008116:	3301      	adds	r3, #1
 8008118:	702b      	strb	r3, [r5, #0]
 800811a:	e7a7      	b.n	800806c <_SendPacket+0xa4>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800811c:	f5b6 1f00 	cmp.w	r6, #2097152	@ 0x200000
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8008120:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
        *--pStartPacket = (U8)(EventId >> 14);
 8008124:	f3c6 3087 	ubfx	r0, r6, #14, #8
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8008128:	d207      	bcs.n	800813a <_SendPacket+0x172>
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800812a:	f802 1c02 	strb.w	r1, [r2, #-2]
        *--pStartPacket = (U8)(EventId >> 14);
 800812e:	f802 0c01 	strb.w	r0, [r2, #-1]
        *--pStartPacket = (U8)(EventId | 0x80);
 8008132:	1ed1      	subs	r1, r2, #3
 8008134:	f802 3c03 	strb.w	r3, [r2, #-3]
 8008138:	e782      	b.n	8008040 <_SendPacket+0x78>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800813a:	f1b6 5f80 	cmp.w	r6, #268435456	@ 0x10000000
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800813e:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
        *--pStartPacket = (U8)(EventId >> 21);
 8008142:	f3c6 5747 	ubfx	r7, r6, #21, #8
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8008146:	d215      	bcs.n	8008174 <_SendPacket+0x1ac>
        *--pStartPacket = (U8)(EventId | 0x80);
 8008148:	2600      	movs	r6, #0
 800814a:	f363 0607 	bfi	r6, r3, #0, #8
 800814e:	f361 260f 	bfi	r6, r1, #8, #8
 8008152:	f360 4617 	bfi	r6, r0, #16, #8
 8008156:	f367 661f 	bfi	r6, r7, #24, #8
 800815a:	f842 6c04 	str.w	r6, [r2, #-4]
 800815e:	1f11      	subs	r1, r2, #4
 8008160:	e76e      	b.n	8008040 <_SendPacket+0x78>
      *--pStartPacket = (U8)NumBytes;
 8008162:	f807 3c01 	strb.w	r3, [r7, #-1]
 8008166:	1e7a      	subs	r2, r7, #1
    if (EventId < 127) {
 8008168:	e750      	b.n	800800c <_SendPacket+0x44>
    _SYSVIEW_Globals.DropCount++;
 800816a:	696b      	ldr	r3, [r5, #20]
 800816c:	3301      	adds	r3, #1
 800816e:	616b      	str	r3, [r5, #20]
    if (_SYSVIEW_Globals.EnableState != 1) {
 8008170:	782b      	ldrb	r3, [r5, #0]
 8008172:	e7cc      	b.n	800810e <_SendPacket+0x146>
        *--pStartPacket = (U8)(EventId >> 28);
 8008174:	0f36      	lsrs	r6, r6, #28
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8008176:	f067 077f 	orn	r7, r7, #127	@ 0x7f
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800817a:	f802 1c04 	strb.w	r1, [r2, #-4]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800817e:	f802 0c03 	strb.w	r0, [r2, #-3]
        *--pStartPacket = (U8)(EventId | 0x80);
 8008182:	f802 3c05 	strb.w	r3, [r2, #-5]
        *--pStartPacket = (U8)(EventId >> 28);
 8008186:	f802 6c01 	strb.w	r6, [r2, #-1]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800818a:	f802 7c02 	strb.w	r7, [r2, #-2]
        *--pStartPacket = (U8)(EventId | 0x80);
 800818e:	1f51      	subs	r1, r2, #5
 8008190:	e756      	b.n	8008040 <_SendPacket+0x78>
 8008192:	bf00      	nop
 8008194:	2000395c 	.word	0x2000395c
 8008198:	e0001000 	.word	0xe0001000
 800819c:	200037cc 	.word	0x200037cc

080081a0 <SEGGER_SYSVIEW_RecordU32>:
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80081a0:	b510      	push	{r4, lr}
 80081a2:	4602      	mov	r2, r0
 80081a4:	460b      	mov	r3, r1
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80081a6:	f3ef 8411 	mrs	r4, BASEPRI
 80081aa:	f04f 0120 	mov.w	r1, #32
 80081ae:	f381 8811 	msr	BASEPRI, r1
  ENCODE_U32(pPayload, Value);
 80081b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80081b4:	4908      	ldr	r1, [pc, #32]	@ (80081d8 <SEGGER_SYSVIEW_RecordU32+0x38>)
 80081b6:	d906      	bls.n	80081c6 <SEGGER_SYSVIEW_RecordU32+0x26>
 80081b8:	f063 0c7f 	orn	ip, r3, #127	@ 0x7f
 80081bc:	09db      	lsrs	r3, r3, #7
 80081be:	2b7f      	cmp	r3, #127	@ 0x7f
 80081c0:	f801 cb01 	strb.w	ip, [r1], #1
 80081c4:	d8f8      	bhi.n	80081b8 <SEGGER_SYSVIEW_RecordU32+0x18>
  _SendPacket(pPayloadStart, pPayload, EventID);
 80081c6:	4804      	ldr	r0, [pc, #16]	@ (80081d8 <SEGGER_SYSVIEW_RecordU32+0x38>)
  ENCODE_U32(pPayload, Value);
 80081c8:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, EventID);
 80081cc:	f7ff fefc 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 80081d0:	f384 8811 	msr	BASEPRI, r4
}
 80081d4:	bd10      	pop	{r4, pc}
 80081d6:	bf00      	nop
 80081d8:	2000387b 	.word	0x2000387b

080081dc <SEGGER_SYSVIEW_RecordU32x2>:
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80081dc:	4613      	mov	r3, r2
 80081de:	b510      	push	{r4, lr}
 80081e0:	4602      	mov	r2, r0
 80081e2:	468c      	mov	ip, r1
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80081e4:	f3ef 8411 	mrs	r4, BASEPRI
 80081e8:	f04f 0120 	mov.w	r1, #32
 80081ec:	f381 8811 	msr	BASEPRI, r1
  ENCODE_U32(pPayload, Para0);
 80081f0:	f1bc 0f7f 	cmp.w	ip, #127	@ 0x7f
 80081f4:	490e      	ldr	r1, [pc, #56]	@ (8008230 <SEGGER_SYSVIEW_RecordU32x2+0x54>)
 80081f6:	d90f      	bls.n	8008218 <SEGGER_SYSVIEW_RecordU32x2+0x3c>
 80081f8:	f06c 0e7f 	orn	lr, ip, #127	@ 0x7f
 80081fc:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 8008200:	f1bc 0f7f 	cmp.w	ip, #127	@ 0x7f
 8008204:	f801 eb01 	strb.w	lr, [r1], #1
 8008208:	d8f6      	bhi.n	80081f8 <SEGGER_SYSVIEW_RecordU32x2+0x1c>
  ENCODE_U32(pPayload, Para1);
 800820a:	2b7f      	cmp	r3, #127	@ 0x7f
 800820c:	f801 cb01 	strb.w	ip, [r1], #1
 8008210:	d906      	bls.n	8008220 <SEGGER_SYSVIEW_RecordU32x2+0x44>
 8008212:	f063 0c7f 	orn	ip, r3, #127	@ 0x7f
 8008216:	09db      	lsrs	r3, r3, #7
 8008218:	2b7f      	cmp	r3, #127	@ 0x7f
 800821a:	f801 cb01 	strb.w	ip, [r1], #1
 800821e:	d8f8      	bhi.n	8008212 <SEGGER_SYSVIEW_RecordU32x2+0x36>
  _SendPacket(pPayloadStart, pPayload, EventID);
 8008220:	4803      	ldr	r0, [pc, #12]	@ (8008230 <SEGGER_SYSVIEW_RecordU32x2+0x54>)
  ENCODE_U32(pPayload, Para1);
 8008222:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, EventID);
 8008226:	f7ff fecf 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 800822a:	f384 8811 	msr	BASEPRI, r4
}
 800822e:	bd10      	pop	{r4, pc}
 8008230:	2000387b 	.word	0x2000387b

08008234 <SEGGER_SYSVIEW_RecordSystime>:
void SEGGER_SYSVIEW_RecordSystime(void) {
 8008234:	b508      	push	{r3, lr}
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8008236:	4b0a      	ldr	r3, [pc, #40]	@ (8008260 <SEGGER_SYSVIEW_RecordSystime+0x2c>)
 8008238:	6a1b      	ldr	r3, [r3, #32]
 800823a:	b14b      	cbz	r3, 8008250 <SEGGER_SYSVIEW_RecordSystime+0x1c>
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	b13b      	cbz	r3, 8008250 <SEGGER_SYSVIEW_RecordSystime+0x1c>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8008240:	4798      	blx	r3
}
 8008242:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8008246:	460a      	mov	r2, r1
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8008248:	4601      	mov	r1, r0
 800824a:	200d      	movs	r0, #13
 800824c:	f7ff bfc6 	b.w	80081dc <SEGGER_SYSVIEW_RecordU32x2>
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8008250:	4b04      	ldr	r3, [pc, #16]	@ (8008264 <SEGGER_SYSVIEW_RecordSystime+0x30>)
 8008252:	200c      	movs	r0, #12
 8008254:	6859      	ldr	r1, [r3, #4]
}
 8008256:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800825a:	f7ff bfa1 	b.w	80081a0 <SEGGER_SYSVIEW_RecordU32>
 800825e:	bf00      	nop
 8008260:	2000395c 	.word	0x2000395c
 8008264:	e0001000 	.word	0xe0001000

08008268 <SEGGER_SYSVIEW_GetSysDesc>:
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8008268:	b570      	push	{r4, r5, r6, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800826a:	f3ef 8511 	mrs	r5, BASEPRI
 800826e:	f04f 0120 	mov.w	r1, #32
 8008272:	f381 8811 	msr	BASEPRI, r1
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8008276:	4c1a      	ldr	r4, [pc, #104]	@ (80082e0 <SEGGER_SYSVIEW_GetSysDesc+0x78>)
 8008278:	491a      	ldr	r1, [pc, #104]	@ (80082e4 <SEGGER_SYSVIEW_GetSysDesc+0x7c>)
 800827a:	6863      	ldr	r3, [r4, #4]
 800827c:	2b7f      	cmp	r3, #127	@ 0x7f
 800827e:	d906      	bls.n	800828e <SEGGER_SYSVIEW_GetSysDesc+0x26>
 8008280:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 8008284:	09db      	lsrs	r3, r3, #7
 8008286:	2b7f      	cmp	r3, #127	@ 0x7f
 8008288:	f801 2b01 	strb.w	r2, [r1], #1
 800828c:	d8f8      	bhi.n	8008280 <SEGGER_SYSVIEW_GetSysDesc+0x18>
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800828e:	68a2      	ldr	r2, [r4, #8]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8008290:	f801 3b01 	strb.w	r3, [r1], #1
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8008294:	2a7f      	cmp	r2, #127	@ 0x7f
 8008296:	d906      	bls.n	80082a6 <SEGGER_SYSVIEW_GetSysDesc+0x3e>
 8008298:	f062 037f 	orn	r3, r2, #127	@ 0x7f
 800829c:	09d2      	lsrs	r2, r2, #7
 800829e:	2a7f      	cmp	r2, #127	@ 0x7f
 80082a0:	f801 3b01 	strb.w	r3, [r1], #1
 80082a4:	d8f8      	bhi.n	8008298 <SEGGER_SYSVIEW_GetSysDesc+0x30>
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80082a6:	6923      	ldr	r3, [r4, #16]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80082a8:	f801 2b01 	strb.w	r2, [r1], #1
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80082ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80082ae:	d906      	bls.n	80082be <SEGGER_SYSVIEW_GetSysDesc+0x56>
 80082b0:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 80082b4:	09db      	lsrs	r3, r3, #7
 80082b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80082b8:	f801 2b01 	strb.w	r2, [r1], #1
 80082bc:	d8f8      	bhi.n	80082b0 <SEGGER_SYSVIEW_GetSysDesc+0x48>
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80082be:	2200      	movs	r2, #0
 80082c0:	704a      	strb	r2, [r1, #1]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80082c2:	700b      	strb	r3, [r1, #0]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80082c4:	4807      	ldr	r0, [pc, #28]	@ (80082e4 <SEGGER_SYSVIEW_GetSysDesc+0x7c>)
 80082c6:	2218      	movs	r2, #24
 80082c8:	3102      	adds	r1, #2
 80082ca:	f7ff fe7d 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 80082ce:	f385 8811 	msr	BASEPRI, r5
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80082d2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80082d4:	b113      	cbz	r3, 80082dc <SEGGER_SYSVIEW_GetSysDesc+0x74>
}
 80082d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _SYSVIEW_Globals.pfSendSysDesc();
 80082da:	4718      	bx	r3
}
 80082dc:	bd70      	pop	{r4, r5, r6, pc}
 80082de:	bf00      	nop
 80082e0:	2000395c 	.word	0x2000395c
 80082e4:	2000387b 	.word	0x2000387b

080082e8 <SEGGER_SYSVIEW_SendTaskInfo>:
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80082e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082ec:	4606      	mov	r6, r0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80082ee:	f3ef 8511 	mrs	r5, BASEPRI
 80082f2:	f04f 0120 	mov.w	r1, #32
 80082f6:	f381 8811 	msr	BASEPRI, r1
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80082fa:	4f3b      	ldr	r7, [pc, #236]	@ (80083e8 <SEGGER_SYSVIEW_SendTaskInfo+0x100>)
 80082fc:	6802      	ldr	r2, [r0, #0]
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	4c3a      	ldr	r4, [pc, #232]	@ (80083ec <SEGGER_SYSVIEW_SendTaskInfo+0x104>)
 8008302:	1ad2      	subs	r2, r2, r3
 8008304:	2a7f      	cmp	r2, #127	@ 0x7f
 8008306:	4623      	mov	r3, r4
 8008308:	d906      	bls.n	8008318 <SEGGER_SYSVIEW_SendTaskInfo+0x30>
 800830a:	f062 017f 	orn	r1, r2, #127	@ 0x7f
 800830e:	09d2      	lsrs	r2, r2, #7
 8008310:	2a7f      	cmp	r2, #127	@ 0x7f
 8008312:	f803 1b01 	strb.w	r1, [r3], #1
 8008316:	d8f8      	bhi.n	800830a <SEGGER_SYSVIEW_SendTaskInfo+0x22>
 8008318:	f803 2b01 	strb.w	r2, [r3], #1
  ENCODE_U32(pPayload, pInfo->Prio);
 800831c:	68b2      	ldr	r2, [r6, #8]
 800831e:	2a7f      	cmp	r2, #127	@ 0x7f
 8008320:	d906      	bls.n	8008330 <SEGGER_SYSVIEW_SendTaskInfo+0x48>
 8008322:	f062 017f 	orn	r1, r2, #127	@ 0x7f
 8008326:	09d2      	lsrs	r2, r2, #7
 8008328:	2a7f      	cmp	r2, #127	@ 0x7f
 800832a:	f803 1b01 	strb.w	r1, [r3], #1
 800832e:	d8f8      	bhi.n	8008322 <SEGGER_SYSVIEW_SendTaskInfo+0x3a>
 8008330:	4619      	mov	r1, r3
 8008332:	f801 2b02 	strb.w	r2, [r1], #2
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8008336:	f8d6 8004 	ldr.w	r8, [r6, #4]
  if (pText == NULL) {
 800833a:	f1b8 0f00 	cmp.w	r8, #0
 800833e:	d010      	beq.n	8008362 <SEGGER_SYSVIEW_SendTaskInfo+0x7a>
 8008340:	4642      	mov	r2, r8
 8008342:	f108 0e20 	add.w	lr, r8, #32
 8008346:	e003      	b.n	8008350 <SEGGER_SYSVIEW_SendTaskInfo+0x68>
    while ((Limit-- > 0) && (*pText != '\0')) {
 8008348:	4572      	cmp	r2, lr
      *pPayload++ = *pText++;
 800834a:	f801 0b01 	strb.w	r0, [r1], #1
    while ((Limit-- > 0) && (*pText != '\0')) {
 800834e:	d049      	beq.n	80083e4 <SEGGER_SYSVIEW_SendTaskInfo+0xfc>
 8008350:	7810      	ldrb	r0, [r2, #0]
 8008352:	4694      	mov	ip, r2
 8008354:	3201      	adds	r2, #1
 8008356:	2800      	cmp	r0, #0
 8008358:	d1f6      	bne.n	8008348 <SEGGER_SYSVIEW_SendTaskInfo+0x60>
    *pLen = (U8)(pText - sStart);
 800835a:	ebac 0c08 	sub.w	ip, ip, r8
 800835e:	fa5f f88c 	uxtb.w	r8, ip
    *pPayload++ = (U8)0;
 8008362:	f883 8001 	strb.w	r8, [r3, #1]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8008366:	2209      	movs	r2, #9
 8008368:	4820      	ldr	r0, [pc, #128]	@ (80083ec <SEGGER_SYSVIEW_SendTaskInfo+0x104>)
 800836a:	f7ff fe2d 	bl	8007fc8 <_SendPacket>
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800836e:	6833      	ldr	r3, [r6, #0]
 8008370:	693a      	ldr	r2, [r7, #16]
 8008372:	1a9b      	subs	r3, r3, r2
 8008374:	2b7f      	cmp	r3, #127	@ 0x7f
 8008376:	4621      	mov	r1, r4
 8008378:	d906      	bls.n	8008388 <SEGGER_SYSVIEW_SendTaskInfo+0xa0>
 800837a:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 800837e:	09db      	lsrs	r3, r3, #7
 8008380:	2b7f      	cmp	r3, #127	@ 0x7f
 8008382:	f801 2b01 	strb.w	r2, [r1], #1
 8008386:	d8f8      	bhi.n	800837a <SEGGER_SYSVIEW_SendTaskInfo+0x92>
 8008388:	f801 3b01 	strb.w	r3, [r1], #1
  ENCODE_U32(pPayload, pInfo->StackBase);
 800838c:	68f3      	ldr	r3, [r6, #12]
 800838e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008390:	d906      	bls.n	80083a0 <SEGGER_SYSVIEW_SendTaskInfo+0xb8>
 8008392:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 8008396:	09db      	lsrs	r3, r3, #7
 8008398:	2b7f      	cmp	r3, #127	@ 0x7f
 800839a:	f801 2b01 	strb.w	r2, [r1], #1
 800839e:	d8f8      	bhi.n	8008392 <SEGGER_SYSVIEW_SendTaskInfo+0xaa>
 80083a0:	f801 3b01 	strb.w	r3, [r1], #1
  ENCODE_U32(pPayload, pInfo->StackSize);
 80083a4:	6933      	ldr	r3, [r6, #16]
 80083a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80083a8:	d906      	bls.n	80083b8 <SEGGER_SYSVIEW_SendTaskInfo+0xd0>
 80083aa:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 80083ae:	09db      	lsrs	r3, r3, #7
 80083b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80083b2:	f801 2b01 	strb.w	r2, [r1], #1
 80083b6:	d8f8      	bhi.n	80083aa <SEGGER_SYSVIEW_SendTaskInfo+0xc2>
 80083b8:	f801 3b01 	strb.w	r3, [r1], #1
  ENCODE_U32(pPayload, pInfo->StackUsage);
 80083bc:	6973      	ldr	r3, [r6, #20]
 80083be:	2b7f      	cmp	r3, #127	@ 0x7f
 80083c0:	d906      	bls.n	80083d0 <SEGGER_SYSVIEW_SendTaskInfo+0xe8>
 80083c2:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 80083c6:	09db      	lsrs	r3, r3, #7
 80083c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80083ca:	f801 2b01 	strb.w	r2, [r1], #1
 80083ce:	d8f8      	bhi.n	80083c2 <SEGGER_SYSVIEW_SendTaskInfo+0xda>
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80083d0:	4806      	ldr	r0, [pc, #24]	@ (80083ec <SEGGER_SYSVIEW_SendTaskInfo+0x104>)
  ENCODE_U32(pPayload, pInfo->StackUsage);
 80083d2:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80083d6:	2215      	movs	r2, #21
 80083d8:	f7ff fdf6 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 80083dc:	f385 8811 	msr	BASEPRI, r5
}
 80083e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      *pPayload++ = *pText++;
 80083e4:	4694      	mov	ip, r2
 80083e6:	e7b8      	b.n	800835a <SEGGER_SYSVIEW_SendTaskInfo+0x72>
 80083e8:	2000395c 	.word	0x2000395c
 80083ec:	2000387b 	.word	0x2000387b

080083f0 <SEGGER_SYSVIEW_SendSysDesc>:
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80083f0:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80083f2:	f3ef 8411 	mrs	r4, BASEPRI
 80083f6:	f04f 0120 	mov.w	r1, #32
 80083fa:	f381 8811 	msr	BASEPRI, r1
    *pPayload++ = (U8)0;
 80083fe:	490f      	ldr	r1, [pc, #60]	@ (800843c <SEGGER_SYSVIEW_SendSysDesc+0x4c>)
 8008400:	4603      	mov	r3, r0
  if (pText == NULL) {
 8008402:	b178      	cbz	r0, 8008424 <SEGGER_SYSVIEW_SendSysDesc+0x34>
 8008404:	f100 0e80 	add.w	lr, r0, #128	@ 0x80
 8008408:	e003      	b.n	8008412 <SEGGER_SYSVIEW_SendSysDesc+0x22>
    while ((Limit-- > 0) && (*pText != '\0')) {
 800840a:	4573      	cmp	r3, lr
      *pPayload++ = *pText++;
 800840c:	f801 2b01 	strb.w	r2, [r1], #1
    while ((Limit-- > 0) && (*pText != '\0')) {
 8008410:	d011      	beq.n	8008436 <SEGGER_SYSVIEW_SendSysDesc+0x46>
 8008412:	781a      	ldrb	r2, [r3, #0]
 8008414:	469c      	mov	ip, r3
 8008416:	3301      	adds	r3, #1
 8008418:	2a00      	cmp	r2, #0
 800841a:	d1f6      	bne.n	800840a <SEGGER_SYSVIEW_SendSysDesc+0x1a>
    *pLen = (U8)(pText - sStart);
 800841c:	ebac 0c00 	sub.w	ip, ip, r0
 8008420:	fa5f f38c 	uxtb.w	r3, ip
    *pPayload++ = (U8)0;
 8008424:	4806      	ldr	r0, [pc, #24]	@ (8008440 <SEGGER_SYSVIEW_SendSysDesc+0x50>)
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8008426:	220e      	movs	r2, #14
    *pPayload++ = (U8)0;
 8008428:	f800 3f07 	strb.w	r3, [r0, #7]!
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800842c:	f7ff fdcc 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 8008430:	f384 8811 	msr	BASEPRI, r4
}
 8008434:	bd10      	pop	{r4, pc}
      *pPayload++ = *pText++;
 8008436:	469c      	mov	ip, r3
 8008438:	e7f0      	b.n	800841c <SEGGER_SYSVIEW_SendSysDesc+0x2c>
 800843a:	bf00      	nop
 800843c:	2000387c 	.word	0x2000387c
 8008440:	20003874 	.word	0x20003874

08008444 <SEGGER_SYSVIEW_RecordEnterISR>:
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8008444:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008446:	f3ef 8411 	mrs	r4, BASEPRI
 800844a:	f04f 0120 	mov.w	r1, #32
 800844e:	f381 8811 	msr	BASEPRI, r1
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8008452:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008456:	f8d3 1d04 	ldr.w	r1, [r3, #3332]	@ 0xd04
  ENCODE_U32(pPayload, v);
 800845a:	f411 7fc0 	tst.w	r1, #384	@ 0x180
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800845e:	f3c1 0208 	ubfx	r2, r1, #0, #9
  ENCODE_U32(pPayload, v);
 8008462:	d00f      	beq.n	8008484 <SEGGER_SYSVIEW_RecordEnterISR+0x40>
 8008464:	b2cb      	uxtb	r3, r1
 8008466:	4908      	ldr	r1, [pc, #32]	@ (8008488 <SEGGER_SYSVIEW_RecordEnterISR+0x44>)
 8008468:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800846c:	71cb      	strb	r3, [r1, #7]
 800846e:	09d2      	lsrs	r2, r2, #7
 8008470:	3108      	adds	r1, #8
 8008472:	f801 2b01 	strb.w	r2, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8008476:	4805      	ldr	r0, [pc, #20]	@ (800848c <SEGGER_SYSVIEW_RecordEnterISR+0x48>)
 8008478:	2202      	movs	r2, #2
 800847a:	f7ff fda5 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 800847e:	f384 8811 	msr	BASEPRI, r4
}
 8008482:	bd10      	pop	{r4, pc}
  ENCODE_U32(pPayload, v);
 8008484:	4901      	ldr	r1, [pc, #4]	@ (800848c <SEGGER_SYSVIEW_RecordEnterISR+0x48>)
 8008486:	e7f4      	b.n	8008472 <SEGGER_SYSVIEW_RecordEnterISR+0x2e>
 8008488:	20003874 	.word	0x20003874
 800848c:	2000387b 	.word	0x2000387b

08008490 <SEGGER_SYSVIEW_RecordExitISR>:
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8008490:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008492:	f3ef 8411 	mrs	r4, BASEPRI
 8008496:	f04f 0120 	mov.w	r1, #32
 800849a:	f381 8811 	msr	BASEPRI, r1
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800849e:	4904      	ldr	r1, [pc, #16]	@ (80084b0 <SEGGER_SYSVIEW_RecordExitISR+0x20>)
 80084a0:	2203      	movs	r2, #3
 80084a2:	4608      	mov	r0, r1
 80084a4:	f7ff fd90 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 80084a8:	f384 8811 	msr	BASEPRI, r4
}
 80084ac:	bd10      	pop	{r4, pc}
 80084ae:	bf00      	nop
 80084b0:	2000387b 	.word	0x2000387b

080084b4 <SEGGER_SYSVIEW_OnIdle>:
void SEGGER_SYSVIEW_OnIdle(void) {
 80084b4:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80084b6:	f3ef 8411 	mrs	r4, BASEPRI
 80084ba:	f04f 0120 	mov.w	r1, #32
 80084be:	f381 8811 	msr	BASEPRI, r1
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80084c2:	4904      	ldr	r1, [pc, #16]	@ (80084d4 <SEGGER_SYSVIEW_OnIdle+0x20>)
 80084c4:	2211      	movs	r2, #17
 80084c6:	4608      	mov	r0, r1
 80084c8:	f7ff fd7e 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 80084cc:	f384 8811 	msr	BASEPRI, r4
}
 80084d0:	bd10      	pop	{r4, pc}
 80084d2:	bf00      	nop
 80084d4:	2000387b 	.word	0x2000387b

080084d8 <SEGGER_SYSVIEW_OnTaskCreate>:
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80084d8:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80084da:	f3ef 8411 	mrs	r4, BASEPRI
 80084de:	f04f 0120 	mov.w	r1, #32
 80084e2:	f381 8811 	msr	BASEPRI, r1
  TaskId = SHRINK_ID(TaskId);
 80084e6:	4b0b      	ldr	r3, [pc, #44]	@ (8008514 <SEGGER_SYSVIEW_OnTaskCreate+0x3c>)
  ENCODE_U32(pPayload, TaskId);
 80084e8:	490b      	ldr	r1, [pc, #44]	@ (8008518 <SEGGER_SYSVIEW_OnTaskCreate+0x40>)
  TaskId = SHRINK_ID(TaskId);
 80084ea:	691b      	ldr	r3, [r3, #16]
 80084ec:	1ac3      	subs	r3, r0, r3
  ENCODE_U32(pPayload, TaskId);
 80084ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80084f0:	d906      	bls.n	8008500 <SEGGER_SYSVIEW_OnTaskCreate+0x28>
 80084f2:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 80084f6:	09db      	lsrs	r3, r3, #7
 80084f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80084fa:	f801 2b01 	strb.w	r2, [r1], #1
 80084fe:	d8f8      	bhi.n	80084f2 <SEGGER_SYSVIEW_OnTaskCreate+0x1a>
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8008500:	4805      	ldr	r0, [pc, #20]	@ (8008518 <SEGGER_SYSVIEW_OnTaskCreate+0x40>)
  ENCODE_U32(pPayload, TaskId);
 8008502:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8008506:	2208      	movs	r2, #8
 8008508:	f7ff fd5e 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 800850c:	f384 8811 	msr	BASEPRI, r4
}
 8008510:	bd10      	pop	{r4, pc}
 8008512:	bf00      	nop
 8008514:	2000395c 	.word	0x2000395c
 8008518:	2000387b 	.word	0x2000387b

0800851c <SEGGER_SYSVIEW_OnTaskStartExec>:
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800851c:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800851e:	f3ef 8411 	mrs	r4, BASEPRI
 8008522:	f04f 0120 	mov.w	r1, #32
 8008526:	f381 8811 	msr	BASEPRI, r1
  TaskId = SHRINK_ID(TaskId);
 800852a:	4b0b      	ldr	r3, [pc, #44]	@ (8008558 <SEGGER_SYSVIEW_OnTaskStartExec+0x3c>)
  ENCODE_U32(pPayload, TaskId);
 800852c:	490b      	ldr	r1, [pc, #44]	@ (800855c <SEGGER_SYSVIEW_OnTaskStartExec+0x40>)
  TaskId = SHRINK_ID(TaskId);
 800852e:	691b      	ldr	r3, [r3, #16]
 8008530:	1ac3      	subs	r3, r0, r3
  ENCODE_U32(pPayload, TaskId);
 8008532:	2b7f      	cmp	r3, #127	@ 0x7f
 8008534:	d906      	bls.n	8008544 <SEGGER_SYSVIEW_OnTaskStartExec+0x28>
 8008536:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 800853a:	09db      	lsrs	r3, r3, #7
 800853c:	2b7f      	cmp	r3, #127	@ 0x7f
 800853e:	f801 2b01 	strb.w	r2, [r1], #1
 8008542:	d8f8      	bhi.n	8008536 <SEGGER_SYSVIEW_OnTaskStartExec+0x1a>
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8008544:	4805      	ldr	r0, [pc, #20]	@ (800855c <SEGGER_SYSVIEW_OnTaskStartExec+0x40>)
  ENCODE_U32(pPayload, TaskId);
 8008546:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800854a:	2204      	movs	r2, #4
 800854c:	f7ff fd3c 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 8008550:	f384 8811 	msr	BASEPRI, r4
}
 8008554:	bd10      	pop	{r4, pc}
 8008556:	bf00      	nop
 8008558:	2000395c 	.word	0x2000395c
 800855c:	2000387b 	.word	0x2000387b

08008560 <SEGGER_SYSVIEW_OnTaskStartReady>:
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8008560:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008562:	f3ef 8411 	mrs	r4, BASEPRI
 8008566:	f04f 0120 	mov.w	r1, #32
 800856a:	f381 8811 	msr	BASEPRI, r1
  TaskId = SHRINK_ID(TaskId);
 800856e:	4b0b      	ldr	r3, [pc, #44]	@ (800859c <SEGGER_SYSVIEW_OnTaskStartReady+0x3c>)
  ENCODE_U32(pPayload, TaskId);
 8008570:	490b      	ldr	r1, [pc, #44]	@ (80085a0 <SEGGER_SYSVIEW_OnTaskStartReady+0x40>)
  TaskId = SHRINK_ID(TaskId);
 8008572:	691b      	ldr	r3, [r3, #16]
 8008574:	1ac3      	subs	r3, r0, r3
  ENCODE_U32(pPayload, TaskId);
 8008576:	2b7f      	cmp	r3, #127	@ 0x7f
 8008578:	d906      	bls.n	8008588 <SEGGER_SYSVIEW_OnTaskStartReady+0x28>
 800857a:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 800857e:	09db      	lsrs	r3, r3, #7
 8008580:	2b7f      	cmp	r3, #127	@ 0x7f
 8008582:	f801 2b01 	strb.w	r2, [r1], #1
 8008586:	d8f8      	bhi.n	800857a <SEGGER_SYSVIEW_OnTaskStartReady+0x1a>
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8008588:	4805      	ldr	r0, [pc, #20]	@ (80085a0 <SEGGER_SYSVIEW_OnTaskStartReady+0x40>)
  ENCODE_U32(pPayload, TaskId);
 800858a:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800858e:	2206      	movs	r2, #6
 8008590:	f7ff fd1a 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 8008594:	f384 8811 	msr	BASEPRI, r4
}
 8008598:	bd10      	pop	{r4, pc}
 800859a:	bf00      	nop
 800859c:	2000395c 	.word	0x2000395c
 80085a0:	2000387b 	.word	0x2000387b

080085a4 <SEGGER_SYSVIEW_SendModule>:
  if (_pFirstModule != 0) {
 80085a4:	4b2a      	ldr	r3, [pc, #168]	@ (8008650 <SEGGER_SYSVIEW_SendModule+0xac>)
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80085a6:	b570      	push	{r4, r5, r6, lr}
  if (_pFirstModule != 0) {
 80085a8:	681c      	ldr	r4, [r3, #0]
 80085aa:	b144      	cbz	r4, 80085be <SEGGER_SYSVIEW_SendModule+0x1a>
    for (n = 0; n < ModuleId; n++) {
 80085ac:	2300      	movs	r3, #0
 80085ae:	b910      	cbnz	r0, 80085b6 <SEGGER_SYSVIEW_SendModule+0x12>
 80085b0:	e045      	b.n	800863e <SEGGER_SYSVIEW_SendModule+0x9a>
 80085b2:	4283      	cmp	r3, r0
 80085b4:	d004      	beq.n	80085c0 <SEGGER_SYSVIEW_SendModule+0x1c>
      pModule = pModule->pNext;
 80085b6:	6924      	ldr	r4, [r4, #16]
    for (n = 0; n < ModuleId; n++) {
 80085b8:	3301      	adds	r3, #1
      if (pModule == 0) {
 80085ba:	2c00      	cmp	r4, #0
 80085bc:	d1f9      	bne.n	80085b2 <SEGGER_SYSVIEW_SendModule+0xe>
}
 80085be:	bd70      	pop	{r4, r5, r6, pc}
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80085c0:	f3ef 8511 	mrs	r5, BASEPRI
 80085c4:	f04f 0120 	mov.w	r1, #32
 80085c8:	f381 8811 	msr	BASEPRI, r1
      ENCODE_U32(pPayload, ModuleId);
 80085cc:	287f      	cmp	r0, #127	@ 0x7f
 80085ce:	d932      	bls.n	8008636 <SEGGER_SYSVIEW_SendModule+0x92>
 80085d0:	4a20      	ldr	r2, [pc, #128]	@ (8008654 <SEGGER_SYSVIEW_SendModule+0xb0>)
 80085d2:	71d0      	strb	r0, [r2, #7]
 80085d4:	3208      	adds	r2, #8
 80085d6:	2001      	movs	r0, #1
 80085d8:	f802 0b01 	strb.w	r0, [r2], #1
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80085dc:	68a3      	ldr	r3, [r4, #8]
 80085de:	2b7f      	cmp	r3, #127	@ 0x7f
 80085e0:	d906      	bls.n	80085f0 <SEGGER_SYSVIEW_SendModule+0x4c>
 80085e2:	f063 017f 	orn	r1, r3, #127	@ 0x7f
 80085e6:	09db      	lsrs	r3, r3, #7
 80085e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80085ea:	f802 1b01 	strb.w	r1, [r2], #1
 80085ee:	d8f8      	bhi.n	80085e2 <SEGGER_SYSVIEW_SendModule+0x3e>
 80085f0:	4611      	mov	r1, r2
 80085f2:	f801 3b02 	strb.w	r3, [r1], #2
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80085f6:	6826      	ldr	r6, [r4, #0]
  if (pText == NULL) {
 80085f8:	b186      	cbz	r6, 800861c <SEGGER_SYSVIEW_SendModule+0x78>
 80085fa:	4633      	mov	r3, r6
 80085fc:	f106 0e80 	add.w	lr, r6, #128	@ 0x80
 8008600:	e003      	b.n	800860a <SEGGER_SYSVIEW_SendModule+0x66>
    while ((Limit-- > 0) && (*pText != '\0')) {
 8008602:	459e      	cmp	lr, r3
      *pPayload++ = *pText++;
 8008604:	f801 0b01 	strb.w	r0, [r1], #1
    while ((Limit-- > 0) && (*pText != '\0')) {
 8008608:	d017      	beq.n	800863a <SEGGER_SYSVIEW_SendModule+0x96>
 800860a:	7818      	ldrb	r0, [r3, #0]
 800860c:	469c      	mov	ip, r3
 800860e:	3301      	adds	r3, #1
 8008610:	2800      	cmp	r0, #0
 8008612:	d1f6      	bne.n	8008602 <SEGGER_SYSVIEW_SendModule+0x5e>
    *pLen = (U8)(pText - sStart);
 8008614:	ebac 0c06 	sub.w	ip, ip, r6
 8008618:	fa5f f68c 	uxtb.w	r6, ip
    *pPayload++ = (U8)0;
 800861c:	7056      	strb	r6, [r2, #1]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800861e:	480e      	ldr	r0, [pc, #56]	@ (8008658 <SEGGER_SYSVIEW_SendModule+0xb4>)
 8008620:	2216      	movs	r2, #22
 8008622:	f7ff fcd1 	bl	8007fc8 <_SendPacket>
      RECORD_END();
 8008626:	f385 8811 	msr	BASEPRI, r5
    if (pModule && pModule->pfSendModuleDesc) {
 800862a:	68e3      	ldr	r3, [r4, #12]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d0c6      	beq.n	80085be <SEGGER_SYSVIEW_SendModule+0x1a>
}
 8008630:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      pModule->pfSendModuleDesc();
 8008634:	4718      	bx	r3
 8008636:	4a08      	ldr	r2, [pc, #32]	@ (8008658 <SEGGER_SYSVIEW_SendModule+0xb4>)
 8008638:	e7ce      	b.n	80085d8 <SEGGER_SYSVIEW_SendModule+0x34>
      *pPayload++ = *pText++;
 800863a:	46f4      	mov	ip, lr
 800863c:	e7ea      	b.n	8008614 <SEGGER_SYSVIEW_SendModule+0x70>
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800863e:	f3ef 8511 	mrs	r5, BASEPRI
 8008642:	f04f 0120 	mov.w	r1, #32
 8008646:	f381 8811 	msr	BASEPRI, r1
 800864a:	4a03      	ldr	r2, [pc, #12]	@ (8008658 <SEGGER_SYSVIEW_SendModule+0xb4>)
      ENCODE_U32(pPayload, ModuleId);
 800864c:	e7c4      	b.n	80085d8 <SEGGER_SYSVIEW_SendModule+0x34>
 800864e:	bf00      	nop
 8008650:	20003958 	.word	0x20003958
 8008654:	20003874 	.word	0x20003874
 8008658:	2000387b 	.word	0x2000387b

0800865c <_VPrintHost.isra.0>:
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 800865c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    c = *p++;
 8008660:	4603      	mov	r3, r0
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 8008662:	4606      	mov	r6, r0
    c = *p++;
 8008664:	f813 0b01 	ldrb.w	r0, [r3], #1
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 8008668:	b091      	sub	sp, #68	@ 0x44
 800866a:	468e      	mov	lr, r1
  NumArguments = 0;
 800866c:	f04f 0c00 	mov.w	ip, #0
    if (c == 0) {
 8008670:	b918      	cbnz	r0, 800867a <_VPrintHost.isra.0+0x1e>
 8008672:	e078      	b.n	8008766 <_VPrintHost.isra.0+0x10a>
    c = *p++;
 8008674:	f813 0b01 	ldrb.w	r0, [r3], #1
    if (c == 0) {
 8008678:	b198      	cbz	r0, 80086a2 <_VPrintHost.isra.0+0x46>
    if (c == '%') {
 800867a:	2825      	cmp	r0, #37	@ 0x25
 800867c:	d1fa      	bne.n	8008674 <_VPrintHost.isra.0+0x18>
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 800867e:	6811      	ldr	r1, [r2, #0]
 8008680:	a810      	add	r0, sp, #64	@ 0x40
 8008682:	680c      	ldr	r4, [r1, #0]
 8008684:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8008688:	3104      	adds	r1, #4
 800868a:	6011      	str	r1, [r2, #0]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800868c:	f1bc 0f0f 	cmp.w	ip, #15
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 8008690:	f10c 0101 	add.w	r1, ip, #1
 8008694:	f840 4c40 	str.w	r4, [r0, #-64]
 8008698:	468c      	mov	ip, r1
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800869a:	d1eb      	bne.n	8008674 <_VPrintHost.isra.0+0x18>
 800869c:	4608      	mov	r0, r1
 800869e:	250f      	movs	r5, #15
 80086a0:	e003      	b.n	80086aa <_VPrintHost.isra.0+0x4e>
    while (NumArguments--) {
 80086a2:	f10c 35ff 	add.w	r5, ip, #4294967295
    ENCODE_U32(pPayload, NumArguments);
 80086a6:	fa5f f08c 	uxtb.w	r0, ip
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 80086aa:	f3ef 8411 	mrs	r4, BASEPRI
 80086ae:	f04f 0120 	mov.w	r1, #32
 80086b2:	f381 8811 	msr	BASEPRI, r1
  NumArguments = 0;
 80086b6:	4931      	ldr	r1, [pc, #196]	@ (800877c <_VPrintHost.isra.0+0x120>)
 80086b8:	4632      	mov	r2, r6
 80086ba:	f106 0980 	add.w	r9, r6, #128	@ 0x80
 80086be:	e003      	b.n	80086c8 <_VPrintHost.isra.0+0x6c>
    while ((Limit-- > 0) && (*pText != '\0')) {
 80086c0:	4591      	cmp	r9, r2
      *pPayload++ = *pText++;
 80086c2:	f801 7c01 	strb.w	r7, [r1, #-1]
    while ((Limit-- > 0) && (*pText != '\0')) {
 80086c6:	d045      	beq.n	8008754 <_VPrintHost.isra.0+0xf8>
 80086c8:	7817      	ldrb	r7, [r2, #0]
 80086ca:	4690      	mov	r8, r2
 80086cc:	460b      	mov	r3, r1
 80086ce:	3201      	adds	r2, #1
      *pPayload++ = *pText++;
 80086d0:	3101      	adds	r1, #1
    while ((Limit-- > 0) && (*pText != '\0')) {
 80086d2:	2f00      	cmp	r7, #0
 80086d4:	d1f4      	bne.n	80086c0 <_VPrintHost.isra.0+0x64>
    *pLen = (U8)(pText - sStart);
 80086d6:	4a2a      	ldr	r2, [pc, #168]	@ (8008780 <_VPrintHost.isra.0+0x124>)
 80086d8:	eba8 0806 	sub.w	r8, r8, r6
    ENCODE_U32(pPayload, Options);
 80086dc:	f1be 0f7f 	cmp.w	lr, #127	@ 0x7f
    *pLen = (U8)(pText - sStart);
 80086e0:	f882 8007 	strb.w	r8, [r2, #7]
    ENCODE_U32(pPayload, Options);
 80086e4:	d908      	bls.n	80086f8 <_VPrintHost.isra.0+0x9c>
 80086e6:	f06e 027f 	orn	r2, lr, #127	@ 0x7f
 80086ea:	ea4f 1ede 	mov.w	lr, lr, lsr #7
 80086ee:	f1be 0f7f 	cmp.w	lr, #127	@ 0x7f
 80086f2:	f803 2b01 	strb.w	r2, [r3], #1
 80086f6:	d8f6      	bhi.n	80086e6 <_VPrintHost.isra.0+0x8a>
 80086f8:	461a      	mov	r2, r3
    ENCODE_U32(pPayload, NumArguments);
 80086fa:	f1bc 0f7f 	cmp.w	ip, #127	@ 0x7f
    ENCODE_U32(pPayload, Options);
 80086fe:	f802 eb01 	strb.w	lr, [r2], #1
    ENCODE_U32(pPayload, NumArguments);
 8008702:	d92a      	bls.n	800875a <_VPrintHost.isra.0+0xfe>
 8008704:	f06c 037f 	orn	r3, ip, #127	@ 0x7f
 8008708:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 800870c:	f1bc 0f7f 	cmp.w	ip, #127	@ 0x7f
 8008710:	4611      	mov	r1, r2
 8008712:	f802 3b01 	strb.w	r3, [r2], #1
 8008716:	d8f5      	bhi.n	8008704 <_VPrintHost.isra.0+0xa8>
 8008718:	3102      	adds	r1, #2
 800871a:	f882 c000 	strb.w	ip, [r2]
    while (NumArguments--) {
 800871e:	4668      	mov	r0, sp
      ENCODE_U32(pPayload, (*pParas));
 8008720:	f850 3b04 	ldr.w	r3, [r0], #4
 8008724:	2b7f      	cmp	r3, #127	@ 0x7f
 8008726:	d906      	bls.n	8008736 <_VPrintHost.isra.0+0xda>
 8008728:	f063 027f 	orn	r2, r3, #127	@ 0x7f
 800872c:	09db      	lsrs	r3, r3, #7
 800872e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008730:	f801 2b01 	strb.w	r2, [r1], #1
 8008734:	d8f8      	bhi.n	8008728 <_VPrintHost.isra.0+0xcc>
    while (NumArguments--) {
 8008736:	3d01      	subs	r5, #1
      ENCODE_U32(pPayload, (*pParas));
 8008738:	700b      	strb	r3, [r1, #0]
    while (NumArguments--) {
 800873a:	1c6b      	adds	r3, r5, #1
      ENCODE_U32(pPayload, (*pParas));
 800873c:	f101 0101 	add.w	r1, r1, #1
    while (NumArguments--) {
 8008740:	d1ee      	bne.n	8008720 <_VPrintHost.isra.0+0xc4>
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8008742:	4810      	ldr	r0, [pc, #64]	@ (8008784 <_VPrintHost.isra.0+0x128>)
 8008744:	221a      	movs	r2, #26
 8008746:	f7ff fc3f 	bl	8007fc8 <_SendPacket>
    RECORD_END();
 800874a:	f384 8811 	msr	BASEPRI, r4
}
 800874e:	b011      	add	sp, #68	@ 0x44
 8008750:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      *pPayload++ = *pText++;
 8008754:	46c8      	mov	r8, r9
 8008756:	460b      	mov	r3, r1
 8008758:	e7bd      	b.n	80086d6 <_VPrintHost.isra.0+0x7a>
    ENCODE_U32(pPayload, NumArguments);
 800875a:	7058      	strb	r0, [r3, #1]
 800875c:	1c99      	adds	r1, r3, #2
    while (NumArguments--) {
 800875e:	f1bc 0f00 	cmp.w	ip, #0
 8008762:	d0ee      	beq.n	8008742 <_VPrintHost.isra.0+0xe6>
 8008764:	e7db      	b.n	800871e <_VPrintHost.isra.0+0xc2>
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 8008766:	f3ef 8411 	mrs	r4, BASEPRI
 800876a:	f04f 0120 	mov.w	r1, #32
 800876e:	f381 8811 	msr	BASEPRI, r1
 8008772:	f04f 35ff 	mov.w	r5, #4294967295
  NumArguments = 0;
 8008776:	4684      	mov	ip, r0
 8008778:	e79d      	b.n	80086b6 <_VPrintHost.isra.0+0x5a>
 800877a:	bf00      	nop
 800877c:	2000387c 	.word	0x2000387c
 8008780:	20003874 	.word	0x20003874
 8008784:	2000387b 	.word	0x2000387b

08008788 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 8008788:	b40f      	push	{r0, r1, r2, r3}
 800878a:	b500      	push	{lr}
 800878c:	b083      	sub	sp, #12
 800878e:	ab04      	add	r3, sp, #16
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8008790:	aa01      	add	r2, sp, #4
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 8008792:	f853 0b04 	ldr.w	r0, [r3], #4
  va_start(ParamList, s);
 8008796:	9301      	str	r3, [sp, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8008798:	2100      	movs	r1, #0
 800879a:	f7ff ff5f 	bl	800865c <_VPrintHost.isra.0>
  va_end(ParamList);
#endif
}
 800879e:	b003      	add	sp, #12
 80087a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80087a4:	b004      	add	sp, #16
 80087a6:	4770      	bx	lr

080087a8 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80087a8:	b510      	push	{r4, lr}
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80087aa:	f3ef 8411 	mrs	r4, BASEPRI
 80087ae:	f04f 0120 	mov.w	r1, #32
 80087b2:	f381 8811 	msr	BASEPRI, r1
    *pPayload++ = (U8)0;
 80087b6:	4910      	ldr	r1, [pc, #64]	@ (80087f8 <SEGGER_SYSVIEW_Warn+0x50>)
 80087b8:	4603      	mov	r3, r0
  if (pText == NULL) {
 80087ba:	b178      	cbz	r0, 80087dc <SEGGER_SYSVIEW_Warn+0x34>
 80087bc:	f100 0e80 	add.w	lr, r0, #128	@ 0x80
 80087c0:	e003      	b.n	80087ca <SEGGER_SYSVIEW_Warn+0x22>
    while ((Limit-- > 0) && (*pText != '\0')) {
 80087c2:	4573      	cmp	r3, lr
      *pPayload++ = *pText++;
 80087c4:	f801 2b01 	strb.w	r2, [r1], #1
    while ((Limit-- > 0) && (*pText != '\0')) {
 80087c8:	d014      	beq.n	80087f4 <SEGGER_SYSVIEW_Warn+0x4c>
 80087ca:	781a      	ldrb	r2, [r3, #0]
 80087cc:	469c      	mov	ip, r3
 80087ce:	3301      	adds	r3, #1
 80087d0:	2a00      	cmp	r2, #0
 80087d2:	d1f6      	bne.n	80087c2 <SEGGER_SYSVIEW_Warn+0x1a>
    *pLen = (U8)(pText - sStart);
 80087d4:	ebac 0c00 	sub.w	ip, ip, r0
 80087d8:	fa5f f38c 	uxtb.w	r3, ip
    *pPayload++ = (U8)0;
 80087dc:	4807      	ldr	r0, [pc, #28]	@ (80087fc <SEGGER_SYSVIEW_Warn+0x54>)
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80087de:	2201      	movs	r2, #1
    *pPayload++ = (U8)0;
 80087e0:	f800 3f07 	strb.w	r3, [r0, #7]!
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80087e4:	f821 2b02 	strh.w	r2, [r1], #2
  ENCODE_U32(pPayload, 0);
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80087e8:	221a      	movs	r2, #26
 80087ea:	f7ff fbed 	bl	8007fc8 <_SendPacket>
  RECORD_END();
 80087ee:	f384 8811 	msr	BASEPRI, r4
}
 80087f2:	bd10      	pop	{r4, pc}
      *pPayload++ = *pText++;
 80087f4:	469c      	mov	ip, r3
 80087f6:	e7ed      	b.n	80087d4 <SEGGER_SYSVIEW_Warn+0x2c>
 80087f8:	2000387c 	.word	0x2000387c
 80087fc:	20003874 	.word	0x20003874

08008800 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8008800:	b508      	push	{r3, lr}
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8008802:	4804      	ldr	r0, [pc, #16]	@ (8008814 <_cbSendSystemDesc+0x14>)
 8008804:	f7ff fdf4 	bl	80083f0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick, I#27=DMA_I2C2_TX, I#28=DMA_I2C2_RX,I#39=EXTI9_5, I#49=I2C2 EV, I#56=EXTI15_10");
}
 8008808:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick, I#27=DMA_I2C2_TX, I#28=DMA_I2C2_RX,I#39=EXTI9_5, I#49=I2C2 EV, I#56=EXTI15_10");
 800880c:	4802      	ldr	r0, [pc, #8]	@ (8008818 <_cbSendSystemDesc+0x18>)
 800880e:	f7ff bdef 	b.w	80083f0 <SEGGER_SYSVIEW_SendSysDesc>
 8008812:	bf00      	nop
 8008814:	0800bde4 	.word	0x0800bde4
 8008818:	0800be1c 	.word	0x0800be1c

0800881c <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800881c:	b508      	push	{r3, lr}
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800881e:	4a06      	ldr	r2, [pc, #24]	@ (8008838 <SEGGER_SYSVIEW_Conf+0x1c>)
 8008820:	4b06      	ldr	r3, [pc, #24]	@ (800883c <SEGGER_SYSVIEW_Conf+0x20>)
 8008822:	6811      	ldr	r1, [r2, #0]
 8008824:	4a06      	ldr	r2, [pc, #24]	@ (8008840 <SEGGER_SYSVIEW_Conf+0x24>)
 8008826:	4608      	mov	r0, r1
 8008828:	f7ff fa9c 	bl	8007d64 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
}
 800882c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8008830:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8008834:	f7ff bac8 	b.w	8007dc8 <SEGGER_SYSVIEW_SetRAMBase>
 8008838:	20000000 	.word	0x20000000
 800883c:	08008801 	.word	0x08008801
 8008840:	0800c084 	.word	0x0800c084

08008844 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8008844:	b508      	push	{r3, lr}
  U64 Time;

  Time = osKernelGetTickCount();// xTaskGetTickCountFromISR();
 8008846:	f7fc fcd5 	bl	80051f4 <osKernelGetTickCount>
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800884a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
  return Time;
}
 800884e:	fba0 0101 	umull	r0, r1, r0, r1
 8008852:	bd08      	pop	{r3, pc}

08008854 <_cbSendTaskList>:
static void _cbSendTaskList(void) {
 8008854:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (n = 0; n < _NumTasks; n++) {
 8008856:	4f11      	ldr	r7, [pc, #68]	@ (800889c <_cbSendTaskList+0x48>)
 8008858:	683b      	ldr	r3, [r7, #0]
static void _cbSendTaskList(void) {
 800885a:	b089      	sub	sp, #36	@ 0x24
  for (n = 0; n < _NumTasks; n++) {
 800885c:	b1e3      	cbz	r3, 8008898 <_cbSendTaskList+0x44>
 800885e:	2600      	movs	r6, #0
 8008860:	4c0f      	ldr	r4, [pc, #60]	@ (80088a0 <_cbSendTaskList+0x4c>)
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8008862:	4635      	mov	r5, r6
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8008864:	6820      	ldr	r0, [r4, #0]
 8008866:	f7fe fa35 	bl	8006cd4 <uxTaskGetStackHighWaterMark>
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800886a:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800886e:	9201      	str	r2, [sp, #4]
  TaskInfo.TaskID     = TaskID;
 8008870:	6822      	ldr	r2, [r4, #0]
 8008872:	9202      	str	r2, [sp, #8]
  TaskInfo.sName      = sName;
 8008874:	6862      	ldr	r2, [r4, #4]
  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8008876:	9507      	str	r5, [sp, #28]
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8008878:	4603      	mov	r3, r0
  TaskInfo.Prio       = Prio;
 800887a:	e9cd 2103 	strd	r2, r1, [sp, #12]
 800887e:	9a01      	ldr	r2, [sp, #4]
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8008880:	6123      	str	r3, [r4, #16]
  TaskInfo.StackBase  = StackBase;
  TaskInfo.StackSize  = StackSize;
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8008882:	a802      	add	r0, sp, #8
  TaskInfo.StackSize  = StackSize;
 8008884:	e9cd 2305 	strd	r2, r3, [sp, #20]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8008888:	f7ff fd2e 	bl	80082e8 <SEGGER_SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	3601      	adds	r6, #1
 8008890:	42b3      	cmp	r3, r6
 8008892:	f104 0414 	add.w	r4, r4, #20
 8008896:	d8e5      	bhi.n	8008864 <_cbSendTaskList+0x10>
}
 8008898:	b009      	add	sp, #36	@ 0x24
 800889a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800889c:	2000418c 	.word	0x2000418c
 80088a0:	20004190 	.word	0x20004190

080088a4 <SYSVIEW_AddTask>:
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80088a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a8:	460c      	mov	r4, r1
 80088aa:	b086      	sub	sp, #24
 80088ac:	4607      	mov	r7, r0
 80088ae:	4616      	mov	r6, r2
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80088b0:	4917      	ldr	r1, [pc, #92]	@ (8008910 <SYSVIEW_AddTask+0x6c>)
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80088b2:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80088b6:	2205      	movs	r2, #5
 80088b8:	4620      	mov	r0, r4
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80088ba:	461d      	mov	r5, r3
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80088bc:	f003 f928 	bl	800bb10 <memcmp>
 80088c0:	b1e0      	cbz	r0, 80088fc <SYSVIEW_AddTask+0x58>
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80088c2:	4914      	ldr	r1, [pc, #80]	@ (8008914 <SYSVIEW_AddTask+0x70>)
 80088c4:	680b      	ldr	r3, [r1, #0]
 80088c6:	2b07      	cmp	r3, #7
 80088c8:	d81b      	bhi.n	8008902 <SYSVIEW_AddTask+0x5e>
  _aTasks[_NumTasks].xHandle = xHandle;
 80088ca:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80088ce:	4a12      	ldr	r2, [pc, #72]	@ (8008918 <SYSVIEW_AddTask+0x74>)
  TaskInfo.StackSize  = StackSize;
 80088d0:	f8cd 8010 	str.w	r8, [sp, #16]
  _aTasks[_NumTasks].xHandle = xHandle;
 80088d4:	f842 7020 	str.w	r7, [r2, r0, lsl #2]
 80088d8:	eb02 0280 	add.w	r2, r2, r0, lsl #2
  TaskInfo.sName      = sName;
 80088dc:	e9cd 7400 	strd	r7, r4, [sp]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80088e0:	e9c2 4601 	strd	r4, r6, [r2, #4]
  _NumTasks++;
 80088e4:	3301      	adds	r3, #1
  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80088e6:	2400      	movs	r4, #0
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80088e8:	4668      	mov	r0, sp
  TaskInfo.StackBase  = StackBase;
 80088ea:	e9cd 6502 	strd	r6, r5, [sp, #8]
  _aTasks[_NumTasks].pxStack = pxStack;
 80088ee:	60d5      	str	r5, [r2, #12]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80088f0:	f8c2 8010 	str.w	r8, [r2, #16]
  _NumTasks++;
 80088f4:	600b      	str	r3, [r1, #0]
  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80088f6:	9405      	str	r4, [sp, #20]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80088f8:	f7ff fcf6 	bl	80082e8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80088fc:	b006      	add	sp, #24
 80088fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8008902:	4806      	ldr	r0, [pc, #24]	@ (800891c <SYSVIEW_AddTask+0x78>)
}
 8008904:	b006      	add	sp, #24
 8008906:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800890a:	f7ff bf4d 	b.w	80087a8 <SEGGER_SYSVIEW_Warn>
 800890e:	bf00      	nop
 8008910:	0800bdb8 	.word	0x0800bdb8
 8008914:	2000418c 	.word	0x2000418c
 8008918:	20004190 	.word	0x20004190
 800891c:	0800be78 	.word	0x0800be78

08008920 <SYSVIEW_DeleteTask>:
void SYSVIEW_DeleteTask(U32 xHandle) {
 8008920:	b4f0      	push	{r4, r5, r6, r7}
  if (_NumTasks == 0) {
 8008922:	4e22      	ldr	r6, [pc, #136]	@ (80089ac <SYSVIEW_DeleteTask+0x8c>)
 8008924:	6835      	ldr	r5, [r6, #0]
 8008926:	b38d      	cbz	r5, 800898c <SYSVIEW_DeleteTask+0x6c>
 8008928:	2200      	movs	r2, #0
 800892a:	4c21      	ldr	r4, [pc, #132]	@ (80089b0 <SYSVIEW_DeleteTask+0x90>)
  for (n = 0; n < _NumTasks; n++) {
 800892c:	4613      	mov	r3, r2
 800892e:	e002      	b.n	8008936 <SYSVIEW_DeleteTask+0x16>
 8008930:	3301      	adds	r3, #1
 8008932:	429d      	cmp	r5, r3
 8008934:	d02a      	beq.n	800898c <SYSVIEW_DeleteTask+0x6c>
    if (_aTasks[n].xHandle == xHandle) {
 8008936:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
 800893a:	4281      	cmp	r1, r0
  for (n = 0; n < _NumTasks; n++) {
 800893c:	f102 0205 	add.w	r2, r2, #5
    if (_aTasks[n].xHandle == xHandle) {
 8008940:	d1f6      	bne.n	8008930 <SYSVIEW_DeleteTask+0x10>
  if (n == (_NumTasks - 1)) {  
 8008942:	1e6a      	subs	r2, r5, #1
 8008944:	429a      	cmp	r2, r3
 8008946:	d023      	beq.n	8008990 <SYSVIEW_DeleteTask+0x70>
  } else if (n < _NumTasks) {
 8008948:	429d      	cmp	r5, r3
 800894a:	d91f      	bls.n	800898c <SYSVIEW_DeleteTask+0x6c>
    _NumTasks--;
 800894c:	6032      	str	r2, [r6, #0]
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 800894e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008952:	0090      	lsls	r0, r2, #2
 8008954:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008958:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800895c:	0099      	lsls	r1, r3, #2
 800895e:	5825      	ldr	r5, [r4, r0]
 8008960:	5065      	str	r5, [r4, r1]
 8008962:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 8008966:	6855      	ldr	r5, [r2, #4]
 8008968:	605d      	str	r5, [r3, #4]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 800896a:	f100 0608 	add.w	r6, r0, #8
 800896e:	19a5      	adds	r5, r4, r6
 8008970:	59a7      	ldr	r7, [r4, r6]
 8008972:	e9d5 6501 	ldrd	r6, r5, [r5, #4]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 8008976:	3108      	adds	r1, #8
 8008978:	1863      	adds	r3, r4, r1
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 800897a:	5067      	str	r7, [r4, r1]
 800897c:	e9c3 6501 	strd	r6, r5, [r3, #4]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 8008980:	2300      	movs	r3, #0
 8008982:	5023      	str	r3, [r4, r0]
 8008984:	e9c2 3301 	strd	r3, r3, [r2, #4]
 8008988:	e9c2 3303 	strd	r3, r3, [r2, #12]
}
 800898c:	bcf0      	pop	{r4, r5, r6, r7}
 800898e:	4770      	bx	lr
    _NumTasks--;
 8008990:	6033      	str	r3, [r6, #0]
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 8008992:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008996:	0099      	lsls	r1, r3, #2
 8008998:	2200      	movs	r2, #0
 800899a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800899e:	5062      	str	r2, [r4, r1]
 80089a0:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80089a4:	e9c3 2203 	strd	r2, r2, [r3, #12]
}
 80089a8:	bcf0      	pop	{r4, r5, r6, r7}
 80089aa:	4770      	bx	lr
 80089ac:	2000418c 	.word	0x2000418c
 80089b0:	20004190 	.word	0x20004190

080089b4 <LSM6DSL_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LSM6DSL
 */
HAL_StatusTypeDef LSM6DSL_initialize(void) {
 80089b4:	b530      	push	{r4, r5, lr}
 80089b6:	b085      	sub	sp, #20
  HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_WHO_AM_I,
 80089b8:	2301      	movs	r3, #1
 80089ba:	f10d 020f 	add.w	r2, sp, #15
 80089be:	e9cd 2300 	strd	r2, r3, [sp]
 80089c2:	4827      	ldr	r0, [pc, #156]	@ (8008a60 <LSM6DSL_initialize+0xac>)
 80089c4:	4c26      	ldr	r4, [pc, #152]	@ (8008a60 <LSM6DSL_initialize+0xac>)
 80089c6:	220f      	movs	r2, #15
 80089c8:	21d4      	movs	r1, #212	@ 0xd4
 80089ca:	f7f9 fcbd 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 80089ce:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80089d2:	2b20      	cmp	r3, #32
 80089d4:	d1fb      	bne.n	80089ce <LSM6DSL_initialize+0x1a>
    ;
  if (buffer != LSM6DSL_WHO_AM_I_VALUE)
 80089d6:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80089da:	2b6a      	cmp	r3, #106	@ 0x6a
 80089dc:	d002      	beq.n	80089e4 <LSM6DSL_initialize+0x30>
    return HAL_ERROR;
 80089de:	2001      	movs	r0, #1
      (uint8_t *)&lsm6dsl_raw_values, sizeof(lsm6dsl_raw_values));
  while (hi2c2.State != HAL_I2C_STATE_READY)
    ;

  return HAL_status;
}
 80089e0:	b005      	add	sp, #20
 80089e2:	bd30      	pop	{r4, r5, pc}
  HAL_status = HAL_I2C_Mem_Write_DMA(
 80089e4:	4d1f      	ldr	r5, [pc, #124]	@ (8008a64 <LSM6DSL_initialize+0xb0>)
 80089e6:	481e      	ldr	r0, [pc, #120]	@ (8008a60 <LSM6DSL_initialize+0xac>)
 80089e8:	230a      	movs	r3, #10
 80089ea:	e9cd 5300 	strd	r5, r3, [sp]
 80089ee:	2210      	movs	r2, #16
 80089f0:	2301      	movs	r3, #1
 80089f2:	21d4      	movs	r1, #212	@ 0xd4
 80089f4:	f7f9 fc14 	bl	8002220 <HAL_I2C_Mem_Write_DMA>
  while (hi2c2.State != HAL_I2C_STATE_READY)
 80089f8:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80089fc:	2b20      	cmp	r3, #32
 80089fe:	d1fb      	bne.n	80089f8 <LSM6DSL_initialize+0x44>
  memset(&lsm6dsl_ctrl, 0xFF, sizeof(lsm6dsl_ctrl));
 8008a00:	f04f 31ff 	mov.w	r1, #4294967295
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008a04:	230a      	movs	r3, #10
 8008a06:	e9cd 5300 	strd	r5, r3, [sp]
 8008a0a:	4815      	ldr	r0, [pc, #84]	@ (8008a60 <LSM6DSL_initialize+0xac>)
  memset(&lsm6dsl_ctrl, 0xFF, sizeof(lsm6dsl_ctrl));
 8008a0c:	8129      	strh	r1, [r5, #8]
 8008a0e:	e9c5 1100 	strd	r1, r1, [r5]
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008a12:	2301      	movs	r3, #1
 8008a14:	2210      	movs	r2, #16
 8008a16:	21d4      	movs	r1, #212	@ 0xd4
 8008a18:	f7f9 fc96 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
  while (hi2c2.State != HAL_I2C_STATE_READY)
 8008a1c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008a20:	2b20      	cmp	r3, #32
 8008a22:	d1fb      	bne.n	8008a1c <LSM6DSL_initialize+0x68>
  HAL_status = HAL_I2C_Mem_Write_DMA(
 8008a24:	4b10      	ldr	r3, [pc, #64]	@ (8008a68 <LSM6DSL_initialize+0xb4>)
 8008a26:	480e      	ldr	r0, [pc, #56]	@ (8008a60 <LSM6DSL_initialize+0xac>)
 8008a28:	2204      	movs	r2, #4
 8008a2a:	e9cd 3200 	strd	r3, r2, [sp]
 8008a2e:	21d4      	movs	r1, #212	@ 0xd4
 8008a30:	2301      	movs	r3, #1
 8008a32:	220b      	movs	r2, #11
 8008a34:	f7f9 fbf4 	bl	8002220 <HAL_I2C_Mem_Write_DMA>
  while (hi2c2.State != HAL_I2C_STATE_READY)
 8008a38:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008a3c:	2b20      	cmp	r3, #32
 8008a3e:	b2da      	uxtb	r2, r3
 8008a40:	d1fa      	bne.n	8008a38 <LSM6DSL_initialize+0x84>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008a42:	4b0a      	ldr	r3, [pc, #40]	@ (8008a6c <LSM6DSL_initialize+0xb8>)
 8008a44:	4806      	ldr	r0, [pc, #24]	@ (8008a60 <LSM6DSL_initialize+0xac>)
 8008a46:	210e      	movs	r1, #14
 8008a48:	e9cd 3100 	strd	r3, r1, [sp]
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	21d4      	movs	r1, #212	@ 0xd4
 8008a50:	f7f9 fc7a 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
  while (hi2c2.State != HAL_I2C_STATE_READY)
 8008a54:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008a58:	2b20      	cmp	r3, #32
 8008a5a:	d1fb      	bne.n	8008a54 <LSM6DSL_initialize+0xa0>
}
 8008a5c:	b005      	add	sp, #20
 8008a5e:	bd30      	pop	{r4, r5, pc}
 8008a60:	200005bc 	.word	0x200005bc
 8008a64:	20000014 	.word	0x20000014
 8008a68:	20000010 	.word	0x20000010
 8008a6c:	2000424c 	.word	0x2000424c

08008a70 <LSM6DSL_data_ready>:
 * @brief  EXTI line detection callback.
 * @param  None
 * @retval None
 */
HAL_StatusTypeDef LSM6DSL_data_ready(void)
{
 8008a70:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef HAL_status;

  /* start reading the acc-gyro sensor value */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008a72:	4c49      	ldr	r4, [pc, #292]	@ (8008b98 <LSM6DSL_data_ready+0x128>)
 8008a74:	4849      	ldr	r0, [pc, #292]	@ (8008b9c <LSM6DSL_data_ready+0x12c>)
{
 8008a76:	b082      	sub	sp, #8
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008a78:	230e      	movs	r3, #14
 8008a7a:	e9cd 4300 	strd	r4, r3, [sp]
 8008a7e:	2220      	movs	r2, #32
 8008a80:	2301      	movs	r3, #1
 8008a82:	21d4      	movs	r1, #212	@ 0xd4
 8008a84:	f7f9 fc60 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_OUT_TEMP_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_raw_values, (sizeof(lsm6dsl_raw_values)));

  if (HAL_status != HAL_OK)
 8008a88:	4606      	mov	r6, r0
 8008a8a:	2800      	cmp	r0, #0
 8008a8c:	d175      	bne.n	8008b7a <LSM6DSL_data_ready+0x10a>
 8008a8e:	4a43      	ldr	r2, [pc, #268]	@ (8008b9c <LSM6DSL_data_ready+0x12c>)
  {
    return HAL_status;
  }
  else
  {
	  while(hi2c2.State != HAL_I2C_STATE_READY);
 8008a90:	f892 3041 	ldrb.w	r3, [r2, #65]	@ 0x41
 8008a94:	2b20      	cmp	r3, #32
 8008a96:	d1fb      	bne.n	8008a90 <LSM6DSL_data_ready+0x20>
  }
  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 8008a98:	4b41      	ldr	r3, [pc, #260]	@ (8008ba0 <LSM6DSL_data_ready+0x130>)
  // todo magic numbers entfernen
  lsm6dsl_values.temperature =
 8008a9a:	4d42      	ldr	r5, [pc, #264]	@ (8008ba4 <LSM6DSL_data_ready+0x134>)
  osSemaphoreRelease(I2C2availableHandle);
 8008a9c:	6818      	ldr	r0, [r3, #0]
 8008a9e:	f7fc fd3f 	bl	8005520 <osSemaphoreRelease>
      lsm6dsl_raw_values.raw_temperature / 256.0 + 25.0;
 8008aa2:	f9b4 0000 	ldrsh.w	r0, [r4]
 8008aa6:	f7f7 fd47 	bl	8000538 <__aeabi_i2d>
 8008aaa:	4b3f      	ldr	r3, [pc, #252]	@ (8008ba8 <LSM6DSL_data_ready+0x138>)
 8008aac:	2200      	movs	r2, #0
 8008aae:	f7f7 fdad 	bl	800060c <__aeabi_dmul>
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	4b3d      	ldr	r3, [pc, #244]	@ (8008bac <LSM6DSL_data_ready+0x13c>)
 8008ab6:	f7f7 fbf3 	bl	80002a0 <__adddf3>
 8008aba:	f7f7 ffb9 	bl	8000a30 <__aeabi_d2f>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	61ab      	str	r3, [r5, #24]
  lsm6dsl_values.acc_x =
      lsm6dsl_raw_values.raw_acc_x * (16.0 / USHRT_MAX) * GRAVITY;
 8008ac2:	f9b4 0008 	ldrsh.w	r0, [r4, #8]
 8008ac6:	f7f7 fd37 	bl	8000538 <__aeabi_i2d>
 8008aca:	a32d      	add	r3, pc, #180	@ (adr r3, 8008b80 <LSM6DSL_data_ready+0x110>)
 8008acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad0:	f7f7 fd9c 	bl	800060c <__aeabi_dmul>
 8008ad4:	a32c      	add	r3, pc, #176	@ (adr r3, 8008b88 <LSM6DSL_data_ready+0x118>)
 8008ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ada:	f7f7 fd97 	bl	800060c <__aeabi_dmul>
 8008ade:	f7f7 ffa7 	bl	8000a30 <__aeabi_d2f>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	602b      	str	r3, [r5, #0]
  lsm6dsl_values.acc_y =
      lsm6dsl_raw_values.raw_acc_y * (16.0 / USHRT_MAX) * GRAVITY;
 8008ae6:	f9b4 000a 	ldrsh.w	r0, [r4, #10]
 8008aea:	f7f7 fd25 	bl	8000538 <__aeabi_i2d>
 8008aee:	a324      	add	r3, pc, #144	@ (adr r3, 8008b80 <LSM6DSL_data_ready+0x110>)
 8008af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af4:	f7f7 fd8a 	bl	800060c <__aeabi_dmul>
 8008af8:	a323      	add	r3, pc, #140	@ (adr r3, 8008b88 <LSM6DSL_data_ready+0x118>)
 8008afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008afe:	f7f7 fd85 	bl	800060c <__aeabi_dmul>
 8008b02:	f7f7 ff95 	bl	8000a30 <__aeabi_d2f>
 8008b06:	4603      	mov	r3, r0
 8008b08:	606b      	str	r3, [r5, #4]
  lsm6dsl_values.acc_z =
      lsm6dsl_raw_values.raw_acc_z * (16.0 / USHRT_MAX) * GRAVITY;
 8008b0a:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8008b0e:	f7f7 fd13 	bl	8000538 <__aeabi_i2d>
 8008b12:	a31b      	add	r3, pc, #108	@ (adr r3, 8008b80 <LSM6DSL_data_ready+0x110>)
 8008b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b18:	f7f7 fd78 	bl	800060c <__aeabi_dmul>
 8008b1c:	a31a      	add	r3, pc, #104	@ (adr r3, 8008b88 <LSM6DSL_data_ready+0x118>)
 8008b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b22:	f7f7 fd73 	bl	800060c <__aeabi_dmul>
 8008b26:	f7f7 ff83 	bl	8000a30 <__aeabi_d2f>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	60ab      	str	r3, [r5, #8]

  lsm6dsl_values.gyro_x = lsm6dsl_raw_values.raw_gyro_x * (2000.0 / USHRT_MAX);
 8008b2e:	f9b4 0002 	ldrsh.w	r0, [r4, #2]
 8008b32:	f7f7 fd01 	bl	8000538 <__aeabi_i2d>
 8008b36:	a316      	add	r3, pc, #88	@ (adr r3, 8008b90 <LSM6DSL_data_ready+0x120>)
 8008b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3c:	f7f7 fd66 	bl	800060c <__aeabi_dmul>
 8008b40:	f7f7 ff76 	bl	8000a30 <__aeabi_d2f>
 8008b44:	4603      	mov	r3, r0
 8008b46:	60eb      	str	r3, [r5, #12]
  lsm6dsl_values.gyro_y = lsm6dsl_raw_values.raw_gyro_y * (2000.0 / USHRT_MAX);
 8008b48:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8008b4c:	f7f7 fcf4 	bl	8000538 <__aeabi_i2d>
 8008b50:	a30f      	add	r3, pc, #60	@ (adr r3, 8008b90 <LSM6DSL_data_ready+0x120>)
 8008b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b56:	f7f7 fd59 	bl	800060c <__aeabi_dmul>
 8008b5a:	f7f7 ff69 	bl	8000a30 <__aeabi_d2f>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	612b      	str	r3, [r5, #16]
  lsm6dsl_values.gyro_z = lsm6dsl_raw_values.raw_gyro_z * (2000.0 / USHRT_MAX);
 8008b62:	f9b4 0006 	ldrsh.w	r0, [r4, #6]
 8008b66:	f7f7 fce7 	bl	8000538 <__aeabi_i2d>
 8008b6a:	a309      	add	r3, pc, #36	@ (adr r3, 8008b90 <LSM6DSL_data_ready+0x120>)
 8008b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b70:	f7f7 fd4c 	bl	800060c <__aeabi_dmul>
 8008b74:	f7f7 ff5c 	bl	8000a30 <__aeabi_d2f>
 8008b78:	6168      	str	r0, [r5, #20]

  return HAL_status;
}
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	b002      	add	sp, #8
 8008b7e:	bd70      	pop	{r4, r5, r6, pc}
 8008b80:	00100010 	.word	0x00100010
 8008b84:	3f300010 	.word	0x3f300010
 8008b88:	51eb851f 	.word	0x51eb851f
 8008b8c:	40239eb8 	.word	0x40239eb8
 8008b90:	401f401f 	.word	0x401f401f
 8008b94:	3f9f401f 	.word	0x3f9f401f
 8008b98:	2000424c 	.word	0x2000424c
 8008b9c:	200005bc 	.word	0x200005bc
 8008ba0:	2000035c 	.word	0x2000035c
 8008ba4:	20004230 	.word	0x20004230
 8008ba8:	3f700000 	.word	0x3f700000
 8008bac:	40390000 	.word	0x40390000

08008bb0 <LSM6DSL_get_values>:

LSM6DSL_VALUES LSM6DSL_get_values(void)
{
 8008bb0:	b510      	push	{r4, lr}
    return lsm6dsl_values;
 8008bb2:	4c06      	ldr	r4, [pc, #24]	@ (8008bcc <LSM6DSL_get_values+0x1c>)
{
 8008bb4:	4686      	mov	lr, r0
    return lsm6dsl_values;
 8008bb6:	4684      	mov	ip, r0
 8008bb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008bba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8008bbe:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8008bc2:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
}
 8008bc6:	4670      	mov	r0, lr
 8008bc8:	bd10      	pop	{r4, pc}
 8008bca:	bf00      	nop
 8008bcc:	20004230 	.word	0x20004230

08008bd0 <LPS22HB_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LPS22HB
 */
HAL_StatusTypeDef LPS22HB_initialize(void) {
 8008bd0:	b510      	push	{r4, lr}
 8008bd2:	b084      	sub	sp, #16

  uint8_t buffer = 0;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_WHO_AM_I,
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	f10d 020f 	add.w	r2, sp, #15
 8008bda:	e9cd 2300 	strd	r2, r3, [sp]
  uint8_t buffer = 0;
 8008bde:	2400      	movs	r4, #0
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_WHO_AM_I,
 8008be0:	482b      	ldr	r0, [pc, #172]	@ (8008c90 <LPS22HB_initialize+0xc0>)
  uint8_t buffer = 0;
 8008be2:	f88d 400f 	strb.w	r4, [sp, #15]
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_WHO_AM_I,
 8008be6:	220f      	movs	r2, #15
 8008be8:	21ba      	movs	r1, #186	@ 0xba
 8008bea:	f7f9 fbad 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
 8008bee:	4c28      	ldr	r4, [pc, #160]	@ (8008c90 <LPS22HB_initialize+0xc0>)
  HAL_status =
 8008bf0:	f88d 000e 	strb.w	r0, [sp, #14]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008bf4:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008bf8:	2b20      	cmp	r3, #32
 8008bfa:	d1fb      	bne.n	8008bf4 <LPS22HB_initialize+0x24>
  }
  if (buffer != LPS22HB_WHO_AM_I_VALUE) {
 8008bfc:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8008c00:	2bb1      	cmp	r3, #177	@ 0xb1
 8008c02:	d002      	beq.n	8008c0a <LPS22HB_initialize+0x3a>
    return HAL_ERROR;
 8008c04:	2001      	movs	r0, #1
      (uint8_t *)&lps22hb_raw_values, sizeof(lps22hb_raw_values));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
  }

  return HAL_status;
}
 8008c06:	b004      	add	sp, #16
 8008c08:	bd10      	pop	{r4, pc}
  HAL_status = HAL_I2C_Mem_Write_DMA(
 8008c0a:	4a22      	ldr	r2, [pc, #136]	@ (8008c94 <LPS22HB_initialize+0xc4>)
 8008c0c:	4820      	ldr	r0, [pc, #128]	@ (8008c90 <LPS22HB_initialize+0xc0>)
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e9cd 2300 	strd	r2, r3, [sp]
 8008c14:	21ba      	movs	r1, #186	@ 0xba
 8008c16:	2211      	movs	r2, #17
 8008c18:	f7f9 fb02 	bl	8002220 <HAL_I2C_Mem_Write_DMA>
 8008c1c:	f88d 000e 	strb.w	r0, [sp, #14]
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008c20:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008c24:	2b20      	cmp	r3, #32
 8008c26:	d1fb      	bne.n	8008c20 <LPS22HB_initialize+0x50>
  HAL_status = HAL_I2C_Mem_Write_DMA(
 8008c28:	4b1b      	ldr	r3, [pc, #108]	@ (8008c98 <LPS22HB_initialize+0xc8>)
 8008c2a:	4819      	ldr	r0, [pc, #100]	@ (8008c90 <LPS22HB_initialize+0xc0>)
 8008c2c:	2204      	movs	r2, #4
 8008c2e:	e9cd 3200 	strd	r3, r2, [sp]
 8008c32:	21ba      	movs	r1, #186	@ 0xba
 8008c34:	2301      	movs	r3, #1
 8008c36:	2210      	movs	r2, #16
 8008c38:	f7f9 faf2 	bl	8002220 <HAL_I2C_Mem_Write_DMA>
 8008c3c:	f88d 000e 	strb.w	r0, [sp, #14]
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008c40:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008c44:	2b20      	cmp	r3, #32
 8008c46:	d1fb      	bne.n	8008c40 <LPS22HB_initialize+0x70>
  HAL_status = HAL_I2C_Mem_Write_DMA(
 8008c48:	4a14      	ldr	r2, [pc, #80]	@ (8008c9c <LPS22HB_initialize+0xcc>)
 8008c4a:	4811      	ldr	r0, [pc, #68]	@ (8008c90 <LPS22HB_initialize+0xc0>)
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	e9cd 2300 	strd	r2, r3, [sp]
 8008c52:	21ba      	movs	r1, #186	@ 0xba
 8008c54:	220b      	movs	r2, #11
 8008c56:	f7f9 fae3 	bl	8002220 <HAL_I2C_Mem_Write_DMA>
 8008c5a:	f88d 000e 	strb.w	r0, [sp, #14]
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008c5e:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008c62:	2b20      	cmp	r3, #32
 8008c64:	d1fb      	bne.n	8008c5e <LPS22HB_initialize+0x8e>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008c66:	4b0e      	ldr	r3, [pc, #56]	@ (8008ca0 <LPS22HB_initialize+0xd0>)
 8008c68:	4809      	ldr	r0, [pc, #36]	@ (8008c90 <LPS22HB_initialize+0xc0>)
 8008c6a:	2208      	movs	r2, #8
 8008c6c:	e9cd 3200 	strd	r3, r2, [sp]
 8008c70:	21ba      	movs	r1, #186	@ 0xba
 8008c72:	2301      	movs	r3, #1
 8008c74:	2225      	movs	r2, #37	@ 0x25
 8008c76:	f7f9 fb67 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
 8008c7a:	f88d 000e 	strb.w	r0, [sp, #14]
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008c7e:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008c82:	2b20      	cmp	r3, #32
 8008c84:	d1fb      	bne.n	8008c7e <LPS22HB_initialize+0xae>
  return HAL_status;
 8008c86:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8008c8a:	b2c0      	uxtb	r0, r0
}
 8008c8c:	b004      	add	sp, #16
 8008c8e:	bd10      	pop	{r4, pc}
 8008c90:	200005bc 	.word	0x200005bc
 8008c94:	20000021 	.word	0x20000021
 8008c98:	20000020 	.word	0x20000020
 8008c9c:	2000001e 	.word	0x2000001e
 8008ca0:	2000425c 	.word	0x2000425c

08008ca4 <LPS22HB_data_ready>:

HAL_StatusTypeDef LPS22HB_data_ready(void)
{
 8008ca4:	b570      	push	{r4, r5, r6, lr}
 8008ca6:	4e0d      	ldr	r6, [pc, #52]	@ (8008cdc <LPS22HB_data_ready+0x38>)
  /* start reading the humidity sensor value */
  /* this needs to be done in a do-while loop because the sensor
   * is not responding anymore if previous data has not been read */
  do
  {
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008ca8:	4d0d      	ldr	r5, [pc, #52]	@ (8008ce0 <LPS22HB_data_ready+0x3c>)
{
 8008caa:	b082      	sub	sp, #8
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008cac:	2408      	movs	r4, #8
 8008cae:	e9cd 6400 	strd	r6, r4, [sp]
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	2225      	movs	r2, #37	@ 0x25
 8008cb6:	21ba      	movs	r1, #186	@ 0xba
 8008cb8:	4628      	mov	r0, r5
 8008cba:	f7f9 fb45 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INT_SOURCE, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_raw_values, sizeof(lps22hb_raw_values));
  } while(HAL_status != HAL_OK);
 8008cbe:	2800      	cmp	r0, #0
 8008cc0:	d1f5      	bne.n	8008cae <LPS22HB_data_ready+0xa>
 8008cc2:	4a07      	ldr	r2, [pc, #28]	@ (8008ce0 <LPS22HB_data_ready+0x3c>)

  while(hi2c2.State != HAL_I2C_STATE_READY);
 8008cc4:	f892 3041 	ldrb.w	r3, [r2, #65]	@ 0x41
 8008cc8:	2b20      	cmp	r3, #32
 8008cca:	d1fb      	bne.n	8008cc4 <LPS22HB_data_ready+0x20>


  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 8008ccc:	4b05      	ldr	r3, [pc, #20]	@ (8008ce4 <LPS22HB_data_ready+0x40>)
 8008cce:	6818      	ldr	r0, [r3, #0]
 8008cd0:	f7fc fc26 	bl	8005520 <osSemaphoreRelease>
      ((int16_t)((lps22hb_raw_values.raw_p_t_data[3]) |
                 (lps22hb_raw_values.raw_p_t_data[4] << 8))) /
      100.0;

  return HAL_status;
}
 8008cd4:	2000      	movs	r0, #0
 8008cd6:	b002      	add	sp, #8
 8008cd8:	bd70      	pop	{r4, r5, r6, pc}
 8008cda:	bf00      	nop
 8008cdc:	2000425c 	.word	0x2000425c
 8008ce0:	200005bc 	.word	0x200005bc
 8008ce4:	2000035c 	.word	0x2000035c

08008ce8 <HTS221_Get_Calibration_Values>:

/*
 * Read the HTS221 calibration values. These values are used for
 * calculating the relative humidity and temperature
 */
HAL_StatusTypeDef HTS221_Get_Calibration_Values(HTS221_CAL_VALUES *cal_values) {
 8008ce8:	b530      	push	{r4, r5, lr}
 8008cea:	b087      	sub	sp, #28
  uint8_t buffer[13];
  HAL_StatusTypeDef HAL_status;
  uint16_t temp;

  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H0_rH_x2_REG,
 8008cec:	2204      	movs	r2, #4
 8008cee:	ab02      	add	r3, sp, #8
 8008cf0:	e9cd 3200 	strd	r3, r2, [sp]
HAL_StatusTypeDef HTS221_Get_Calibration_Values(HTS221_CAL_VALUES *cal_values) {
 8008cf4:	4605      	mov	r5, r0
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H0_rH_x2_REG,
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	4824      	ldr	r0, [pc, #144]	@ (8008d8c <HTS221_Get_Calibration_Values+0xa4>)
 8008cfa:	4c24      	ldr	r4, [pc, #144]	@ (8008d8c <HTS221_Get_Calibration_Values+0xa4>)
 8008cfc:	22b0      	movs	r2, #176	@ 0xb0
 8008cfe:	21be      	movs	r1, #190	@ 0xbe
 8008d00:	f7f9 fb22 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
                           I2C_MEMADD_SIZE_8BIT, buffer, 4);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008d04:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008d08:	2b20      	cmp	r3, #32
 8008d0a:	d1fb      	bne.n	8008d04 <HTS221_Get_Calibration_Values+0x1c>
  }
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_T1T0_msb_REG,
 8008d0c:	2203      	movs	r2, #3
 8008d0e:	ab03      	add	r3, sp, #12
 8008d10:	e9cd 3200 	strd	r3, r2, [sp]
 8008d14:	481d      	ldr	r0, [pc, #116]	@ (8008d8c <HTS221_Get_Calibration_Values+0xa4>)
 8008d16:	2301      	movs	r3, #1
 8008d18:	22b5      	movs	r2, #181	@ 0xb5
 8008d1a:	21be      	movs	r1, #190	@ 0xbe
 8008d1c:	f7f9 fb14 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
                           I2C_MEMADD_SIZE_8BIT, &buffer[4], 3);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008d20:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008d24:	2b20      	cmp	r3, #32
 8008d26:	d1fb      	bne.n	8008d20 <HTS221_Get_Calibration_Values+0x38>
  }
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H1_T0_OUT_REG,
 8008d28:	2206      	movs	r2, #6
 8008d2a:	f10d 030f 	add.w	r3, sp, #15
 8008d2e:	e9cd 3200 	strd	r3, r2, [sp]
 8008d32:	4816      	ldr	r0, [pc, #88]	@ (8008d8c <HTS221_Get_Calibration_Values+0xa4>)
 8008d34:	2301      	movs	r3, #1
 8008d36:	22ba      	movs	r2, #186	@ 0xba
 8008d38:	21be      	movs	r1, #190	@ 0xbe
 8008d3a:	f7f9 fb05 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
                           I2C_MEMADD_SIZE_8BIT, &buffer[7], 6);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008d3e:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008d42:	2b20      	cmp	r3, #32
 8008d44:	d1fb      	bne.n	8008d3e <HTS221_Get_Calibration_Values+0x56>
  }
  cal_values->H0_rH = buffer[0] >> 1;
  cal_values->H1_rH = buffer[1] >> 1;
  cal_values->T0_degC = buffer[2];
  cal_values->T1_degC = buffer[3];
  temp = (cal_values->T0_degC) | ((buffer[4] & 0x03) << 8);
 8008d46:	f89d 300c 	ldrb.w	r3, [sp, #12]
  cal_values->T1_degC = buffer[3];
 8008d4a:	f89d 400b 	ldrb.w	r4, [sp, #11]
  cal_values->H0_rH = buffer[0] >> 1;
 8008d4e:	f89d 1008 	ldrb.w	r1, [sp, #8]
  temp = (cal_values->T0_degC) | ((buffer[4] & 0x03) << 8);
 8008d52:	021a      	lsls	r2, r3, #8
  cal_values->T0_degC = temp >> 3;
  temp = (cal_values->T1_degC) | ((buffer[4] & 0x0C) << 6);
 8008d54:	019b      	lsls	r3, r3, #6
 8008d56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
  cal_values->T1_degC = temp >> 3;
 8008d5a:	4323      	orrs	r3, r4
  cal_values->H0_rH = buffer[0] >> 1;
 8008d5c:	0849      	lsrs	r1, r1, #1
  cal_values->T1_degC = temp >> 3;
 8008d5e:	08db      	lsrs	r3, r3, #3
  cal_values->H0_rH = buffer[0] >> 1;
 8008d60:	7029      	strb	r1, [r5, #0]
  cal_values->T1_degC = temp >> 3;
 8008d62:	71eb      	strb	r3, [r5, #7]
  cal_values->H1_rH = buffer[1] >> 1;
 8008d64:	f89d 1009 	ldrb.w	r1, [sp, #9]
  memcpy(&cal_values->H0_T0_OUT, &buffer[5], sizeof(int16_t));
  memcpy(&cal_values->H1_T0_OUT, &buffer[7], sizeof(int16_t));
  memcpy(&cal_values->T0_OUT, &buffer[9], sizeof(int16_t));
 8008d68:	f8dd 3011 	ldr.w	r3, [sp, #17]
 8008d6c:	60ab      	str	r3, [r5, #8]
  temp = (cal_values->T0_degC) | ((buffer[4] & 0x03) << 8);
 8008d6e:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8008d72:	f402 7240 	and.w	r2, r2, #768	@ 0x300
  cal_values->H1_rH = buffer[1] >> 1;
 8008d76:	0849      	lsrs	r1, r1, #1
 8008d78:	7069      	strb	r1, [r5, #1]
  cal_values->T0_degC = temp >> 3;
 8008d7a:	4313      	orrs	r3, r2
  memcpy(&cal_values->H0_T0_OUT, &buffer[5], sizeof(int16_t));
 8008d7c:	f8dd 100d 	ldr.w	r1, [sp, #13]
 8008d80:	f8c5 1002 	str.w	r1, [r5, #2]
  cal_values->T0_degC = temp >> 3;
 8008d84:	08db      	lsrs	r3, r3, #3
 8008d86:	71ab      	strb	r3, [r5, #6]
  memcpy(&cal_values->T1_OUT, &buffer[11], sizeof(int16_t));
  return HAL_status;
}
 8008d88:	b007      	add	sp, #28
 8008d8a:	bd30      	pop	{r4, r5, pc}
 8008d8c:	200005bc 	.word	0x200005bc

08008d90 <HTS221_initialize>:
HAL_StatusTypeDef HTS221_initialize(void) {
 8008d90:	b530      	push	{r4, r5, lr}
 8008d92:	b085      	sub	sp, #20
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_WHO_AM_I,
 8008d94:	2301      	movs	r3, #1
 8008d96:	f10d 020f 	add.w	r2, sp, #15
 8008d9a:	e9cd 2300 	strd	r2, r3, [sp]
 8008d9e:	4828      	ldr	r0, [pc, #160]	@ (8008e40 <HTS221_initialize+0xb0>)
 8008da0:	4c27      	ldr	r4, [pc, #156]	@ (8008e40 <HTS221_initialize+0xb0>)
 8008da2:	228f      	movs	r2, #143	@ 0x8f
 8008da4:	21be      	movs	r1, #190	@ 0xbe
 8008da6:	f7f9 facf 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
  HAL_status =
 8008daa:	f88d 000e 	strb.w	r0, [sp, #14]
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008dae:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008db2:	2b20      	cmp	r3, #32
 8008db4:	d1fb      	bne.n	8008dae <HTS221_initialize+0x1e>
  if (buffer != HTS221_WHO_AM_I_VALUE)
 8008db6:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8008dba:	2bbc      	cmp	r3, #188	@ 0xbc
 8008dbc:	d002      	beq.n	8008dc4 <HTS221_initialize+0x34>
    return HAL_ERROR;
 8008dbe:	2001      	movs	r0, #1
}
 8008dc0:	b005      	add	sp, #20
 8008dc2:	bd30      	pop	{r4, r5, pc}
  HAL_status = HAL_I2C_Mem_Write_DMA(
 8008dc4:	4d1f      	ldr	r5, [pc, #124]	@ (8008e44 <HTS221_initialize+0xb4>)
 8008dc6:	481e      	ldr	r0, [pc, #120]	@ (8008e40 <HTS221_initialize+0xb0>)
 8008dc8:	2303      	movs	r3, #3
 8008dca:	e9cd 5300 	strd	r5, r3, [sp]
 8008dce:	22a0      	movs	r2, #160	@ 0xa0
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	21be      	movs	r1, #190	@ 0xbe
 8008dd4:	f7f9 fa24 	bl	8002220 <HAL_I2C_Mem_Write_DMA>
 8008dd8:	f88d 000e 	strb.w	r0, [sp, #14]
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008ddc:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008de0:	2b20      	cmp	r3, #32
 8008de2:	d1fb      	bne.n	8008ddc <HTS221_initialize+0x4c>
  memset(&hts221_ctrl, 0xFF, sizeof(hts221_ctrl));
 8008de4:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008de8:	2303      	movs	r3, #3
 8008dea:	e9cd 5300 	strd	r5, r3, [sp]
 8008dee:	4814      	ldr	r0, [pc, #80]	@ (8008e40 <HTS221_initialize+0xb0>)
  memset(&hts221_ctrl, 0xFF, sizeof(hts221_ctrl));
 8008df0:	8029      	strh	r1, [r5, #0]
 8008df2:	70a9      	strb	r1, [r5, #2]
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008df4:	2301      	movs	r3, #1
 8008df6:	22a0      	movs	r2, #160	@ 0xa0
 8008df8:	21be      	movs	r1, #190	@ 0xbe
 8008dfa:	f7f9 faa5 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
 8008dfe:	f88d 000e 	strb.w	r0, [sp, #14]
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008e02:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008e06:	2b20      	cmp	r3, #32
 8008e08:	d1fb      	bne.n	8008e02 <HTS221_initialize+0x72>
  HAL_status = HTS221_Get_Calibration_Values(&hts221_cal_values);
 8008e0a:	480f      	ldr	r0, [pc, #60]	@ (8008e48 <HTS221_initialize+0xb8>)
 8008e0c:	f7ff ff6c 	bl	8008ce8 <HTS221_Get_Calibration_Values>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008e10:	4b0e      	ldr	r3, [pc, #56]	@ (8008e4c <HTS221_initialize+0xbc>)
  HAL_status = HTS221_Get_Calibration_Values(&hts221_cal_values);
 8008e12:	f88d 000e 	strb.w	r0, [sp, #14]
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008e16:	2204      	movs	r2, #4
 8008e18:	e9cd 3200 	strd	r3, r2, [sp]
 8008e1c:	4808      	ldr	r0, [pc, #32]	@ (8008e40 <HTS221_initialize+0xb0>)
 8008e1e:	2301      	movs	r3, #1
 8008e20:	22a8      	movs	r2, #168	@ 0xa8
 8008e22:	21be      	movs	r1, #190	@ 0xbe
 8008e24:	f7f9 fa90 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
 8008e28:	f88d 000e 	strb.w	r0, [sp, #14]
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8008e2c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008e30:	2b20      	cmp	r3, #32
 8008e32:	d1fb      	bne.n	8008e2c <HTS221_initialize+0x9c>
  return HAL_status;
 8008e34:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8008e38:	b2c0      	uxtb	r0, r0
}
 8008e3a:	b005      	add	sp, #20
 8008e3c:	bd30      	pop	{r4, r5, pc}
 8008e3e:	bf00      	nop
 8008e40:	200005bc 	.word	0x200005bc
 8008e44:	20000024 	.word	0x20000024
 8008e48:	20004270 	.word	0x20004270
 8008e4c:	20004264 	.word	0x20004264

08008e50 <HTS221_data_ready>:

  return value;
}

HAL_StatusTypeDef HTS221_data_ready(void)
{
 8008e50:	b570      	push	{r4, r5, r6, lr}
 8008e52:	4c2e      	ldr	r4, [pc, #184]	@ (8008f0c <HTS221_data_ready+0xbc>)
  /* start reading the humidity sensor value */
  /* this needs to be done in a do-while loop because the sensor
   * is not responding anymore if previous data has not been read */
  do
  {
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008e54:	4e2e      	ldr	r6, [pc, #184]	@ (8008f10 <HTS221_data_ready+0xc0>)
{
 8008e56:	b082      	sub	sp, #8
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008e58:	2504      	movs	r5, #4
 8008e5a:	e9cd 4500 	strd	r4, r5, [sp]
 8008e5e:	2301      	movs	r3, #1
 8008e60:	22a8      	movs	r2, #168	@ 0xa8
 8008e62:	21be      	movs	r1, #190	@ 0xbe
 8008e64:	4630      	mov	r0, r6
 8008e66:	f7f9 fa6f 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_HUMIDITY_OUT_L,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&hts221_values, (2 * sizeof(int16_t)));
  }while(HAL_status != HAL_OK);
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	d1f5      	bne.n	8008e5a <HTS221_data_ready+0xa>
 8008e6e:	4a28      	ldr	r2, [pc, #160]	@ (8008f10 <HTS221_data_ready+0xc0>)


  while(hi2c2.State != HAL_I2C_STATE_READY);
 8008e70:	f892 3041 	ldrb.w	r3, [r2, #65]	@ 0x41
 8008e74:	2b20      	cmp	r3, #32
 8008e76:	d1fb      	bne.n	8008e70 <HTS221_data_ready+0x20>

  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 8008e78:	4b26      	ldr	r3, [pc, #152]	@ (8008f14 <HTS221_data_ready+0xc4>)
 8008e7a:	6818      	ldr	r0, [r3, #0]
 8008e7c:	f7fc fb50 	bl	8005520 <osSemaphoreRelease>
                   (int32_t)hts221_cal_values.H0_T0_OUT)) *
 8008e80:	4a25      	ldr	r2, [pc, #148]	@ (8008f18 <HTS221_data_ready+0xc8>)
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 8008e82:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8008e86:	f9b2 1008 	ldrsh.w	r1, [r2, #8]
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 8008e8a:	7990      	ldrb	r0, [r2, #6]
                   (int32_t)hts221_cal_values.H0_T0_OUT)) *
 8008e8c:	f9b2 5002 	ldrsh.w	r5, [r2, #2]
                             (int32_t)hts221_cal_values.H0_rH)));
 8008e90:	7816      	ldrb	r6, [r2, #0]
  if (value > 1000)
 8008e92:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8008f1c <HTS221_data_ready+0xcc>
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 8008e96:	1a5b      	subs	r3, r3, r1
 8008e98:	ee07 3a90 	vmov	s15, r3
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 8008e9c:	79d3      	ldrb	r3, [r2, #7]
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 8008e9e:	ee07 0a10 	vmov	s14, r0
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 8008ea2:	1a1b      	subs	r3, r3, r0
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 8008ea4:	eef8 5ac7 	vcvt.f32.s32	s11, s14
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 8008ea8:	ee07 3a10 	vmov	s14, r3
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 8008eac:	f9b2 300a 	ldrsh.w	r3, [r2, #10]
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 8008eb0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 8008eb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 8008eb8:	1a5b      	subs	r3, r3, r1
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 8008eba:	ee67 7a87 	vmul.f32	s15, s15, s14
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 8008ebe:	ee07 3a10 	vmov	s14, r3
 8008ec2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        ((int32_t)((int32_t)(hts221_cal_values.H1_rH -
 8008ec6:	7851      	ldrb	r1, [r2, #1]
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 8008ec8:	f9b4 3000 	ldrsh.w	r3, [r4]
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 8008ecc:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 8008ed0:	eec7 6a87 	vdiv.f32	s13, s15, s14
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 8008ed4:	1b5b      	subs	r3, r3, r5
        ((int32_t)((int32_t)(hts221_cal_values.H1_rH -
 8008ed6:	1b89      	subs	r1, r1, r6
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 8008ed8:	442a      	add	r2, r5
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 8008eda:	fb01 f303 	mul.w	r3, r1, r3
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 8008ede:	fb93 f3f2 	sdiv	r3, r3, r2
                  (int32_t)hts221_cal_values.H0_T0_OUT) +
 8008ee2:	4433      	add	r3, r6

  hts221_values.humidity = HTS221_Get_Humidity();
  hts221_values.temperature = HTS221_Get_Temperature();

  return HAL_status;
}
 8008ee4:	2000      	movs	r0, #0
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 8008ee6:	ee76 7aa5 	vadd.f32	s15, s13, s11
  hts221_values.temperature = HTS221_Get_Temperature();
 8008eea:	edc4 7a02 	vstr	s15, [r4, #8]
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 8008eee:	ee07 3a90 	vmov	s15, r3
 8008ef2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    return value = 1000;
 8008ef6:	eef4 7a46 	vcmp.f32	s15, s12
 8008efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008efe:	bfc8      	it	gt
 8008f00:	eef0 7a46 	vmovgt.f32	s15, s12
  hts221_values.humidity = HTS221_Get_Humidity();
 8008f04:	edc4 7a01 	vstr	s15, [r4, #4]
}
 8008f08:	b002      	add	sp, #8
 8008f0a:	bd70      	pop	{r4, r5, r6, pc}
 8008f0c:	20004264 	.word	0x20004264
 8008f10:	200005bc 	.word	0x200005bc
 8008f14:	2000035c 	.word	0x2000035c
 8008f18:	20004270 	.word	0x20004270
 8008f1c:	447a0000 	.word	0x447a0000

08008f20 <LIS3MDL_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LIS3MDL
 */
HAL_StatusTypeDef LIS3MDL_initialize(void) {
 8008f20:	b530      	push	{r4, r5, lr}
 8008f22:	b085      	sub	sp, #20
  HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_WHO_AM_I,
 8008f24:	2301      	movs	r3, #1
 8008f26:	f10d 020f 	add.w	r2, sp, #15
 8008f2a:	e9cd 2300 	strd	r2, r3, [sp]
 8008f2e:	482d      	ldr	r0, [pc, #180]	@ (8008fe4 <LIS3MDL_initialize+0xc4>)
 8008f30:	4c2c      	ldr	r4, [pc, #176]	@ (8008fe4 <LIS3MDL_initialize+0xc4>)
 8008f32:	228f      	movs	r2, #143	@ 0x8f
 8008f34:	213c      	movs	r1, #60	@ 0x3c
 8008f36:	f7f9 fa07 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 8008f3a:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008f3e:	2b20      	cmp	r3, #32
 8008f40:	d1fb      	bne.n	8008f3a <LIS3MDL_initialize+0x1a>
    ;
  if (buffer != LIS3MDL_WHO_AM_I_VALUE)
 8008f42:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8008f46:	2b3d      	cmp	r3, #61	@ 0x3d
 8008f48:	d002      	beq.n	8008f50 <LIS3MDL_initialize+0x30>
    return HAL_ERROR;
 8008f4a:	2001      	movs	r0, #1
      (uint8_t *)&lis3mdl_raw_values.raw_x, sizeof(int16_t));
  while (hi2c2.State != HAL_I2C_STATE_READY)
    ;

  return HAL_status;
}
 8008f4c:	b005      	add	sp, #20
 8008f4e:	bd30      	pop	{r4, r5, pc}
  HAL_status = HAL_I2C_Mem_Write_DMA(
 8008f50:	4d25      	ldr	r5, [pc, #148]	@ (8008fe8 <LIS3MDL_initialize+0xc8>)
 8008f52:	4824      	ldr	r0, [pc, #144]	@ (8008fe4 <LIS3MDL_initialize+0xc4>)
 8008f54:	2305      	movs	r3, #5
 8008f56:	e9cd 5300 	strd	r5, r3, [sp]
 8008f5a:	22a0      	movs	r2, #160	@ 0xa0
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	213c      	movs	r1, #60	@ 0x3c
 8008f60:	f7f9 f95e 	bl	8002220 <HAL_I2C_Mem_Write_DMA>
  while (hi2c2.State != HAL_I2C_STATE_READY)
 8008f64:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008f68:	2b20      	cmp	r3, #32
 8008f6a:	d1fb      	bne.n	8008f64 <LIS3MDL_initialize+0x44>
  memset(&lis3mdl_ctrl, 0xFF, sizeof(lis3mdl_ctrl));
 8008f6c:	f04f 31ff 	mov.w	r1, #4294967295
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008f70:	2305      	movs	r3, #5
 8008f72:	e9cd 5300 	strd	r5, r3, [sp]
 8008f76:	481b      	ldr	r0, [pc, #108]	@ (8008fe4 <LIS3MDL_initialize+0xc4>)
  memset(&lis3mdl_ctrl, 0xFF, sizeof(lis3mdl_ctrl));
 8008f78:	6029      	str	r1, [r5, #0]
 8008f7a:	7129      	strb	r1, [r5, #4]
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	22a0      	movs	r2, #160	@ 0xa0
 8008f80:	213c      	movs	r1, #60	@ 0x3c
 8008f82:	f7f9 f9e1 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
  while (hi2c2.State != HAL_I2C_STATE_READY)
 8008f86:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008f8a:	2b20      	cmp	r3, #32
 8008f8c:	d1fb      	bne.n	8008f86 <LIS3MDL_initialize+0x66>
  HAL_status = HAL_I2C_Mem_Write_DMA(
 8008f8e:	4a17      	ldr	r2, [pc, #92]	@ (8008fec <LIS3MDL_initialize+0xcc>)
 8008f90:	4814      	ldr	r0, [pc, #80]	@ (8008fe4 <LIS3MDL_initialize+0xc4>)
 8008f92:	2301      	movs	r3, #1
 8008f94:	e9cd 2300 	strd	r2, r3, [sp]
 8008f98:	213c      	movs	r1, #60	@ 0x3c
 8008f9a:	22b0      	movs	r2, #176	@ 0xb0
 8008f9c:	f7f9 f940 	bl	8002220 <HAL_I2C_Mem_Write_DMA>
  while (hi2c2.State != HAL_I2C_STATE_READY)
 8008fa0:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008fa4:	2b20      	cmp	r3, #32
 8008fa6:	d1fb      	bne.n	8008fa0 <LIS3MDL_initialize+0x80>
  HAL_status = HAL_I2C_Mem_Write_DMA(
 8008fa8:	4b11      	ldr	r3, [pc, #68]	@ (8008ff0 <LIS3MDL_initialize+0xd0>)
 8008faa:	480e      	ldr	r0, [pc, #56]	@ (8008fe4 <LIS3MDL_initialize+0xc4>)
 8008fac:	2202      	movs	r2, #2
 8008fae:	e9cd 3200 	strd	r3, r2, [sp]
 8008fb2:	213c      	movs	r1, #60	@ 0x3c
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	22b2      	movs	r2, #178	@ 0xb2
 8008fb8:	f7f9 f932 	bl	8002220 <HAL_I2C_Mem_Write_DMA>
  while (hi2c2.State != HAL_I2C_STATE_READY)
 8008fbc:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008fc0:	2b20      	cmp	r3, #32
 8008fc2:	d1fb      	bne.n	8008fbc <LIS3MDL_initialize+0x9c>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8008ff4 <LIS3MDL_initialize+0xd4>)
 8008fc6:	4807      	ldr	r0, [pc, #28]	@ (8008fe4 <LIS3MDL_initialize+0xc4>)
 8008fc8:	2202      	movs	r2, #2
 8008fca:	e9cd 3200 	strd	r3, r2, [sp]
 8008fce:	213c      	movs	r1, #60	@ 0x3c
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	22a8      	movs	r2, #168	@ 0xa8
 8008fd4:	f7f9 f9b8 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
  while (hi2c2.State != HAL_I2C_STATE_READY)
 8008fd8:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8008fdc:	2b20      	cmp	r3, #32
 8008fde:	d1fb      	bne.n	8008fd8 <LIS3MDL_initialize+0xb8>
}
 8008fe0:	b005      	add	sp, #20
 8008fe2:	bd30      	pop	{r4, r5, pc}
 8008fe4:	200005bc 	.word	0x200005bc
 8008fe8:	2000002c 	.word	0x2000002c
 8008fec:	20000028 	.word	0x20000028
 8008ff0:	2000002a 	.word	0x2000002a
 8008ff4:	2000428c 	.word	0x2000428c

08008ff8 <LIS3MDL_data_ready>:

HAL_StatusTypeDef LIS3MDL_data_ready(void)
{
 8008ff8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef HAL_status;

  /* start reading the magnetometer sensor value */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8008ffa:	4e35      	ldr	r6, [pc, #212]	@ (80090d0 <LIS3MDL_data_ready+0xd8>)
 8008ffc:	4835      	ldr	r0, [pc, #212]	@ (80090d4 <LIS3MDL_data_ready+0xdc>)
{
 8008ffe:	b082      	sub	sp, #8
  HAL_status = HAL_I2C_Mem_Read_DMA(
 8009000:	2306      	movs	r3, #6
 8009002:	e9cd 6300 	strd	r6, r3, [sp]
 8009006:	22a8      	movs	r2, #168	@ 0xa8
 8009008:	2301      	movs	r3, #1
 800900a:	213c      	movs	r1, #60	@ 0x3c
 800900c:	f7f9 f99c 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_OUT_X_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_x, (3 * sizeof(int16_t)));


  if (HAL_status != HAL_OK)
 8009010:	4605      	mov	r5, r0
 8009012:	b9a0      	cbnz	r0, 800903e <LIS3MDL_data_ready+0x46>
 8009014:	4c2f      	ldr	r4, [pc, #188]	@ (80090d4 <LIS3MDL_data_ready+0xdc>)
  {
    return HAL_status;
  }
  else
  {
	  while(hi2c2.State != HAL_I2C_STATE_READY);
 8009016:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800901a:	2b20      	cmp	r3, #32
 800901c:	d1fb      	bne.n	8009016 <LIS3MDL_data_ready+0x1e>
  }

  HAL_status = HAL_I2C_Mem_Read_DMA(
 800901e:	4b2e      	ldr	r3, [pc, #184]	@ (80090d8 <LIS3MDL_data_ready+0xe0>)
 8009020:	482c      	ldr	r0, [pc, #176]	@ (80090d4 <LIS3MDL_data_ready+0xdc>)
 8009022:	2202      	movs	r2, #2
 8009024:	e9cd 3200 	strd	r3, r2, [sp]
 8009028:	213c      	movs	r1, #60	@ 0x3c
 800902a:	2301      	movs	r3, #1
 800902c:	22ae      	movs	r2, #174	@ 0xae
 800902e:	f7f9 f98b 	bl	8002348 <HAL_I2C_Mem_Read_DMA>
 8009032:	4605      	mov	r5, r0
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_TEMP_OUT_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_temperature, sizeof(int16_t));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 8009034:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8009038:	2b20      	cmp	r3, #32
 800903a:	d1fb      	bne.n	8009034 <LIS3MDL_data_ready+0x3c>
  }
  if (HAL_status != HAL_OK)
 800903c:	b115      	cbz	r5, 8009044 <LIS3MDL_data_ready+0x4c>
  lis3mdl_values.x = lis3mdl_raw_values.raw_x / 1711.0;
  lis3mdl_values.y = lis3mdl_raw_values.raw_y / 1711.0;
  lis3mdl_values.z = lis3mdl_raw_values.raw_z / 1711.0;

  return HAL_status;
}
 800903e:	4628      	mov	r0, r5
 8009040:	b002      	add	sp, #8
 8009042:	bd70      	pop	{r4, r5, r6, pc}
  osSemaphoreRelease(I2C2availableHandle);
 8009044:	4b25      	ldr	r3, [pc, #148]	@ (80090dc <LIS3MDL_data_ready+0xe4>)
  lis3mdl_values.temperature = lis3mdl_raw_values.raw_temperature / 8.0 + 25.0;
 8009046:	4c26      	ldr	r4, [pc, #152]	@ (80090e0 <LIS3MDL_data_ready+0xe8>)
  osSemaphoreRelease(I2C2availableHandle);
 8009048:	6818      	ldr	r0, [r3, #0]
 800904a:	f7fc fa69 	bl	8005520 <osSemaphoreRelease>
  lis3mdl_values.temperature = lis3mdl_raw_values.raw_temperature / 8.0 + 25.0;
 800904e:	f9b6 0006 	ldrsh.w	r0, [r6, #6]
 8009052:	f7f7 fa71 	bl	8000538 <__aeabi_i2d>
 8009056:	2200      	movs	r2, #0
 8009058:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800905c:	f7f7 fad6 	bl	800060c <__aeabi_dmul>
 8009060:	2200      	movs	r2, #0
 8009062:	4b20      	ldr	r3, [pc, #128]	@ (80090e4 <LIS3MDL_data_ready+0xec>)
 8009064:	f7f7 f91c 	bl	80002a0 <__adddf3>
 8009068:	f7f7 fce2 	bl	8000a30 <__aeabi_d2f>
 800906c:	4603      	mov	r3, r0
 800906e:	60e3      	str	r3, [r4, #12]
  lis3mdl_values.x = lis3mdl_raw_values.raw_x / 1711.0;
 8009070:	f9b6 0000 	ldrsh.w	r0, [r6]
 8009074:	f7f7 fa60 	bl	8000538 <__aeabi_i2d>
 8009078:	a313      	add	r3, pc, #76	@ (adr r3, 80090c8 <LIS3MDL_data_ready+0xd0>)
 800907a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800907e:	f7f7 fbef 	bl	8000860 <__aeabi_ddiv>
 8009082:	f7f7 fcd5 	bl	8000a30 <__aeabi_d2f>
 8009086:	4603      	mov	r3, r0
 8009088:	6023      	str	r3, [r4, #0]
  lis3mdl_values.y = lis3mdl_raw_values.raw_y / 1711.0;
 800908a:	f9b6 0002 	ldrsh.w	r0, [r6, #2]
 800908e:	f7f7 fa53 	bl	8000538 <__aeabi_i2d>
 8009092:	a30d      	add	r3, pc, #52	@ (adr r3, 80090c8 <LIS3MDL_data_ready+0xd0>)
 8009094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009098:	f7f7 fbe2 	bl	8000860 <__aeabi_ddiv>
 800909c:	f7f7 fcc8 	bl	8000a30 <__aeabi_d2f>
 80090a0:	4603      	mov	r3, r0
 80090a2:	6063      	str	r3, [r4, #4]
  lis3mdl_values.z = lis3mdl_raw_values.raw_z / 1711.0;
 80090a4:	f9b6 0004 	ldrsh.w	r0, [r6, #4]
 80090a8:	f7f7 fa46 	bl	8000538 <__aeabi_i2d>
 80090ac:	a306      	add	r3, pc, #24	@ (adr r3, 80090c8 <LIS3MDL_data_ready+0xd0>)
 80090ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b2:	f7f7 fbd5 	bl	8000860 <__aeabi_ddiv>
 80090b6:	f7f7 fcbb 	bl	8000a30 <__aeabi_d2f>
 80090ba:	60a0      	str	r0, [r4, #8]
}
 80090bc:	4628      	mov	r0, r5
 80090be:	b002      	add	sp, #8
 80090c0:	bd70      	pop	{r4, r5, r6, pc}
 80090c2:	bf00      	nop
 80090c4:	f3af 8000 	nop.w
 80090c8:	00000000 	.word	0x00000000
 80090cc:	409abc00 	.word	0x409abc00
 80090d0:	2000428c 	.word	0x2000428c
 80090d4:	200005bc 	.word	0x200005bc
 80090d8:	20004292 	.word	0x20004292
 80090dc:	2000035c 	.word	0x2000035c
 80090e0:	2000427c 	.word	0x2000427c
 80090e4:	40390000 	.word	0x40390000

080090e8 <LIS3MDL_get_values>:

LIS3MDL_VALUES LIS3MDL_get_values(void)
{
    return lis3mdl_values;
 80090e8:	4b08      	ldr	r3, [pc, #32]	@ (800910c <LIS3MDL_get_values+0x24>)
 80090ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
{
 80090ec:	b088      	sub	sp, #32
    return lis3mdl_values;
 80090ee:	f10d 0c20 	add.w	ip, sp, #32
 80090f2:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
}
 80090f6:	eddd 0a05 	vldr	s1, [sp, #20]
 80090fa:	ed9d 1a06 	vldr	s2, [sp, #24]
 80090fe:	eddd 1a07 	vldr	s3, [sp, #28]
 8009102:	ed9d 0a04 	vldr	s0, [sp, #16]
 8009106:	b008      	add	sp, #32
 8009108:	4770      	bx	lr
 800910a:	bf00      	nop
 800910c:	2000427c 	.word	0x2000427c

08009110 <VL53L0X_GetDeviceInfo>:

  return Status;
}

VL53L0X_Error VL53L0X_GetDeviceInfo(volatile VL53L0X_DEV Dev,
                                    VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 8009110:	b082      	sub	sp, #8
 8009112:	9001      	str	r0, [sp, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;

  Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8009114:	9801      	ldr	r0, [sp, #4]

  return Status;
}
 8009116:	b002      	add	sp, #8
  Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8009118:	f002 ba70 	b.w	800b5fc <VL53L0X_get_device_info>

0800911c <VL53L0X_SetDeviceMode>:
                                    VL53L0X_DeviceModes DeviceMode) {
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;

  LOG_FUNCTION_START("%d", (int)DeviceMode);

  switch (DeviceMode) {
 800911c:	2915      	cmp	r1, #21
 800911e:	d806      	bhi.n	800912e <VL53L0X_SetDeviceMode+0x12>
 8009120:	4b04      	ldr	r3, [pc, #16]	@ (8009134 <VL53L0X_SetDeviceMode+0x18>)
 8009122:	40cb      	lsrs	r3, r1
 8009124:	07db      	lsls	r3, r3, #31
 8009126:	d502      	bpl.n	800912e <VL53L0X_SetDeviceMode+0x12>
  case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
  case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
  case VL53L0X_DEVICEMODE_GPIO_DRIVE:
  case VL53L0X_DEVICEMODE_GPIO_OSC:
    /* Supported modes */
    VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8009128:	7401      	strb	r1, [r0, #16]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800912a:	2000      	movs	r0, #0
    break;
 800912c:	4770      	bx	lr
  switch (DeviceMode) {
 800912e:	f06f 0007 	mvn.w	r0, #7
    /* Unsupported mode */
    Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
  }

  return Status;
}
 8009132:	4770      	bx	lr
 8009134:	0030000b 	.word	0x0030000b

08009138 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;

  Status = VL53L0X_set_measurement_timing_budget_micro_seconds(
 8009138:	f001 bde0 	b.w	800acfc <VL53L0X_set_measurement_timing_budget_micro_seconds>

0800913c <VL53L0X_GetVcselPulsePeriod>:
VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
                                          VL53L0X_VcselPeriod VcselPeriodType,
                                          uint8_t *pVCSELPulsePeriodPCLK) {
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;

  Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800913c:	f001 bdc0 	b.w	800acc0 <VL53L0X_get_vcsel_pulse_period>

08009140 <VL53L0X_SetSequenceStepEnable>:
}

VL53L0X_Error
VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
                              VL53L0X_SequenceStepId SequenceStepId,
                              uint8_t SequenceStepEnabled) {
 8009140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009142:	b083      	sub	sp, #12
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t SequenceConfig = 0;
 8009144:	2300      	movs	r3, #0
                              uint8_t SequenceStepEnabled) {
 8009146:	460d      	mov	r5, r1
 8009148:	4616      	mov	r6, r2
  uint8_t SequenceConfigNew = 0;
  uint32_t MeasurementTimingBudgetMicroSeconds;

  Status =
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 800914a:	2101      	movs	r1, #1
 800914c:	f10d 0207 	add.w	r2, sp, #7
                              uint8_t SequenceStepEnabled) {
 8009150:	4607      	mov	r7, r0
  uint8_t SequenceConfig = 0;
 8009152:	f88d 3007 	strb.w	r3, [sp, #7]
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 8009156:	f002 fab3 	bl	800b6c0 <VL53L0X_RdByte>

  SequenceConfigNew = SequenceConfig;

  if (Status == VL53L0X_ERROR_NONE) {
 800915a:	4604      	mov	r4, r0
 800915c:	b9d8      	cbnz	r0, 8009196 <VL53L0X_SetSequenceStepEnable+0x56>
    if (SequenceStepEnabled == 1) {
 800915e:	2e01      	cmp	r6, #1
  SequenceConfigNew = SequenceConfig;
 8009160:	f89d 3007 	ldrb.w	r3, [sp, #7]
    if (SequenceStepEnabled == 1) {
 8009164:	d01a      	beq.n	800919c <VL53L0X_SetSequenceStepEnable+0x5c>
        Status = VL53L0X_ERROR_INVALID_PARAMS;
      }
    } else {
      /* Disable requested sequence step
       */
      switch (SequenceStepId) {
 8009166:	2d04      	cmp	r5, #4
 8009168:	d84d      	bhi.n	8009206 <VL53L0X_SetSequenceStepEnable+0xc6>
 800916a:	e8df f005 	tbb	[pc, r5]
 800916e:	282e      	.short	0x282e
 8009170:	1e23      	.short	0x1e23
 8009172:	03          	.byte	0x03
 8009173:	00          	.byte	0x00
        break;
      case VL53L0X_SEQUENCESTEP_PRE_RANGE:
        SequenceConfigNew &= 0xbf;
        break;
      case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
        SequenceConfigNew &= 0x7f;
 8009174:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
        Status = VL53L0X_ERROR_INVALID_PARAMS;
      }
    }
  }

  if (SequenceConfigNew != SequenceConfig) {
 8009178:	061b      	lsls	r3, r3, #24
 800917a:	d50c      	bpl.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>
    /* Apply New Setting */
    if (Status == VL53L0X_ERROR_NONE) {
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800917c:	462a      	mov	r2, r5
 800917e:	2101      	movs	r1, #1
 8009180:	4638      	mov	r0, r7
 8009182:	f002 fb87 	bl	800b894 <VL53L0X_WrByte>
                              SequenceConfigNew);
    }
    if (Status == VL53L0X_ERROR_NONE)
 8009186:	4604      	mov	r4, r0
 8009188:	b928      	cbnz	r0, 8009196 <VL53L0X_SetSequenceStepEnable+0x56>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800918a:	f887 5130 	strb.w	r5, [r7, #304]	@ 0x130

    /* Recalculate timing budget */
    if (Status == VL53L0X_ERROR_NONE) {
      VL53L0X_GETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 800918e:	6979      	ldr	r1, [r7, #20]
  Status = VL53L0X_set_measurement_timing_budget_micro_seconds(
 8009190:	4638      	mov	r0, r7
 8009192:	f001 fdb3 	bl	800acfc <VL53L0X_set_measurement_timing_budget_micro_seconds>
          Dev, MeasurementTimingBudgetMicroSeconds);
    }
  }

  return Status;
}
 8009196:	4620      	mov	r0, r4
 8009198:	b003      	add	sp, #12
 800919a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      switch (SequenceStepId) {
 800919c:	2d04      	cmp	r5, #4
 800919e:	d832      	bhi.n	8009206 <VL53L0X_SetSequenceStepEnable+0xc6>
 80091a0:	e8df f005 	tbb	[pc, r5]
 80091a4:	1d22272c 	.word	0x1d22272c
 80091a8:	18          	.byte	0x18
 80091a9:	00          	.byte	0x00
  if (SequenceConfigNew != SequenceConfig) {
 80091aa:	065a      	lsls	r2, r3, #25
        SequenceConfigNew &= 0xbf;
 80091ac:	f003 05bf 	and.w	r5, r3, #191	@ 0xbf
  if (SequenceConfigNew != SequenceConfig) {
 80091b0:	d4e4      	bmi.n	800917c <VL53L0X_SetSequenceStepEnable+0x3c>
 80091b2:	e7f0      	b.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>
 80091b4:	0759      	lsls	r1, r3, #29
        SequenceConfigNew &= 0xfb;
 80091b6:	f003 05fb 	and.w	r5, r3, #251	@ 0xfb
  if (SequenceConfigNew != SequenceConfig) {
 80091ba:	d4df      	bmi.n	800917c <VL53L0X_SetSequenceStepEnable+0x3c>
 80091bc:	e7eb      	b.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>
 80091be:	f013 0f28 	tst.w	r3, #40	@ 0x28
        SequenceConfigNew &= 0xd7;
 80091c2:	f003 05d7 	and.w	r5, r3, #215	@ 0xd7
  if (SequenceConfigNew != SequenceConfig) {
 80091c6:	d1d9      	bne.n	800917c <VL53L0X_SetSequenceStepEnable+0x3c>
 80091c8:	e7e5      	b.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>
 80091ca:	06d8      	lsls	r0, r3, #27
        SequenceConfigNew &= 0xef;
 80091cc:	f003 05ef 	and.w	r5, r3, #239	@ 0xef
  if (SequenceConfigNew != SequenceConfig) {
 80091d0:	d4d4      	bmi.n	800917c <VL53L0X_SetSequenceStepEnable+0x3c>
 80091d2:	e7e0      	b.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>
        SequenceConfigNew |= 0x80;
 80091d4:	f043 0580 	orr.w	r5, r3, #128	@ 0x80
  if (SequenceConfigNew != SequenceConfig) {
 80091d8:	42ab      	cmp	r3, r5
 80091da:	d1cf      	bne.n	800917c <VL53L0X_SetSequenceStepEnable+0x3c>
 80091dc:	e7db      	b.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>
        SequenceConfigNew |= 0x40;
 80091de:	f043 0540 	orr.w	r5, r3, #64	@ 0x40
  if (SequenceConfigNew != SequenceConfig) {
 80091e2:	42ab      	cmp	r3, r5
 80091e4:	d1ca      	bne.n	800917c <VL53L0X_SetSequenceStepEnable+0x3c>
 80091e6:	e7d6      	b.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>
        SequenceConfigNew |= 0x04;
 80091e8:	f043 0504 	orr.w	r5, r3, #4
  if (SequenceConfigNew != SequenceConfig) {
 80091ec:	42ab      	cmp	r3, r5
 80091ee:	d1c5      	bne.n	800917c <VL53L0X_SetSequenceStepEnable+0x3c>
 80091f0:	e7d1      	b.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>
        SequenceConfigNew |= 0x28;
 80091f2:	f043 0528 	orr.w	r5, r3, #40	@ 0x28
  if (SequenceConfigNew != SequenceConfig) {
 80091f6:	42ab      	cmp	r3, r5
 80091f8:	d1c0      	bne.n	800917c <VL53L0X_SetSequenceStepEnable+0x3c>
 80091fa:	e7cc      	b.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>
        SequenceConfigNew |= 0x10;
 80091fc:	f043 0510 	orr.w	r5, r3, #16
  if (SequenceConfigNew != SequenceConfig) {
 8009200:	42ab      	cmp	r3, r5
 8009202:	d1bb      	bne.n	800917c <VL53L0X_SetSequenceStepEnable+0x3c>
 8009204:	e7c7      	b.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>
      switch (SequenceStepId) {
 8009206:	f06f 0403 	mvn.w	r4, #3
 800920a:	e7c4      	b.n	8009196 <VL53L0X_SetSequenceStepEnable+0x56>

0800920c <VL53L0X_GetSequenceStepEnables>:
  return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(
    VL53L0X_DEV Dev,
    VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps) {
 800920c:	b510      	push	{r4, lr}
 800920e:	b082      	sub	sp, #8
 8009210:	460c      	mov	r4, r1
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t SequenceConfig = 0;
 8009212:	2300      	movs	r3, #0

  Status =
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 8009214:	f10d 0207 	add.w	r2, sp, #7
 8009218:	2101      	movs	r1, #1
  uint8_t SequenceConfig = 0;
 800921a:	f88d 3007 	strb.w	r3, [sp, #7]
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 800921e:	f002 fa4f 	bl	800b6c0 <VL53L0X_RdByte>

  if (Status == VL53L0X_ERROR_NONE) {
 8009222:	b998      	cbnz	r0, 800924c <VL53L0X_GetSequenceStepEnables+0x40>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
 8009224:	f89d 3007 	ldrb.w	r3, [sp, #7]
    *pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8009228:	4602      	mov	r2, r0
 800922a:	1119      	asrs	r1, r3, #4
 800922c:	f361 0207 	bfi	r2, r1, #0, #8
    *pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8009230:	1099      	asrs	r1, r3, #2
    *pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8009232:	f361 220f 	bfi	r2, r1, #8, #8
    *pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8009236:	10d9      	asrs	r1, r3, #3
    *pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8009238:	f361 4217 	bfi	r2, r1, #16, #8
    *pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800923c:	1199      	asrs	r1, r3, #6
    *pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800923e:	f361 621f 	bfi	r2, r1, #24, #8
 8009242:	f002 3201 	and.w	r2, r2, #16843009	@ 0x1010101
    *pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8009246:	09db      	lsrs	r3, r3, #7
    *pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8009248:	6022      	str	r2, [r4, #0]
    *pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800924a:	7123      	strb	r3, [r4, #4]
                                   SequenceConfig,
                                   &pSchedulerSequenceSteps->FinalRangeOn);
  }

  return Status;
}
 800924c:	b002      	add	sp, #8
 800924e:	bd10      	pop	{r4, pc}

08009250 <VL53L0X_GetSequenceStepTimeout>:
}

VL53L0X_Error
VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
                               VL53L0X_SequenceStepId SequenceStepId,
                               FixPoint1616_t *pTimeOutMilliSecs) {
 8009250:	b510      	push	{r4, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	4614      	mov	r4, r2
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint32_t TimeoutMicroSeconds;
  uint32_t WholeNumber_ms = 0;
  uint32_t Fraction_ms = 0;

  Status = get_sequence_step_timeout(Dev, SequenceStepId, &TimeoutMicroSeconds);
 8009256:	aa01      	add	r2, sp, #4
 8009258:	f001 fbb6 	bl	800a9c8 <get_sequence_step_timeout>
  if (Status == VL53L0X_ERROR_NONE) {
 800925c:	b990      	cbnz	r0, 8009284 <VL53L0X_GetSequenceStepTimeout+0x34>
    WholeNumber_ms = TimeoutMicroSeconds / 1000;
 800925e:	9b01      	ldr	r3, [sp, #4]
    Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
    *pTimeOutMilliSecs =
        (WholeNumber_ms << 16) + (((Fraction_ms * 0xffff) + 500) / 1000);
 8009260:	4a09      	ldr	r2, [pc, #36]	@ (8009288 <VL53L0X_GetSequenceStepTimeout+0x38>)
 8009262:	fba2 c103 	umull	ip, r1, r2, r3
 8009266:	0989      	lsrs	r1, r1, #6
 8009268:	f44f 7c7a 	mov.w	ip, #1000	@ 0x3e8
 800926c:	fb0c 3311 	mls	r3, ip, r1, r3
 8009270:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8009274:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009278:	fba2 2303 	umull	r2, r3, r2, r3
 800927c:	0409      	lsls	r1, r1, #16
 800927e:	eb01 1193 	add.w	r1, r1, r3, lsr #6
    *pTimeOutMilliSecs =
 8009282:	6021      	str	r1, [r4, #0]
  }

  return Status;
}
 8009284:	b002      	add	sp, #8
 8009286:	bd10      	pop	{r4, pc}
 8009288:	10624dd3 	.word	0x10624dd3

0800928c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

  return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(
    VL53L0X_DEV Dev, uint32_t *pInterMeasurementPeriodMilliSeconds) {
 800928c:	b530      	push	{r4, r5, lr}
 800928e:	b083      	sub	sp, #12
 8009290:	460c      	mov	r4, r1
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint16_t osc_calibrate_val;
  uint32_t IMPeriodMilliSeconds;

  Status =
      VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL, &osc_calibrate_val);
 8009292:	f10d 0202 	add.w	r2, sp, #2
 8009296:	21f8      	movs	r1, #248	@ 0xf8
    VL53L0X_DEV Dev, uint32_t *pInterMeasurementPeriodMilliSeconds) {
 8009298:	4605      	mov	r5, r0
      VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL, &osc_calibrate_val);
 800929a:	f002 fa93 	bl	800b7c4 <VL53L0X_RdWord>

  if (Status == VL53L0X_ERROR_NONE) {
 800929e:	b108      	cbz	r0, 80092a4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x18>
    VL53L0X_SETPARAMETERFIELD(Dev, InterMeasurementPeriodMilliSeconds,
                              *pInterMeasurementPeriodMilliSeconds);
  }

  return Status;
}
 80092a0:	b003      	add	sp, #12
 80092a2:	bd30      	pop	{r4, r5, pc}
    Status = VL53L0X_RdDWord(Dev, VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
 80092a4:	aa01      	add	r2, sp, #4
 80092a6:	2104      	movs	r1, #4
 80092a8:	4628      	mov	r0, r5
 80092aa:	f002 fabf 	bl	800b82c <VL53L0X_RdDWord>
  if (Status == VL53L0X_ERROR_NONE) {
 80092ae:	2800      	cmp	r0, #0
 80092b0:	d1f6      	bne.n	80092a0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x14>
    if (osc_calibrate_val != 0) {
 80092b2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80092b6:	b91a      	cbnz	r2, 80092c0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x34>
    VL53L0X_SETPARAMETERFIELD(Dev, InterMeasurementPeriodMilliSeconds,
 80092b8:	6823      	ldr	r3, [r4, #0]
 80092ba:	61ab      	str	r3, [r5, #24]
}
 80092bc:	b003      	add	sp, #12
 80092be:	bd30      	pop	{r4, r5, pc}
          IMPeriodMilliSeconds / osc_calibrate_val;
 80092c0:	9b01      	ldr	r3, [sp, #4]
 80092c2:	fbb3 f3f2 	udiv	r3, r3, r2
      *pInterMeasurementPeriodMilliSeconds =
 80092c6:	6023      	str	r3, [r4, #0]
 80092c8:	e7f7      	b.n	80092ba <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x2e>
 80092ca:	bf00      	nop

080092cc <VL53L0X_GetXTalkCompensationEnable>:
VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
                                   uint8_t *pXTalkCompensationEnable) {
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t Temp8;

  VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80092cc:	7f03      	ldrb	r3, [r0, #28]
  *pXTalkCompensationEnable = Temp8;
 80092ce:	700b      	strb	r3, [r1, #0]

  return Status;
}
 80092d0:	2000      	movs	r0, #0
 80092d2:	4770      	bx	lr

080092d4 <VL53L0X_SetLimitCheckEnable>:
  FixPoint1616_t TempFix1616 = 0;
  uint8_t LimitCheckEnableInt = 0;
  uint8_t LimitCheckDisable = 0;
  uint8_t Temp8;

  if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80092d4:	2905      	cmp	r1, #5
 80092d6:	d841      	bhi.n	800935c <VL53L0X_SetLimitCheckEnable+0x88>
                                          uint8_t LimitCheckEnable) {
 80092d8:	b570      	push	{r4, r5, r6, lr}
 80092da:	460e      	mov	r6, r1
 80092dc:	4604      	mov	r4, r0
 80092de:	4615      	mov	r5, r2
    Status = VL53L0X_ERROR_INVALID_PARAMS;
  } else {
    if (LimitCheckEnable == 0) {
 80092e0:	b172      	cbz	r2, 8009300 <VL53L0X_SetLimitCheckEnable+0x2c>
      TempFix1616 = 0;
      LimitCheckEnableInt = 0;
      LimitCheckDisable = 1;

    } else {
      VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 80092e2:	f101 020c 	add.w	r2, r1, #12
 80092e6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
                                     TempFix1616);
      LimitCheckDisable = 0;
 80092ea:	2300      	movs	r3, #0
      VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 80092ec:	6852      	ldr	r2, [r2, #4]
      /* this to be sure to have either 0 or 1 */
      LimitCheckEnableInt = 1;
 80092ee:	2001      	movs	r0, #1
    }

    switch (LimitCheckId) {
 80092f0:	1e71      	subs	r1, r6, #1
 80092f2:	2904      	cmp	r1, #4
 80092f4:	d835      	bhi.n	8009362 <VL53L0X_SetLimitCheckEnable+0x8e>
 80092f6:	e8df f001 	tbb	[pc, r1]
 80092fa:	2528      	.short	0x2528
 80092fc:	131c      	.short	0x131c
 80092fe:	06          	.byte	0x06
 80092ff:	00          	.byte	0x00
      LimitCheckEnableInt = 0;
 8009300:	4610      	mov	r0, r2
      LimitCheckDisable = 1;
 8009302:	2301      	movs	r3, #1
 8009304:	e7f4      	b.n	80092f0 <VL53L0X_SetLimitCheckEnable+0x1c>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

      Temp8 = (uint8_t)(LimitCheckDisable << 4);
      Status =
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xEF, Temp8);
 8009306:	011b      	lsls	r3, r3, #4
 8009308:	22ef      	movs	r2, #239	@ 0xef
 800930a:	2160      	movs	r1, #96	@ 0x60
 800930c:	4620      	mov	r0, r4
 800930e:	f002 fafb 	bl	800b908 <VL53L0X_UpdateByte>
    default:
      Status = VL53L0X_ERROR_INVALID_PARAMS;
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8009312:	b920      	cbnz	r0, 800931e <VL53L0X_SetLimitCheckEnable+0x4a>
    if (LimitCheckEnable == 0) {
 8009314:	b98d      	cbnz	r5, 800933a <VL53L0X_SetLimitCheckEnable+0x66>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 8009316:	4434      	add	r4, r6
 8009318:	f884 5028 	strb.w	r5, [r4, #40]	@ 0x28
      LimitCheckEnableInt = 1;
 800931c:	2000      	movs	r0, #0
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
    }
  }

  return Status;
}
 800931e:	bd70      	pop	{r4, r5, r6, pc}
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xFE, Temp8);
 8009320:	005b      	lsls	r3, r3, #1
 8009322:	22fe      	movs	r2, #254	@ 0xfe
 8009324:	2160      	movs	r1, #96	@ 0x60
 8009326:	4620      	mov	r0, r4
 8009328:	f002 faee 	bl	800b908 <VL53L0X_UpdateByte>
  if (Status == VL53L0X_ERROR_NONE) {
 800932c:	2800      	cmp	r0, #0
 800932e:	d1f6      	bne.n	800931e <VL53L0X_SetLimitCheckEnable+0x4a>
 8009330:	e7f0      	b.n	8009314 <VL53L0X_SetLimitCheckEnable+0x40>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009332:	f884 002b 	strb.w	r0, [r4, #43]	@ 0x2b
    if (LimitCheckEnable == 0) {
 8009336:	2d00      	cmp	r5, #0
 8009338:	d0ed      	beq.n	8009316 <VL53L0X_SetLimitCheckEnable+0x42>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 800933a:	19a1      	adds	r1, r4, r6
 800933c:	2301      	movs	r3, #1
 800933e:	f881 3028 	strb.w	r3, [r1, #40]	@ 0x28
 8009342:	e7eb      	b.n	800931c <VL53L0X_SetLimitCheckEnable+0x48>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009344:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
  if (Status == VL53L0X_ERROR_NONE) {
 8009348:	e7e4      	b.n	8009314 <VL53L0X_SetLimitCheckEnable+0x40>
      Status = VL53L0X_WrWord(
 800934a:	f3c2 224f 	ubfx	r2, r2, #9, #16
 800934e:	2144      	movs	r1, #68	@ 0x44
 8009350:	4620      	mov	r0, r4
 8009352:	f002 fabb 	bl	800b8cc <VL53L0X_WrWord>
  if (Status == VL53L0X_ERROR_NONE) {
 8009356:	2800      	cmp	r0, #0
 8009358:	d1e1      	bne.n	800931e <VL53L0X_SetLimitCheckEnable+0x4a>
 800935a:	e7db      	b.n	8009314 <VL53L0X_SetLimitCheckEnable+0x40>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800935c:	f06f 0003 	mvn.w	r0, #3
}
 8009360:	4770      	bx	lr
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009362:	f884 0028 	strb.w	r0, [r4, #40]	@ 0x28
  if (Status == VL53L0X_ERROR_NONE) {
 8009366:	e7d5      	b.n	8009314 <VL53L0X_SetLimitCheckEnable+0x40>

08009368 <VL53L0X_GetLimitCheckEnable>:
                                          uint16_t LimitCheckId,
                                          uint8_t *pLimitCheckEnable) {
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t Temp8;

  if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8009368:	2905      	cmp	r1, #5
 800936a:	d806      	bhi.n	800937a <VL53L0X_GetLimitCheckEnable+0x12>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
    *pLimitCheckEnable = 0;
  } else {
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 800936c:	4401      	add	r1, r0
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800936e:	2000      	movs	r0, #0
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 8009370:	f891 3028 	ldrb.w	r3, [r1, #40]	@ 0x28
 8009374:	b2db      	uxtb	r3, r3
    *pLimitCheckEnable = Temp8;
 8009376:	7013      	strb	r3, [r2, #0]
  }

  return Status;
}
 8009378:	4770      	bx	lr
    *pLimitCheckEnable = 0;
 800937a:	2300      	movs	r3, #0
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800937c:	f06f 0003 	mvn.w	r0, #3
 8009380:	e7f9      	b.n	8009376 <VL53L0X_GetLimitCheckEnable+0xe>
 8009382:	bf00      	nop

08009384 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
                                         FixPoint1616_t LimitCheckValue) {
 8009384:	b570      	push	{r4, r5, r6, lr}
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t Temp8;

  VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 8009386:	1843      	adds	r3, r0, r1
                                         FixPoint1616_t LimitCheckValue) {
 8009388:	4605      	mov	r5, r0
  VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 800938a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
                                         FixPoint1616_t LimitCheckValue) {
 800938e:	460c      	mov	r4, r1
 8009390:	4616      	mov	r6, r2

  if (Temp8 == 0) { /* disabled write only internal value */
 8009392:	b13b      	cbz	r3, 80093a4 <VL53L0X_SetLimitCheckValue+0x20>
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
                                   LimitCheckValue);
  } else {

    switch (LimitCheckId) {
 8009394:	2905      	cmp	r1, #5
 8009396:	d81f      	bhi.n	80093d8 <VL53L0X_SetLimitCheckValue+0x54>
 8009398:	e8df f001 	tbb	[pc, r1]
 800939c:	1c1a1203 	.word	0x1c1a1203
 80093a0:	0a0a      	.short	0x0a0a

    case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80093a2:	636a      	str	r2, [r5, #52]	@ 0x34
    default:
      Status = VL53L0X_ERROR_INVALID_PARAMS;
    }

    if (Status == VL53L0X_ERROR_NONE) {
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 80093a4:	340c      	adds	r4, #12
 80093a6:	eb05 0084 	add.w	r0, r5, r4, lsl #2
 80093aa:	6046      	str	r6, [r0, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80093ac:	2000      	movs	r0, #0
                                     LimitCheckValue);
    }
  }

  return Status;
}
 80093ae:	bd70      	pop	{r4, r5, r6, pc}
          VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
 80093b0:	f3c2 224f 	ubfx	r2, r2, #9, #16
 80093b4:	2164      	movs	r1, #100	@ 0x64
 80093b6:	f002 fa89 	bl	800b8cc <VL53L0X_WrWord>
    if (Status == VL53L0X_ERROR_NONE) {
 80093ba:	2800      	cmp	r0, #0
 80093bc:	d1f7      	bne.n	80093ae <VL53L0X_SetLimitCheckValue+0x2a>
 80093be:	e7f1      	b.n	80093a4 <VL53L0X_SetLimitCheckValue+0x20>
      Status = VL53L0X_WrWord(
 80093c0:	f3c2 224f 	ubfx	r2, r2, #9, #16
 80093c4:	2144      	movs	r1, #68	@ 0x44
 80093c6:	f002 fa81 	bl	800b8cc <VL53L0X_WrWord>
    if (Status == VL53L0X_ERROR_NONE) {
 80093ca:	2800      	cmp	r0, #0
 80093cc:	d1ef      	bne.n	80093ae <VL53L0X_SetLimitCheckValue+0x2a>
 80093ce:	e7e9      	b.n	80093a4 <VL53L0X_SetLimitCheckValue+0x20>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80093d0:	63ea      	str	r2, [r5, #60]	@ 0x3c
    if (Status == VL53L0X_ERROR_NONE) {
 80093d2:	e7e7      	b.n	80093a4 <VL53L0X_SetLimitCheckValue+0x20>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80093d4:	642a      	str	r2, [r5, #64]	@ 0x40
    if (Status == VL53L0X_ERROR_NONE) {
 80093d6:	e7e5      	b.n	80093a4 <VL53L0X_SetLimitCheckValue+0x20>
    switch (LimitCheckId) {
 80093d8:	f06f 0003 	mvn.w	r0, #3
}
 80093dc:	bd70      	pop	{r4, r5, r6, pc}
 80093de:	bf00      	nop

080093e0 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
                                         FixPoint1616_t *pLimitCheckValue) {
 80093e0:	b530      	push	{r4, r5, lr}
 80093e2:	4604      	mov	r4, r0
 80093e4:	b083      	sub	sp, #12
 80093e6:	4615      	mov	r5, r2
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t EnableZeroValue = 0;
  uint16_t Temp16;
  FixPoint1616_t TempFix1616;

  switch (LimitCheckId) {
 80093e8:	2905      	cmp	r1, #5
 80093ea:	d82d      	bhi.n	8009448 <VL53L0X_GetLimitCheckValue+0x68>
 80093ec:	e8df f001 	tbb	[pc, r1]
 80093f0:	24221210 	.word	0x24221210
 80093f4:	0303      	.short	0x0303
    EnableZeroValue = 0;
    break;

  case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
  case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
 80093f6:	f10d 0206 	add.w	r2, sp, #6
 80093fa:	2164      	movs	r1, #100	@ 0x64
 80093fc:	f002 f9e2 	bl	800b7c4 <VL53L0X_RdWord>
                            &Temp16);
    if (Status == VL53L0X_ERROR_NONE)
 8009400:	b920      	cbnz	r0, 800940c <VL53L0X_GetLimitCheckValue+0x2c>
      TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8009402:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8009406:	025b      	lsls	r3, r3, #9
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
                                       TempFix1616);
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
      }
    } else {
      *pLimitCheckValue = TempFix1616;
 8009408:	602b      	str	r3, [r5, #0]
                                         FixPoint1616_t *pLimitCheckValue) {
 800940a:	2000      	movs	r0, #0
    }
  }

  return Status;
}
 800940c:	b003      	add	sp, #12
 800940e:	bd30      	pop	{r4, r5, pc}
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009410:	6b43      	ldr	r3, [r0, #52]	@ 0x34
    if (EnableZeroValue == 1) {
 8009412:	e7f9      	b.n	8009408 <VL53L0X_GetLimitCheckValue+0x28>
    Status = VL53L0X_RdWord(
 8009414:	f10d 0206 	add.w	r2, sp, #6
 8009418:	2144      	movs	r1, #68	@ 0x44
 800941a:	f002 f9d3 	bl	800b7c4 <VL53L0X_RdWord>
    if (Status == VL53L0X_ERROR_NONE)
 800941e:	2800      	cmp	r0, #0
 8009420:	d1f4      	bne.n	800940c <VL53L0X_GetLimitCheckValue+0x2c>
      TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8009422:	f8bd 3006 	ldrh.w	r3, [sp, #6]
      if (TempFix1616 == 0) {
 8009426:	025a      	lsls	r2, r3, #9
 8009428:	b943      	cbnz	r3, 800943c <VL53L0X_GetLimitCheckValue+0x5c>
        VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 800942a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        *pLimitCheckValue = TempFix1616;
 800942c:	602b      	str	r3, [r5, #0]
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 800942e:	f884 2029 	strb.w	r2, [r4, #41]	@ 0x29
 8009432:	e7ea      	b.n	800940a <VL53L0X_GetLimitCheckValue+0x2a>
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009434:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
    if (EnableZeroValue == 1) {
 8009436:	e7e7      	b.n	8009408 <VL53L0X_GetLimitCheckValue+0x28>
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009438:	6c03      	ldr	r3, [r0, #64]	@ 0x40
    if (EnableZeroValue == 1) {
 800943a:	e7e5      	b.n	8009408 <VL53L0X_GetLimitCheckValue+0x28>
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 800943c:	2301      	movs	r3, #1
        *pLimitCheckValue = TempFix1616;
 800943e:	602a      	str	r2, [r5, #0]
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 8009440:	63a2      	str	r2, [r4, #56]	@ 0x38
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 8009442:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
 8009446:	e7e0      	b.n	800940a <VL53L0X_GetLimitCheckValue+0x2a>
  switch (LimitCheckId) {
 8009448:	f06f 0003 	mvn.w	r0, #3
 800944c:	e7de      	b.n	800940c <VL53L0X_GetLimitCheckValue+0x2c>
 800944e:	bf00      	nop

08009450 <VL53L0X_GetDeviceParameters>:
                            VL53L0X_DeviceParameters_t *pDeviceParameters) {
 8009450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8009454:	7c03      	ldrb	r3, [r0, #16]
                            VL53L0X_DeviceParameters_t *pDeviceParameters) {
 8009456:	b082      	sub	sp, #8
 8009458:	460d      	mov	r5, r1
  VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800945a:	f801 3b08 	strb.w	r3, [r1], #8
                            VL53L0X_DeviceParameters_t *pDeviceParameters) {
 800945e:	4604      	mov	r4, r0
    Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(
 8009460:	f7ff ff14 	bl	800928c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
  if (Status == VL53L0X_ERROR_NONE)
 8009464:	b110      	cbz	r0, 800946c <VL53L0X_GetDeviceParameters+0x1c>
}
 8009466:	b002      	add	sp, #8
 8009468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pDeviceParameters->XTalkCompensationEnable = 0;
 800946c:	7328      	strb	r0, [r5, #12]
      VL53L0X_RdWord(Dev, VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS,
 800946e:	f10d 0206 	add.w	r2, sp, #6
 8009472:	2120      	movs	r1, #32
 8009474:	4620      	mov	r0, r4
 8009476:	f002 f9a5 	bl	800b7c4 <VL53L0X_RdWord>
  if (Status == VL53L0X_ERROR_NONE) {
 800947a:	2800      	cmp	r0, #0
 800947c:	d1f3      	bne.n	8009466 <VL53L0X_GetDeviceParameters+0x16>
    if (Value == 0) {
 800947e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d136      	bne.n	80094f4 <VL53L0X_GetDeviceParameters+0xa4>
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, TempFix1616);
 8009486:	6a22      	ldr	r2, [r4, #32]
      *pXTalkCompensationRateMegaCps = TempFix1616;
 8009488:	612a      	str	r2, [r5, #16]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 0);
 800948a:	7723      	strb	r3, [r4, #28]
  Status = VL53L0X_get_offset_calibration_data_micro_meter(
 800948c:	f105 0114 	add.w	r1, r5, #20
 8009490:	4620      	mov	r0, r4
 8009492:	f000 fbc1 	bl	8009c18 <VL53L0X_get_offset_calibration_data_micro_meter>
  if (Status == VL53L0X_ERROR_NONE) {
 8009496:	2800      	cmp	r0, #0
 8009498:	d1e5      	bne.n	8009466 <VL53L0X_GetDeviceParameters+0x16>
 800949a:	f105 0724 	add.w	r7, r5, #36	@ 0x24
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800949e:	4606      	mov	r6, r0
 80094a0:	f105 0817 	add.w	r8, r5, #23
        Status |= VL53L0X_GetLimitCheckValue(
 80094a4:	463a      	mov	r2, r7
 80094a6:	b2b1      	uxth	r1, r6
 80094a8:	4620      	mov	r0, r4
 80094aa:	f7ff ff99 	bl	80093e0 <VL53L0X_GetLimitCheckValue>
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80094ae:	3704      	adds	r7, #4
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 80094b0:	19a3      	adds	r3, r4, r6
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80094b2:	3601      	adds	r6, #1
      if (Status == VL53L0X_ERROR_NONE) {
 80094b4:	2800      	cmp	r0, #0
 80094b6:	d1d6      	bne.n	8009466 <VL53L0X_GetDeviceParameters+0x16>
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 80094b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
    *pLimitCheckEnable = Temp8;
 80094bc:	f808 3f01 	strb.w	r3, [r8, #1]!
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80094c0:	2e06      	cmp	r6, #6
 80094c2:	d1ef      	bne.n	80094a4 <VL53L0X_GetDeviceParameters+0x54>
VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
                                 uint8_t *pWrapAroundCheckEnable) {
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t data;

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 80094c4:	f10d 0206 	add.w	r2, sp, #6
 80094c8:	2101      	movs	r1, #1
 80094ca:	4620      	mov	r0, r4
 80094cc:	f002 f8f8 	bl	800b6c0 <VL53L0X_RdByte>
  if (Status == VL53L0X_ERROR_NONE) {
 80094d0:	2800      	cmp	r0, #0
 80094d2:	d1c8      	bne.n	8009466 <VL53L0X_GetDeviceParameters+0x16>
    PALDevDataSet(Dev, SequenceConfig, data);
 80094d4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80094d8:	f884 3130 	strb.w	r3, [r4, #304]	@ 0x130
  Status = VL53L0X_get_measurement_timing_budget_micro_seconds(
 80094dc:	1d29      	adds	r1, r5, #4
    if (data & (0x01 << 7))
 80094de:	09db      	lsrs	r3, r3, #7
  Status = VL53L0X_get_measurement_timing_budget_micro_seconds(
 80094e0:	4620      	mov	r0, r4
 80094e2:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
      *pWrapAroundCheckEnable = 0x01;
    else
      *pWrapAroundCheckEnable = 0x00;
  }
  if (Status == VL53L0X_ERROR_NONE) {
    VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80094e6:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
}
 80094ea:	b002      	add	sp, #8
 80094ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  Status = VL53L0X_get_measurement_timing_budget_micro_seconds(
 80094f0:	f001 bc72 	b.w	800add8 <VL53L0X_get_measurement_timing_budget_micro_seconds>
      TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80094f4:	00db      	lsls	r3, r3, #3
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 1);
 80094f6:	2201      	movs	r2, #1
      *pXTalkCompensationRateMegaCps = TempFix1616;
 80094f8:	612b      	str	r3, [r5, #16]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, TempFix1616);
 80094fa:	6223      	str	r3, [r4, #32]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 1);
 80094fc:	7722      	strb	r2, [r4, #28]
  if (Status == VL53L0X_ERROR_NONE)
 80094fe:	e7c5      	b.n	800948c <VL53L0X_GetDeviceParameters+0x3c>

08009500 <VL53L0X_DataInit>:
VL53L0X_Error VL53L0X_DataInit(volatile VL53L0X_DEV Dev) {
 8009500:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009504:	b093      	sub	sp, #76	@ 0x4c
    Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8009506:	2200      	movs	r2, #0
VL53L0X_Error VL53L0X_DataInit(volatile VL53L0X_DEV Dev) {
 8009508:	9001      	str	r0, [sp, #4]
    Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800950a:	2188      	movs	r1, #136	@ 0x88
 800950c:	9801      	ldr	r0, [sp, #4]
 800950e:	f002 f9c1 	bl	800b894 <VL53L0X_WrByte>
  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8009512:	9a01      	ldr	r2, [sp, #4]
  PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8009514:	486b      	ldr	r0, [pc, #428]	@ (80096c4 <VL53L0X_DataInit+0x1c4>)
  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8009516:	2300      	movs	r3, #0
 8009518:	f882 30f0 	strb.w	r3, [r2, #240]	@ 0xf0
  PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800951c:	9a01      	ldr	r2, [sp, #4]
 800951e:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 8009522:	f8a2 414e 	strh.w	r4, [r2, #334]	@ 0x14e
  PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8009526:	9a01      	ldr	r2, [sp, #4]
 8009528:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800952c:	f8a2 1150 	strh.w	r1, [r2, #336]	@ 0x150
  PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8009530:	9a01      	ldr	r2, [sp, #4]
  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8009532:	4965      	ldr	r1, [pc, #404]	@ (80096c8 <VL53L0X_DataInit+0x1c8>)
  PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8009534:	f8c2 0154 	str.w	r0, [r2, #340]	@ 0x154
  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8009538:	9a01      	ldr	r2, [sp, #4]
 800953a:	f8c2 10d4 	str.w	r1, [r2, #212]	@ 0xd4
  VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800953e:	9a01      	ldr	r2, [sp, #4]
 8009540:	6213      	str	r3, [r2, #32]
  Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009542:	9801      	ldr	r0, [sp, #4]
 8009544:	a902      	add	r1, sp, #8
 8009546:	f7ff ff83 	bl	8009450 <VL53L0X_GetDeviceParameters>
  if (Status == VL53L0X_ERROR_NONE) {
 800954a:	b1c8      	cbz	r0, 8009580 <VL53L0X_DataInit+0x80>
  PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800954c:	9b01      	ldr	r3, [sp, #4]
 800954e:	2264      	movs	r2, #100	@ 0x64
 8009550:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
  PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8009554:	9b01      	ldr	r3, [sp, #4]
 8009556:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800955a:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
  PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800955e:	9b01      	ldr	r3, [sp, #4]
 8009560:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8009564:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
  PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8009568:	9b01      	ldr	r3, [sp, #4]
 800956a:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800956e:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
  PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8009572:	9b01      	ldr	r3, [sp, #4]
 8009574:	2201      	movs	r2, #1
 8009576:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c
}
 800957a:	b013      	add	sp, #76	@ 0x4c
 800957c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009580:	9b01      	ldr	r3, [sp, #4]
    CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8009582:	f8ad 0008 	strh.w	r0, [sp, #8]
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009586:	f10d 0c08 	add.w	ip, sp, #8
 800958a:	f103 0e10 	add.w	lr, r3, #16
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800958e:	4604      	mov	r4, r0
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009590:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009594:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8009598:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800959c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80095a0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80095a4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80095a8:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80095ac:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
  PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80095b0:	9b01      	ldr	r3, [sp, #4]
 80095b2:	f04f 0964 	mov.w	r9, #100	@ 0x64
 80095b6:	f8a3 9134 	strh.w	r9, [r3, #308]	@ 0x134
  PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80095ba:	9b01      	ldr	r3, [sp, #4]
 80095bc:	f44f 7861 	mov.w	r8, #900	@ 0x384
 80095c0:	f8a3 8136 	strh.w	r8, [r3, #310]	@ 0x136
  PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80095c4:	9b01      	ldr	r3, [sp, #4]
 80095c6:	f44f 77fa 	mov.w	r7, #500	@ 0x1f4
 80095ca:	f8a3 7138 	strh.w	r7, [r3, #312]	@ 0x138
  PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80095ce:	9b01      	ldr	r3, [sp, #4]
 80095d0:	f44f 6620 	mov.w	r6, #2560	@ 0xa00
 80095d4:	f8a3 613a 	strh.w	r6, [r3, #314]	@ 0x13a
  PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80095d8:	9b01      	ldr	r3, [sp, #4]
 80095da:	2501      	movs	r5, #1
 80095dc:	f883 514c 	strb.w	r5, [r3, #332]	@ 0x14c
    if (Status == VL53L0X_ERROR_NONE)
 80095e0:	e001      	b.n	80095e6 <VL53L0X_DataInit+0xe6>
 80095e2:	2800      	cmp	r0, #0
 80095e4:	d1c9      	bne.n	800957a <VL53L0X_DataInit+0x7a>
      Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 80095e6:	b2a1      	uxth	r1, r4
 80095e8:	9801      	ldr	r0, [sp, #4]
 80095ea:	2201      	movs	r2, #1
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80095ec:	3401      	adds	r4, #1
      Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 80095ee:	f7ff fe71 	bl	80092d4 <VL53L0X_SetLimitCheckEnable>
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80095f2:	2c06      	cmp	r4, #6
 80095f4:	d1f5      	bne.n	80095e2 <VL53L0X_DataInit+0xe2>
  if (Status == VL53L0X_ERROR_NONE)
 80095f6:	2800      	cmp	r0, #0
 80095f8:	d1bf      	bne.n	800957a <VL53L0X_DataInit+0x7a>
    Status = VL53L0X_SetLimitCheckEnable(
 80095fa:	9a01      	ldr	r2, [sp, #4]
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80095fc:	f882 002a 	strb.w	r0, [r2, #42]	@ 0x2a
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 8009600:	f882 002a 	strb.w	r0, [r2, #42]	@ 0x2a
    Status = VL53L0X_SetLimitCheckEnable(
 8009604:	9901      	ldr	r1, [sp, #4]
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8009606:	f881 002b 	strb.w	r0, [r1, #43]	@ 0x2b
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 800960a:	f881 002b 	strb.w	r0, [r1, #43]	@ 0x2b
    Status = VL53L0X_SetLimitCheckEnable(
 800960e:	9c01      	ldr	r4, [sp, #4]
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xFE, Temp8);
 8009610:	2302      	movs	r3, #2
 8009612:	22fe      	movs	r2, #254	@ 0xfe
 8009614:	2160      	movs	r1, #96	@ 0x60
 8009616:	4620      	mov	r0, r4
 8009618:	f002 f976 	bl	800b908 <VL53L0X_UpdateByte>
  if (Status == VL53L0X_ERROR_NONE) {
 800961c:	2800      	cmp	r0, #0
 800961e:	d1ac      	bne.n	800957a <VL53L0X_DataInit+0x7a>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 8009620:	f884 002c 	strb.w	r0, [r4, #44]	@ 0x2c
    Status = VL53L0X_SetLimitCheckEnable(
 8009624:	9c01      	ldr	r4, [sp, #4]
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xEF, Temp8);
 8009626:	2310      	movs	r3, #16
 8009628:	22ef      	movs	r2, #239	@ 0xef
 800962a:	2160      	movs	r1, #96	@ 0x60
 800962c:	4620      	mov	r0, r4
 800962e:	f002 f96b 	bl	800b908 <VL53L0X_UpdateByte>
  if (Status == VL53L0X_ERROR_NONE) {
 8009632:	2800      	cmp	r0, #0
 8009634:	d1a1      	bne.n	800957a <VL53L0X_DataInit+0x7a>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 8009636:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
        VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
 800963a:	9b01      	ldr	r3, [sp, #4]
  VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 800963c:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
  if (Temp8 == 0) { /* disabled write only internal value */
 8009640:	2a00      	cmp	r2, #0
 8009642:	d032      	beq.n	80096aa <VL53L0X_DataInit+0x1aa>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8009644:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8009648:	635a      	str	r2, [r3, #52]	@ 0x34
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 800964a:	635a      	str	r2, [r3, #52]	@ 0x34
    Status = VL53L0X_SetLimitCheckValue(
 800964c:	9c01      	ldr	r4, [sp, #4]
  VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 800964e:	f894 3029 	ldrb.w	r3, [r4, #41]	@ 0x29
  if (Temp8 == 0) { /* disabled write only internal value */
 8009652:	b133      	cbz	r3, 8009662 <VL53L0X_DataInit+0x162>
      Status = VL53L0X_WrWord(
 8009654:	2220      	movs	r2, #32
 8009656:	2144      	movs	r1, #68	@ 0x44
 8009658:	4620      	mov	r0, r4
 800965a:	f002 f937 	bl	800b8cc <VL53L0X_WrWord>
    if (Status == VL53L0X_ERROR_NONE) {
 800965e:	2800      	cmp	r0, #0
 8009660:	d18b      	bne.n	800957a <VL53L0X_DataInit+0x7a>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 8009662:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009666:	63a3      	str	r3, [r4, #56]	@ 0x38
    Status = VL53L0X_SetLimitCheckValue(
 8009668:	9b01      	ldr	r3, [sp, #4]
  VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 800966a:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
  if (Temp8 == 0) { /* disabled write only internal value */
 800966e:	bb22      	cbnz	r2, 80096ba <VL53L0X_DataInit+0x1ba>
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 8009670:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8009674:	63da      	str	r2, [r3, #60]	@ 0x3c
    Status = VL53L0X_SetLimitCheckValue(
 8009676:	9b01      	ldr	r3, [sp, #4]
  VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 8009678:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
  if (Temp8 == 0) { /* disabled write only internal value */
 800967c:	f002 01ff 	and.w	r1, r2, #255	@ 0xff
 8009680:	b9ba      	cbnz	r2, 80096b2 <VL53L0X_DataInit+0x1b2>
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 8009682:	6419      	str	r1, [r3, #64]	@ 0x40
    PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8009684:	9b01      	ldr	r3, [sp, #4]
 8009686:	22ff      	movs	r2, #255	@ 0xff
 8009688:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xFF);
 800968c:	9801      	ldr	r0, [sp, #4]
 800968e:	2101      	movs	r1, #1
 8009690:	f002 f900 	bl	800b894 <VL53L0X_WrByte>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8009694:	9b01      	ldr	r3, [sp, #4]
 8009696:	2201      	movs	r2, #1
 8009698:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  if (Status == VL53L0X_ERROR_NONE)
 800969c:	2800      	cmp	r0, #0
 800969e:	f47f af6c 	bne.w	800957a <VL53L0X_DataInit+0x7a>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80096a2:	9b01      	ldr	r3, [sp, #4]
 80096a4:	f883 0115 	strb.w	r0, [r3, #277]	@ 0x115
 80096a8:	e767      	b.n	800957a <VL53L0X_DataInit+0x7a>
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 80096aa:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 80096ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80096b0:	e7cc      	b.n	800964c <VL53L0X_DataInit+0x14c>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80096b2:	2200      	movs	r2, #0
 80096b4:	641a      	str	r2, [r3, #64]	@ 0x40
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 80096b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80096b8:	e7e4      	b.n	8009684 <VL53L0X_DataInit+0x184>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80096ba:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 80096be:	63da      	str	r2, [r3, #60]	@ 0x3c
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 80096c0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80096c2:	e7d8      	b.n	8009676 <VL53L0X_DataInit+0x176>
 80096c4:	00016b85 	.word	0x00016b85
 80096c8:	000970a4 	.word	0x000970a4

080096cc <VL53L0X_PerformRefCalibration>:
VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
                                            uint8_t *pVhvSettings,
                                            uint8_t *pPhaseCal) {
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;

  Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings, pPhaseCal, 1);
 80096cc:	2301      	movs	r3, #1
 80096ce:	f000 bcd7 	b.w	800a080 <VL53L0X_perform_ref_calibration>
 80096d2:	bf00      	nop

080096d4 <VL53L0X_CheckAndLoadInterruptSettings>:

  return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
                                                    uint8_t StartNotStopFlag) {
 80096d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t InterruptConfig;
  FixPoint1616_t ThresholdLow;
  FixPoint1616_t ThresholdHigh;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;

  InterruptConfig =
 80096d6:	f890 30da 	ldrb.w	r3, [r0, #218]	@ 0xda
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality);

  if ((InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 80096da:	3b01      	subs	r3, #1
 80096dc:	2b02      	cmp	r3, #2
                                                    uint8_t StartNotStopFlag) {
 80096de:	b083      	sub	sp, #12
  if ((InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 80096e0:	d903      	bls.n	80096ea <VL53L0X_CheckAndLoadInterruptSettings+0x16>
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096e2:	2500      	movs	r5, #0
      }
    }
  }

  return Status;
}
 80096e4:	4628      	mov	r0, r5
 80096e6:	b003      	add	sp, #12
 80096e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Status = VL53L0X_GetInterruptThresholds(
 80096ea:	460e      	mov	r6, r1
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint16_t Threshold16;

  /* no dependency on DeviceMode for Ewok */

  Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80096ec:	f10d 0206 	add.w	r2, sp, #6
 80096f0:	210e      	movs	r1, #14
 80096f2:	4604      	mov	r4, r0
 80096f4:	f002 f866 	bl	800b7c4 <VL53L0X_RdWord>
  /* Need to multiply by 2 because the FW will apply a x2 */
  *pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80096f8:	f8bd 7006 	ldrh.w	r7, [sp, #6]

  if (Status == VL53L0X_ERROR_NONE) {
 80096fc:	4605      	mov	r5, r0
 80096fe:	2800      	cmp	r0, #0
 8009700:	d1f0      	bne.n	80096e4 <VL53L0X_CheckAndLoadInterruptSettings+0x10>
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH, &Threshold16);
 8009702:	f10d 0206 	add.w	r2, sp, #6
 8009706:	210c      	movs	r1, #12
 8009708:	4620      	mov	r0, r4
 800970a:	f002 f85b 	bl	800b7c4 <VL53L0X_RdWord>
  *pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800970e:	4b1a      	ldr	r3, [pc, #104]	@ (8009778 <VL53L0X_CheckAndLoadInterruptSettings+0xa4>)
    /* Need to multiply by 2 because the FW will apply a x2 */
    *pThresholdHigh = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8009710:	f8bd 2006 	ldrh.w	r2, [sp, #6]
  *pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8009714:	ea03 4747 	and.w	r7, r3, r7, lsl #17
    if (((ThresholdLow > 255 * 65536) || (ThresholdHigh > 255 * 65536)) &&
 8009718:	f5b7 0f7f 	cmp.w	r7, #16711680	@ 0xff0000
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH, &Threshold16);
 800971c:	4605      	mov	r5, r0
    if (((ThresholdLow > 255 * 65536) || (ThresholdHigh > 255 * 65536)) &&
 800971e:	d804      	bhi.n	800972a <VL53L0X_CheckAndLoadInterruptSettings+0x56>
    *pThresholdHigh = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8009720:	ea03 4342 	and.w	r3, r3, r2, lsl #17
    if (((ThresholdLow > 255 * 65536) || (ThresholdHigh > 255 * 65536)) &&
 8009724:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8009728:	d9dc      	bls.n	80096e4 <VL53L0X_CheckAndLoadInterruptSettings+0x10>
 800972a:	2d00      	cmp	r5, #0
 800972c:	d1da      	bne.n	80096e4 <VL53L0X_CheckAndLoadInterruptSettings+0x10>
      if (StartNotStopFlag != 0) {
 800972e:	b136      	cbz	r6, 800973e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
        Status = VL53L0X_load_tuning_settings(Dev, InterruptThresholdSettings);
 8009730:	4912      	ldr	r1, [pc, #72]	@ (800977c <VL53L0X_CheckAndLoadInterruptSettings+0xa8>)
 8009732:	4620      	mov	r0, r4
}
 8009734:	b003      	add	sp, #12
 8009736:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        Status = VL53L0X_load_tuning_settings(Dev, InterruptThresholdSettings);
 800973a:	f001 bbbb 	b.w	800aeb4 <VL53L0X_load_tuning_settings>
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800973e:	2204      	movs	r2, #4
 8009740:	21ff      	movs	r1, #255	@ 0xff
 8009742:	4620      	mov	r0, r4
 8009744:	f002 f8a6 	bl	800b894 <VL53L0X_WrByte>
        Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8009748:	462a      	mov	r2, r5
 800974a:	2170      	movs	r1, #112	@ 0x70
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800974c:	4606      	mov	r6, r0
        Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800974e:	4620      	mov	r0, r4
 8009750:	f002 f8a0 	bl	800b894 <VL53L0X_WrByte>
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009754:	462a      	mov	r2, r5
 8009756:	21ff      	movs	r1, #255	@ 0xff
        Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8009758:	4306      	orrs	r6, r0
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800975a:	4620      	mov	r0, r4
 800975c:	f002 f89a 	bl	800b894 <VL53L0X_WrByte>
        Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8009760:	b276      	sxtb	r6, r6
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009762:	4306      	orrs	r6, r0
        Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009764:	462a      	mov	r2, r5
 8009766:	4620      	mov	r0, r4
 8009768:	2180      	movs	r1, #128	@ 0x80
 800976a:	f002 f893 	bl	800b894 <VL53L0X_WrByte>
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800976e:	b274      	sxtb	r4, r6
        Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009770:	4304      	orrs	r4, r0
 8009772:	b265      	sxtb	r5, r4
 8009774:	e7b6      	b.n	80096e4 <VL53L0X_CheckAndLoadInterruptSettings+0x10>
 8009776:	bf00      	nop
 8009778:	1ffe0000 	.word	0x1ffe0000
 800977c:	20000128 	.word	0x20000128

08009780 <VL53L0X_StartMeasurement>:
VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev) {
 8009780:	b530      	push	{r4, r5, lr}
  VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8009782:	7c03      	ldrb	r3, [r0, #16]
  switch (DeviceMode) {
 8009784:	2b01      	cmp	r3, #1
VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev) {
 8009786:	b083      	sub	sp, #12
 8009788:	4604      	mov	r4, r0
  VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800978a:	b2d9      	uxtb	r1, r3
  switch (DeviceMode) {
 800978c:	d02b      	beq.n	80097e6 <VL53L0X_StartMeasurement+0x66>
 800978e:	2903      	cmp	r1, #3
 8009790:	d01a      	beq.n	80097c8 <VL53L0X_StartMeasurement+0x48>
 8009792:	bba9      	cbnz	r1, 8009800 <VL53L0X_StartMeasurement+0x80>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8009794:	2201      	movs	r2, #1
 8009796:	f002 f87d 	bl	800b894 <VL53L0X_WrByte>
    Byte = StartStopByte;
 800979a:	2501      	movs	r5, #1
 800979c:	f88d 5007 	strb.w	r5, [sp, #7]
    if (Status == VL53L0X_ERROR_NONE) {
 80097a0:	b980      	cbnz	r0, 80097c4 <VL53L0X_StartMeasurement+0x44>
          Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSRANGE_START, &Byte);
 80097a2:	f10d 0207 	add.w	r2, sp, #7
 80097a6:	2100      	movs	r1, #0
 80097a8:	4620      	mov	r0, r4
 80097aa:	f001 ff89 	bl	800b6c0 <VL53L0X_RdByte>
      } while (((Byte & StartStopByte) == StartStopByte) &&
 80097ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
               (Status == VL53L0X_ERROR_NONE) &&
 80097b2:	07db      	lsls	r3, r3, #31
        LoopNb = LoopNb + 1;
 80097b4:	f105 0501 	add.w	r5, r5, #1
               (Status == VL53L0X_ERROR_NONE) &&
 80097b8:	d526      	bpl.n	8009808 <VL53L0X_StartMeasurement+0x88>
      } while (((Byte & StartStopByte) == StartStopByte) &&
 80097ba:	bb28      	cbnz	r0, 8009808 <VL53L0X_StartMeasurement+0x88>
               (Status == VL53L0X_ERROR_NONE) &&
 80097bc:	2dc8      	cmp	r5, #200	@ 0xc8
 80097be:	d1f0      	bne.n	80097a2 <VL53L0X_StartMeasurement+0x22>
        Status = VL53L0X_ERROR_TIME_OUT;
 80097c0:	f06f 0006 	mvn.w	r0, #6
}
 80097c4:	b003      	add	sp, #12
 80097c6:	bd30      	pop	{r4, r5, pc}
      Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80097c8:	2101      	movs	r1, #1
 80097ca:	f7ff ff83 	bl	80096d4 <VL53L0X_CheckAndLoadInterruptSettings>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80097ce:	2204      	movs	r2, #4
 80097d0:	2100      	movs	r1, #0
 80097d2:	4620      	mov	r0, r4
 80097d4:	f002 f85e 	bl	800b894 <VL53L0X_WrByte>
    if (Status == VL53L0X_ERROR_NONE) {
 80097d8:	2800      	cmp	r0, #0
 80097da:	d1f3      	bne.n	80097c4 <VL53L0X_StartMeasurement+0x44>
      PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80097dc:	2304      	movs	r3, #4
 80097de:	f884 3132 	strb.w	r3, [r4, #306]	@ 0x132
}
 80097e2:	b003      	add	sp, #12
 80097e4:	bd30      	pop	{r4, r5, pc}
      Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80097e6:	f7ff ff75 	bl	80096d4 <VL53L0X_CheckAndLoadInterruptSettings>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80097ea:	2202      	movs	r2, #2
 80097ec:	2100      	movs	r1, #0
 80097ee:	4620      	mov	r0, r4
 80097f0:	f002 f850 	bl	800b894 <VL53L0X_WrByte>
    if (Status == VL53L0X_ERROR_NONE) {
 80097f4:	2800      	cmp	r0, #0
 80097f6:	d1e5      	bne.n	80097c4 <VL53L0X_StartMeasurement+0x44>
      PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80097f8:	2304      	movs	r3, #4
 80097fa:	f884 3132 	strb.w	r3, [r4, #306]	@ 0x132
 80097fe:	e7f0      	b.n	80097e2 <VL53L0X_StartMeasurement+0x62>
  switch (DeviceMode) {
 8009800:	f06f 0007 	mvn.w	r0, #7
}
 8009804:	b003      	add	sp, #12
 8009806:	bd30      	pop	{r4, r5, pc}
        Status = VL53L0X_ERROR_TIME_OUT;
 8009808:	2dc8      	cmp	r5, #200	@ 0xc8
 800980a:	bf08      	it	eq
 800980c:	f06f 0006 	mvneq.w	r0, #6
}
 8009810:	b003      	add	sp, #12
 8009812:	bd30      	pop	{r4, r5, pc}

08009814 <VL53L0X_GetMeasurementDataReady>:
                                              uint8_t *pMeasurementDataReady) {
 8009814:	b510      	push	{r4, lr}
  InterruptConfig =
 8009816:	f890 30da 	ldrb.w	r3, [r0, #218]	@ 0xda
                                              uint8_t *pMeasurementDataReady) {
 800981a:	b082      	sub	sp, #8
  if (InterruptConfig == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
 800981c:	2b04      	cmp	r3, #4
                                              uint8_t *pMeasurementDataReady) {
 800981e:	460c      	mov	r4, r1
VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
                                             uint32_t *pInterruptMaskStatus) {
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t Byte;

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8009820:	f10d 0207 	add.w	r2, sp, #7
  if (InterruptConfig == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
 8009824:	d00b      	beq.n	800983e <VL53L0X_GetMeasurementDataReady+0x2a>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8009826:	2114      	movs	r1, #20
 8009828:	f001 ff4a 	bl	800b6c0 <VL53L0X_RdByte>
    if (Status == VL53L0X_ERROR_NONE) {
 800982c:	b928      	cbnz	r0, 800983a <VL53L0X_GetMeasurementDataReady+0x26>
      if (SysRangeStatusRegister & 0x01)
 800982e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009832:	07db      	lsls	r3, r3, #31
 8009834:	d515      	bpl.n	8009862 <VL53L0X_GetMeasurementDataReady+0x4e>
        *pMeasurementDataReady = 1;
 8009836:	2301      	movs	r3, #1
 8009838:	7023      	strb	r3, [r4, #0]
}
 800983a:	b002      	add	sp, #8
 800983c:	bd10      	pop	{r4, pc}
  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800983e:	2113      	movs	r1, #19
 8009840:	f001 ff3e 	bl	800b6c0 <VL53L0X_RdByte>
  *pInterruptMaskStatus = Byte & 0x07;
 8009844:	f89d 3007 	ldrb.w	r3, [sp, #7]

  if (Byte & 0x18)
    Status = VL53L0X_ERROR_RANGE_ERROR;
 8009848:	f013 0f18 	tst.w	r3, #24
 800984c:	f003 0307 	and.w	r3, r3, #7
 8009850:	bf18      	it	ne
 8009852:	f06f 0005 	mvnne.w	r0, #5
    if (InterruptMask == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
 8009856:	2b04      	cmp	r3, #4
 8009858:	d0ed      	beq.n	8009836 <VL53L0X_GetMeasurementDataReady+0x22>
      *pMeasurementDataReady = 0;
 800985a:	2300      	movs	r3, #0
 800985c:	7023      	strb	r3, [r4, #0]
}
 800985e:	b002      	add	sp, #8
 8009860:	bd10      	pop	{r4, pc}
        *pMeasurementDataReady = 0;
 8009862:	7020      	strb	r0, [r4, #0]
}
 8009864:	b002      	add	sp, #8
 8009866:	bd10      	pop	{r4, pc}

08009868 <VL53L0X_GetRangingMeasurementData>:
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 8009868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800986c:	b091      	sub	sp, #68	@ 0x44
  Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800986e:	230c      	movs	r3, #12
 8009870:	aa06      	add	r2, sp, #24
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 8009872:	460c      	mov	r4, r1
  Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8009874:	2114      	movs	r1, #20
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 8009876:	4680      	mov	r8, r0
  Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8009878:	f001 ff76 	bl	800b768 <VL53L0X_ReadMulti>
 800987c:	4686      	mov	lr, r0
  if (Status == VL53L0X_ERROR_NONE) {
 800987e:	2800      	cmp	r0, #0
 8009880:	d17c      	bne.n	800997c <VL53L0X_GetRangingMeasurementData+0x114>
    SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8009882:	f8bd 201e 	ldrh.w	r2, [sp, #30]
        VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8009886:	f8bd 3020 	ldrh.w	r3, [sp, #32]
    pRangingMeasurementData->ZoneId = 0;    /* Only one zone */
 800988a:	75a0      	strb	r0, [r4, #22]
    SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800988c:	ba52      	rev16	r2, r2
        VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800988e:	ba5b      	rev16	r3, r3
    SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8009890:	b292      	uxth	r2, r2
        VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8009892:	b29b      	uxth	r3, r3
 8009894:	025b      	lsls	r3, r3, #9
    SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8009896:	0252      	lsls	r2, r2, #9
    pRangingMeasurementData->AmbientRateRtnMegaCps =
 8009898:	e9c4 2303 	strd	r2, r3, [r4, #12]
 800989c:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    LinearityCorrectiveGain = PALDevDataGet(Dev, LinearityCorrectiveGain);
 80098a0:	f8b8 514e 	ldrh.w	r5, [r8, #334]	@ 0x14e
 80098a4:	f8bd 7022 	ldrh.w	r7, [sp, #34]	@ 0x22
    DeviceRangeStatus = localBuffer[0];
 80098a8:	f89d 1018 	ldrb.w	r1, [sp, #24]
    pRangingMeasurementData->MeasurementTimeUsec = 0;
 80098ac:	e9c4 0000 	strd	r0, r0, [r4]
 80098b0:	ba5b      	rev16	r3, r3
    pRangingMeasurementData->EffectiveSpadRtnCount = EffectiveSpadRtnCount;
 80098b2:	82a3      	strh	r3, [r4, #20]
    RangeFractionalEnable = PALDevDataGet(Dev, RangeFractionalEnable);
 80098b4:	f898 6131 	ldrb.w	r6, [r8, #305]	@ 0x131
    LinearityCorrectiveGain = PALDevDataGet(Dev, LinearityCorrectiveGain);
 80098b8:	b2ad      	uxth	r5, r5
 80098ba:	ba7f      	rev16	r7, r7
    if (LinearityCorrectiveGain != 1000) {
 80098bc:	f5b5 7f7a 	cmp.w	r5, #1000	@ 0x3e8
 80098c0:	b2bf      	uxth	r7, r7
    EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3], localBuffer[2]);
 80098c2:	b29b      	uxth	r3, r3
    RangeFractionalEnable = PALDevDataGet(Dev, RangeFractionalEnable);
 80098c4:	b2f6      	uxtb	r6, r6
    if (LinearityCorrectiveGain != 1000) {
 80098c6:	d01e      	beq.n	8009906 <VL53L0X_GetRangingMeasurementData+0x9e>
          (uint16_t)((LinearityCorrectiveGain * tmpuint16 + 500) / 1000);
 80098c8:	fb07 f505 	mul.w	r5, r7, r5
 80098cc:	4f31      	ldr	r7, [pc, #196]	@ (8009994 <VL53L0X_GetRangingMeasurementData+0x12c>)
 80098ce:	f505 75fa 	add.w	r5, r5, #500	@ 0x1f4
 80098d2:	fba7 7505 	umull	r7, r5, r7, r5
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 80098d6:	f8d8 7020 	ldr.w	r7, [r8, #32]
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80098da:	f898 c01c 	ldrb.w	ip, [r8, #28]
          (uint16_t)((LinearityCorrectiveGain * tmpuint16 + 500) / 1000);
 80098de:	09ad      	lsrs	r5, r5, #6
      if (XTalkCompensationEnable) {
 80098e0:	f1bc 0f00 	cmp.w	ip, #0
 80098e4:	d00e      	beq.n	8009904 <VL53L0X_GetRangingMeasurementData+0x9c>
             ((XTalkCompensationRateMegaCps * EffectiveSpadRtnCount) >> 8)) <=
 80098e6:	b2bf      	uxth	r7, r7
 80098e8:	fb03 f707 	mul.w	r7, r3, r7
        if ((SignalRate -
 80098ec:	ebb2 2f27 	cmp.w	r2, r7, asr #8
             ((XTalkCompensationRateMegaCps * EffectiveSpadRtnCount) >> 8)) <=
 80098f0:	ea4f 2c27 	mov.w	ip, r7, asr #8
        if ((SignalRate -
 80098f4:	d046      	beq.n	8009984 <VL53L0X_GetRangingMeasurementData+0x11c>
              (tmpuint16 * SignalRate) /
 80098f6:	b2ad      	uxth	r5, r5
 80098f8:	fb02 f505 	mul.w	r5, r2, r5
              (SignalRate -
 80098fc:	eba2 0c0c 	sub.w	ip, r2, ip
              (tmpuint16 * SignalRate) /
 8009900:	fbb5 f5fc 	udiv	r5, r5, ip
          XtalkRangeMilliMeter =
 8009904:	b2af      	uxth	r7, r5
    if (RangeFractionalEnable) {
 8009906:	b116      	cbz	r6, 800990e <VL53L0X_GetRangingMeasurementData+0xa6>
          (uint8_t)((tmpuint16 & 0x03) << 6);
 8009908:	01be      	lsls	r6, r7, #6
 800990a:	b2f6      	uxtb	r6, r6
 800990c:	08bf      	lsrs	r7, r7, #2
    Status |= VL53L0X_get_pal_range_status(
 800990e:	f10d 0017 	add.w	r0, sp, #23
 8009912:	75e6      	strb	r6, [r4, #23]
 8009914:	8127      	strh	r7, [r4, #8]
 8009916:	9001      	str	r0, [sp, #4]
 8009918:	9400      	str	r4, [sp, #0]
 800991a:	4640      	mov	r0, r8
 800991c:	f001 fd4a 	bl	800b3b4 <VL53L0X_get_pal_range_status>
    if (Status == VL53L0X_ERROR_NONE)
 8009920:	4686      	mov	lr, r0
 8009922:	bb58      	cbnz	r0, 800997c <VL53L0X_GetRangingMeasurementData+0x114>
        pRangingMeasurementData->SignalRateRtnMegaCps;
 8009924:	e9d4 9302 	ldrd	r9, r3, [r4, #8]
      pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8009928:	f89d 7017 	ldrb.w	r7, [sp, #23]
        pRangingMeasurementData->SignalRateRtnMegaCps;
 800992c:	6922      	ldr	r2, [r4, #16]
      pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800992e:	7627      	strb	r7, [r4, #24]
    LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8009930:	f108 0550 	add.w	r5, r8, #80	@ 0x50
        pRangingMeasurementData->SignalRateRtnMegaCps;
 8009934:	9302      	str	r3, [sp, #8]
 8009936:	9203      	str	r2, [sp, #12]
    PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8009938:	46ac      	mov	ip, r5
    LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800993a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800993c:	ae09      	add	r6, sp, #36	@ 0x24
    PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800993e:	f8d4 a004 	ldr.w	sl, [r4, #4]
        pRangingMeasurementData->RangeFractionalPart;
 8009942:	f894 8017 	ldrb.w	r8, [r4, #23]
        pRangingMeasurementData->EffectiveSpadRtnCount;
 8009946:	f8b4 b014 	ldrh.w	fp, [r4, #20]
    PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800994a:	4634      	mov	r4, r6
    LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800994c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800994e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8009952:	9b02      	ldr	r3, [sp, #8]
 8009954:	930c      	str	r3, [sp, #48]	@ 0x30
    LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8009956:	e886 0007 	stmia.w	r6, {r0, r1, r2}
    PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800995a:	9a03      	ldr	r2, [sp, #12]
 800995c:	920d      	str	r2, [sp, #52]	@ 0x34
 800995e:	e9cd a90a 	strd	sl, r9, [sp, #40]	@ 0x28
 8009962:	f8ad b038 	strh.w	fp, [sp, #56]	@ 0x38
 8009966:	f88d 803b 	strb.w	r8, [sp, #59]	@ 0x3b
 800996a:	f88d 703c 	strb.w	r7, [sp, #60]	@ 0x3c
 800996e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009970:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8009974:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8009978:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800997c:	4670      	mov	r0, lr
 800997e:	b011      	add	sp, #68	@ 0x44
 8009980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (RangeFractionalEnable)
 8009984:	b11e      	cbz	r6, 800998e <VL53L0X_GetRangingMeasurementData+0x126>
 8009986:	4606      	mov	r6, r0
 8009988:	f640 07ae 	movw	r7, #2222	@ 0x8ae
      pRangingMeasurementData->RangeFractionalPart =
 800998c:	e7bf      	b.n	800990e <VL53L0X_GetRangingMeasurementData+0xa6>
        tmpuint16 = XtalkRangeMilliMeter;
 800998e:	f648 27e0 	movw	r7, #35552	@ 0x8ae0
 8009992:	e7bc      	b.n	800990e <VL53L0X_GetRangingMeasurementData+0xa6>
 8009994:	10624dd3 	.word	0x10624dd3

08009998 <VL53L0X_ClearInterruptMask>:
                                         uint32_t InterruptMask) {
 8009998:	b570      	push	{r4, r5, r6, lr}
 800999a:	4606      	mov	r6, r0
 800999c:	b082      	sub	sp, #8
  LoopCount = 0;
 800999e:	2500      	movs	r5, #0
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
 80099a0:	2201      	movs	r2, #1
 80099a2:	210b      	movs	r1, #11
 80099a4:	4630      	mov	r0, r6
 80099a6:	f001 ff75 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
 80099aa:	2200      	movs	r2, #0
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
 80099ac:	4604      	mov	r4, r0
    Status |= VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
 80099ae:	210b      	movs	r1, #11
 80099b0:	4630      	mov	r0, r6
 80099b2:	f001 ff6f 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80099b6:	2113      	movs	r1, #19
    Status |= VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
 80099b8:	4304      	orrs	r4, r0
    Status |= VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80099ba:	f10d 0207 	add.w	r2, sp, #7
 80099be:	4630      	mov	r0, r6
 80099c0:	f001 fe7e 	bl	800b6c0 <VL53L0X_RdByte>
  } while (((Byte & 0x07) != 0x00) && (LoopCount < 3) &&
 80099c4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    Status |= VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
 80099c8:	b264      	sxtb	r4, r4
    Status |= VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80099ca:	4304      	orrs	r4, r0
    LoopCount++;
 80099cc:	3501      	adds	r5, #1
  } while (((Byte & 0x07) != 0x00) && (LoopCount < 3) &&
 80099ce:	075b      	lsls	r3, r3, #29
    Status |= VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80099d0:	b260      	sxtb	r0, r4
    LoopCount++;
 80099d2:	b2ed      	uxtb	r5, r5
  } while (((Byte & 0x07) != 0x00) && (LoopCount < 3) &&
 80099d4:	d009      	beq.n	80099ea <VL53L0X_ClearInterruptMask+0x52>
 80099d6:	2d03      	cmp	r5, #3
 80099d8:	d003      	beq.n	80099e2 <VL53L0X_ClearInterruptMask+0x4a>
 80099da:	2800      	cmp	r0, #0
 80099dc:	d0e0      	beq.n	80099a0 <VL53L0X_ClearInterruptMask+0x8>
}
 80099de:	b002      	add	sp, #8
 80099e0:	bd70      	pop	{r4, r5, r6, pc}
    Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80099e2:	f06f 000b 	mvn.w	r0, #11
}
 80099e6:	b002      	add	sp, #8
 80099e8:	bd70      	pop	{r4, r5, r6, pc}
    Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80099ea:	2d03      	cmp	r5, #3
 80099ec:	bf08      	it	eq
 80099ee:	f06f 000b 	mvneq.w	r0, #11
 80099f2:	e7f4      	b.n	80099de <VL53L0X_ClearInterruptMask+0x46>

080099f4 <VL53L0X_PerformSingleRangingMeasurement>:
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 80099f4:	b538      	push	{r3, r4, r5, lr}
    VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80099f6:	2300      	movs	r3, #0
 80099f8:	7403      	strb	r3, [r0, #16]
  VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 80099fa:	7c03      	ldrb	r3, [r0, #16]
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 80099fc:	4604      	mov	r4, r0
 80099fe:	460d      	mov	r5, r1
  if (Status == VL53L0X_ERROR_NONE &&
 8009a00:	b11b      	cbz	r3, 8009a0a <VL53L0X_PerformSingleRangingMeasurement+0x16>
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 8009a02:	f000 fcd9 	bl	800a3b8 <VL53L0X_measurement_poll_for_completion>
  if (Status == VL53L0X_ERROR_NONE)
 8009a06:	b160      	cbz	r0, 8009a22 <VL53L0X_PerformSingleRangingMeasurement+0x2e>
}
 8009a08:	bd38      	pop	{r3, r4, r5, pc}
    Status = VL53L0X_StartMeasurement(Dev);
 8009a0a:	f7ff feb9 	bl	8009780 <VL53L0X_StartMeasurement>
  if (Status == VL53L0X_ERROR_NONE)
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d1fa      	bne.n	8009a08 <VL53L0X_PerformSingleRangingMeasurement+0x14>
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 8009a12:	4620      	mov	r0, r4
 8009a14:	f000 fcd0 	bl	800a3b8 <VL53L0X_measurement_poll_for_completion>
  if (Status == VL53L0X_ERROR_NONE &&
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	d1f5      	bne.n	8009a08 <VL53L0X_PerformSingleRangingMeasurement+0x14>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8009a1c:	2303      	movs	r3, #3
 8009a1e:	f884 3132 	strb.w	r3, [r4, #306]	@ 0x132
    Status = VL53L0X_GetRangingMeasurementData(Dev, pRangingMeasurementData);
 8009a22:	4629      	mov	r1, r5
 8009a24:	4620      	mov	r0, r4
 8009a26:	f7ff ff1f 	bl	8009868 <VL53L0X_GetRangingMeasurementData>
  if (Status == VL53L0X_ERROR_NONE)
 8009a2a:	2800      	cmp	r0, #0
 8009a2c:	d1ec      	bne.n	8009a08 <VL53L0X_PerformSingleRangingMeasurement+0x14>
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8009a2e:	4601      	mov	r1, r0
 8009a30:	4620      	mov	r0, r4
}
 8009a32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8009a36:	f7ff bfaf 	b.w	8009998 <VL53L0X_ClearInterruptMask>
 8009a3a:	bf00      	nop

08009a3c <VL53L0X_StaticInit>:
VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev) {
 8009a3c:	b570      	push	{r4, r5, r6, lr}
 8009a3e:	b094      	sub	sp, #80	@ 0x50
 8009a40:	4605      	mov	r5, r0
  VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8009a42:	2240      	movs	r2, #64	@ 0x40
 8009a44:	2100      	movs	r1, #0
 8009a46:	a804      	add	r0, sp, #16
 8009a48:	f002 f872 	bl	800bb30 <memset>
  uint8_t vcselPulsePeriodPCLK = 14;
 8009a4c:	210e      	movs	r1, #14
  uint16_t tempword = 0;
 8009a4e:	2300      	movs	r3, #0
  FixPoint1616_t seqTimeoutMilliSecs = 5;
 8009a50:	2205      	movs	r2, #5
  uint8_t vcselPulsePeriodPCLK = 14;
 8009a52:	f88d 1005 	strb.w	r1, [sp, #5]
  Status = VL53L0X_get_info_from_device(Dev, 1);
 8009a56:	4628      	mov	r0, r5
 8009a58:	2101      	movs	r1, #1
  uint16_t tempword = 0;
 8009a5a:	f8ad 3006 	strh.w	r3, [sp, #6]
  uint8_t tempbyte = 0;
 8009a5e:	f88d 3003 	strb.w	r3, [sp, #3]
  uint8_t isApertureSpads = 0;
 8009a62:	f88d 3004 	strb.w	r3, [sp, #4]
  uint32_t refSpadCount = 0;
 8009a66:	9302      	str	r3, [sp, #8]
  FixPoint1616_t seqTimeoutMilliSecs = 5;
 8009a68:	9203      	str	r2, [sp, #12]
  Status = VL53L0X_get_info_from_device(Dev, 1);
 8009a6a:	f000 fcef 	bl	800a44c <VL53L0X_get_info_from_device>
  count = (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount);
 8009a6e:	f895 1113 	ldrb.w	r1, [r5, #275]	@ 0x113
  ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType);
 8009a72:	f895 3114 	ldrb.w	r3, [r5, #276]	@ 0x114
  if ((ApertureSpads > 1) || ((ApertureSpads == 1) && (count > 32)) ||
 8009a76:	2b01      	cmp	r3, #1
 8009a78:	d804      	bhi.n	8009a84 <VL53L0X_StaticInit+0x48>
 8009a7a:	b2c9      	uxtb	r1, r1
 8009a7c:	b2da      	uxtb	r2, r3
 8009a7e:	d045      	beq.n	8009b0c <VL53L0X_StaticInit+0xd0>
      ((ApertureSpads == 0) && (count > 12)))
 8009a80:	290c      	cmp	r1, #12
 8009a82:	d945      	bls.n	8009b10 <VL53L0X_StaticInit+0xd4>
    Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8009a84:	aa01      	add	r2, sp, #4
 8009a86:	a902      	add	r1, sp, #8
 8009a88:	4628      	mov	r0, r5
 8009a8a:	f000 fb43 	bl	800a114 <VL53L0X_perform_ref_spad_management>
 8009a8e:	4604      	mov	r4, r0
  if (Status == VL53L0X_ERROR_NONE) {
 8009a90:	bbb4      	cbnz	r4, 8009b00 <VL53L0X_StaticInit+0xc4>
    UseInternalTuningSettings = PALDevDataGet(Dev, UseInternalTuningSettings);
 8009a92:	f895 314c 	ldrb.w	r3, [r5, #332]	@ 0x14c
    if (UseInternalTuningSettings == 0)
 8009a96:	b3b3      	cbz	r3, 8009b06 <VL53L0X_StaticInit+0xca>
      pTuningSettingBuffer = DefaultTuningSettings;
 8009a98:	495e      	ldr	r1, [pc, #376]	@ (8009c14 <VL53L0X_StaticInit+0x1d8>)
    Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8009a9a:	4628      	mov	r0, r5
 8009a9c:	f001 fa0a 	bl	800aeb4 <VL53L0X_load_tuning_settings>
  if (Status == VL53L0X_ERROR_NONE) {
 8009aa0:	4604      	mov	r4, r0
 8009aa2:	bb68      	cbnz	r0, 8009b00 <VL53L0X_StaticInit+0xc4>
          VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);
 8009aa4:	2204      	movs	r2, #4
 8009aa6:	210a      	movs	r1, #10
 8009aa8:	4628      	mov	r0, r5
 8009aaa:	f001 fef3 	bl	800b894 <VL53L0X_WrByte>
    if (Status == VL53L0X_ERROR_NONE) {
 8009aae:	4604      	mov	r4, r0
 8009ab0:	bb30      	cbnz	r0, 8009b00 <VL53L0X_StaticInit+0xc4>
      Status = VL53L0X_UpdateByte(Dev, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH,
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	22ef      	movs	r2, #239	@ 0xef
 8009ab6:	2184      	movs	r1, #132	@ 0x84
 8009ab8:	4628      	mov	r0, r5
 8009aba:	f001 ff25 	bl	800b908 <VL53L0X_UpdateByte>
    if (Status == VL53L0X_ERROR_NONE)
 8009abe:	4604      	mov	r4, r0
 8009ac0:	b9f0      	cbnz	r0, 8009b00 <VL53L0X_StaticInit+0xc4>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality,
 8009ac2:	2304      	movs	r3, #4
      Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8009ac4:	4601      	mov	r1, r0
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality,
 8009ac6:	f885 30da 	strb.w	r3, [r5, #218]	@ 0xda
      Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8009aca:	4628      	mov	r0, r5
 8009acc:	f7ff ff64 	bl	8009998 <VL53L0X_ClearInterruptMask>
  if (Status == VL53L0X_ERROR_NONE) {
 8009ad0:	4604      	mov	r4, r0
 8009ad2:	b9a8      	cbnz	r0, 8009b00 <VL53L0X_StaticInit+0xc4>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	21ff      	movs	r1, #255	@ 0xff
 8009ad8:	4628      	mov	r0, r5
 8009ada:	f001 fedb 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8009ade:	f10d 0206 	add.w	r2, sp, #6
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009ae2:	4606      	mov	r6, r0
    Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8009ae4:	2184      	movs	r1, #132	@ 0x84
 8009ae6:	4628      	mov	r0, r5
 8009ae8:	f001 fe6c 	bl	800b7c4 <VL53L0X_RdWord>
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009aec:	4622      	mov	r2, r4
    Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8009aee:	4306      	orrs	r6, r0
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009af0:	21ff      	movs	r1, #255	@ 0xff
 8009af2:	4628      	mov	r0, r5
 8009af4:	f001 fece 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8009af8:	b276      	sxtb	r6, r6
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009afa:	4306      	orrs	r6, r0
 8009afc:	b274      	sxtb	r4, r6
  if (Status == VL53L0X_ERROR_NONE) {
 8009afe:	b164      	cbz	r4, 8009b1a <VL53L0X_StaticInit+0xde>
}
 8009b00:	4620      	mov	r0, r4
 8009b02:	b014      	add	sp, #80	@ 0x50
 8009b04:	bd70      	pop	{r4, r5, r6, pc}
      pTuningSettingBuffer = PALDevDataGet(Dev, pTuningSettingsPointer);
 8009b06:	f8d5 1148 	ldr.w	r1, [r5, #328]	@ 0x148
 8009b0a:	e7c6      	b.n	8009a9a <VL53L0X_StaticInit+0x5e>
  if ((ApertureSpads > 1) || ((ApertureSpads == 1) && (count > 32)) ||
 8009b0c:	2920      	cmp	r1, #32
 8009b0e:	d8b9      	bhi.n	8009a84 <VL53L0X_StaticInit+0x48>
    Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8009b10:	4628      	mov	r0, r5
 8009b12:	f000 f971 	bl	8009df8 <VL53L0X_set_reference_spads>
 8009b16:	4604      	mov	r4, r0
 8009b18:	e7ba      	b.n	8009a90 <VL53L0X_StaticInit+0x54>
    VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009b1a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8009b1e:	011b      	lsls	r3, r3, #4
    Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009b20:	a904      	add	r1, sp, #16
    VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009b22:	f8c5 30d4 	str.w	r3, [r5, #212]	@ 0xd4
    Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009b26:	4628      	mov	r0, r5
 8009b28:	f7ff fc92 	bl	8009450 <VL53L0X_GetDeviceParameters>
  if (Status == VL53L0X_ERROR_NONE) {
 8009b2c:	4604      	mov	r4, r0
 8009b2e:	2800      	cmp	r0, #0
 8009b30:	d1e6      	bne.n	8009b00 <VL53L0X_StaticInit+0xc4>
  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8009b32:	f10d 0203 	add.w	r2, sp, #3
 8009b36:	2109      	movs	r1, #9
 8009b38:	4628      	mov	r0, r5
 8009b3a:	f001 fdc1 	bl	800b6c0 <VL53L0X_RdByte>
  if (Status == VL53L0X_ERROR_NONE)
 8009b3e:	4604      	mov	r4, r0
 8009b40:	2800      	cmp	r0, #0
 8009b42:	d1dd      	bne.n	8009b00 <VL53L0X_StaticInit+0xc4>
    *pEnabled = (*pEnabled & 1);
 8009b44:	f89d 3003 	ldrb.w	r3, [sp, #3]
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009b48:	ac04      	add	r4, sp, #16
    *pEnabled = (*pEnabled & 1);
 8009b4a:	f003 0301 	and.w	r3, r3, #1
      PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8009b4e:	f885 3131 	strb.w	r3, [r5, #305]	@ 0x131
    *pEnabled = (*pEnabled & 1);
 8009b52:	f88d 3003 	strb.w	r3, [sp, #3]
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009b56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009b58:	f105 0610 	add.w	r6, r5, #16
 8009b5c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8009b5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009b60:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8009b62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009b64:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8009b66:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8009b6a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
 8009b6e:	f10d 0203 	add.w	r2, sp, #3
 8009b72:	2101      	movs	r1, #1
 8009b74:	4628      	mov	r0, r5
 8009b76:	f001 fda3 	bl	800b6c0 <VL53L0X_RdByte>
    if (Status == VL53L0X_ERROR_NONE)
 8009b7a:	4604      	mov	r4, r0
 8009b7c:	2800      	cmp	r0, #0
 8009b7e:	d1bf      	bne.n	8009b00 <VL53L0X_StaticInit+0xc4>
      PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8009b80:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009b84:	f885 3130 	strb.w	r3, [r5, #304]	@ 0x130
    Status = VL53L0X_SetSequenceStepEnable(Dev, VL53L0X_SEQUENCESTEP_TCC, 0);
 8009b88:	4602      	mov	r2, r0
 8009b8a:	4601      	mov	r1, r0
 8009b8c:	4628      	mov	r0, r5
 8009b8e:	f7ff fad7 	bl	8009140 <VL53L0X_SetSequenceStepEnable>
  if (Status == VL53L0X_ERROR_NONE)
 8009b92:	4604      	mov	r4, r0
 8009b94:	2800      	cmp	r0, #0
 8009b96:	d1b3      	bne.n	8009b00 <VL53L0X_StaticInit+0xc4>
    Status = VL53L0X_SetSequenceStepEnable(Dev, VL53L0X_SEQUENCESTEP_MSRC, 0);
 8009b98:	4602      	mov	r2, r0
 8009b9a:	2102      	movs	r1, #2
 8009b9c:	4628      	mov	r0, r5
 8009b9e:	f7ff facf 	bl	8009140 <VL53L0X_SetSequenceStepEnable>
  if (Status == VL53L0X_ERROR_NONE)
 8009ba2:	4604      	mov	r4, r0
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	d1ab      	bne.n	8009b00 <VL53L0X_StaticInit+0xc4>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8009ba8:	2603      	movs	r6, #3
 8009baa:	f885 6132 	strb.w	r6, [r5, #306]	@ 0x132
  Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8009bae:	f10d 0205 	add.w	r2, sp, #5
 8009bb2:	2100      	movs	r1, #0
 8009bb4:	4628      	mov	r0, r5
 8009bb6:	f001 f883 	bl	800acc0 <VL53L0X_get_vcsel_pulse_period>
  if (Status == VL53L0X_ERROR_NONE) {
 8009bba:	4604      	mov	r4, r0
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	d19f      	bne.n	8009b00 <VL53L0X_StaticInit+0xc4>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeVcselPulsePeriod,
 8009bc0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8009bc4:	f885 30e8 	strb.w	r3, [r5, #232]	@ 0xe8
  Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8009bc8:	f10d 0205 	add.w	r2, sp, #5
 8009bcc:	2101      	movs	r1, #1
 8009bce:	4628      	mov	r0, r5
 8009bd0:	f001 f876 	bl	800acc0 <VL53L0X_get_vcsel_pulse_period>
  if (Status == VL53L0X_ERROR_NONE) {
 8009bd4:	4604      	mov	r4, r0
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	d192      	bne.n	8009b00 <VL53L0X_StaticInit+0xc4>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeVcselPulsePeriod,
 8009bda:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8009bde:	f885 30e0 	strb.w	r3, [r5, #224]	@ 0xe0
    Status = VL53L0X_GetSequenceStepTimeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 8009be2:	aa03      	add	r2, sp, #12
 8009be4:	4631      	mov	r1, r6
 8009be6:	4628      	mov	r0, r5
 8009be8:	f7ff fb32 	bl	8009250 <VL53L0X_GetSequenceStepTimeout>
  if (Status == VL53L0X_ERROR_NONE) {
 8009bec:	4604      	mov	r4, r0
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	d186      	bne.n	8009b00 <VL53L0X_StaticInit+0xc4>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
 8009bf2:	9b03      	ldr	r3, [sp, #12]
 8009bf4:	f8c5 30e4 	str.w	r3, [r5, #228]	@ 0xe4
    Status = VL53L0X_GetSequenceStepTimeout(
 8009bf8:	aa03      	add	r2, sp, #12
 8009bfa:	2104      	movs	r1, #4
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	f7ff fb27 	bl	8009250 <VL53L0X_GetSequenceStepTimeout>
  if (Status == VL53L0X_ERROR_NONE) {
 8009c02:	4604      	mov	r4, r0
 8009c04:	2800      	cmp	r0, #0
 8009c06:	f47f af7b 	bne.w	8009b00 <VL53L0X_StaticInit+0xc4>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs,
 8009c0a:	9b03      	ldr	r3, [sp, #12]
 8009c0c:	f8c5 30dc 	str.w	r3, [r5, #220]	@ 0xdc
 8009c10:	e776      	b.n	8009b00 <VL53L0X_StaticInit+0xc4>
 8009c12:	bf00      	nop
 8009c14:	20000034 	.word	0x20000034

08009c18 <VL53L0X_get_offset_calibration_data_micro_meter>:

  return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(
    VL53L0X_DEV Dev, int32_t *pOffsetCalibrationDataMicroMeter) {
 8009c18:	b510      	push	{r4, lr}
 8009c1a:	b082      	sub	sp, #8
 8009c1c:	460c      	mov	r4, r1
  int16_t cMaxOffset = 2047;
  int16_t cOffsetRange = 4096;

  /* Note that offset has 10.2 format */

  Status = VL53L0X_RdWord(Dev, VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
 8009c1e:	f10d 0206 	add.w	r2, sp, #6
 8009c22:	2128      	movs	r1, #40	@ 0x28
 8009c24:	f001 fdce 	bl	800b7c4 <VL53L0X_RdWord>
                          &RangeOffsetRegister);

  if (Status == VL53L0X_ERROR_NONE) {
 8009c28:	b968      	cbnz	r0, 8009c46 <VL53L0X_get_offset_calibration_data_micro_meter+0x2e>
    RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8009c2a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009c2e:	f3c2 030b 	ubfx	r3, r2, #0, #12

    /* Apply 12 bit 2's compliment conversion */
    if (RangeOffsetRegister > cMaxOffset)
 8009c32:	0512      	lsls	r2, r2, #20
 8009c34:	d509      	bpl.n	8009c4a <VL53L0X_get_offset_calibration_data_micro_meter+0x32>
      *pOffsetCalibrationDataMicroMeter =
          (int16_t)(RangeOffsetRegister - cOffsetRange) * 250;
 8009c36:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8009c3a:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 8009c3e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8009c42:	005b      	lsls	r3, r3, #1
      *pOffsetCalibrationDataMicroMeter =
 8009c44:	6023      	str	r3, [r4, #0]
    else
      *pOffsetCalibrationDataMicroMeter = (int16_t)RangeOffsetRegister * 250;
  }

  return Status;
}
 8009c46:	b002      	add	sp, #8
 8009c48:	bd10      	pop	{r4, pc}
      *pOffsetCalibrationDataMicroMeter = (int16_t)RangeOffsetRegister * 250;
 8009c4a:	22fa      	movs	r2, #250	@ 0xfa
 8009c4c:	fb02 f303 	mul.w	r3, r2, r3
 8009c50:	6023      	str	r3, [r4, #0]
}
 8009c52:	b002      	add	sp, #8
 8009c54:	bd10      	pop	{r4, pc}
 8009c56:	bf00      	nop

08009c58 <get_next_good_spad>:

  return Status;
}

void get_next_good_spad(volatile uint8_t goodSpadArray[], uint32_t size,
                        uint32_t curr, int32_t *next) {
 8009c58:	b530      	push	{r4, r5, lr}
 8009c5a:	461c      	mov	r4, r3
  *next = -1;

  startIndex = curr / cSpadsPerByte;
  fineOffset = curr % cSpadsPerByte;

  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8009c5c:	ebb1 0fd2 	cmp.w	r1, r2, lsr #3
  *next = -1;
 8009c60:	f04f 33ff 	mov.w	r3, #4294967295
 8009c64:	6023      	str	r3, [r4, #0]
  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8009c66:	d91b      	bls.n	8009ca0 <get_next_good_spad+0x48>
 8009c68:	08d3      	lsrs	r3, r2, #3
 8009c6a:	f002 0507 	and.w	r5, r2, #7
 8009c6e:	469e      	mov	lr, r3
       coarseIndex++) {
    fineIndex = 0;
    dataByte = goodSpadArray[coarseIndex];
 8009c70:	f810 200e 	ldrb.w	r2, [r0, lr]

    if (coarseIndex == startIndex) {
 8009c74:	4573      	cmp	r3, lr
    dataByte = goodSpadArray[coarseIndex];
 8009c76:	b2d2      	uxtb	r2, r2
      /* locate the bit position of the provided current
       * spad bit before iterating */
      dataByte >>= fineOffset;
 8009c78:	bf03      	ittte	eq
 8009c7a:	412a      	asreq	r2, r5
 8009c7c:	b2d2      	uxtbeq	r2, r2
 8009c7e:	46ac      	moveq	ip, r5
    fineIndex = 0;
 8009c80:	f04f 0c00 	movne.w	ip, #0
 8009c84:	e006      	b.n	8009c94 <get_next_good_spad+0x3c>
        success = 1;
        *next = coarseIndex * cSpadsPerByte + fineIndex;
        break;
      }
      dataByte >>= 1;
      fineIndex++;
 8009c86:	f10c 0c01 	add.w	ip, ip, #1
    while (fineIndex < cSpadsPerByte) {
 8009c8a:	f1bc 0f08 	cmp.w	ip, #8
      dataByte >>= 1;
 8009c8e:	ea4f 0252 	mov.w	r2, r2, lsr #1
    while (fineIndex < cSpadsPerByte) {
 8009c92:	d006      	beq.n	8009ca2 <get_next_good_spad+0x4a>
      if ((dataByte & 0x1) == 1) {
 8009c94:	f012 0f01 	tst.w	r2, #1
 8009c98:	d0f5      	beq.n	8009c86 <get_next_good_spad+0x2e>
        *next = coarseIndex * cSpadsPerByte + fineIndex;
 8009c9a:	eb0c 02ce 	add.w	r2, ip, lr, lsl #3
 8009c9e:	6022      	str	r2, [r4, #0]
    }
  }
}
 8009ca0:	bd30      	pop	{r4, r5, pc}
       coarseIndex++) {
 8009ca2:	f10e 0e01 	add.w	lr, lr, #1
  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8009ca6:	4571      	cmp	r1, lr
 8009ca8:	d1e2      	bne.n	8009c70 <get_next_good_spad+0x18>
}
 8009caa:	bd30      	pop	{r4, r5, pc}

08009cac <enable_ref_spads>:

VL53L0X_Error enable_ref_spads(VL53L0X_DEV Dev, uint8_t apertureSpads,
                               volatile uint8_t goodSpadArray[],
                               volatile uint8_t spadArray[], uint32_t size,
                               uint32_t start, uint32_t offset,
                               uint32_t spadCount, uint32_t *lastSpad) {
 8009cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cb0:	b087      	sub	sp, #28
 8009cb2:	461d      	mov	r5, r3
   * This function applies to only aperture or only non-aperture spads.
   * Checks are performed to ensure this.
   */

  currentSpad = offset;
  for (index = 0; index < spadCount; index++) {
 8009cb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
                               uint32_t spadCount, uint32_t *lastSpad) {
 8009cb6:	f8dd 9048 	ldr.w	r9, [sp, #72]	@ 0x48
 8009cba:	9f10      	ldr	r7, [sp, #64]	@ 0x40
  int32_t nextGoodSpad = offset;
 8009cbc:	f8cd 900c 	str.w	r9, [sp, #12]
                               uint32_t spadCount, uint32_t *lastSpad) {
 8009cc0:	4604      	mov	r4, r0
  for (index = 0; index < spadCount; index++) {
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d03d      	beq.n	8009d42 <enable_ref_spads+0x96>
 8009cc6:	4688      	mov	r8, r1
    spadArray[coarseIndex] |= (1 << fineIndex);
 8009cc8:	9401      	str	r4, [sp, #4]
 8009cca:	4639      	mov	r1, r7
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8009ccc:	f8df b0bc 	ldr.w	fp, [pc, #188]	@ 8009d8c <enable_ref_spads+0xe0>
    spadArray[coarseIndex] |= (1 << fineIndex);
 8009cd0:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8009cd2:	4610      	mov	r0, r2
  for (index = 0; index < spadCount; index++) {
 8009cd4:	2600      	movs	r6, #0
    spadArray[coarseIndex] |= (1 << fineIndex);
 8009cd6:	f04f 0a01 	mov.w	sl, #1
 8009cda:	461f      	mov	r7, r3
 8009cdc:	e014      	b.n	8009d08 <enable_ref_spads+0x5c>
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8009cde:	f85b 2022 	ldr.w	r2, [fp, r2, lsl #2]
      status = VL53L0X_ERROR_REF_SPAD_INIT;
      break;
    }

    /* Confirm that the next good SPAD is non-aperture */
    if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8009ce2:	3a00      	subs	r2, #0
 8009ce4:	bf18      	it	ne
 8009ce6:	2201      	movne	r2, #1
 8009ce8:	4542      	cmp	r2, r8
 8009cea:	d120      	bne.n	8009d2e <enable_ref_spads+0x82>
  if (coarseIndex >= size)
 8009cec:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
      status = VL53L0X_ERROR_REF_SPAD_INIT;
      break;
    }
    currentSpad = (uint32_t)nextGoodSpad;
    enable_spad_bit(spadArray, size, currentSpad);
    currentSpad++;
 8009cf0:	f103 0901 	add.w	r9, r3, #1
  if (coarseIndex >= size)
 8009cf4:	d906      	bls.n	8009d04 <enable_ref_spads+0x58>
    spadArray[coarseIndex] |= (1 << fineIndex);
 8009cf6:	f815 300e 	ldrb.w	r3, [r5, lr]
 8009cfa:	ea43 030c 	orr.w	r3, r3, ip
 8009cfe:	b2db      	uxtb	r3, r3
 8009d00:	f805 300e 	strb.w	r3, [r5, lr]
  for (index = 0; index < spadCount; index++) {
 8009d04:	42b7      	cmp	r7, r6
 8009d06:	d01a      	beq.n	8009d3e <enable_ref_spads+0x92>
    get_next_good_spad(goodSpadArray, size, currentSpad, &nextGoodSpad);
 8009d08:	ab03      	add	r3, sp, #12
 8009d0a:	464a      	mov	r2, r9
 8009d0c:	f7ff ffa4 	bl	8009c58 <get_next_good_spad>
    if (nextGoodSpad == -1) {
 8009d10:	9b03      	ldr	r3, [sp, #12]
    if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8009d12:	191a      	adds	r2, r3, r4
  fineIndex = spadIndex % cSpadsPerByte;
 8009d14:	f003 0c07 	and.w	ip, r3, #7
    if (nextGoodSpad == -1) {
 8009d18:	f1b3 3fff 	cmp.w	r3, #4294967295
  for (index = 0; index < spadCount; index++) {
 8009d1c:	f106 0601 	add.w	r6, r6, #1
  quadrant = spadIndex >> 6;
 8009d20:	ea4f 1292 	mov.w	r2, r2, lsr #6
  coarseIndex = spadIndex / cSpadsPerByte;
 8009d24:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
    spadArray[coarseIndex] |= (1 << fineIndex);
 8009d28:	fa0a fc0c 	lsl.w	ip, sl, ip
    if (nextGoodSpad == -1) {
 8009d2c:	d1d7      	bne.n	8009cde <enable_ref_spads+0x32>
  }
  *lastSpad = currentSpad;
 8009d2e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
    i = 0;

    /* Compare spad maps. If not equal report error. */
    while (i < size) {
      if (spadArray[i] != checkSpadArray[i]) {
        status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009d30:	f06f 0031 	mvn.w	r0, #49	@ 0x31
  *lastSpad = currentSpad;
 8009d34:	f8c3 9000 	str.w	r9, [r3]
      }
      i++;
    }
  }
  return status;
}
 8009d38:	b007      	add	sp, #28
 8009d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d3e:	9c01      	ldr	r4, [sp, #4]
 8009d40:	460f      	mov	r7, r1
  *lastSpad = currentSpad;
 8009d42:	9b14      	ldr	r3, [sp, #80]	@ 0x50
  VL53L0X_Error status = VL53L0X_WriteMulti(
 8009d44:	462a      	mov	r2, r5
  *lastSpad = currentSpad;
 8009d46:	f8c3 9000 	str.w	r9, [r3]
  VL53L0X_Error status = VL53L0X_WriteMulti(
 8009d4a:	21b0      	movs	r1, #176	@ 0xb0
 8009d4c:	2306      	movs	r3, #6
 8009d4e:	4620      	mov	r0, r4
 8009d50:	f001 fce2 	bl	800b718 <VL53L0X_WriteMulti>
  if (status == VL53L0X_ERROR_NONE) {
 8009d54:	b110      	cbz	r0, 8009d5c <enable_ref_spads+0xb0>
}
 8009d56:	b007      	add	sp, #28
 8009d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  VL53L0X_Error status = VL53L0X_ReadMulti(
 8009d5c:	2306      	movs	r3, #6
 8009d5e:	4620      	mov	r0, r4
 8009d60:	aa04      	add	r2, sp, #16
 8009d62:	21b0      	movs	r1, #176	@ 0xb0
 8009d64:	f001 fd00 	bl	800b768 <VL53L0X_ReadMulti>
    while (i < size) {
 8009d68:	2f00      	cmp	r7, #0
 8009d6a:	d0f4      	beq.n	8009d56 <enable_ref_spads+0xaa>
 8009d6c:	ab04      	add	r3, sp, #16
 8009d6e:	442f      	add	r7, r5
 8009d70:	e001      	b.n	8009d76 <enable_ref_spads+0xca>
 8009d72:	42af      	cmp	r7, r5
 8009d74:	d0ef      	beq.n	8009d56 <enable_ref_spads+0xaa>
      if (spadArray[i] != checkSpadArray[i]) {
 8009d76:	7829      	ldrb	r1, [r5, #0]
 8009d78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d7c:	4291      	cmp	r1, r2
    while (i < size) {
 8009d7e:	f105 0501 	add.w	r5, r5, #1
      if (spadArray[i] != checkSpadArray[i]) {
 8009d82:	d0f6      	beq.n	8009d72 <enable_ref_spads+0xc6>
        status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009d84:	f06f 0031 	mvn.w	r0, #49	@ 0x31
  return status;
 8009d88:	e7d6      	b.n	8009d38 <enable_ref_spads+0x8c>
 8009d8a:	bf00      	nop
 8009d8c:	200002e0 	.word	0x200002e0

08009d90 <perform_ref_signal_measurement>:

VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
                                             uint16_t *refSignalRate) {
 8009d90:	b570      	push	{r4, r5, r6, lr}

  /*
   * This function performs a reference signal rate measurement.
   */
  if (status == VL53L0X_ERROR_NONE)
    status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);
 8009d92:	22c0      	movs	r2, #192	@ 0xc0
                                             uint16_t *refSignalRate) {
 8009d94:	b088      	sub	sp, #32
 8009d96:	460e      	mov	r6, r1
    status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);
 8009d98:	2101      	movs	r1, #1
  SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009d9a:	f890 5130 	ldrb.w	r5, [r0, #304]	@ 0x130
                                             uint16_t *refSignalRate) {
 8009d9e:	4604      	mov	r4, r0
    status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);
 8009da0:	f001 fd78 	bl	800b894 <VL53L0X_WrByte>

  if (status == VL53L0X_ERROR_NONE)
 8009da4:	b108      	cbz	r0, 8009daa <perform_ref_signal_measurement+0x1a>
    if (status == VL53L0X_ERROR_NONE)
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
  }

  return status;
}
 8009da6:	b008      	add	sp, #32
 8009da8:	bd70      	pop	{r4, r5, r6, pc}
        VL53L0X_PerformSingleRangingMeasurement(Dev, &rangingMeasurementData);
 8009daa:	a901      	add	r1, sp, #4
 8009dac:	4620      	mov	r0, r4
 8009dae:	f7ff fe21 	bl	80099f4 <VL53L0X_PerformSingleRangingMeasurement>
  if (status == VL53L0X_ERROR_NONE)
 8009db2:	2800      	cmp	r0, #0
 8009db4:	d1f7      	bne.n	8009da6 <perform_ref_signal_measurement+0x16>
    status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009db6:	2201      	movs	r2, #1
 8009db8:	21ff      	movs	r1, #255	@ 0xff
 8009dba:	4620      	mov	r0, r4
 8009dbc:	f001 fd6a 	bl	800b894 <VL53L0X_WrByte>
  if (status == VL53L0X_ERROR_NONE)
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d1f0      	bne.n	8009da6 <perform_ref_signal_measurement+0x16>
    status = VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
 8009dc4:	4632      	mov	r2, r6
 8009dc6:	21b6      	movs	r1, #182	@ 0xb6
 8009dc8:	4620      	mov	r0, r4
 8009dca:	f001 fcfb 	bl	800b7c4 <VL53L0X_RdWord>
  if (status == VL53L0X_ERROR_NONE)
 8009dce:	2800      	cmp	r0, #0
 8009dd0:	d1e9      	bne.n	8009da6 <perform_ref_signal_measurement+0x16>
    status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	21ff      	movs	r1, #255	@ 0xff
 8009dd6:	4620      	mov	r0, r4
 8009dd8:	f001 fd5c 	bl	800b894 <VL53L0X_WrByte>
  if (status == VL53L0X_ERROR_NONE) {
 8009ddc:	2800      	cmp	r0, #0
 8009dde:	d1e2      	bne.n	8009da6 <perform_ref_signal_measurement+0x16>
    status =
 8009de0:	b2ed      	uxtb	r5, r5
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 8009de2:	462a      	mov	r2, r5
 8009de4:	2101      	movs	r1, #1
 8009de6:	4620      	mov	r0, r4
 8009de8:	f001 fd54 	bl	800b894 <VL53L0X_WrByte>
    if (status == VL53L0X_ERROR_NONE)
 8009dec:	2800      	cmp	r0, #0
 8009dee:	d1da      	bne.n	8009da6 <perform_ref_signal_measurement+0x16>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009df0:	f884 5130 	strb.w	r5, [r4, #304]	@ 0x130
 8009df4:	e7d7      	b.n	8009da6 <perform_ref_signal_measurement+0x16>
 8009df6:	bf00      	nop

08009df8 <VL53L0X_set_reference_spads>:

  return Status;
}

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev, uint32_t count,
                                          uint8_t isApertureSpads) {
 8009df8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dfa:	4615      	mov	r5, r2
 8009dfc:	b089      	sub	sp, #36	@ 0x24
 8009dfe:	460e      	mov	r6, r1
   * aperture or
   * non-aperture, as requested.
   * The good spad map will be applied.
   */

  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009e00:	2201      	movs	r2, #1
 8009e02:	21ff      	movs	r1, #255	@ 0xff
                                          uint8_t isApertureSpads) {
 8009e04:	4604      	mov	r4, r0
  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009e06:	f001 fd45 	bl	800b894 <VL53L0X_WrByte>

  if (Status == VL53L0X_ERROR_NONE)
 8009e0a:	2800      	cmp	r0, #0
 8009e0c:	d03e      	beq.n	8009e8c <VL53L0X_set_reference_spads+0x94>
  if (Status == VL53L0X_ERROR_NONE)
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
                            startSelect);

  for (index = 0; index < spadArraySize; index++)
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	f884 3124 	strb.w	r3, [r4, #292]	@ 0x124
 8009e14:	f884 3125 	strb.w	r3, [r4, #293]	@ 0x125
 8009e18:	f884 3126 	strb.w	r3, [r4, #294]	@ 0x126
 8009e1c:	f884 3127 	strb.w	r3, [r4, #295]	@ 0x127
 8009e20:	f884 3128 	strb.w	r3, [r4, #296]	@ 0x128
 8009e24:	f884 3129 	strb.w	r3, [r4, #297]	@ 0x129

  if (isApertureSpads) {
 8009e28:	b375      	cbz	r5, 8009e88 <VL53L0X_set_reference_spads+0x90>
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8009e2a:	4826      	ldr	r0, [pc, #152]	@ (8009ec4 <VL53L0X_set_reference_spads+0xcc>)
 8009e2c:	6882      	ldr	r2, [r0, #8]
 8009e2e:	b982      	cbnz	r2, 8009e52 <VL53L0X_set_reference_spads+0x5a>
    /* Increment to the first APERTURE spad */
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8009e30:	f102 03b6 	add.w	r3, r2, #182	@ 0xb6
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8009e34:	4617      	mov	r7, r2
  quadrant = spadIndex >> 6;
 8009e36:	0999      	lsrs	r1, r3, #6
           (currentSpadIndex < maxSpadCount)) {
      currentSpadIndex++;
 8009e38:	1c53      	adds	r3, r2, #1
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8009e3a:	b957      	cbnz	r7, 8009e52 <VL53L0X_set_reference_spads+0x5a>
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8009e3c:	2b2c      	cmp	r3, #44	@ 0x2c
 8009e3e:	d008      	beq.n	8009e52 <VL53L0X_set_reference_spads+0x5a>
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8009e40:	461a      	mov	r2, r3
 8009e42:	f850 7021 	ldr.w	r7, [r0, r1, lsl #2]
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8009e46:	f102 03b6 	add.w	r3, r2, #182	@ 0xb6
  quadrant = spadIndex >> 6;
 8009e4a:	0999      	lsrs	r1, r3, #6
      currentSpadIndex++;
 8009e4c:	1c53      	adds	r3, r2, #1
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8009e4e:	2f00      	cmp	r7, #0
 8009e50:	d0f4      	beq.n	8009e3c <VL53L0X_set_reference_spads+0x44>
    }
  }
  Status =
      enable_ref_spads(Dev, isApertureSpads, Dev->Data.SpadData.RefGoodSpadMap,
 8009e52:	aa07      	add	r2, sp, #28
 8009e54:	e9cd 3602 	strd	r3, r6, [sp, #8]
 8009e58:	9204      	str	r2, [sp, #16]
 8009e5a:	2306      	movs	r3, #6
 8009e5c:	22b4      	movs	r2, #180	@ 0xb4
 8009e5e:	9201      	str	r2, [sp, #4]
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	f504 7295 	add.w	r2, r4, #298	@ 0x12a
 8009e66:	f504 7392 	add.w	r3, r4, #292	@ 0x124
 8009e6a:	4629      	mov	r1, r5
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	f7ff ff1d 	bl	8009cac <enable_ref_spads>
                       Dev->Data.SpadData.RefSpadEnables, spadArraySize,
                       startSelect, currentSpadIndex, count, &lastSpadIndex);

  if (Status == VL53L0X_ERROR_NONE) {
 8009e72:	b938      	cbnz	r0, 8009e84 <VL53L0X_set_reference_spads+0x8c>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8009e74:	2301      	movs	r3, #1
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8009e76:	b2f6      	uxtb	r6, r6
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8009e78:	f884 3115 	strb.w	r3, [r4, #277]	@ 0x115
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8009e7c:	f884 6113 	strb.w	r6, [r4, #275]	@ 0x113
                                       (uint8_t)(count));
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType, isApertureSpads);
 8009e80:	f884 5114 	strb.w	r5, [r4, #276]	@ 0x114
  }

  return Status;
}
 8009e84:	b009      	add	sp, #36	@ 0x24
 8009e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t currentSpadIndex = 0;
 8009e88:	462b      	mov	r3, r5
 8009e8a:	e7e2      	b.n	8009e52 <VL53L0X_set_reference_spads+0x5a>
        VL53L0X_WrByte(Dev, VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	214f      	movs	r1, #79	@ 0x4f
 8009e90:	4620      	mov	r0, r4
 8009e92:	f001 fcff 	bl	800b894 <VL53L0X_WrByte>
  if (Status == VL53L0X_ERROR_NONE)
 8009e96:	2800      	cmp	r0, #0
 8009e98:	d1b9      	bne.n	8009e0e <VL53L0X_set_reference_spads+0x16>
    Status = VL53L0X_WrByte(
 8009e9a:	222c      	movs	r2, #44	@ 0x2c
 8009e9c:	214e      	movs	r1, #78	@ 0x4e
 8009e9e:	4620      	mov	r0, r4
 8009ea0:	f001 fcf8 	bl	800b894 <VL53L0X_WrByte>
  if (Status == VL53L0X_ERROR_NONE)
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	d1b1      	bne.n	8009e0e <VL53L0X_set_reference_spads+0x16>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009eaa:	21ff      	movs	r1, #255	@ 0xff
 8009eac:	4620      	mov	r0, r4
 8009eae:	f001 fcf1 	bl	800b894 <VL53L0X_WrByte>
  if (Status == VL53L0X_ERROR_NONE)
 8009eb2:	2800      	cmp	r0, #0
 8009eb4:	d1ab      	bne.n	8009e0e <VL53L0X_set_reference_spads+0x16>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
 8009eb6:	22b4      	movs	r2, #180	@ 0xb4
 8009eb8:	21b6      	movs	r1, #182	@ 0xb6
 8009eba:	4620      	mov	r0, r4
 8009ebc:	f001 fcea 	bl	800b894 <VL53L0X_WrByte>
 8009ec0:	e7a5      	b.n	8009e0e <VL53L0X_set_reference_spads+0x16>
 8009ec2:	bf00      	nop
 8009ec4:	200002e0 	.word	0x200002e0

08009ec8 <VL53L0X_perform_single_ref_calibration>:

  return Status;
}

VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
                                                     uint8_t vhv_init_byte) {
 8009ec8:	b510      	push	{r4, lr}
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;

  if (Status == VL53L0X_ERROR_NONE)
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8009eca:	f041 0201 	orr.w	r2, r1, #1
 8009ece:	2100      	movs	r1, #0
                                                     uint8_t vhv_init_byte) {
 8009ed0:	4604      	mov	r4, r0
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8009ed2:	f001 fcdf 	bl	800b894 <VL53L0X_WrByte>
                       VL53L0X_REG_SYSRANGE_MODE_START_STOP | vhv_init_byte);

  if (Status == VL53L0X_ERROR_NONE)
 8009ed6:	b100      	cbz	r0, 8009eda <VL53L0X_perform_single_ref_calibration+0x12>

  if (Status == VL53L0X_ERROR_NONE)
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);

  return Status;
}
 8009ed8:	bd10      	pop	{r4, pc}
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 8009eda:	4620      	mov	r0, r4
 8009edc:	f000 fa6c 	bl	800a3b8 <VL53L0X_measurement_poll_for_completion>
  if (Status == VL53L0X_ERROR_NONE)
 8009ee0:	2800      	cmp	r0, #0
 8009ee2:	d1f9      	bne.n	8009ed8 <VL53L0X_perform_single_ref_calibration+0x10>
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8009ee4:	4601      	mov	r1, r0
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	f7ff fd56 	bl	8009998 <VL53L0X_ClearInterruptMask>
  if (Status == VL53L0X_ERROR_NONE)
 8009eec:	2800      	cmp	r0, #0
 8009eee:	d1f3      	bne.n	8009ed8 <VL53L0X_perform_single_ref_calibration+0x10>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8009ef0:	4602      	mov	r2, r0
 8009ef2:	4601      	mov	r1, r0
 8009ef4:	4620      	mov	r0, r4
}
 8009ef6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8009efa:	f001 bccb 	b.w	800b894 <VL53L0X_WrByte>
 8009efe:	bf00      	nop

08009f00 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(
    VL53L0X_DEV Dev, uint8_t read_not_write, uint8_t VhvSettings,
    uint8_t PhaseCal, uint8_t *pVhvSettings, uint8_t *pPhaseCal,
    const uint8_t vhv_enable, const uint8_t phase_enable) {
 8009f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f04:	b083      	sub	sp, #12
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t PhaseCalint = 0;
 8009f06:	f04f 0b00 	mov.w	fp, #0
    const uint8_t vhv_enable, const uint8_t phase_enable) {
 8009f0a:	460e      	mov	r6, r1
 8009f0c:	4690      	mov	r8, r2

  /* Read VHV from device */
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009f0e:	21ff      	movs	r1, #255	@ 0xff
 8009f10:	2201      	movs	r2, #1
    const uint8_t vhv_enable, const uint8_t phase_enable) {
 8009f12:	4605      	mov	r5, r0
 8009f14:	461f      	mov	r7, r3
 8009f16:	f89d a038 	ldrb.w	sl, [sp, #56]	@ 0x38
 8009f1a:	f89d 903c 	ldrb.w	r9, [sp, #60]	@ 0x3c
  uint8_t PhaseCalint = 0;
 8009f1e:	f88d b007 	strb.w	fp, [sp, #7]
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009f22:	f001 fcb7 	bl	800b894 <VL53L0X_WrByte>
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009f26:	465a      	mov	r2, fp
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009f28:	4604      	mov	r4, r0
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009f2a:	4659      	mov	r1, fp
 8009f2c:	4628      	mov	r0, r5
 8009f2e:	f001 fcb1 	bl	800b894 <VL53L0X_WrByte>
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009f32:	465a      	mov	r2, fp
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009f34:	4304      	orrs	r4, r0
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009f36:	21ff      	movs	r1, #255	@ 0xff
 8009f38:	4628      	mov	r0, r5
 8009f3a:	f001 fcab 	bl	800b894 <VL53L0X_WrByte>
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009f3e:	b264      	sxtb	r4, r4
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009f40:	4304      	orrs	r4, r0
 8009f42:	b264      	sxtb	r4, r4

  if (read_not_write) {
 8009f44:	b31e      	cbz	r6, 8009f8e <VL53L0X_ref_calibration_io+0x8e>
    if (vhv_enable)
 8009f46:	f1ba 0f00 	cmp.w	sl, #0
 8009f4a:	d12f      	bne.n	8009fac <VL53L0X_ref_calibration_io+0xac>
      Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
    if (phase_enable)
 8009f4c:	f1b9 0f00 	cmp.w	r9, #0
 8009f50:	d136      	bne.n	8009fc0 <VL53L0X_ref_calibration_io+0xc0>
      Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
    if (phase_enable)
      Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
  }

  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009f52:	2201      	movs	r2, #1
 8009f54:	21ff      	movs	r1, #255	@ 0xff
 8009f56:	4628      	mov	r0, r5
 8009f58:	f001 fc9c 	bl	800b894 <VL53L0X_WrByte>
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009f5c:	2201      	movs	r2, #1
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009f5e:	4304      	orrs	r4, r0
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009f60:	2100      	movs	r1, #0
 8009f62:	4628      	mov	r0, r5
 8009f64:	f001 fc96 	bl	800b894 <VL53L0X_WrByte>
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009f68:	b264      	sxtb	r4, r4
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009f6a:	2200      	movs	r2, #0
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009f6c:	4304      	orrs	r4, r0
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009f6e:	21ff      	movs	r1, #255	@ 0xff
 8009f70:	4628      	mov	r0, r5
 8009f72:	f001 fc8f 	bl	800b894 <VL53L0X_WrByte>
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009f76:	b264      	sxtb	r4, r4

  *pPhaseCal = (uint8_t)(PhaseCalint & 0xEF);
 8009f78:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009f7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009f7e:	4320      	orrs	r0, r4
  *pPhaseCal = (uint8_t)(PhaseCalint & 0xEF);
 8009f80:	f023 0310 	bic.w	r3, r3, #16

  return Status;
}
 8009f84:	b240      	sxtb	r0, r0
  *pPhaseCal = (uint8_t)(PhaseCalint & 0xEF);
 8009f86:	7013      	strb	r3, [r2, #0]
}
 8009f88:	b003      	add	sp, #12
 8009f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (vhv_enable)
 8009f8e:	f1ba 0f00 	cmp.w	sl, #0
 8009f92:	d11e      	bne.n	8009fd2 <VL53L0X_ref_calibration_io+0xd2>
    if (phase_enable)
 8009f94:	f1b9 0f00 	cmp.w	r9, #0
 8009f98:	d0db      	beq.n	8009f52 <VL53L0X_ref_calibration_io+0x52>
      Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8009f9a:	463b      	mov	r3, r7
 8009f9c:	2280      	movs	r2, #128	@ 0x80
 8009f9e:	21ee      	movs	r1, #238	@ 0xee
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	f001 fcb1 	bl	800b908 <VL53L0X_UpdateByte>
 8009fa6:	4320      	orrs	r0, r4
 8009fa8:	b244      	sxtb	r4, r0
 8009faa:	e7d2      	b.n	8009f52 <VL53L0X_ref_calibration_io+0x52>
      Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8009fac:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009fae:	21cb      	movs	r1, #203	@ 0xcb
 8009fb0:	4628      	mov	r0, r5
 8009fb2:	f001 fb85 	bl	800b6c0 <VL53L0X_RdByte>
 8009fb6:	4320      	orrs	r0, r4
 8009fb8:	b244      	sxtb	r4, r0
    if (phase_enable)
 8009fba:	f1b9 0f00 	cmp.w	r9, #0
 8009fbe:	d0c8      	beq.n	8009f52 <VL53L0X_ref_calibration_io+0x52>
      Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8009fc0:	f10d 0207 	add.w	r2, sp, #7
 8009fc4:	21ee      	movs	r1, #238	@ 0xee
 8009fc6:	4628      	mov	r0, r5
 8009fc8:	f001 fb7a 	bl	800b6c0 <VL53L0X_RdByte>
 8009fcc:	4320      	orrs	r0, r4
 8009fce:	b244      	sxtb	r4, r0
 8009fd0:	e7bf      	b.n	8009f52 <VL53L0X_ref_calibration_io+0x52>
      Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8009fd2:	4642      	mov	r2, r8
 8009fd4:	21cb      	movs	r1, #203	@ 0xcb
 8009fd6:	4628      	mov	r0, r5
 8009fd8:	f001 fc5c 	bl	800b894 <VL53L0X_WrByte>
 8009fdc:	4320      	orrs	r0, r4
 8009fde:	b244      	sxtb	r4, r0
    if (phase_enable)
 8009fe0:	f1b9 0f00 	cmp.w	r9, #0
 8009fe4:	d0b5      	beq.n	8009f52 <VL53L0X_ref_calibration_io+0x52>
 8009fe6:	e7d8      	b.n	8009f9a <VL53L0X_ref_calibration_io+0x9a>

08009fe8 <VL53L0X_perform_phase_calibration>:
}

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
                                                uint8_t *pPhaseCal,
                                                const uint8_t get_data_enable,
                                                const uint8_t restore_config) {
 8009fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fec:	4605      	mov	r5, r0
 8009fee:	b086      	sub	sp, #24
 8009ff0:	4688      	mov	r8, r1
 8009ff2:	4691      	mov	r9, r2

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  if (restore_config)
 8009ff4:	461e      	mov	r6, r3
 8009ff6:	b18b      	cbz	r3, 800a01c <VL53L0X_perform_phase_calibration+0x34>
    SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009ff8:	f890 7130 	ldrb.w	r7, [r0, #304]	@ 0x130
 8009ffc:	b2ff      	uxtb	r7, r7

  /* Run PhaseCal */
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8009ffe:	2202      	movs	r2, #2
 800a000:	2101      	movs	r1, #1
 800a002:	4628      	mov	r0, r5
 800a004:	f001 fc46 	bl	800b894 <VL53L0X_WrByte>
 800a008:	4604      	mov	r4, r0
 800a00a:	4682      	mov	sl, r0

  if (Status == VL53L0X_ERROR_NONE)
 800a00c:	b140      	cbz	r0, 800a020 <VL53L0X_perform_phase_calibration+0x38>
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
                                        PhaseCal, /* Not used here */
                                        &VhvSettingsint, pPhaseCal, 0, 1);
  } else
    *pPhaseCal = 0;
 800a00e:	2300      	movs	r3, #0
 800a010:	f888 3000 	strb.w	r3, [r8]
    if (Status == VL53L0X_ERROR_NONE)
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
  }

  return Status;
}
 800a014:	4620      	mov	r0, r4
 800a016:	b006      	add	sp, #24
 800a018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint8_t SequenceConfig = 0;
 800a01c:	461f      	mov	r7, r3
 800a01e:	e7ee      	b.n	8009ffe <VL53L0X_perform_phase_calibration+0x16>
    Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800a020:	4601      	mov	r1, r0
 800a022:	4628      	mov	r0, r5
 800a024:	f7ff ff50 	bl	8009ec8 <VL53L0X_perform_single_ref_calibration>
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800a028:	4604      	mov	r4, r0
 800a02a:	b988      	cbnz	r0, 800a050 <VL53L0X_perform_phase_calibration+0x68>
 800a02c:	f1b9 0f01 	cmp.w	r9, #1
 800a030:	d014      	beq.n	800a05c <VL53L0X_perform_phase_calibration+0x74>
    *pPhaseCal = 0;
 800a032:	f888 0000 	strb.w	r0, [r8]
  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800a036:	2e00      	cmp	r6, #0
 800a038:	d0ec      	beq.n	800a014 <VL53L0X_perform_phase_calibration+0x2c>
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 800a03a:	463a      	mov	r2, r7
 800a03c:	2101      	movs	r1, #1
 800a03e:	4628      	mov	r0, r5
 800a040:	f001 fc28 	bl	800b894 <VL53L0X_WrByte>
    if (Status == VL53L0X_ERROR_NONE)
 800a044:	4604      	mov	r4, r0
 800a046:	2800      	cmp	r0, #0
 800a048:	d1e4      	bne.n	800a014 <VL53L0X_perform_phase_calibration+0x2c>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a04a:	f885 7130 	strb.w	r7, [r5, #304]	@ 0x130
 800a04e:	e7e1      	b.n	800a014 <VL53L0X_perform_phase_calibration+0x2c>
}
 800a050:	4620      	mov	r0, r4
    *pPhaseCal = 0;
 800a052:	f888 a000 	strb.w	sl, [r8]
}
 800a056:	b006      	add	sp, #24
 800a058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
 800a05c:	f10d 0317 	add.w	r3, sp, #23
 800a060:	e9cd 0902 	strd	r0, r9, [sp, #8]
 800a064:	9300      	str	r3, [sp, #0]
 800a066:	4602      	mov	r2, r0
 800a068:	4603      	mov	r3, r0
 800a06a:	f8cd 8004 	str.w	r8, [sp, #4]
 800a06e:	4649      	mov	r1, r9
 800a070:	4628      	mov	r0, r5
 800a072:	f7ff ff45 	bl	8009f00 <VL53L0X_ref_calibration_io>
  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800a076:	2800      	cmp	r0, #0
 800a078:	d0dd      	beq.n	800a036 <VL53L0X_perform_phase_calibration+0x4e>
 800a07a:	4604      	mov	r4, r0
 800a07c:	e7ca      	b.n	800a014 <VL53L0X_perform_phase_calibration+0x2c>
 800a07e:	bf00      	nop

0800a080 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
                                              uint8_t *pVhvSettings,
                                              uint8_t *pPhaseCal,
                                              uint8_t get_data_enable) {
 800a080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a084:	4617      	mov	r7, r2
 800a086:	b086      	sub	sp, #24
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800a088:	2201      	movs	r2, #1
                                              uint8_t get_data_enable) {
 800a08a:	4688      	mov	r8, r1
  uint8_t PhaseCalInt = 0;
 800a08c:	f04f 0900 	mov.w	r9, #0
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800a090:	4611      	mov	r1, r2

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a092:	f890 5130 	ldrb.w	r5, [r0, #304]	@ 0x130
  uint8_t PhaseCalInt = 0;
 800a096:	f88d 9017 	strb.w	r9, [sp, #23]
                                              uint8_t get_data_enable) {
 800a09a:	4604      	mov	r4, r0
 800a09c:	461e      	mov	r6, r3
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800a09e:	f001 fbf9 	bl	800b894 <VL53L0X_WrByte>
  if (Status == VL53L0X_ERROR_NONE)
 800a0a2:	b120      	cbz	r0, 800a0ae <VL53L0X_perform_ref_calibration+0x2e>
    *pVhvSettings = 0;
 800a0a4:	f888 9000 	strb.w	r9, [r8]
    if (Status == VL53L0X_ERROR_NONE)
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
  }

  return Status;
}
 800a0a8:	b006      	add	sp, #24
 800a0aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800a0ae:	4682      	mov	sl, r0
 800a0b0:	2140      	movs	r1, #64	@ 0x40
 800a0b2:	4620      	mov	r0, r4
 800a0b4:	f7ff ff08 	bl	8009ec8 <VL53L0X_perform_single_ref_calibration>
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800a0b8:	b9b0      	cbnz	r0, 800a0e8 <VL53L0X_perform_ref_calibration+0x68>
 800a0ba:	2e01      	cmp	r6, #1
 800a0bc:	b2ed      	uxtb	r5, r5
 800a0be:	d018      	beq.n	800a0f2 <VL53L0X_perform_ref_calibration+0x72>
    *pVhvSettings = 0;
 800a0c0:	f888 0000 	strb.w	r0, [r8]
        VL53L0X_perform_phase_calibration(Dev, pPhaseCal, get_data_enable, 0);
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	4632      	mov	r2, r6
 800a0c8:	4639      	mov	r1, r7
 800a0ca:	4620      	mov	r0, r4
 800a0cc:	f7ff ff8c 	bl	8009fe8 <VL53L0X_perform_phase_calibration>
  if (Status == VL53L0X_ERROR_NONE) {
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	d1e9      	bne.n	800a0a8 <VL53L0X_perform_ref_calibration+0x28>
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 800a0d4:	462a      	mov	r2, r5
 800a0d6:	2101      	movs	r1, #1
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f001 fbdb 	bl	800b894 <VL53L0X_WrByte>
    if (Status == VL53L0X_ERROR_NONE)
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	d1e2      	bne.n	800a0a8 <VL53L0X_perform_ref_calibration+0x28>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a0e2:	f884 5130 	strb.w	r5, [r4, #304]	@ 0x130
 800a0e6:	e7df      	b.n	800a0a8 <VL53L0X_perform_ref_calibration+0x28>
    *pVhvSettings = 0;
 800a0e8:	f888 a000 	strb.w	sl, [r8]
}
 800a0ec:	b006      	add	sp, #24
 800a0ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
 800a0f2:	f10d 0317 	add.w	r3, sp, #23
 800a0f6:	e9cd 6002 	strd	r6, r0, [sp, #8]
 800a0fa:	9301      	str	r3, [sp, #4]
 800a0fc:	4602      	mov	r2, r0
 800a0fe:	4603      	mov	r3, r0
 800a100:	f8cd 8000 	str.w	r8, [sp]
 800a104:	4631      	mov	r1, r6
 800a106:	4620      	mov	r0, r4
 800a108:	f7ff fefa 	bl	8009f00 <VL53L0X_ref_calibration_io>
  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800a10c:	2800      	cmp	r0, #0
 800a10e:	d1cb      	bne.n	800a0a8 <VL53L0X_perform_ref_calibration+0x28>
 800a110:	e7d8      	b.n	800a0c4 <VL53L0X_perform_ref_calibration+0x44>
 800a112:	bf00      	nop

0800a114 <VL53L0X_perform_ref_spad_management>:
                                                  uint8_t *isApertureSpads) {
 800a114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t lastSpadIndex = 0;
 800a118:	2300      	movs	r3, #0
                                                  uint8_t *isApertureSpads) {
 800a11a:	b093      	sub	sp, #76	@ 0x4c
  targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800a11c:	f8b0 613a 	ldrh.w	r6, [r0, #314]	@ 0x13a
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800a120:	f880 3124 	strb.w	r3, [r0, #292]	@ 0x124
                                                  uint8_t *isApertureSpads) {
 800a124:	4689      	mov	r9, r1
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800a126:	f880 3125 	strb.w	r3, [r0, #293]	@ 0x125
                                                  uint8_t *isApertureSpads) {
 800a12a:	4690      	mov	r8, r2
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800a12c:	f880 3126 	strb.w	r3, [r0, #294]	@ 0x126
  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a130:	2201      	movs	r2, #1
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800a132:	f880 3127 	strb.w	r3, [r0, #295]	@ 0x127
  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a136:	21ff      	movs	r1, #255	@ 0xff
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800a138:	f880 3128 	strb.w	r3, [r0, #296]	@ 0x128
 800a13c:	f880 3129 	strb.w	r3, [r0, #297]	@ 0x129
  int32_t nextGoodSpad = 0;
 800a140:	e9cd 330e 	strd	r3, r3, [sp, #56]	@ 0x38
                                                  uint8_t *isApertureSpads) {
 800a144:	4604      	mov	r4, r0
  uint8_t VhvSettings = 0;
 800a146:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
  uint8_t PhaseCal = 0;
 800a14a:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a14e:	f001 fba1 	bl	800b894 <VL53L0X_WrByte>
  if (Status == VL53L0X_ERROR_NONE)
 800a152:	4605      	mov	r5, r0
 800a154:	b118      	cbz	r0, 800a15e <VL53L0X_perform_ref_spad_management+0x4a>
}
 800a156:	4628      	mov	r0, r5
 800a158:	b013      	add	sp, #76	@ 0x4c
 800a15a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        VL53L0X_WrByte(Dev, VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 800a15e:	4602      	mov	r2, r0
 800a160:	214f      	movs	r1, #79	@ 0x4f
 800a162:	4620      	mov	r0, r4
 800a164:	f001 fb96 	bl	800b894 <VL53L0X_WrByte>
  if (Status == VL53L0X_ERROR_NONE)
 800a168:	4605      	mov	r5, r0
 800a16a:	2800      	cmp	r0, #0
 800a16c:	d1f3      	bne.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
    Status = VL53L0X_WrByte(
 800a16e:	222c      	movs	r2, #44	@ 0x2c
 800a170:	214e      	movs	r1, #78	@ 0x4e
 800a172:	4620      	mov	r0, r4
 800a174:	f001 fb8e 	bl	800b894 <VL53L0X_WrByte>
  if (Status == VL53L0X_ERROR_NONE)
 800a178:	4605      	mov	r5, r0
 800a17a:	2800      	cmp	r0, #0
 800a17c:	d1eb      	bne.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a17e:	4602      	mov	r2, r0
 800a180:	21ff      	movs	r1, #255	@ 0xff
 800a182:	4620      	mov	r0, r4
 800a184:	f001 fb86 	bl	800b894 <VL53L0X_WrByte>
  if (Status == VL53L0X_ERROR_NONE)
 800a188:	4605      	mov	r5, r0
 800a18a:	2800      	cmp	r0, #0
 800a18c:	d1e3      	bne.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
 800a18e:	22b4      	movs	r2, #180	@ 0xb4
 800a190:	21b6      	movs	r1, #182	@ 0xb6
 800a192:	4620      	mov	r0, r4
 800a194:	f001 fb7e 	bl	800b894 <VL53L0X_WrByte>
  if (Status == VL53L0X_ERROR_NONE)
 800a198:	4605      	mov	r5, r0
 800a19a:	2800      	cmp	r0, #0
 800a19c:	d1db      	bne.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
        VL53L0X_WrByte(Dev, VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);
 800a19e:	4602      	mov	r2, r0
 800a1a0:	2180      	movs	r1, #128	@ 0x80
 800a1a2:	4620      	mov	r0, r4
 800a1a4:	f001 fb76 	bl	800b894 <VL53L0X_WrByte>
  if (Status == VL53L0X_ERROR_NONE)
 800a1a8:	4605      	mov	r5, r0
 800a1aa:	2800      	cmp	r0, #0
 800a1ac:	d1d3      	bne.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
    Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings, &PhaseCal, 0);
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	f10d 0235 	add.w	r2, sp, #53	@ 0x35
 800a1b4:	a90d      	add	r1, sp, #52	@ 0x34
 800a1b6:	4620      	mov	r0, r4
 800a1b8:	f7ff ff62 	bl	800a080 <VL53L0X_perform_ref_calibration>
  if (Status == VL53L0X_ERROR_NONE) {
 800a1bc:	4605      	mov	r5, r0
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	d1c9      	bne.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
    Status = enable_ref_spads(
 800a1c2:	2303      	movs	r3, #3
 800a1c4:	9303      	str	r3, [sp, #12]
 800a1c6:	25b4      	movs	r5, #180	@ 0xb4
 800a1c8:	2306      	movs	r3, #6
        Dev->Data.SpadData.RefSpadEnables, spadArraySize, startSelect,
 800a1ca:	f504 7a92 	add.w	sl, r4, #292	@ 0x124
    Status = enable_ref_spads(
 800a1ce:	af0e      	add	r7, sp, #56	@ 0x38
 800a1d0:	e9cd 3500 	strd	r3, r5, [sp]
 800a1d4:	9002      	str	r0, [sp, #8]
 800a1d6:	4601      	mov	r1, r0
        Dev, needAptSpads, Dev->Data.SpadData.RefGoodSpadMap,
 800a1d8:	f504 7295 	add.w	r2, r4, #298	@ 0x12a
    Status = enable_ref_spads(
 800a1dc:	9704      	str	r7, [sp, #16]
 800a1de:	4653      	mov	r3, sl
 800a1e0:	4620      	mov	r0, r4
        Dev, needAptSpads, Dev->Data.SpadData.RefGoodSpadMap,
 800a1e2:	9206      	str	r2, [sp, #24]
    Status = enable_ref_spads(
 800a1e4:	f7ff fd62 	bl	8009cac <enable_ref_spads>
  if (Status == VL53L0X_ERROR_NONE) {
 800a1e8:	4605      	mov	r5, r0
 800a1ea:	2800      	cmp	r0, #0
 800a1ec:	d1b3      	bne.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
    currentSpadIndex = lastSpadIndex;
 800a1ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a1f0:	9207      	str	r2, [sp, #28]
    Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 800a1f2:	f10d 0136 	add.w	r1, sp, #54	@ 0x36
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f7ff fdca 	bl	8009d90 <perform_ref_signal_measurement>
    if ((Status == VL53L0X_ERROR_NONE) && (peakSignalRateRef > targetRefRate)) {
 800a1fc:	4605      	mov	r5, r0
 800a1fe:	2800      	cmp	r0, #0
 800a200:	d1a9      	bne.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
 800a202:	f8bd 3036 	ldrh.w	r3, [sp, #54]	@ 0x36
 800a206:	9a07      	ldr	r2, [sp, #28]
 800a208:	b2b6      	uxth	r6, r6
 800a20a:	42b3      	cmp	r3, r6
 800a20c:	d918      	bls.n	800a240 <VL53L0X_perform_ref_spad_management+0x12c>
        Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800a20e:	2300      	movs	r3, #0
 800a210:	4968      	ldr	r1, [pc, #416]	@ (800a3b4 <VL53L0X_perform_ref_spad_management+0x2a0>)
 800a212:	f884 3124 	strb.w	r3, [r4, #292]	@ 0x124
 800a216:	f884 3125 	strb.w	r3, [r4, #293]	@ 0x125
 800a21a:	f884 3126 	strb.w	r3, [r4, #294]	@ 0x126
 800a21e:	f884 3127 	strb.w	r3, [r4, #295]	@ 0x127
 800a222:	f884 3128 	strb.w	r3, [r4, #296]	@ 0x128
 800a226:	f884 3129 	strb.w	r3, [r4, #297]	@ 0x129
      while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800a22a:	f102 03b4 	add.w	r3, r2, #180	@ 0xb4
  quadrant = spadIndex >> 6;
 800a22e:	099b      	lsrs	r3, r3, #6
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800a230:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d169      	bne.n	800a30c <VL53L0X_perform_ref_spad_management+0x1f8>
      while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800a238:	2a2b      	cmp	r2, #43	@ 0x2b
 800a23a:	d867      	bhi.n	800a30c <VL53L0X_perform_ref_spad_management+0x1f8>
        currentSpadIndex++;
 800a23c:	3201      	adds	r2, #1
 800a23e:	e7f4      	b.n	800a22a <VL53L0X_perform_ref_spad_management+0x116>
      needAptSpads = 0;
 800a240:	2000      	movs	r0, #0
  if ((Status == VL53L0X_ERROR_NONE) && (peakSignalRateRef < targetRefRate)) {
 800a242:	42b3      	cmp	r3, r6
 800a244:	f080 809f 	bcs.w	800a386 <VL53L0X_perform_ref_spad_management+0x272>
    lastSignalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800a248:	1b9b      	subs	r3, r3, r6
 800a24a:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 800a24e:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
    isApertureSpads_int = needAptSpads;
 800a252:	b2c7      	uxtb	r7, r0
    while (!complete) {
 800a254:	e9cd 7508 	strd	r7, r5, [sp, #32]
 800a258:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 800a25c:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
    refSpadCount_int = minimumSpadCount;
 800a260:	f04f 0b03 	mov.w	fp, #3
 800a264:	4615      	mov	r5, r2
 800a266:	4689      	mov	r9, r1
 800a268:	4680      	mov	r8, r0
    while (!complete) {
 800a26a:	e03a      	b.n	800a2e2 <VL53L0X_perform_ref_spad_management+0x1ce>
      if (is_aperture((uint32_t)startSelect + nextGoodSpad) != needAptSpads) {
 800a26c:	f105 02b4 	add.w	r2, r5, #180	@ 0xb4
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800a270:	4950      	ldr	r1, [pc, #320]	@ (800a3b4 <VL53L0X_perform_ref_spad_management+0x2a0>)
  quadrant = spadIndex >> 6;
 800a272:	0992      	lsrs	r2, r2, #6
  VL53L0X_Error status = VL53L0X_WriteMulti(
 800a274:	4620      	mov	r0, r4
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800a276:	f851 7022 	ldr.w	r7, [r1, r2, lsl #2]
 800a27a:	f1b7 0c00 	subs.w	ip, r7, #0
 800a27e:	bf18      	it	ne
 800a280:	f04f 0c01 	movne.w	ip, #1
      (refSpadCount_int)++;
 800a284:	f10b 0701 	add.w	r7, fp, #1
      if (is_aperture((uint32_t)startSelect + nextGoodSpad) != needAptSpads) {
 800a288:	45c4      	cmp	ip, r8
  VL53L0X_Error status = VL53L0X_WriteMulti(
 800a28a:	4652      	mov	r2, sl
 800a28c:	f04f 01b0 	mov.w	r1, #176	@ 0xb0
      (refSpadCount_int)++;
 800a290:	9707      	str	r7, [sp, #28]
      if (is_aperture((uint32_t)startSelect + nextGoodSpad) != needAptSpads) {
 800a292:	d137      	bne.n	800a304 <VL53L0X_perform_ref_spad_management+0x1f0>
  fineIndex = spadIndex % cSpadsPerByte;
 800a294:	f005 0c07 	and.w	ip, r5, #7
    spadArray[coarseIndex] |= (1 << fineIndex);
 800a298:	2701      	movs	r7, #1
  if (coarseIndex >= size)
 800a29a:	2d2f      	cmp	r5, #47	@ 0x2f
  coarseIndex = spadIndex / cSpadsPerByte;
 800a29c:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
    spadArray[coarseIndex] |= (1 << fineIndex);
 800a2a0:	fa07 fc0c 	lsl.w	ip, r7, ip
        currentSpadIndex++;
 800a2a4:	443d      	add	r5, r7
  if (coarseIndex >= size)
 800a2a6:	d82d      	bhi.n	800a304 <VL53L0X_perform_ref_spad_management+0x1f0>
    spadArray[coarseIndex] |= (1 << fineIndex);
 800a2a8:	f81a 700e 	ldrb.w	r7, [sl, lr]
 800a2ac:	ea47 070c 	orr.w	r7, r7, ip
 800a2b0:	b2ff      	uxtb	r7, r7
 800a2b2:	f80a 700e 	strb.w	r7, [sl, lr]
  VL53L0X_Error status = VL53L0X_WriteMulti(
 800a2b6:	f001 fa2f 	bl	800b718 <VL53L0X_WriteMulti>
      if (Status != VL53L0X_ERROR_NONE)
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	bb20      	cbnz	r0, 800a308 <VL53L0X_perform_ref_spad_management+0x1f4>
      Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 800a2be:	f10d 0136 	add.w	r1, sp, #54	@ 0x36
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	f7ff fd64 	bl	8009d90 <perform_ref_signal_measurement>
      if (Status != VL53L0X_ERROR_NONE)
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	b9e8      	cbnz	r0, 800a308 <VL53L0X_perform_ref_spad_management+0x1f4>
      signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800a2cc:	f8bd 2036 	ldrh.w	r2, [sp, #54]	@ 0x36
 800a2d0:	1b93      	subs	r3, r2, r6
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	bfb8      	it	lt
 800a2d6:	425b      	neglt	r3, r3
      if (peakSignalRateRef > targetRefRate) {
 800a2d8:	42b2      	cmp	r2, r6
 800a2da:	d83b      	bhi.n	800a354 <VL53L0X_perform_ref_spad_management+0x240>
      (refSpadCount_int)++;
 800a2dc:	f8dd b01c 	ldr.w	fp, [sp, #28]
        lastSignalRateDiff = signalRateDiff;
 800a2e0:	4699      	mov	r9, r3
    memcpy(lastSpadArray, (const void *)Dev->Data.SpadData.RefSpadEnables,
 800a2e2:	f8da 0000 	ldr.w	r0, [sl]
 800a2e6:	f8ba 3004 	ldrh.w	r3, [sl, #4]
 800a2ea:	9010      	str	r0, [sp, #64]	@ 0x40
      get_next_good_spad(Dev->Data.SpadData.RefGoodSpadMap, spadArraySize,
 800a2ec:	462a      	mov	r2, r5
    memcpy(lastSpadArray, (const void *)Dev->Data.SpadData.RefSpadEnables,
 800a2ee:	f8ad 3044 	strh.w	r3, [sp, #68]	@ 0x44
      get_next_good_spad(Dev->Data.SpadData.RefGoodSpadMap, spadArraySize,
 800a2f2:	2106      	movs	r1, #6
 800a2f4:	ab0f      	add	r3, sp, #60	@ 0x3c
 800a2f6:	9806      	ldr	r0, [sp, #24]
 800a2f8:	f7ff fcae 	bl	8009c58 <get_next_good_spad>
      if (nextGoodSpad == -1) {
 800a2fc:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a2fe:	1c6a      	adds	r2, r5, #1
  VL53L0X_Error status = VL53L0X_WriteMulti(
 800a300:	460b      	mov	r3, r1
      if (nextGoodSpad == -1) {
 800a302:	d1b3      	bne.n	800a26c <VL53L0X_perform_ref_spad_management+0x158>
        Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800a304:	f06f 0331 	mvn.w	r3, #49	@ 0x31
      Status = enable_ref_spads(
 800a308:	461d      	mov	r5, r3
  return Status;
 800a30a:	e724      	b.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
      Status = enable_ref_spads(
 800a30c:	2306      	movs	r3, #6
 800a30e:	21b4      	movs	r1, #180	@ 0xb4
 800a310:	f04f 0b03 	mov.w	fp, #3
 800a314:	e9cd 3100 	strd	r3, r1, [sp]
 800a318:	9202      	str	r2, [sp, #8]
 800a31a:	4653      	mov	r3, sl
 800a31c:	9a06      	ldr	r2, [sp, #24]
 800a31e:	9704      	str	r7, [sp, #16]
 800a320:	f8cd b00c 	str.w	fp, [sp, #12]
 800a324:	2101      	movs	r1, #1
 800a326:	4620      	mov	r0, r4
 800a328:	f7ff fcc0 	bl	8009cac <enable_ref_spads>
      if (Status == VL53L0X_ERROR_NONE) {
 800a32c:	4603      	mov	r3, r0
 800a32e:	2800      	cmp	r0, #0
 800a330:	d1ea      	bne.n	800a308 <VL53L0X_perform_ref_spad_management+0x1f4>
        currentSpadIndex = lastSpadIndex;
 800a332:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a334:	9207      	str	r2, [sp, #28]
        Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 800a336:	f10d 0136 	add.w	r1, sp, #54	@ 0x36
 800a33a:	4620      	mov	r0, r4
 800a33c:	f7ff fd28 	bl	8009d90 <perform_ref_signal_measurement>
        if ((Status == VL53L0X_ERROR_NONE) &&
 800a340:	4603      	mov	r3, r0
 800a342:	2800      	cmp	r0, #0
 800a344:	d1e0      	bne.n	800a308 <VL53L0X_perform_ref_spad_management+0x1f4>
 800a346:	f8bd 3036 	ldrh.w	r3, [sp, #54]	@ 0x36
 800a34a:	42b3      	cmp	r3, r6
 800a34c:	d830      	bhi.n	800a3b0 <VL53L0X_perform_ref_spad_management+0x29c>
 800a34e:	9a07      	ldr	r2, [sp, #28]
      needAptSpads = 1;
 800a350:	2001      	movs	r0, #1
 800a352:	e776      	b.n	800a242 <VL53L0X_perform_ref_spad_management+0x12e>
        if (signalRateDiff > lastSignalRateDiff) {
 800a354:	4649      	mov	r1, r9
 800a356:	4299      	cmp	r1, r3
 800a358:	e9dd 7508 	ldrd	r7, r5, [sp, #32]
 800a35c:	e9dd 980a 	ldrd	r9, r8, [sp, #40]	@ 0x28
 800a360:	d314      	bcc.n	800a38c <VL53L0X_perform_ref_spad_management+0x278>
      (refSpadCount_int)++;
 800a362:	f8dd b01c 	ldr.w	fp, [sp, #28]
    *refSpadCount = refSpadCount_int;
 800a366:	f8c9 b000 	str.w	fp, [r9]
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800a36a:	2301      	movs	r3, #1
    *isApertureSpads = isApertureSpads_int;
 800a36c:	f888 7000 	strb.w	r7, [r8]
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800a370:	f884 3115 	strb.w	r3, [r4, #277]	@ 0x115
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 800a374:	f899 3000 	ldrb.w	r3, [r9]
 800a378:	f884 3113 	strb.w	r3, [r4, #275]	@ 0x113
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType,
 800a37c:	f898 3000 	ldrb.w	r3, [r8]
 800a380:	f884 3114 	strb.w	r3, [r4, #276]	@ 0x114
 800a384:	e6e7      	b.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
 800a386:	2700      	movs	r7, #0
 800a388:	46bb      	mov	fp, r7
 800a38a:	e7ec      	b.n	800a366 <VL53L0X_perform_ref_spad_management+0x252>
  VL53L0X_Error status = VL53L0X_WriteMulti(
 800a38c:	2306      	movs	r3, #6
 800a38e:	aa10      	add	r2, sp, #64	@ 0x40
 800a390:	21b0      	movs	r1, #176	@ 0xb0
 800a392:	4620      	mov	r0, r4
 800a394:	f001 f9c0 	bl	800b718 <VL53L0X_WriteMulti>
          memcpy((void *)Dev->Data.SpadData.RefSpadEnables, lastSpadArray,
 800a398:	f8bd 2044 	ldrh.w	r2, [sp, #68]	@ 0x44
  VL53L0X_Error status = VL53L0X_WriteMulti(
 800a39c:	4603      	mov	r3, r0
          memcpy((void *)Dev->Data.SpadData.RefSpadEnables, lastSpadArray,
 800a39e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a3a0:	f8c4 0124 	str.w	r0, [r4, #292]	@ 0x124
 800a3a4:	f8aa 2004 	strh.w	r2, [sl, #4]
  if (Status == VL53L0X_ERROR_NONE) {
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d0dc      	beq.n	800a366 <VL53L0X_perform_ref_spad_management+0x252>
      Status = enable_ref_spads(
 800a3ac:	461d      	mov	r5, r3
  return Status;
 800a3ae:	e6d2      	b.n	800a156 <VL53L0X_perform_ref_spad_management+0x42>
          isApertureSpads_int = 1;
 800a3b0:	2701      	movs	r7, #1
 800a3b2:	e7d8      	b.n	800a366 <VL53L0X_perform_ref_spad_management+0x252>
 800a3b4:	200002e0 	.word	0x200002e0

0800a3b8 <VL53L0X_measurement_poll_for_completion>:
    data[mirrorIndex] = tempData;
  }
  return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev) {
 800a3b8:	b530      	push	{r4, r5, lr}
 800a3ba:	b083      	sub	sp, #12
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t NewDataReady = 0;
 800a3bc:	2300      	movs	r3, #0
VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev) {
 800a3be:	4605      	mov	r5, r0
  uint8_t NewDataReady = 0;
 800a3c0:	f88d 3007 	strb.w	r3, [sp, #7]
 800a3c4:	24c8      	movs	r4, #200	@ 0xc8
 800a3c6:	e007      	b.n	800a3d8 <VL53L0X_measurement_poll_for_completion+0x20>
  do {
    Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
    if (Status != 0)
      break; /* the error is set */

    if (NewDataReady == 1)
 800a3c8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a3cc:	2a01      	cmp	r2, #1
 800a3ce:	d00c      	beq.n	800a3ea <VL53L0X_measurement_poll_for_completion+0x32>
      break; /* done note that status == 0 */

    LoopNb++;
    if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800a3d0:	3c01      	subs	r4, #1
 800a3d2:	d00d      	beq.n	800a3f0 <VL53L0X_measurement_poll_for_completion+0x38>
      Status = VL53L0X_ERROR_TIME_OUT;
      break;
    }

    VL53L0X_PollingDelay(Dev);
 800a3d4:	f001 fae6 	bl	800b9a4 <VL53L0X_PollingDelay>
    Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800a3d8:	f10d 0107 	add.w	r1, sp, #7
 800a3dc:	4628      	mov	r0, r5
 800a3de:	f7ff fa19 	bl	8009814 <VL53L0X_GetMeasurementDataReady>
    if (Status != 0)
 800a3e2:	4603      	mov	r3, r0
    VL53L0X_PollingDelay(Dev);
 800a3e4:	4628      	mov	r0, r5
    if (Status != 0)
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d0ee      	beq.n	800a3c8 <VL53L0X_measurement_poll_for_completion+0x10>
  } while (1);

  return Status;
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	b003      	add	sp, #12
 800a3ee:	bd30      	pop	{r4, r5, pc}
      Status = VL53L0X_ERROR_TIME_OUT;
 800a3f0:	f06f 0306 	mvn.w	r3, #6
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	b003      	add	sp, #12
 800a3f8:	bd30      	pop	{r4, r5, pc}
 800a3fa:	bf00      	nop

0800a3fc <VL53L0X_device_read_strobe>:
    res = VL53L0X_isqrt(a * a + b * b);

  return res;
}

VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev) {
 800a3fc:	b570      	push	{r4, r5, r6, lr}
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t strobe;
  uint32_t LoopNb;

  Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800a3fe:	2200      	movs	r2, #0
VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev) {
 800a400:	b082      	sub	sp, #8
  Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800a402:	2183      	movs	r1, #131	@ 0x83
VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev) {
 800a404:	4606      	mov	r6, r0
  Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800a406:	f001 fa45 	bl	800b894 <VL53L0X_WrByte>

  /* polling
   * use timeout to avoid deadlock*/
  if (Status == VL53L0X_ERROR_NONE) {
 800a40a:	4604      	mov	r4, r0
 800a40c:	b988      	cbnz	r0, 800a432 <VL53L0X_device_read_strobe+0x36>
    LoopNb = 0;
 800a40e:	4605      	mov	r5, r0
 800a410:	e001      	b.n	800a416 <VL53L0X_device_read_strobe+0x1a>
      Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
      if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
        break;

      LoopNb = LoopNb + 1;
    } while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800a412:	2dc8      	cmp	r5, #200	@ 0xc8
 800a414:	d016      	beq.n	800a444 <VL53L0X_device_read_strobe+0x48>
      Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800a416:	f10d 0207 	add.w	r2, sp, #7
 800a41a:	2183      	movs	r1, #131	@ 0x83
 800a41c:	4630      	mov	r0, r6
 800a41e:	f001 f94f 	bl	800b6c0 <VL53L0X_RdByte>
      if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800a422:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a426:	4303      	orrs	r3, r0
 800a428:	b2db      	uxtb	r3, r3
      Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800a42a:	4604      	mov	r4, r0
      LoopNb = LoopNb + 1;
 800a42c:	3501      	adds	r5, #1
      if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d0ef      	beq.n	800a412 <VL53L0X_device_read_strobe+0x16>

    if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
      Status = VL53L0X_ERROR_TIME_OUT;
  }

  Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800a432:	2201      	movs	r2, #1
 800a434:	2183      	movs	r1, #131	@ 0x83
 800a436:	4630      	mov	r0, r6
 800a438:	f001 fa2c 	bl	800b894 <VL53L0X_WrByte>
 800a43c:	4320      	orrs	r0, r4

  return Status;
}
 800a43e:	b240      	sxtb	r0, r0
 800a440:	b002      	add	sp, #8
 800a442:	bd70      	pop	{r4, r5, r6, pc}
      Status = VL53L0X_ERROR_TIME_OUT;
 800a444:	f06f 0406 	mvn.w	r4, #6
 800a448:	e7f3      	b.n	800a432 <VL53L0X_device_read_strobe+0x36>
 800a44a:	bf00      	nop

0800a44c <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option) {
 800a44c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t ReadDataFromDeviceDone;
  FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
  uint8_t NvmRefGoodSpadMap[VL53L0X_REF_SPAD_BUFFER_SIZE];
  int i;

  ReadDataFromDeviceDone =
 800a450:	f890 30f0 	ldrb.w	r3, [r0, #240]	@ 0xf0
VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option) {
 800a454:	b091      	sub	sp, #68	@ 0x44
  uint32_t PartUIDUpper = 0;
 800a456:	f04f 0800 	mov.w	r8, #0
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone);

  /* This access is done only once after that a GetDeviceInfo or
   * datainit is done*/
  if (ReadDataFromDeviceDone != 7) {
 800a45a:	2b07      	cmp	r3, #7
  uint32_t PartUIDLower = 0;
 800a45c:	e9cd 8807 	strd	r8, r8, [sp, #28]
  if (ReadDataFromDeviceDone != 7) {
 800a460:	d103      	bne.n	800a46a <VL53L0X_get_info_from_device+0x1e>
 800a462:	2000      	movs	r0, #0
    byte = (uint8_t)(ReadDataFromDeviceDone | option);
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, byte);
  }

  return Status;
}
 800a464:	b011      	add	sp, #68	@ 0x44
 800a466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a46a:	460e      	mov	r6, r1
 800a46c:	2201      	movs	r2, #1
 800a46e:	2180      	movs	r1, #128	@ 0x80
 800a470:	4605      	mov	r5, r0
 800a472:	b2df      	uxtb	r7, r3
 800a474:	f001 fa0e 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a478:	2201      	movs	r2, #1
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a47a:	4604      	mov	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a47c:	21ff      	movs	r1, #255	@ 0xff
 800a47e:	4628      	mov	r0, r5
 800a480:	f001 fa08 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a484:	4642      	mov	r2, r8
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a486:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a488:	4641      	mov	r1, r8
 800a48a:	4628      	mov	r0, r5
 800a48c:	f001 fa02 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a490:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a492:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a494:	2206      	movs	r2, #6
 800a496:	21ff      	movs	r1, #255	@ 0xff
 800a498:	4628      	mov	r0, r5
 800a49a:	f001 f9fb 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a49e:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a4a0:	4304      	orrs	r4, r0
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a4a2:	f10d 0215 	add.w	r2, sp, #21
 800a4a6:	2183      	movs	r1, #131	@ 0x83
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	f001 f909 	bl	800b6c0 <VL53L0X_RdByte>
    Status |= VL53L0X_WrByte(Dev, 0x83, byte | 4);
 800a4ae:	f89d 2015 	ldrb.w	r2, [sp, #21]
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a4b2:	b264      	sxtb	r4, r4
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a4b4:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0x83, byte | 4);
 800a4b6:	f042 0204 	orr.w	r2, r2, #4
 800a4ba:	2183      	movs	r1, #131	@ 0x83
 800a4bc:	4628      	mov	r0, r5
 800a4be:	f001 f9e9 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a4c2:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0x83, byte | 4);
 800a4c4:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800a4c6:	2207      	movs	r2, #7
 800a4c8:	21ff      	movs	r1, #255	@ 0xff
 800a4ca:	4628      	mov	r0, r5
 800a4cc:	f001 f9e2 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0x83, byte | 4);
 800a4d0:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	2181      	movs	r1, #129	@ 0x81
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800a4d6:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800a4d8:	4628      	mov	r0, r5
 800a4da:	f001 f9db 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800a4de:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800a4e0:	4304      	orrs	r4, r0
    Status |= VL53L0X_PollingDelay(Dev);
 800a4e2:	4628      	mov	r0, r5
 800a4e4:	f001 fa5e 	bl	800b9a4 <VL53L0X_PollingDelay>
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800a4e8:	b264      	sxtb	r4, r4
    Status |= VL53L0X_PollingDelay(Dev);
 800a4ea:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a4ec:	2201      	movs	r2, #1
 800a4ee:	2180      	movs	r1, #128	@ 0x80
 800a4f0:	4628      	mov	r0, r5
 800a4f2:	f001 f9cf 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_PollingDelay(Dev);
 800a4f6:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a4f8:	4304      	orrs	r4, r0
    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 800a4fa:	f016 0b01 	ands.w	fp, r6, #1
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a4fe:	b264      	sxtb	r4, r4
    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 800a500:	d013      	beq.n	800a52a <VL53L0X_get_info_from_device+0xde>
 800a502:	07f8      	lsls	r0, r7, #31
 800a504:	f140 8188 	bpl.w	800a818 <VL53L0X_get_info_from_device+0x3cc>
    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 800a508:	f016 0302 	ands.w	r3, r6, #2
  uint8_t ReferenceSpadCount = 0;
 800a50c:	e9cd 8802 	strd	r8, r8, [sp, #8]
    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 800a510:	9301      	str	r3, [sp, #4]
 800a512:	d110      	bne.n	800a536 <VL53L0X_get_info_from_device+0xea>
    if (((option & 4) == 4) && ((ReadDataFromDeviceDone & 4) == 0)) {
 800a514:	f016 0904 	ands.w	r9, r6, #4
 800a518:	f000 80f2 	beq.w	800a700 <VL53L0X_get_info_from_device+0x2b4>
 800a51c:	0779      	lsls	r1, r7, #29
 800a51e:	f140 81c9 	bpl.w	800a8b4 <VL53L0X_get_info_from_device+0x468>
  uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800a522:	f04f 0a00 	mov.w	sl, #0
  uint32_t DistMeasFixed1104_400_mm = 0;
 800a526:	46d0      	mov	r8, sl
 800a528:	e0ec      	b.n	800a704 <VL53L0X_get_info_from_device+0x2b8>
  uint8_t ReferenceSpadCount = 0;
 800a52a:	e9cd bb02 	strd	fp, fp, [sp, #8]
    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 800a52e:	f016 0302 	ands.w	r3, r6, #2
 800a532:	9301      	str	r3, [sp, #4]
 800a534:	d0ee      	beq.n	800a514 <VL53L0X_get_info_from_device+0xc8>
 800a536:	f017 0802 	ands.w	r8, r7, #2
 800a53a:	d1eb      	bne.n	800a514 <VL53L0X_get_info_from_device+0xc8>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800a53c:	2202      	movs	r2, #2
 800a53e:	2194      	movs	r1, #148	@ 0x94
 800a540:	4628      	mov	r0, r5
 800a542:	f001 f9a7 	bl	800b894 <VL53L0X_WrByte>
 800a546:	4681      	mov	r9, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a548:	4628      	mov	r0, r5
 800a54a:	f7ff ff57 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800a54e:	f10d 0216 	add.w	r2, sp, #22
      Status |= VL53L0X_device_read_strobe(Dev);
 800a552:	ea49 0900 	orr.w	r9, r9, r0
      Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800a556:	2190      	movs	r1, #144	@ 0x90
 800a558:	4628      	mov	r0, r5
 800a55a:	f001 f8b1 	bl	800b6c0 <VL53L0X_RdByte>
      Status |= VL53L0X_device_read_strobe(Dev);
 800a55e:	ea44 0409 	orr.w	r4, r4, r9
 800a562:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800a564:	227b      	movs	r2, #123	@ 0x7b
 800a566:	2194      	movs	r1, #148	@ 0x94
      Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800a568:	4304      	orrs	r4, r0
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800a56a:	4628      	mov	r0, r5
 800a56c:	f001 f992 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800a570:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800a572:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a574:	4628      	mov	r0, r5
 800a576:	f7ff ff41 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800a57a:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a57c:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800a57e:	f10d 0217 	add.w	r2, sp, #23
 800a582:	2190      	movs	r1, #144	@ 0x90
 800a584:	4628      	mov	r0, r5
 800a586:	f001 f89b 	bl	800b6c0 <VL53L0X_RdByte>
      Status |= VL53L0X_device_read_strobe(Dev);
 800a58a:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800a58c:	2277      	movs	r2, #119	@ 0x77
 800a58e:	2194      	movs	r1, #148	@ 0x94
      Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800a590:	4304      	orrs	r4, r0
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800a592:	4628      	mov	r0, r5
 800a594:	f001 f97e 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800a598:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800a59a:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a59c:	4628      	mov	r0, r5
 800a59e:	f7ff ff2d 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800a5a2:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a5a4:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a5a6:	aa06      	add	r2, sp, #24
 800a5a8:	2190      	movs	r1, #144	@ 0x90
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	f001 f93e 	bl	800b82c <VL53L0X_RdDWord>
      ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800a5b0:	9a06      	ldr	r2, [sp, #24]
      Status |= VL53L0X_device_read_strobe(Dev);
 800a5b2:	b264      	sxtb	r4, r4
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a5b4:	4304      	orrs	r4, r0
      ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800a5b6:	4641      	mov	r1, r8
 800a5b8:	0e50      	lsrs	r0, r2, #25
 800a5ba:	f360 0107 	bfi	r1, r0, #0, #8
      ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800a5be:	f3c2 4086 	ubfx	r0, r2, #18, #7
      ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800a5c2:	f360 210f 	bfi	r1, r0, #8, #8
      ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800a5c6:	f3c2 20c6 	ubfx	r0, r2, #11, #7
      ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800a5ca:	f360 4117 	bfi	r1, r0, #16, #8
      ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800a5ce:	f3c2 1006 	ubfx	r0, r2, #4, #7
      byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800a5d2:	00d2      	lsls	r2, r2, #3
      ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800a5d4:	f360 611f 	bfi	r1, r0, #24, #8
      byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800a5d8:	f002 0278 	and.w	r2, r2, #120	@ 0x78
      ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800a5dc:	910b      	str	r1, [sp, #44]	@ 0x2c
      byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800a5de:	f88d 2015 	strb.w	r2, [sp, #21]
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800a5e2:	2194      	movs	r1, #148	@ 0x94
 800a5e4:	2278      	movs	r2, #120	@ 0x78
 800a5e6:	4628      	mov	r0, r5
 800a5e8:	f001 f954 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a5ec:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800a5ee:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a5f0:	4628      	mov	r0, r5
 800a5f2:	f7ff ff03 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800a5f6:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a5f8:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a5fa:	aa06      	add	r2, sp, #24
 800a5fc:	2190      	movs	r1, #144	@ 0x90
 800a5fe:	4628      	mov	r0, r5
 800a600:	f001 f914 	bl	800b82c <VL53L0X_RdDWord>
      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 800a604:	9a06      	ldr	r2, [sp, #24]
 800a606:	f89d 1015 	ldrb.w	r1, [sp, #21]
      Status |= VL53L0X_device_read_strobe(Dev);
 800a60a:	b264      	sxtb	r4, r4
      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 800a60c:	eb01 7152 	add.w	r1, r1, r2, lsr #29
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a610:	4304      	orrs	r4, r0
      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 800a612:	4640      	mov	r0, r8
 800a614:	f361 0007 	bfi	r0, r1, #0, #8
      ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800a618:	f3c2 5186 	ubfx	r1, r2, #22, #7
      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 800a61c:	f361 200f 	bfi	r0, r1, #8, #8
      ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800a620:	f3c2 31c6 	ubfx	r1, r2, #15, #7
      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 800a624:	f361 4017 	bfi	r0, r1, #16, #8
      ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800a628:	f3c2 2106 	ubfx	r1, r2, #8, #7
      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 800a62c:	f361 601f 	bfi	r0, r1, #24, #8
      byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800a630:	0191      	lsls	r1, r2, #6
      ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800a632:	f3c2 0246 	ubfx	r2, r2, #1, #7
 800a636:	f88d 2034 	strb.w	r2, [sp, #52]	@ 0x34
      byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800a63a:	f001 0240 	and.w	r2, r1, #64	@ 0x40
      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 800a63e:	900c      	str	r0, [sp, #48]	@ 0x30
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800a640:	2194      	movs	r1, #148	@ 0x94
      byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800a642:	f88d 2015 	strb.w	r2, [sp, #21]
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800a646:	4628      	mov	r0, r5
 800a648:	2279      	movs	r2, #121	@ 0x79
 800a64a:	f001 f923 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a64e:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800a650:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a652:	4628      	mov	r0, r5
 800a654:	f7ff fed2 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800a658:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a65a:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a65c:	aa06      	add	r2, sp, #24
 800a65e:	2190      	movs	r1, #144	@ 0x90
 800a660:	4628      	mov	r0, r5
 800a662:	f001 f8e3 	bl	800b82c <VL53L0X_RdDWord>
      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 800a666:	9a06      	ldr	r2, [sp, #24]
 800a668:	f89d 1015 	ldrb.w	r1, [sp, #21]
      Status |= VL53L0X_device_read_strobe(Dev);
 800a66c:	b264      	sxtb	r4, r4
      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 800a66e:	eb01 6192 	add.w	r1, r1, r2, lsr #26
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a672:	4304      	orrs	r4, r0
      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 800a674:	4640      	mov	r0, r8
 800a676:	f361 0007 	bfi	r0, r1, #0, #8
      ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800a67a:	f3c2 41c6 	ubfx	r1, r2, #19, #7
      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 800a67e:	f361 200f 	bfi	r0, r1, #8, #8
      ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800a682:	f3c2 3106 	ubfx	r1, r2, #12, #7
      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 800a686:	f361 4017 	bfi	r0, r1, #16, #8
      ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800a68a:	f3c2 1146 	ubfx	r1, r2, #5, #7
      byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800a68e:	0092      	lsls	r2, r2, #2
      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 800a690:	f361 601f 	bfi	r0, r1, #24, #8
      byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800a694:	f002 027c 	and.w	r2, r2, #124	@ 0x7c
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800a698:	2194      	movs	r1, #148	@ 0x94
      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 800a69a:	f8cd 0035 	str.w	r0, [sp, #53]	@ 0x35
      byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800a69e:	f88d 2015 	strb.w	r2, [sp, #21]
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800a6a2:	4628      	mov	r0, r5
 800a6a4:	227a      	movs	r2, #122	@ 0x7a
 800a6a6:	f001 f8f5 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a6aa:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800a6ac:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a6ae:	4628      	mov	r0, r5
 800a6b0:	f7ff fea4 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800a6b4:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a6b6:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a6b8:	aa06      	add	r2, sp, #24
 800a6ba:	2190      	movs	r1, #144	@ 0x90
 800a6bc:	4628      	mov	r0, r5
 800a6be:	f001 f8b5 	bl	800b82c <VL53L0X_RdDWord>
      ProductId[13] = (char)(byte + ((TmpDWord >> 30) & 0x07f));
 800a6c2:	9a06      	ldr	r2, [sp, #24]
 800a6c4:	f89d 1015 	ldrb.w	r1, [sp, #21]
      ProductId[18] = '\0';
 800a6c8:	f88d 803e 	strb.w	r8, [sp, #62]	@ 0x3e
      ProductId[13] = (char)(byte + ((TmpDWord >> 30) & 0x07f));
 800a6cc:	eb01 7192 	add.w	r1, r1, r2, lsr #30
 800a6d0:	f361 0807 	bfi	r8, r1, #0, #8
      ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800a6d4:	f3c2 51c6 	ubfx	r1, r2, #23, #7
      ProductId[13] = (char)(byte + ((TmpDWord >> 30) & 0x07f));
 800a6d8:	f361 280f 	bfi	r8, r1, #8, #8
      ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800a6dc:	f3c2 4106 	ubfx	r1, r2, #16, #7
      ProductId[13] = (char)(byte + ((TmpDWord >> 30) & 0x07f));
 800a6e0:	f361 4817 	bfi	r8, r1, #16, #8
      Status |= VL53L0X_device_read_strobe(Dev);
 800a6e4:	b264      	sxtb	r4, r4
      ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800a6e6:	f3c2 2146 	ubfx	r1, r2, #9, #7
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a6ea:	4304      	orrs	r4, r0
      ProductId[13] = (char)(byte + ((TmpDWord >> 30) & 0x07f));
 800a6ec:	f361 681f 	bfi	r8, r1, #24, #8
      ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800a6f0:	f3c2 0286 	ubfx	r2, r2, #2, #7
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a6f4:	b264      	sxtb	r4, r4
      ProductId[13] = (char)(byte + ((TmpDWord >> 30) & 0x07f));
 800a6f6:	f8cd 8039 	str.w	r8, [sp, #57]	@ 0x39
      ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800a6fa:	f88d 203d 	strb.w	r2, [sp, #61]	@ 0x3d
      ProductId[18] = '\0';
 800a6fe:	e709      	b.n	800a514 <VL53L0X_get_info_from_device+0xc8>
  uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800a700:	46ca      	mov	sl, r9
  uint32_t DistMeasFixed1104_400_mm = 0;
 800a702:	46c8      	mov	r8, r9
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800a704:	2200      	movs	r2, #0
 800a706:	2181      	movs	r1, #129	@ 0x81
 800a708:	4628      	mov	r0, r5
 800a70a:	f001 f8c3 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a70e:	2206      	movs	r2, #6
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800a710:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a712:	21ff      	movs	r1, #255	@ 0xff
 800a714:	4628      	mov	r0, r5
 800a716:	f001 f8bd 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800a71a:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a71c:	4304      	orrs	r4, r0
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a71e:	f10d 0215 	add.w	r2, sp, #21
 800a722:	2183      	movs	r1, #131	@ 0x83
 800a724:	4628      	mov	r0, r5
 800a726:	f000 ffcb 	bl	800b6c0 <VL53L0X_RdByte>
    Status |= VL53L0X_WrByte(Dev, 0x83, byte & 0xfb);
 800a72a:	f89d 2015 	ldrb.w	r2, [sp, #21]
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a72e:	b264      	sxtb	r4, r4
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a730:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0x83, byte & 0xfb);
 800a732:	f002 02fb 	and.w	r2, r2, #251	@ 0xfb
 800a736:	2183      	movs	r1, #131	@ 0x83
 800a738:	4628      	mov	r0, r5
 800a73a:	f001 f8ab 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a73e:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0x83, byte & 0xfb);
 800a740:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a742:	2201      	movs	r2, #1
 800a744:	21ff      	movs	r1, #255	@ 0xff
 800a746:	4628      	mov	r0, r5
 800a748:	f001 f8a4 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0x83, byte & 0xfb);
 800a74c:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a74e:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a750:	2201      	movs	r2, #1
 800a752:	2100      	movs	r1, #0
 800a754:	4628      	mov	r0, r5
 800a756:	f001 f89d 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a75a:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a75c:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a75e:	2200      	movs	r2, #0
 800a760:	21ff      	movs	r1, #255	@ 0xff
 800a762:	4628      	mov	r0, r5
 800a764:	f001 f896 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a768:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a76a:	4304      	orrs	r4, r0
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a76c:	2200      	movs	r2, #0
 800a76e:	2180      	movs	r1, #128	@ 0x80
 800a770:	4628      	mov	r0, r5
 800a772:	f001 f88f 	bl	800b894 <VL53L0X_WrByte>
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a776:	b264      	sxtb	r4, r4
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a778:	4320      	orrs	r0, r4
 800a77a:	b240      	sxtb	r0, r0
  if ((Status == VL53L0X_ERROR_NONE) && (ReadDataFromDeviceDone != 7)) {
 800a77c:	2800      	cmp	r0, #0
 800a77e:	f47f ae71 	bne.w	800a464 <VL53L0X_get_info_from_device+0x18>
    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 800a782:	f1bb 0f00 	cmp.w	fp, #0
 800a786:	d011      	beq.n	800a7ac <VL53L0X_get_info_from_device+0x360>
 800a788:	f017 0301 	ands.w	r3, r7, #1
 800a78c:	d10e      	bne.n	800a7ac <VL53L0X_get_info_from_device+0x360>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 800a78e:	9a02      	ldr	r2, [sp, #8]
 800a790:	f885 2113 	strb.w	r2, [r5, #275]	@ 0x113
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType,
 800a794:	9a03      	ldr	r2, [sp, #12]
 800a796:	f885 2114 	strb.w	r2, [r5, #276]	@ 0x114
      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800a79a:	aa09      	add	r2, sp, #36	@ 0x24
        Dev->Data.SpadData.RefGoodSpadMap[i] = NvmRefGoodSpadMap[i];
 800a79c:	18e9      	adds	r1, r5, r3
      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800a79e:	3301      	adds	r3, #1
        Dev->Data.SpadData.RefGoodSpadMap[i] = NvmRefGoodSpadMap[i];
 800a7a0:	f812 0b01 	ldrb.w	r0, [r2], #1
 800a7a4:	f881 012a 	strb.w	r0, [r1, #298]	@ 0x12a
      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800a7a8:	2b06      	cmp	r3, #6
 800a7aa:	d1f7      	bne.n	800a79c <VL53L0X_get_info_from_device+0x350>
    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 800a7ac:	9b01      	ldr	r3, [sp, #4]
 800a7ae:	b10b      	cbz	r3, 800a7b4 <VL53L0X_get_info_from_device+0x368>
 800a7b0:	07ba      	lsls	r2, r7, #30
 800a7b2:	d523      	bpl.n	800a7fc <VL53L0X_get_info_from_device+0x3b0>
    if (((option & 4) == 4) && ((ReadDataFromDeviceDone & 4) == 0)) {
 800a7b4:	f1b9 0f00 	cmp.w	r9, #0
 800a7b8:	d01c      	beq.n	800a7f4 <VL53L0X_get_info_from_device+0x3a8>
 800a7ba:	077b      	lsls	r3, r7, #29
 800a7bc:	d41a      	bmi.n	800a7f4 <VL53L0X_get_info_from_device+0x3a8>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PartUIDUpper, PartUIDUpper);
 800a7be:	9a07      	ldr	r2, [sp, #28]
 800a7c0:	f8c5 2118 	str.w	r2, [r5, #280]	@ 0x118
      SignalRateMeasFixed400mmFix =
 800a7c4:	ea4f 234a 	mov.w	r3, sl, lsl #9
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PartUIDLower, PartUIDLower);
 800a7c8:	9a08      	ldr	r2, [sp, #32]
 800a7ca:	f8c5 211c 	str.w	r2, [r5, #284]	@ 0x11c
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, SignalRateMeasFixed400mm,
 800a7ce:	f8c5 3120 	str.w	r3, [r5, #288]	@ 0x120
      if (DistMeasFixed1104_400_mm != 0) {
 800a7d2:	f1b8 0f00 	cmp.w	r8, #0
 800a7d6:	f000 80f4 	beq.w	800a9c2 <VL53L0X_get_info_from_device+0x576>
        OffsetMicroMeters = (OffsetFixed1104_mm * 1000) >> 4;
 800a7da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
        OffsetFixed1104_mm = DistMeasFixed1104_400_mm - DistMeasTgtFixed1104_mm;
 800a7de:	f5a8 58c8 	sub.w	r8, r8, #6400	@ 0x1900
        OffsetMicroMeters = (OffsetFixed1104_mm * 1000) >> 4;
 800a7e2:	fb03 f808 	mul.w	r8, r3, r8
 800a7e6:	ea4f 1818 	mov.w	r8, r8, lsr #4
        OffsetMicroMeters *= -1;
 800a7ea:	f1c8 0800 	rsb	r8, r8, #0
      PALDevDataSet(Dev, Part2PartOffsetAdjustmentNVMMicroMeter,
 800a7ee:	fa0f f388 	sxth.w	r3, r8
 800a7f2:	60eb      	str	r3, [r5, #12]
    byte = (uint8_t)(ReadDataFromDeviceDone | option);
 800a7f4:	4337      	orrs	r7, r6
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, byte);
 800a7f6:	f885 70f0 	strb.w	r7, [r5, #240]	@ 0xf0
 800a7fa:	e632      	b.n	800a462 <VL53L0X_get_info_from_device+0x16>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ModuleId, ModuleId);
 800a7fc:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800a800:	f885 30f1 	strb.w	r3, [r5, #241]	@ 0xf1
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Revision, Revision);
 800a804:	f89d 3017 	ldrb.w	r3, [sp, #23]
 800a808:	f885 30f2 	strb.w	r3, [r5, #242]	@ 0xf2
      VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800a80c:	a90b      	add	r1, sp, #44	@ 0x2c
 800a80e:	f105 00f3 	add.w	r0, r5, #243	@ 0xf3
 800a812:	f001 fa19 	bl	800bc48 <strcpy>
 800a816:	e7cd      	b.n	800a7b4 <VL53L0X_get_info_from_device+0x368>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800a818:	226b      	movs	r2, #107	@ 0x6b
 800a81a:	2194      	movs	r1, #148	@ 0x94
 800a81c:	4628      	mov	r0, r5
 800a81e:	f001 f839 	bl	800b894 <VL53L0X_WrByte>
 800a822:	4680      	mov	r8, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a824:	4628      	mov	r0, r5
 800a826:	f7ff fde9 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a82a:	aa06      	add	r2, sp, #24
      Status |= VL53L0X_device_read_strobe(Dev);
 800a82c:	ea48 0800 	orr.w	r8, r8, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a830:	2190      	movs	r1, #144	@ 0x90
 800a832:	4628      	mov	r0, r5
 800a834:	f000 fffa 	bl	800b82c <VL53L0X_RdDWord>
      ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800a838:	f8dd c018 	ldr.w	ip, [sp, #24]
      Status |= VL53L0X_device_read_strobe(Dev);
 800a83c:	ea44 0408 	orr.w	r4, r4, r8
      ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800a840:	f3cc 2306 	ubfx	r3, ip, #8, #7
      Status |= VL53L0X_device_read_strobe(Dev);
 800a844:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800a846:	2224      	movs	r2, #36	@ 0x24
 800a848:	2194      	movs	r1, #148	@ 0x94
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a84a:	4304      	orrs	r4, r0
      ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800a84c:	9302      	str	r3, [sp, #8]
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800a84e:	4628      	mov	r0, r5
      ReferenceSpadType = (uint8_t)((TmpDWord >> 15) & 0x01);
 800a850:	f3cc 33c0 	ubfx	r3, ip, #15, #1
 800a854:	9303      	str	r3, [sp, #12]
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800a856:	f001 f81d 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a85a:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800a85c:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a85e:	4628      	mov	r0, r5
 800a860:	f7ff fdcc 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800a864:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a866:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a868:	aa06      	add	r2, sp, #24
 800a86a:	2190      	movs	r1, #144	@ 0x90
 800a86c:	4628      	mov	r0, r5
 800a86e:	f000 ffdd 	bl	800b82c <VL53L0X_RdDWord>
 800a872:	9a06      	ldr	r2, [sp, #24]
      Status |= VL53L0X_device_read_strobe(Dev);
 800a874:	b264      	sxtb	r4, r4
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a876:	ba12      	rev	r2, r2
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800a878:	2194      	movs	r1, #148	@ 0x94
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a87a:	4304      	orrs	r4, r0
      NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24) & 0xff);
 800a87c:	9209      	str	r2, [sp, #36]	@ 0x24
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800a87e:	4628      	mov	r0, r5
 800a880:	2225      	movs	r2, #37	@ 0x25
 800a882:	f001 f807 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a886:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800a888:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a88a:	4628      	mov	r0, r5
 800a88c:	f7ff fdb6 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800a890:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a892:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a894:	aa06      	add	r2, sp, #24
 800a896:	2190      	movs	r1, #144	@ 0x90
 800a898:	4628      	mov	r0, r5
 800a89a:	f000 ffc7 	bl	800b82c <VL53L0X_RdDWord>
      NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24) & 0xff);
 800a89e:	9a06      	ldr	r2, [sp, #24]
      Status |= VL53L0X_device_read_strobe(Dev);
 800a8a0:	b264      	sxtb	r4, r4
      NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24) & 0xff);
 800a8a2:	0e11      	lsrs	r1, r2, #24
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a8a4:	4304      	orrs	r4, r0
      NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16) & 0xff);
 800a8a6:	0c12      	lsrs	r2, r2, #16
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a8a8:	b264      	sxtb	r4, r4
      NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24) & 0xff);
 800a8aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
      NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16) & 0xff);
 800a8ae:	f88d 2029 	strb.w	r2, [sp, #41]	@ 0x29
 800a8b2:	e63c      	b.n	800a52e <VL53L0X_get_info_from_device+0xe2>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800a8b4:	227b      	movs	r2, #123	@ 0x7b
 800a8b6:	2194      	movs	r1, #148	@ 0x94
 800a8b8:	4628      	mov	r0, r5
 800a8ba:	f000 ffeb 	bl	800b894 <VL53L0X_WrByte>
 800a8be:	4680      	mov	r8, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a8c0:	4628      	mov	r0, r5
 800a8c2:	f7ff fd9b 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800a8c6:	aa07      	add	r2, sp, #28
      Status |= VL53L0X_device_read_strobe(Dev);
 800a8c8:	ea48 0800 	orr.w	r8, r8, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800a8cc:	2190      	movs	r1, #144	@ 0x90
 800a8ce:	4628      	mov	r0, r5
 800a8d0:	f000 ffac 	bl	800b82c <VL53L0X_RdDWord>
      Status |= VL53L0X_device_read_strobe(Dev);
 800a8d4:	ea44 0808 	orr.w	r8, r4, r8
 800a8d8:	fa4f f888 	sxtb.w	r8, r8
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800a8dc:	ea48 0400 	orr.w	r4, r8, r0
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800a8e0:	227c      	movs	r2, #124	@ 0x7c
 800a8e2:	2194      	movs	r1, #148	@ 0x94
 800a8e4:	4628      	mov	r0, r5
 800a8e6:	f000 ffd5 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800a8ea:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800a8ec:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a8ee:	4628      	mov	r0, r5
 800a8f0:	f7ff fd84 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800a8f4:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a8f6:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800a8f8:	aa08      	add	r2, sp, #32
 800a8fa:	2190      	movs	r1, #144	@ 0x90
 800a8fc:	4628      	mov	r0, r5
 800a8fe:	f000 ff95 	bl	800b82c <VL53L0X_RdDWord>
      Status |= VL53L0X_device_read_strobe(Dev);
 800a902:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800a904:	2273      	movs	r2, #115	@ 0x73
 800a906:	2194      	movs	r1, #148	@ 0x94
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800a908:	4304      	orrs	r4, r0
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800a90a:	4628      	mov	r0, r5
 800a90c:	f000 ffc2 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800a910:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800a912:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a914:	4628      	mov	r0, r5
 800a916:	f7ff fd71 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800a91a:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a91c:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a91e:	aa06      	add	r2, sp, #24
 800a920:	2190      	movs	r1, #144	@ 0x90
 800a922:	4628      	mov	r0, r5
 800a924:	f000 ff82 	bl	800b82c <VL53L0X_RdDWord>
      SignalRateMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 800a928:	9a06      	ldr	r2, [sp, #24]
      Status |= VL53L0X_device_read_strobe(Dev);
 800a92a:	b264      	sxtb	r4, r4
      SignalRateMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 800a92c:	0212      	lsls	r2, r2, #8
 800a92e:	fa1f f882 	uxth.w	r8, r2
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800a932:	2194      	movs	r1, #148	@ 0x94
 800a934:	2274      	movs	r2, #116	@ 0x74
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a936:	4304      	orrs	r4, r0
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800a938:	4628      	mov	r0, r5
 800a93a:	f000 ffab 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a93e:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800a940:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a942:	4628      	mov	r0, r5
 800a944:	f7ff fd5a 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800a948:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a94a:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a94c:	aa06      	add	r2, sp, #24
 800a94e:	2190      	movs	r1, #144	@ 0x90
 800a950:	4628      	mov	r0, r5
 800a952:	f000 ff6b 	bl	800b82c <VL53L0X_RdDWord>
      Status |= VL53L0X_device_read_strobe(Dev);
 800a956:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800a958:	2275      	movs	r2, #117	@ 0x75
 800a95a:	2194      	movs	r1, #148	@ 0x94
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a95c:	4304      	orrs	r4, r0
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800a95e:	4628      	mov	r0, r5
      SignalRateMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 800a960:	f89d a01b 	ldrb.w	sl, [sp, #27]
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800a964:	f000 ff96 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a968:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800a96a:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a96c:	4628      	mov	r0, r5
 800a96e:	f7ff fd45 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800a972:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a974:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a976:	aa06      	add	r2, sp, #24
 800a978:	2190      	movs	r1, #144	@ 0x90
 800a97a:	4628      	mov	r0, r5
 800a97c:	f000 ff56 	bl	800b82c <VL53L0X_RdDWord>
      DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 800a980:	9a06      	ldr	r2, [sp, #24]
      Status |= VL53L0X_device_read_strobe(Dev);
 800a982:	b264      	sxtb	r4, r4
      DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 800a984:	0212      	lsls	r2, r2, #8
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800a986:	2194      	movs	r1, #148	@ 0x94
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a988:	4304      	orrs	r4, r0
      SignalRateMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 800a98a:	ea4a 0a08 	orr.w	sl, sl, r8
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800a98e:	4628      	mov	r0, r5
      DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 800a990:	fa1f f882 	uxth.w	r8, r2
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800a994:	2276      	movs	r2, #118	@ 0x76
 800a996:	f000 ff7d 	bl	800b894 <VL53L0X_WrByte>
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a99a:	b264      	sxtb	r4, r4
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800a99c:	4304      	orrs	r4, r0
      Status |= VL53L0X_device_read_strobe(Dev);
 800a99e:	4628      	mov	r0, r5
 800a9a0:	f7ff fd2c 	bl	800a3fc <VL53L0X_device_read_strobe>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800a9a4:	b264      	sxtb	r4, r4
      Status |= VL53L0X_device_read_strobe(Dev);
 800a9a6:	4304      	orrs	r4, r0
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a9a8:	aa06      	add	r2, sp, #24
 800a9aa:	2190      	movs	r1, #144	@ 0x90
 800a9ac:	4628      	mov	r0, r5
 800a9ae:	f000 ff3d 	bl	800b82c <VL53L0X_RdDWord>
      Status |= VL53L0X_device_read_strobe(Dev);
 800a9b2:	b264      	sxtb	r4, r4
      DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 800a9b4:	f89d 201b 	ldrb.w	r2, [sp, #27]
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a9b8:	4304      	orrs	r4, r0
 800a9ba:	b264      	sxtb	r4, r4
      DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 800a9bc:	ea42 0808 	orr.w	r8, r2, r8
 800a9c0:	e6a0      	b.n	800a704 <VL53L0X_get_info_from_device+0x2b8>
 800a9c2:	4643      	mov	r3, r8
 800a9c4:	e715      	b.n	800a7f2 <VL53L0X_get_info_from_device+0x3a6>
 800a9c6:	bf00      	nop

0800a9c8 <get_sequence_step_timeout>:
  return actual_timeout_period_us;
}

VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
                                        VL53L0X_SequenceStepId SequenceStepId,
                                        uint32_t *pTimeOutMicroSecs) {
 800a9c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9ca:	b085      	sub	sp, #20
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t CurrentVCSELPulsePeriodPClk;
  uint8_t EncodedTimeOutByte = 0;
 800a9cc:	2400      	movs	r4, #0
  uint16_t PreRangeTimeOutMClks;
  uint16_t FinalRangeTimeOutMClks = 0;
  uint16_t FinalRangeEncodedTimeOut;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 800a9ce:	2902      	cmp	r1, #2
  uint8_t EncodedTimeOutByte = 0;
 800a9d0:	f88d 4003 	strb.w	r4, [sp, #3]
  uint16_t PreRangeEncodedTimeOut = 0;
 800a9d4:	f8ad 4004 	strh.w	r4, [sp, #4]
                                        uint32_t *pTimeOutMicroSecs) {
 800a9d8:	4606      	mov	r6, r0
 800a9da:	4615      	mov	r5, r2
  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 800a9dc:	d907      	bls.n	800a9ee <get_sequence_step_timeout+0x26>
    }
    MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);

    TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev, MsrcTimeOutMClks,
                                                  CurrentVCSELPulsePeriodPClk);
  } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a9de:	2903      	cmp	r1, #3
 800a9e0:	d034      	beq.n	800aa4c <get_sequence_step_timeout+0x84>
      PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);

      TimeoutMicroSeconds = VL53L0X_calc_timeout_us(
          Dev, PreRangeTimeOutMClks, CurrentVCSELPulsePeriodPClk);
    }
  } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a9e2:	2904      	cmp	r1, #4
 800a9e4:	d021      	beq.n	800aa2a <get_sequence_step_timeout+0x62>
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a9e6:	4620      	mov	r0, r4
    FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
    TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev, FinalRangeTimeOutMClks,
                                                  CurrentVCSELPulsePeriodPClk);
  }

  *pTimeOutMicroSecs = TimeoutMicroSeconds;
 800a9e8:	602c      	str	r4, [r5, #0]

  return Status;
}
 800a9ea:	b005      	add	sp, #20
 800a9ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 800a9ee:	f10d 0202 	add.w	r2, sp, #2
 800a9f2:	4621      	mov	r1, r4
 800a9f4:	f7fe fba2 	bl	800913c <VL53L0X_GetVcselPulsePeriod>
    if (Status == VL53L0X_ERROR_NONE) {
 800a9f8:	2800      	cmp	r0, #0
 800a9fa:	d048      	beq.n	800aa8e <get_sequence_step_timeout+0xc6>
  macro_period_ps =
 800a9fc:	4b49      	ldr	r3, [pc, #292]	@ (800ab24 <get_sequence_step_timeout+0x15c>)
      (uint32_t)(macro_period_vclks * vcsel_period_pclks * PLL_period_ps);
 800a9fe:	f89d 2002 	ldrb.w	r2, [sp, #2]
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800aa02:	4949      	ldr	r1, [pc, #292]	@ (800ab28 <get_sequence_step_timeout+0x160>)
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 800aa04:	f89d 4003 	ldrb.w	r4, [sp, #3]
  macro_period_ps =
 800aa08:	fb03 f202 	mul.w	r2, r3, r2
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800aa0c:	f502 72fa 	add.w	r2, r2, #500	@ 0x1f4
 800aa10:	fba1 3202 	umull	r3, r2, r1, r2
 800aa14:	0993      	lsrs	r3, r2, #6
      ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 800aa16:	fb04 3403 	mla	r4, r4, r3, r3
 800aa1a:	eb04 14d2 	add.w	r4, r4, r2, lsr #7
  actual_timeout_period_us =
 800aa1e:	fba1 1404 	umull	r1, r4, r1, r4
 800aa22:	09a4      	lsrs	r4, r4, #6
  *pTimeOutMicroSecs = TimeoutMicroSeconds;
 800aa24:	602c      	str	r4, [r5, #0]
}
 800aa26:	b005      	add	sp, #20
 800aa28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800aa2a:	a902      	add	r1, sp, #8
 800aa2c:	f7fe fbee 	bl	800920c <VL53L0X_GetSequenceStepEnables>
    if (SchedulerSequenceSteps.PreRangeOn) {
 800aa30:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800aa34:	b393      	cbz	r3, 800aa9c <get_sequence_step_timeout+0xd4>
      Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 800aa36:	f10d 0702 	add.w	r7, sp, #2
 800aa3a:	463a      	mov	r2, r7
 800aa3c:	4621      	mov	r1, r4
 800aa3e:	4630      	mov	r0, r6
 800aa40:	f7fe fb7c 	bl	800913c <VL53L0X_GetVcselPulsePeriod>
      if (Status == VL53L0X_ERROR_NONE) {
 800aa44:	2800      	cmp	r0, #0
 800aa46:	d057      	beq.n	800aaf8 <get_sequence_step_timeout+0x130>
 800aa48:	4622      	mov	r2, r4
 800aa4a:	e032      	b.n	800aab2 <get_sequence_step_timeout+0xea>
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 800aa4c:	f10d 0202 	add.w	r2, sp, #2
 800aa50:	4621      	mov	r1, r4
 800aa52:	f7fe fb73 	bl	800913c <VL53L0X_GetVcselPulsePeriod>
    if (Status == VL53L0X_ERROR_NONE) {
 800aa56:	2800      	cmp	r0, #0
 800aa58:	d1c6      	bne.n	800a9e8 <get_sequence_step_timeout+0x20>
      Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 800aa5a:	4601      	mov	r1, r0
 800aa5c:	f10d 0202 	add.w	r2, sp, #2
 800aa60:	4630      	mov	r0, r6
 800aa62:	f7fe fb6b 	bl	800913c <VL53L0X_GetVcselPulsePeriod>
      if (Status == VL53L0X_ERROR_NONE) {
 800aa66:	2800      	cmp	r0, #0
 800aa68:	d055      	beq.n	800ab16 <get_sequence_step_timeout+0x14e>
      PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 800aa6a:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  macro_period_ps =
 800aa6e:	4a2d      	ldr	r2, [pc, #180]	@ (800ab24 <get_sequence_step_timeout+0x15c>)
      (uint32_t)(macro_period_vclks * vcsel_period_pclks * PLL_period_ps);
 800aa70:	f89d 3002 	ldrb.w	r3, [sp, #2]
  macro_period_ps =
 800aa74:	fb02 f303 	mul.w	r3, r2, r3
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 800aa78:	b2ca      	uxtb	r2, r1
                        << (uint32_t)((encoded_timeout & 0xFF00) >> 8)) +
 800aa7a:	0a09      	lsrs	r1, r1, #8
 800aa7c:	408a      	lsls	r2, r1
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800aa7e:	492a      	ldr	r1, [pc, #168]	@ (800ab28 <get_sequence_step_timeout+0x160>)
 800aa80:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 800aa84:	3201      	adds	r2, #1
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800aa86:	fba1 4303 	umull	r4, r3, r1, r3
      ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 800aa8a:	b292      	uxth	r2, r2
 800aa8c:	e01b      	b.n	800aac6 <get_sequence_step_timeout+0xfe>
      Status = VL53L0X_RdByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
 800aa8e:	f10d 0203 	add.w	r2, sp, #3
 800aa92:	2146      	movs	r1, #70	@ 0x46
 800aa94:	4630      	mov	r0, r6
 800aa96:	f000 fe13 	bl	800b6c0 <VL53L0X_RdByte>
 800aa9a:	e7af      	b.n	800a9fc <get_sequence_step_timeout+0x34>
    PreRangeTimeOutMClks = 0;
 800aa9c:	461c      	mov	r4, r3
 800aa9e:	f10d 0702 	add.w	r7, sp, #2
      Status = VL53L0X_GetVcselPulsePeriod(
 800aaa2:	463a      	mov	r2, r7
 800aaa4:	2101      	movs	r1, #1
 800aaa6:	4630      	mov	r0, r6
 800aaa8:	f7fe fb48 	bl	800913c <VL53L0X_GetVcselPulsePeriod>
    if (Status == VL53L0X_ERROR_NONE) {
 800aaac:	b1a8      	cbz	r0, 800aada <get_sequence_step_timeout+0x112>
      ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 800aaae:	4262      	negs	r2, r4
 800aab0:	b292      	uxth	r2, r2
  macro_period_ps =
 800aab2:	491c      	ldr	r1, [pc, #112]	@ (800ab24 <get_sequence_step_timeout+0x15c>)
      (uint32_t)(macro_period_vclks * vcsel_period_pclks * PLL_period_ps);
 800aab4:	f89d 3002 	ldrb.w	r3, [sp, #2]
  macro_period_ps =
 800aab8:	fb01 f303 	mul.w	r3, r1, r3
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800aabc:	491a      	ldr	r1, [pc, #104]	@ (800ab28 <get_sequence_step_timeout+0x160>)
 800aabe:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800aac2:	fba1 4303 	umull	r4, r3, r1, r3
 800aac6:	099e      	lsrs	r6, r3, #6
      ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 800aac8:	09dc      	lsrs	r4, r3, #7
 800aaca:	fb02 4406 	mla	r4, r2, r6, r4
  actual_timeout_period_us =
 800aace:	fba1 1404 	umull	r1, r4, r1, r4
 800aad2:	09a4      	lsrs	r4, r4, #6
  *pTimeOutMicroSecs = TimeoutMicroSeconds;
 800aad4:	602c      	str	r4, [r5, #0]
}
 800aad6:	b005      	add	sp, #20
 800aad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
          VL53L0X_RdWord(Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800aada:	f10d 0206 	add.w	r2, sp, #6
 800aade:	2171      	movs	r1, #113	@ 0x71
 800aae0:	4630      	mov	r0, r6
 800aae2:	f000 fe6f 	bl	800b7c4 <VL53L0X_RdWord>
      FinalRangeTimeOutMClks = VL53L0X_decode_timeout(FinalRangeEncodedTimeOut);
 800aae6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 800aaea:	b2da      	uxtb	r2, r3
                        << (uint32_t)((encoded_timeout & 0xFF00) >> 8)) +
 800aaec:	0a1b      	lsrs	r3, r3, #8
 800aaee:	409a      	lsls	r2, r3
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 800aaf0:	3201      	adds	r2, #1
    FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800aaf2:	1b12      	subs	r2, r2, r4
      ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 800aaf4:	b292      	uxth	r2, r2
 800aaf6:	e7dc      	b.n	800aab2 <get_sequence_step_timeout+0xea>
            VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800aaf8:	aa01      	add	r2, sp, #4
 800aafa:	2151      	movs	r1, #81	@ 0x51
 800aafc:	4630      	mov	r0, r6
 800aafe:	f000 fe61 	bl	800b7c4 <VL53L0X_RdWord>
        PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 800ab02:	f8bd 2004 	ldrh.w	r2, [sp, #4]
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 800ab06:	b2d3      	uxtb	r3, r2
                        << (uint32_t)((encoded_timeout & 0xFF00) >> 8)) +
 800ab08:	0a12      	lsrs	r2, r2, #8
 800ab0a:	4093      	lsls	r3, r2
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 800ab0c:	3301      	adds	r3, #1
        PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 800ab0e:	b29c      	uxth	r4, r3
    if (Status == VL53L0X_ERROR_NONE) {
 800ab10:	2800      	cmp	r0, #0
 800ab12:	d0c6      	beq.n	800aaa2 <get_sequence_step_timeout+0xda>
 800ab14:	e7cb      	b.n	800aaae <get_sequence_step_timeout+0xe6>
            VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800ab16:	aa01      	add	r2, sp, #4
 800ab18:	2151      	movs	r1, #81	@ 0x51
 800ab1a:	4630      	mov	r0, r6
 800ab1c:	f000 fe52 	bl	800b7c4 <VL53L0X_RdWord>
 800ab20:	e7a3      	b.n	800aa6a <get_sequence_step_timeout+0xa2>
 800ab22:	bf00      	nop
 800ab24:	003a2f00 	.word	0x003a2f00
 800ab28:	10624dd3 	.word	0x10624dd3

0800ab2c <set_sequence_step_timeout>:

VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
                                        VL53L0X_SequenceStepId SequenceStepId,
                                        uint32_t TimeOutMicroSecs) {
 800ab2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t MsrcRangeTimeOutMClks;
  uint16_t FinalRangeTimeOutMClks;
  uint16_t FinalRangeEncodedTimeOut;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 800ab2e:	2902      	cmp	r1, #2
                                        uint32_t TimeOutMicroSecs) {
 800ab30:	b085      	sub	sp, #20
 800ab32:	4604      	mov	r4, r0
 800ab34:	4615      	mov	r5, r2
  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 800ab36:	d915      	bls.n	800ab64 <set_sequence_step_timeout+0x38>
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
                              MsrcEncodedTimeOut);
    }
  } else {

    if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800ab38:	2903      	cmp	r1, #3
 800ab3a:	d07e      	beq.n	800ac3a <set_sequence_step_timeout+0x10e>

      if (Status == VL53L0X_ERROR_NONE) {
        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
                                           TimeOutMicroSecs);
      }
    } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800ab3c:	2904      	cmp	r1, #4
 800ab3e:	f040 80b6 	bne.w	800acae <set_sequence_step_timeout+0x182>
       * must be added. To do this both final and pre-range
       * timeouts must be expressed in macro periods MClks
       * because they have different vcsel periods.
       */

      VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800ab42:	a902      	add	r1, sp, #8
 800ab44:	f7fe fb62 	bl	800920c <VL53L0X_GetSequenceStepEnables>
      PreRangeTimeOutMClks = 0;
      if (SchedulerSequenceSteps.PreRangeOn) {
 800ab48:	f89d 600b 	ldrb.w	r6, [sp, #11]

        /* Retrieve PRE-RANGE VCSEL Period */
        Status = VL53L0X_GetVcselPulsePeriod(
 800ab4c:	f10d 0705 	add.w	r7, sp, #5
      if (SchedulerSequenceSteps.PreRangeOn) {
 800ab50:	2e00      	cmp	r6, #0
 800ab52:	d03f      	beq.n	800abd4 <set_sequence_step_timeout+0xa8>
        Status = VL53L0X_GetVcselPulsePeriod(
 800ab54:	463a      	mov	r2, r7
 800ab56:	2100      	movs	r1, #0
 800ab58:	4620      	mov	r0, r4
 800ab5a:	f7fe faef 	bl	800913c <VL53L0X_GetVcselPulsePeriod>
            Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, &CurrentVCSELPulsePeriodPClk);

        /* Retrieve PRE-RANGE Timeout in Macro periods
         * (MCLKS) */
        if (Status == VL53L0X_ERROR_NONE) {
 800ab5e:	b350      	cbz	r0, 800abb6 <set_sequence_step_timeout+0x8a>
      }
    } else
      Status = VL53L0X_ERROR_INVALID_PARAMS;
  }
  return Status;
}
 800ab60:	b005      	add	sp, #20
 800ab62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 800ab64:	f10d 0205 	add.w	r2, sp, #5
 800ab68:	2100      	movs	r1, #0
 800ab6a:	f7fe fae7 	bl	800913c <VL53L0X_GetVcselPulsePeriod>
    if (Status == VL53L0X_ERROR_NONE) {
 800ab6e:	2800      	cmp	r0, #0
 800ab70:	d1f6      	bne.n	800ab60 <set_sequence_step_timeout+0x34>
  macro_period_ps =
 800ab72:	4951      	ldr	r1, [pc, #324]	@ (800acb8 <set_sequence_step_timeout+0x18c>)
      (uint32_t)(macro_period_vclks * vcsel_period_pclks * PLL_period_ps);
 800ab74:	f89d 3005 	ldrb.w	r3, [sp, #5]
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800ab78:	4a50      	ldr	r2, [pc, #320]	@ (800acbc <set_sequence_step_timeout+0x190>)
  macro_period_ps =
 800ab7a:	fb01 f303 	mul.w	r3, r1, r3
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800ab7e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800ab82:	fba2 2303 	umull	r2, r3, r2, r3
 800ab86:	09da      	lsrs	r2, r3, #7
 800ab88:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800ab8c:	099b      	lsrs	r3, r3, #6
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800ab8e:	fb01 2205 	mla	r2, r1, r5, r2
  timeout_period_mclks =
 800ab92:	fbb2 f2f3 	udiv	r2, r2, r3
      if (MsrcRangeTimeOutMClks > 256)
 800ab96:	b293      	uxth	r3, r2
 800ab98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab9c:	f200 8084 	bhi.w	800aca8 <set_sequence_step_timeout+0x17c>
        MsrcEncodedTimeOut = (uint8_t)MsrcRangeTimeOutMClks - 1;
 800aba0:	3a01      	subs	r2, #1
 800aba2:	b2d2      	uxtb	r2, r2
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, LastEncodedTimeout,
 800aba4:	4613      	mov	r3, r2
 800aba6:	f8a4 30d8 	strh.w	r3, [r4, #216]	@ 0xd8
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
 800abaa:	2146      	movs	r1, #70	@ 0x46
 800abac:	4620      	mov	r0, r4
 800abae:	f000 fe71 	bl	800b894 <VL53L0X_WrByte>
}
 800abb2:	b005      	add	sp, #20
 800abb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
          Status = VL53L0X_RdWord(Dev, 0x51, &PreRangeEncodedTimeOut);
 800abb6:	f10d 0206 	add.w	r2, sp, #6
 800abba:	2151      	movs	r1, #81	@ 0x51
 800abbc:	4620      	mov	r0, r4
 800abbe:	f000 fe01 	bl	800b7c4 <VL53L0X_RdWord>
      if (Status == VL53L0X_ERROR_NONE) {
 800abc2:	2800      	cmp	r0, #0
 800abc4:	d1cc      	bne.n	800ab60 <set_sequence_step_timeout+0x34>
          PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 800abc6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 800abca:	b2de      	uxtb	r6, r3
                        << (uint32_t)((encoded_timeout & 0xFF00) >> 8)) +
 800abcc:	0a1b      	lsrs	r3, r3, #8
 800abce:	409e      	lsls	r6, r3
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 800abd0:	3601      	adds	r6, #1
          PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 800abd2:	b2b6      	uxth	r6, r6
            VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
 800abd4:	463a      	mov	r2, r7
 800abd6:	2101      	movs	r1, #1
 800abd8:	4620      	mov	r0, r4
 800abda:	f7fe faaf 	bl	800913c <VL53L0X_GetVcselPulsePeriod>
      if (Status == VL53L0X_ERROR_NONE) {
 800abde:	2800      	cmp	r0, #0
 800abe0:	d1be      	bne.n	800ab60 <set_sequence_step_timeout+0x34>
  macro_period_ps =
 800abe2:	4b35      	ldr	r3, [pc, #212]	@ (800acb8 <set_sequence_step_timeout+0x18c>)
      (uint32_t)(macro_period_vclks * vcsel_period_pclks * PLL_period_ps);
 800abe4:	f89d 2005 	ldrb.w	r2, [sp, #5]
  macro_period_ps =
 800abe8:	fb03 f202 	mul.w	r2, r3, r2
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800abec:	4b33      	ldr	r3, [pc, #204]	@ (800acbc <set_sequence_step_timeout+0x190>)
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800abee:	f502 72fa 	add.w	r2, r2, #500	@ 0x1f4
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800abf2:	fba3 3202 	umull	r3, r2, r3, r2
 800abf6:	09d3      	lsrs	r3, r2, #7
 800abf8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800abfc:	0992      	lsrs	r2, r2, #6
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800abfe:	fb01 3305 	mla	r3, r1, r5, r3
  timeout_period_mclks =
 800ac02:	fbb3 f3f2 	udiv	r3, r3, r2
        FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800ac06:	fa16 f383 	uxtah	r3, r6, r3
            VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800ac0a:	b29a      	uxth	r2, r3
  if (timeout_macro_clks > 0) {
 800ac0c:	b162      	cbz	r2, 800ac28 <set_sequence_step_timeout+0xfc>
    ls_byte = timeout_macro_clks - 1;
 800ac0e:	3a01      	subs	r2, #1
    while ((ls_byte & 0xFFFFFF00) > 0) {
 800ac10:	2aff      	cmp	r2, #255	@ 0xff
  uint16_t ms_byte = 0;
 800ac12:	4603      	mov	r3, r0
    while ((ls_byte & 0xFFFFFF00) > 0) {
 800ac14:	d906      	bls.n	800ac24 <set_sequence_step_timeout+0xf8>
      ls_byte = ls_byte >> 1;
 800ac16:	0852      	lsrs	r2, r2, #1
      ms_byte++;
 800ac18:	3301      	adds	r3, #1
    while ((ls_byte & 0xFFFFFF00) > 0) {
 800ac1a:	2aff      	cmp	r2, #255	@ 0xff
      ms_byte++;
 800ac1c:	b29b      	uxth	r3, r3
    while ((ls_byte & 0xFFFFFF00) > 0) {
 800ac1e:	d8fa      	bhi.n	800ac16 <set_sequence_step_timeout+0xea>
    encoded_timeout = (ms_byte << 8) + (uint16_t)(ls_byte & 0x000000FF);
 800ac20:	021b      	lsls	r3, r3, #8
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	4413      	add	r3, r2
 800ac26:	b29a      	uxth	r2, r3
          Status = VL53L0X_WrWord(Dev, 0x71, FinalRangeEncodedTimeOut);
 800ac28:	2171      	movs	r1, #113	@ 0x71
 800ac2a:	4620      	mov	r0, r4
 800ac2c:	f000 fe4e 	bl	800b8cc <VL53L0X_WrWord>
        if (Status == VL53L0X_ERROR_NONE) {
 800ac30:	2800      	cmp	r0, #0
 800ac32:	d195      	bne.n	800ab60 <set_sequence_step_timeout+0x34>
          VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs,
 800ac34:	f8c4 50dc 	str.w	r5, [r4, #220]	@ 0xdc
 800ac38:	e792      	b.n	800ab60 <set_sequence_step_timeout+0x34>
        Status = VL53L0X_GetVcselPulsePeriod(
 800ac3a:	f10d 0205 	add.w	r2, sp, #5
 800ac3e:	2100      	movs	r1, #0
 800ac40:	f7fe fa7c 	bl	800913c <VL53L0X_GetVcselPulsePeriod>
  macro_period_ps =
 800ac44:	4a1c      	ldr	r2, [pc, #112]	@ (800acb8 <set_sequence_step_timeout+0x18c>)
      (uint32_t)(macro_period_vclks * vcsel_period_pclks * PLL_period_ps);
 800ac46:	f89d 3005 	ldrb.w	r3, [sp, #5]
  macro_period_ps =
 800ac4a:	fb02 f303 	mul.w	r3, r2, r3
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800ac4e:	4a1b      	ldr	r2, [pc, #108]	@ (800acbc <set_sequence_step_timeout+0x190>)
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800ac50:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800ac54:	fba2 2303 	umull	r2, r3, r2, r3
 800ac58:	09da      	lsrs	r2, r3, #7
 800ac5a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ac5e:	fb01 2205 	mla	r2, r1, r5, r2
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800ac62:	099b      	lsrs	r3, r3, #6
  timeout_period_mclks =
 800ac64:	fbb2 f2f3 	udiv	r2, r2, r3
 800ac68:	b292      	uxth	r2, r2
  if (timeout_macro_clks > 0) {
 800ac6a:	b162      	cbz	r2, 800ac86 <set_sequence_step_timeout+0x15a>
    ls_byte = timeout_macro_clks - 1;
 800ac6c:	1e51      	subs	r1, r2, #1
    while ((ls_byte & 0xFFFFFF00) > 0) {
 800ac6e:	29ff      	cmp	r1, #255	@ 0xff
 800ac70:	d920      	bls.n	800acb4 <set_sequence_step_timeout+0x188>
  uint16_t ms_byte = 0;
 800ac72:	2300      	movs	r3, #0
      ls_byte = ls_byte >> 1;
 800ac74:	0849      	lsrs	r1, r1, #1
      ms_byte++;
 800ac76:	3301      	adds	r3, #1
    while ((ls_byte & 0xFFFFFF00) > 0) {
 800ac78:	29ff      	cmp	r1, #255	@ 0xff
      ms_byte++;
 800ac7a:	b29b      	uxth	r3, r3
    while ((ls_byte & 0xFFFFFF00) > 0) {
 800ac7c:	d8fa      	bhi.n	800ac74 <set_sequence_step_timeout+0x148>
    encoded_timeout = (ms_byte << 8) + (uint16_t)(ls_byte & 0x000000FF);
 800ac7e:	021a      	lsls	r2, r3, #8
 800ac80:	b292      	uxth	r2, r2
 800ac82:	440a      	add	r2, r1
 800ac84:	b292      	uxth	r2, r2
        PreRangeEncodedTimeOut = VL53L0X_encode_timeout(PreRangeTimeOutMClks);
 800ac86:	f8ad 2006 	strh.w	r2, [sp, #6]
        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, LastEncodedTimeout,
 800ac8a:	f8a4 20d8 	strh.w	r2, [r4, #216]	@ 0xd8
      if (Status == VL53L0X_ERROR_NONE) {
 800ac8e:	2800      	cmp	r0, #0
 800ac90:	f47f af66 	bne.w	800ab60 <set_sequence_step_timeout+0x34>
            VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800ac94:	2151      	movs	r1, #81	@ 0x51
 800ac96:	4620      	mov	r0, r4
 800ac98:	f000 fe18 	bl	800b8cc <VL53L0X_WrWord>
      if (Status == VL53L0X_ERROR_NONE) {
 800ac9c:	2800      	cmp	r0, #0
 800ac9e:	f47f af5f 	bne.w	800ab60 <set_sequence_step_timeout+0x34>
        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
 800aca2:	f8c4 50e4 	str.w	r5, [r4, #228]	@ 0xe4
 800aca6:	e75b      	b.n	800ab60 <set_sequence_step_timeout+0x34>
 800aca8:	23ff      	movs	r3, #255	@ 0xff
        MsrcEncodedTimeOut = 255;
 800acaa:	461a      	mov	r2, r3
 800acac:	e77b      	b.n	800aba6 <set_sequence_step_timeout+0x7a>
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 800acae:	f06f 0003 	mvn.w	r0, #3
 800acb2:	e755      	b.n	800ab60 <set_sequence_step_timeout+0x34>
    while ((ls_byte & 0xFFFFFF00) > 0) {
 800acb4:	2200      	movs	r2, #0
 800acb6:	e7e4      	b.n	800ac82 <set_sequence_step_timeout+0x156>
 800acb8:	003a2f00 	.word	0x003a2f00
 800acbc:	10624dd3 	.word	0x10624dd3

0800acc0 <VL53L0X_get_vcsel_pulse_period>:
}

VL53L0X_Error
VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
                               VL53L0X_VcselPeriod VcselPeriodType,
                               uint8_t *pVCSELPulsePeriodPCLK) {
 800acc0:	b510      	push	{r4, lr}
 800acc2:	4614      	mov	r4, r2
 800acc4:	b082      	sub	sp, #8
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  uint8_t vcsel_period_reg;

  switch (VcselPeriodType) {
 800acc6:	b191      	cbz	r1, 800acee <VL53L0X_get_vcsel_pulse_period+0x2e>
 800acc8:	2901      	cmp	r1, #1
 800acca:	d003      	beq.n	800acd4 <VL53L0X_get_vcsel_pulse_period+0x14>
 800accc:	f06f 0003 	mvn.w	r0, #3

  if (Status == VL53L0X_ERROR_NONE)
    *pVCSELPulsePeriodPCLK = VL53L0X_decode_vcsel_period(vcsel_period_reg);

  return Status;
}
 800acd0:	b002      	add	sp, #8
 800acd2:	bd10      	pop	{r4, pc}
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
 800acd4:	f10d 0207 	add.w	r2, sp, #7
 800acd8:	2170      	movs	r1, #112	@ 0x70
 800acda:	f000 fcf1 	bl	800b6c0 <VL53L0X_RdByte>
  if (Status == VL53L0X_ERROR_NONE)
 800acde:	b920      	cbnz	r0, 800acea <VL53L0X_get_vcsel_pulse_period+0x2a>
  vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800ace0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ace4:	3301      	adds	r3, #1
 800ace6:	005b      	lsls	r3, r3, #1
    *pVCSELPulsePeriodPCLK = VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800ace8:	7023      	strb	r3, [r4, #0]
}
 800acea:	b002      	add	sp, #8
 800acec:	bd10      	pop	{r4, pc}
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
 800acee:	f10d 0207 	add.w	r2, sp, #7
 800acf2:	2150      	movs	r1, #80	@ 0x50
 800acf4:	f000 fce4 	bl	800b6c0 <VL53L0X_RdByte>
    break;
 800acf8:	e7f1      	b.n	800acde <VL53L0X_get_vcsel_pulse_period+0x1e>
 800acfa:	bf00      	nop

0800acfc <VL53L0X_set_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
 800acfc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t MsrcOverheadMicroSeconds = 660;
  uint32_t TccOverheadMicroSeconds = 590;
  uint32_t DssOverheadMicroSeconds = 690;
  uint32_t PreRangeOverheadMicroSeconds = 660;
  uint32_t FinalRangeOverheadMicroSeconds = 550;
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 800acfe:	2300      	movs	r3, #0
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
 800ad00:	b085      	sub	sp, #20
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 800ad02:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800ad06:	e9cd 2300 	strd	r2, r3, [sp]
  uint32_t cMinTimingBudgetMicroSeconds = 20000;
  uint32_t SubTimeout = 0;

  if (MeasurementTimingBudgetMicroSeconds < cMinTimingBudgetMicroSeconds) {
 800ad0a:	f644 631f 	movw	r3, #19999	@ 0x4e1f
 800ad0e:	4299      	cmp	r1, r3
 800ad10:	d95a      	bls.n	800adc8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xcc>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
    return Status;
  }

  FinalRangeTimingBudgetMicroSeconds =
 800ad12:	460d      	mov	r5, r1
      MeasurementTimingBudgetMicroSeconds -
      (StartOverheadMicroSeconds + EndOverheadMicroSeconds);

  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800ad14:	a902      	add	r1, sp, #8
 800ad16:	4606      	mov	r6, r0
 800ad18:	f7fe fa78 	bl	800920c <VL53L0X_GetSequenceStepEnables>

  if (Status == VL53L0X_ERROR_NONE &&
 800ad1c:	4604      	mov	r4, r0
 800ad1e:	b988      	cbnz	r0, 800ad44 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x48>
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 800ad20:	f89d 2009 	ldrb.w	r2, [sp, #9]
 800ad24:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800ad28:	4313      	orrs	r3, r2
 800ad2a:	f89d 200a 	ldrb.w	r2, [sp, #10]
 800ad2e:	4313      	orrs	r3, r2
  FinalRangeTimingBudgetMicroSeconds =
 800ad30:	f6a5 07e8 	subw	r7, r5, #2280	@ 0x8e8
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 800ad34:	d109      	bne.n	800ad4a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x4e>
  if (Status != VL53L0X_ERROR_NONE) {

    return Status;
  }

  if (SchedulerSequenceSteps.PreRangeOn) {
 800ad36:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800ad3a:	bb1b      	cbnz	r3, 800ad84 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x88>
      /* Requested timeout too big. */
      Status = VL53L0X_ERROR_INVALID_PARAMS;
    }
  }

  if (Status == VL53L0X_ERROR_NONE && SchedulerSequenceSteps.FinalRangeOn) {
 800ad3c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d138      	bne.n	800adb6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xba>
    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
                              MeasurementTimingBudgetMicroSeconds);
  }

  return Status;
}
 800ad44:	4620      	mov	r0, r4
 800ad46:	b005      	add	sp, #20
 800ad48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_MSRC,
 800ad4a:	466a      	mov	r2, sp
 800ad4c:	2102      	movs	r1, #2
 800ad4e:	4630      	mov	r0, r6
 800ad50:	f7ff fe3a 	bl	800a9c8 <get_sequence_step_timeout>
    if (Status != VL53L0X_ERROR_NONE)
 800ad54:	bb08      	cbnz	r0, 800ad9a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9e>
    if (SchedulerSequenceSteps.TccOn) {
 800ad56:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800ad5a:	b12b      	cbz	r3, 800ad68 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x6c>
      SubTimeout = MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 800ad5c:	9b00      	ldr	r3, [sp, #0]
 800ad5e:	f203 234e 	addw	r3, r3, #590	@ 0x24e
      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800ad62:	429f      	cmp	r7, r3
 800ad64:	d930      	bls.n	800adc8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xcc>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800ad66:	1aff      	subs	r7, r7, r3
    if (SchedulerSequenceSteps.DssOn) {
 800ad68:	f89d 300a 	ldrb.w	r3, [sp, #10]
 800ad6c:	b9cb      	cbnz	r3, 800ada2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa6>
    } else if (SchedulerSequenceSteps.MsrcOn) {
 800ad6e:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d0df      	beq.n	800ad36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x3a>
      SubTimeout = MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 800ad76:	9b00      	ldr	r3, [sp, #0]
 800ad78:	f503 7325 	add.w	r3, r3, #660	@ 0x294
      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800ad7c:	429f      	cmp	r7, r3
 800ad7e:	d923      	bls.n	800adc8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xcc>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800ad80:	1aff      	subs	r7, r7, r3
 800ad82:	e7d8      	b.n	800ad36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x3a>
    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 800ad84:	aa01      	add	r2, sp, #4
 800ad86:	2103      	movs	r1, #3
 800ad88:	4630      	mov	r0, r6
 800ad8a:	f7ff fe1d 	bl	800a9c8 <get_sequence_step_timeout>
    SubTimeout = PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
 800ad8e:	9b01      	ldr	r3, [sp, #4]
 800ad90:	f503 7325 	add.w	r3, r3, #660	@ 0x294
    if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800ad94:	429f      	cmp	r7, r3
 800ad96:	d917      	bls.n	800adc8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xcc>
  if (Status == VL53L0X_ERROR_NONE && SchedulerSequenceSteps.FinalRangeOn) {
 800ad98:	b1d8      	cbz	r0, 800add2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xd6>
 800ad9a:	4604      	mov	r4, r0
}
 800ad9c:	4620      	mov	r0, r4
 800ad9e:	b005      	add	sp, #20
 800ada0:	bdf0      	pop	{r4, r5, r6, r7, pc}
          2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 800ada2:	9b00      	ldr	r3, [sp, #0]
 800ada4:	f203 23b2 	addw	r3, r3, #690	@ 0x2b2
      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800ada8:	ebb7 0f43 	cmp.w	r7, r3, lsl #1
      SubTimeout =
 800adac:	ea4f 0243 	mov.w	r2, r3, lsl #1
      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800adb0:	d90a      	bls.n	800adc8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xcc>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800adb2:	1abf      	subs	r7, r7, r2
 800adb4:	e7bf      	b.n	800ad36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x3a>
    Status = set_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 800adb6:	f2a7 2226 	subw	r2, r7, #550	@ 0x226
 800adba:	2104      	movs	r1, #4
 800adbc:	4630      	mov	r0, r6
 800adbe:	f7ff feb5 	bl	800ab2c <set_sequence_step_timeout>
    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 800adc2:	6175      	str	r5, [r6, #20]
    Status = set_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 800adc4:	4604      	mov	r4, r0
    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 800adc6:	e7bd      	b.n	800ad44 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x48>
    return Status;
 800adc8:	f06f 0403 	mvn.w	r4, #3
}
 800adcc:	4620      	mov	r0, r4
 800adce:	b005      	add	sp, #20
 800add0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800add2:	1aff      	subs	r7, r7, r3
 800add4:	e7b2      	b.n	800ad3c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x40>
 800add6:	bf00      	nop

0800add8 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 800add8:	b570      	push	{r4, r5, r6, lr}
  uint32_t PreRangeOverheadMicroSeconds = 660;
  uint32_t FinalRangeOverheadMicroSeconds = 550;
  uint32_t PreRangeTimeoutMicroSeconds = 0;

  /* Start and end overhead times always present */
  *pMeasurementTimingBudgetMicroSeconds =
 800adda:	f640 3336 	movw	r3, #2870	@ 0xb36
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 800adde:	b086      	sub	sp, #24
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 800ade0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
  *pMeasurementTimingBudgetMicroSeconds =
 800ade4:	600b      	str	r3, [r1, #0]
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 800ade6:	460e      	mov	r6, r1
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 800ade8:	2300      	movs	r3, #0
      StartOverheadMicroSeconds + EndOverheadMicroSeconds;

  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800adea:	a904      	add	r1, sp, #16
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 800adec:	e9cd 2302 	strd	r2, r3, [sp, #8]
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 800adf0:	4605      	mov	r5, r0
  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800adf2:	f7fe fa0b 	bl	800920c <VL53L0X_GetSequenceStepEnables>

  if (Status != VL53L0X_ERROR_NONE) {
 800adf6:	4604      	mov	r4, r0
 800adf8:	b988      	cbnz	r0, 800ae1e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x46>

    return Status;
  }

  if (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 800adfa:	f89d 2011 	ldrb.w	r2, [sp, #17]
 800adfe:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800ae02:	4313      	orrs	r3, r2
 800ae04:	f89d 2012 	ldrb.w	r2, [sp, #18]
 800ae08:	4313      	orrs	r3, r2
 800ae0a:	d10b      	bne.n	800ae24 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x4c>
      }
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
    if (SchedulerSequenceSteps.PreRangeOn) {
 800ae0c:	f89d 3013 	ldrb.w	r3, [sp, #19]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d140      	bne.n	800ae96 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xbe>
          PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
    if (SchedulerSequenceSteps.FinalRangeOn) {
 800ae14:	f89d 3014 	ldrb.w	r3, [sp, #20]
 800ae18:	bb0b      	cbnz	r3, 800ae5e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x86>
          (FinalRangeTimeoutMicroSeconds + FinalRangeOverheadMicroSeconds);
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 800ae1a:	6833      	ldr	r3, [r6, #0]
 800ae1c:	616b      	str	r3, [r5, #20]
                              *pMeasurementTimingBudgetMicroSeconds);
  }

  return Status;
}
 800ae1e:	4620      	mov	r0, r4
 800ae20:	b006      	add	sp, #24
 800ae22:	bd70      	pop	{r4, r5, r6, pc}
    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_MSRC,
 800ae24:	aa02      	add	r2, sp, #8
 800ae26:	2102      	movs	r1, #2
 800ae28:	4628      	mov	r0, r5
 800ae2a:	f7ff fdcd 	bl	800a9c8 <get_sequence_step_timeout>
    if (Status == VL53L0X_ERROR_NONE) {
 800ae2e:	bb18      	cbnz	r0, 800ae78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xa0>
      if (SchedulerSequenceSteps.TccOn) {
 800ae30:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800ae34:	b12b      	cbz	r3, 800ae42 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
            MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 800ae36:	9a02      	ldr	r2, [sp, #8]
        *pMeasurementTimingBudgetMicroSeconds +=
 800ae38:	6833      	ldr	r3, [r6, #0]
            MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 800ae3a:	f202 224e 	addw	r2, r2, #590	@ 0x24e
        *pMeasurementTimingBudgetMicroSeconds +=
 800ae3e:	4413      	add	r3, r2
 800ae40:	6033      	str	r3, [r6, #0]
      if (SchedulerSequenceSteps.DssOn) {
 800ae42:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800ae46:	b9db      	cbnz	r3, 800ae80 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xa8>
      } else if (SchedulerSequenceSteps.MsrcOn) {
 800ae48:	f89d 3011 	ldrb.w	r3, [sp, #17]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d0dd      	beq.n	800ae0c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x34>
            MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 800ae50:	9a02      	ldr	r2, [sp, #8]
        *pMeasurementTimingBudgetMicroSeconds +=
 800ae52:	6833      	ldr	r3, [r6, #0]
            MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 800ae54:	f502 7225 	add.w	r2, r2, #660	@ 0x294
        *pMeasurementTimingBudgetMicroSeconds +=
 800ae58:	4413      	add	r3, r2
 800ae5a:	6033      	str	r3, [r6, #0]
 800ae5c:	e7d6      	b.n	800ae0c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x34>
      Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 800ae5e:	aa01      	add	r2, sp, #4
 800ae60:	2104      	movs	r1, #4
 800ae62:	4628      	mov	r0, r5
 800ae64:	f7ff fdb0 	bl	800a9c8 <get_sequence_step_timeout>
          (FinalRangeTimeoutMicroSeconds + FinalRangeOverheadMicroSeconds);
 800ae68:	9b01      	ldr	r3, [sp, #4]
      *pMeasurementTimingBudgetMicroSeconds +=
 800ae6a:	6832      	ldr	r2, [r6, #0]
          (FinalRangeTimeoutMicroSeconds + FinalRangeOverheadMicroSeconds);
 800ae6c:	f203 2326 	addw	r3, r3, #550	@ 0x226
      *pMeasurementTimingBudgetMicroSeconds +=
 800ae70:	4413      	add	r3, r2
 800ae72:	6033      	str	r3, [r6, #0]
  if (Status == VL53L0X_ERROR_NONE) {
 800ae74:	2800      	cmp	r0, #0
 800ae76:	d0d1      	beq.n	800ae1c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x44>
 800ae78:	4604      	mov	r4, r0
}
 800ae7a:	4620      	mov	r0, r4
 800ae7c:	b006      	add	sp, #24
 800ae7e:	bd70      	pop	{r4, r5, r6, pc}
            2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 800ae80:	9a02      	ldr	r2, [sp, #8]
        *pMeasurementTimingBudgetMicroSeconds +=
 800ae82:	6833      	ldr	r3, [r6, #0]
            2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 800ae84:	f202 22b2 	addw	r2, r2, #690	@ 0x2b2
        *pMeasurementTimingBudgetMicroSeconds +=
 800ae88:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800ae8c:	6033      	str	r3, [r6, #0]
    if (SchedulerSequenceSteps.PreRangeOn) {
 800ae8e:	f89d 3013 	ldrb.w	r3, [sp, #19]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d0be      	beq.n	800ae14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x3c>
      Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 800ae96:	aa03      	add	r2, sp, #12
 800ae98:	2103      	movs	r1, #3
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	f7ff fd94 	bl	800a9c8 <get_sequence_step_timeout>
          PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
 800aea0:	9b03      	ldr	r3, [sp, #12]
 800aea2:	f503 7225 	add.w	r2, r3, #660	@ 0x294
      *pMeasurementTimingBudgetMicroSeconds +=
 800aea6:	6833      	ldr	r3, [r6, #0]
 800aea8:	4413      	add	r3, r2
 800aeaa:	6033      	str	r3, [r6, #0]
  if (Status == VL53L0X_ERROR_NONE) {
 800aeac:	2800      	cmp	r0, #0
 800aeae:	d0b1      	beq.n	800ae14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x3c>
 800aeb0:	4604      	mov	r4, r0
 800aeb2:	e7e2      	b.n	800ae7a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xa2>

0800aeb4 <VL53L0X_load_tuning_settings>:

VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
                                           uint8_t *pTuningSettingBuffer) {
 800aeb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t localBuffer[4]; /* max */
  uint16_t Temp16;

  Index = 0;

  while ((*(pTuningSettingBuffer + Index) != 0) &&
 800aeb8:	780d      	ldrb	r5, [r1, #0]
                                           uint8_t *pTuningSettingBuffer) {
 800aeba:	b082      	sub	sp, #8
  while ((*(pTuningSettingBuffer + Index) != 0) &&
 800aebc:	b30d      	cbz	r5, 800af02 <VL53L0X_load_tuning_settings+0x4e>
 800aebe:	460e      	mov	r6, r1
 800aec0:	4607      	mov	r7, r0
  Index = 0;
 800aec2:	2400      	movs	r4, #0
         (Status == VL53L0X_ERROR_NONE)) {
    NumberOfWrites = *(pTuningSettingBuffer + Index);
    Index++;
    if (NumberOfWrites == 0xFF) {
 800aec4:	2dff      	cmp	r5, #255	@ 0xff
    Index++;
 800aec6:	f104 0301 	add.w	r3, r4, #1
    if (NumberOfWrites == 0xFF) {
 800aeca:	d006      	beq.n	800aeda <VL53L0X_load_tuning_settings+0x26>
        break;
      default: /* invalid parameter */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
      }

    } else if (NumberOfWrites <= 4) {
 800aecc:	2d04      	cmp	r5, #4
 800aece:	d941      	bls.n	800af54 <VL53L0X_load_tuning_settings+0xa0>
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aed0:	f06f 0003 	mvn.w	r0, #3
      Status = VL53L0X_ERROR_INVALID_PARAMS;
    }
  }

  return Status;
}
 800aed4:	b002      	add	sp, #8
 800aed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      switch (SelectParam) {
 800aeda:	5cf3      	ldrb	r3, [r6, r3]
      Index++;
 800aedc:	1ca2      	adds	r2, r4, #2
      switch (SelectParam) {
 800aede:	2b03      	cmp	r3, #3
 800aee0:	d8f6      	bhi.n	800aed0 <VL53L0X_load_tuning_settings+0x1c>
 800aee2:	e8df f003 	tbb	[pc, r3]
 800aee6:	1d2a      	.short	0x1d2a
 800aee8:	0210      	.short	0x0210
        lsb = *(pTuningSettingBuffer + Index);
 800aeea:	1933      	adds	r3, r6, r4
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800aeec:	5cb2      	ldrb	r2, [r6, r2]
        lsb = *(pTuningSettingBuffer + Index);
 800aeee:	78db      	ldrb	r3, [r3, #3]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800aef0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
        Index++;
 800aef4:	3404      	adds	r4, #4
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800aef6:	b29b      	uxth	r3, r3
        PALDevDataSet(Dev, targetRefRate, Temp16);
 800aef8:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
  while ((*(pTuningSettingBuffer + Index) != 0) &&
 800aefc:	5d35      	ldrb	r5, [r6, r4]
 800aefe:	2d00      	cmp	r5, #0
 800af00:	d1e0      	bne.n	800aec4 <VL53L0X_load_tuning_settings+0x10>
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af02:	2000      	movs	r0, #0
 800af04:	e7e6      	b.n	800aed4 <VL53L0X_load_tuning_settings+0x20>
        lsb = *(pTuningSettingBuffer + Index);
 800af06:	1933      	adds	r3, r6, r4
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800af08:	5cb2      	ldrb	r2, [r6, r2]
        lsb = *(pTuningSettingBuffer + Index);
 800af0a:	78db      	ldrb	r3, [r3, #3]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800af0c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
        Index++;
 800af10:	3404      	adds	r4, #4
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800af12:	b29b      	uxth	r3, r3
        PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800af14:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138
  while ((*(pTuningSettingBuffer + Index) != 0) &&
 800af18:	5d35      	ldrb	r5, [r6, r4]
 800af1a:	2d00      	cmp	r5, #0
 800af1c:	d1d2      	bne.n	800aec4 <VL53L0X_load_tuning_settings+0x10>
 800af1e:	e7f0      	b.n	800af02 <VL53L0X_load_tuning_settings+0x4e>
        lsb = *(pTuningSettingBuffer + Index);
 800af20:	1933      	adds	r3, r6, r4
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800af22:	5cb2      	ldrb	r2, [r6, r2]
        lsb = *(pTuningSettingBuffer + Index);
 800af24:	78db      	ldrb	r3, [r3, #3]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800af26:	eb03 2302 	add.w	r3, r3, r2, lsl #8
        Index++;
 800af2a:	3404      	adds	r4, #4
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800af2c:	b29b      	uxth	r3, r3
        PALDevDataSet(Dev, SigmaEstEffPulseWidth, Temp16);
 800af2e:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
  while ((*(pTuningSettingBuffer + Index) != 0) &&
 800af32:	5d35      	ldrb	r5, [r6, r4]
 800af34:	2d00      	cmp	r5, #0
 800af36:	d1c5      	bne.n	800aec4 <VL53L0X_load_tuning_settings+0x10>
 800af38:	e7e3      	b.n	800af02 <VL53L0X_load_tuning_settings+0x4e>
        lsb = *(pTuningSettingBuffer + Index);
 800af3a:	1933      	adds	r3, r6, r4
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800af3c:	5cb2      	ldrb	r2, [r6, r2]
        lsb = *(pTuningSettingBuffer + Index);
 800af3e:	78db      	ldrb	r3, [r3, #3]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800af40:	eb03 2302 	add.w	r3, r3, r2, lsl #8
        Index++;
 800af44:	3404      	adds	r4, #4
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800af46:	b29b      	uxth	r3, r3
        PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800af48:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
  while ((*(pTuningSettingBuffer + Index) != 0) &&
 800af4c:	5d35      	ldrb	r5, [r6, r4]
 800af4e:	2d00      	cmp	r5, #0
 800af50:	d1b8      	bne.n	800aec4 <VL53L0X_load_tuning_settings+0x10>
 800af52:	e7d6      	b.n	800af02 <VL53L0X_load_tuning_settings+0x4e>
      Address = *(pTuningSettingBuffer + Index);
 800af54:	f816 8003 	ldrb.w	r8, [r6, r3]
      Index++;
 800af58:	3402      	adds	r4, #2
        localBuffer[i] = *(pTuningSettingBuffer + Index);
 800af5a:	462a      	mov	r2, r5
 800af5c:	1931      	adds	r1, r6, r4
 800af5e:	a801      	add	r0, sp, #4
 800af60:	442c      	add	r4, r5
 800af62:	f000 fe79 	bl	800bc58 <memcpy>
      Status = VL53L0X_WriteMulti(Dev, Address, localBuffer, NumberOfWrites);
 800af66:	462b      	mov	r3, r5
 800af68:	4641      	mov	r1, r8
 800af6a:	aa01      	add	r2, sp, #4
 800af6c:	4638      	mov	r0, r7
 800af6e:	f000 fbd3 	bl	800b718 <VL53L0X_WriteMulti>
  while ((*(pTuningSettingBuffer + Index) != 0) &&
 800af72:	5d35      	ldrb	r5, [r6, r4]
 800af74:	2d00      	cmp	r5, #0
 800af76:	d0ad      	beq.n	800aed4 <VL53L0X_load_tuning_settings+0x20>
 800af78:	2800      	cmp	r0, #0
 800af7a:	d0a3      	beq.n	800aec4 <VL53L0X_load_tuning_settings+0x10>
 800af7c:	e7aa      	b.n	800aed4 <VL53L0X_load_tuning_settings+0x20>
 800af7e:	bf00      	nop

0800af80 <VL53L0X_calc_dmax>:
                                FixPoint1616_t totalSignalRate_mcps,
                                FixPoint1616_t totalCorrSignalRate_mcps,
                                FixPoint1616_t pwMult, uint32_t sigmaEstimateP1,
                                FixPoint1616_t sigmaEstimateP2,
                                uint32_t peakVcselDuration_us,
                                uint32_t *pdmax_mm) {
 800af80:	b530      	push	{r4, r5, lr}
  FixPoint1616_t sigmaEstP2Tmp;
  uint32_t signalRateTemp_mcps;

  VL53L0X_Error Status = VL53L0X_ERROR_NONE;

  dmaxCalRange_mm = PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800af82:	f8b0 e150 	ldrh.w	lr, [r0, #336]	@ 0x150

  dmaxCalSignalRateRtn_mcps = PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);
 800af86:	f8d0 0154 	ldr.w	r0, [r0, #340]	@ 0x154
  dmaxCalRange_mm = PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800af8a:	fa1f fe8e 	uxth.w	lr, lr

  /* uint32 * FixPoint1616 = FixPoint1616 */
  SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800af8e:	fb00 f00e 	mul.w	r0, r0, lr

  /* FixPoint1616 >> 8 = FixPoint2408 */
  SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800af92:	3080      	adds	r0, #128	@ 0x80
 800af94:	0a00      	lsrs	r0, r0, #8
  SignalAt0mm *= dmaxCalRange_mm;
 800af96:	fb00 fe0e 	mul.w	lr, r0, lr

  minSignalNeeded_p1 = 0;
  if (totalCorrSignalRate_mcps > 0) {
 800af9a:	4694      	mov	ip, r2
                                uint32_t *pdmax_mm) {
 800af9c:	e9dd 0404 	ldrd	r0, r4, [sp, #16]
  if (totalCorrSignalRate_mcps > 0) {
 800afa0:	b162      	cbz	r2, 800afbc <VL53L0X_calc_dmax+0x3c>

    /* Shift by 10 bits to increase resolution prior to the
     * division */
    signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800afa2:	028a      	lsls	r2, r1, #10

    /* Add rounding value prior to division */
    minSignalNeeded_p1 = signalRateTemp_mcps + (totalCorrSignalRate_mcps / 2);
 800afa4:	eb02 025c 	add.w	r2, r2, ip, lsr #1

    /* FixPoint0626/FixPoint1616 = FixPoint2210 */
    minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800afa8:	fbb2 f2fc 	udiv	r2, r2, ip

    /* Apply a factored version of the speed of light.
     Correction to be applied at the end */
    minSignalNeeded_p1 *= 3;
 800afac:	eb02 0242 	add.w	r2, r2, r2, lsl #1

    /* FixPoint2210 * FixPoint2210 = FixPoint1220 */
    minSignalNeeded_p1 *= minSignalNeeded_p1;
 800afb0:	fb02 f202 	mul.w	r2, r2, r2

    /* FixPoint1220 >> 16 = FixPoint2804 */
    minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800afb4:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800afb8:	ea4f 4c12 	mov.w	ip, r2, lsr #16
  }

  minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800afbc:	9a03      	ldr	r2, [sp, #12]
   * If this value is too high there is not enough signal rate
   * to calculate dmax value so set a suitable value to ensure
   * a very small dmax.
   */
  sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
  sigmaEstP2Tmp =
 800afbe:	493f      	ldr	r1, [pc, #252]	@ (800b0bc <VL53L0X_calc_dmax+0x13c>)
  minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800afc0:	fb02 f303 	mul.w	r3, r2, r3
  sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800afc4:	f500 4200 	add.w	r2, r0, #32768	@ 0x8000
 800afc8:	0c12      	lsrs	r2, r2, #16
      (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns / 2) / cAmbEffWidthSigmaEst_ns;
 800afca:	3203      	adds	r2, #3
  sigmaEstP2Tmp =
 800afcc:	fba1 5202 	umull	r5, r2, r1, r2
 800afd0:	0892      	lsrs	r2, r2, #2
  minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800afd2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
  sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800afd6:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
  minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800afda:	0c1b      	lsrs	r3, r3, #16

  if (sigmaEstP2Tmp > 0xffff) {
 800afdc:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
  minSignalNeeded_p2 *= minSignalNeeded_p2;
 800afe0:	fb03 f303 	mul.w	r3, r3, r3
  if (sigmaEstP2Tmp > 0xffff) {
 800afe4:	d266      	bcs.n	800b0b4 <VL53L0X_calc_dmax+0x134>

    /* DMAX uses a different ambient width from sigma, so apply
     * correction.
     * Perform division before multiplication to prevent overflow.
     */
    sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns / 2) /
 800afe6:	1cc2      	adds	r2, r0, #3
 800afe8:	fba1 1202 	umull	r1, r2, r1, r2
 800afec:	0892      	lsrs	r2, r2, #2
                      cAmbEffWidthSigmaEst_ns;
    sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800afee:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3

    /* FixPoint1616 >> 16 = uint32 */
    minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800aff2:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800aff6:	0c12      	lsrs	r2, r2, #16

    minSignalNeeded_p3 *= minSignalNeeded_p3;
 800aff8:	fb02 f202 	mul.w	r2, r2, r2

  /* uint32 + uint32 = uint32 */
  minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);

  /* uint32 / uint32 = uint32 */
  minSignalNeeded += (peakVcselDuration_us / 2);
 800affc:	eb03 0354 	add.w	r3, r3, r4, lsr #1
 800b000:	4413      	add	r3, r2
  minSignalNeeded /= peakVcselDuration_us;
 800b002:	fbb3 f3f4 	udiv	r3, r3, r4

  /* uint32 << 14 = FixPoint1814 */
  minSignalNeeded <<= 14;
 800b006:	039b      	lsls	r3, r3, #14

  /* FixPoint1814 / FixPoint1814 = uint32 */
  minSignalNeeded += (minSignalNeeded_p4 / 2);
  minSignalNeeded /= minSignalNeeded_p4;
 800b008:	4a2d      	ldr	r2, [pc, #180]	@ (800b0c0 <VL53L0X_calc_dmax+0x140>)
  minSignalNeeded += (minSignalNeeded_p4 / 2);
 800b00a:	337f      	adds	r3, #127	@ 0x7f
  minSignalNeeded /= minSignalNeeded_p4;
 800b00c:	085b      	lsrs	r3, r3, #1
 800b00e:	fba2 2303 	umull	r2, r3, r2, r3
 800b012:	099b      	lsrs	r3, r3, #6
   * and 10E-22 on the denominator.
   * We do this because 32bit fix point calculation can't
   * handle the larger and smaller elements of this equation,
   * i.e. speed of light and pulse widths.
   */
  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b014:	4a2b      	ldr	r2, [pc, #172]	@ (800b0c4 <VL53L0X_calc_dmax+0x144>)
  minSignalNeeded *= minSignalNeeded_p1;
 800b016:	fb03 fc0c 	mul.w	ip, r3, ip
  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b01a:	f50c 7cfa 	add.w	ip, ip, #500	@ 0x1f4
 800b01e:	fba2 2c0c 	umull	r2, ip, r2, ip
 800b022:	ea4f 1c9c 	mov.w	ip, ip, lsr #6
  minSignalNeeded <<= 4;
 800b026:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
  /* FixPoint1616 >> 8 = FixPoint2408 */
  signalLimitTmp = (cSignalLimit + 0x80) >> 8;

  /* FixPoint2408/FixPoint2408 = uint32 */
  if (signalLimitTmp != 0)
    dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2)) / signalLimitTmp;
 800b02a:	f10e 0220 	add.w	r2, lr, #32
  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b02e:	f50c 7cfa 	add.w	ip, ip, #500	@ 0x1f4
    dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2)) / signalLimitTmp;
 800b032:	0992      	lsrs	r2, r2, #6
  uint32_t bit = 1 << 30;
 800b034:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    bit >>= 2;
 800b038:	089b      	lsrs	r3, r3, #2
  while (bit > num)
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d3fc      	bcc.n	800b038 <VL53L0X_calc_dmax+0xb8>
  while (bit != 0) {
 800b03e:	b32b      	cbz	r3, 800b08c <VL53L0X_calc_dmax+0x10c>
  uint32_t res = 0;
 800b040:	2100      	movs	r1, #0
    if (num >= res + bit) {
 800b042:	1858      	adds	r0, r3, r1
 800b044:	4290      	cmp	r0, r2
      res = (res >> 1) + bit;
 800b046:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b04a:	bf9c      	itt	ls
 800b04c:	18c9      	addls	r1, r1, r3
      num -= res + bit;
 800b04e:	1a12      	subls	r2, r2, r0
  while (bit != 0) {
 800b050:	089b      	lsrs	r3, r3, #2
 800b052:	d1f6      	bne.n	800b042 <VL53L0X_calc_dmax+0xc2>
    dmaxDarkTmp = 0;

  dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);

  /* FixPoint2408/FixPoint2408 = uint32 */
  if (minSignalNeeded != 0)
 800b054:	f5bc 7f7a 	cmp.w	ip, #1000	@ 0x3e8
 800b058:	d21c      	bcs.n	800b094 <VL53L0X_calc_dmax+0x114>
  uint32_t bit = 1 << 30;
 800b05a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    bit >>= 2;
 800b05e:	0892      	lsrs	r2, r2, #2
  while (bit > num)
 800b060:	4293      	cmp	r3, r2
 800b062:	d3fc      	bcc.n	800b05e <VL53L0X_calc_dmax+0xde>
  while (bit != 0) {
 800b064:	b342      	cbz	r2, 800b0b8 <VL53L0X_calc_dmax+0x138>
  uint32_t res = 0;
 800b066:	2000      	movs	r0, #0
    if (num >= res + bit) {
 800b068:	eb02 0c00 	add.w	ip, r2, r0
 800b06c:	459c      	cmp	ip, r3
      res = (res >> 1) + bit;
 800b06e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800b072:	bf9c      	itt	ls
 800b074:	1880      	addls	r0, r0, r2
      num -= res + bit;
 800b076:	eba3 030c 	subls.w	r3, r3, ip
  while (bit != 0) {
 800b07a:	0892      	lsrs	r2, r2, #2
 800b07c:	d1f4      	bne.n	800b068 <VL53L0X_calc_dmax+0xe8>
    dmaxAmbient = 0;

  dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);

  *pdmax_mm = dmaxDark;
  if (dmaxDark > dmaxAmbient)
 800b07e:	4281      	cmp	r1, r0
 800b080:	9b06      	ldr	r3, [sp, #24]
 800b082:	bf28      	it	cs
 800b084:	4601      	movcs	r1, r0
 800b086:	6019      	str	r1, [r3, #0]
    *pdmax_mm = dmaxAmbient;

  return Status;
}
 800b088:	2000      	movs	r0, #0
 800b08a:	bd30      	pop	{r4, r5, pc}
  if (minSignalNeeded != 0)
 800b08c:	f5bc 7f7a 	cmp.w	ip, #1000	@ 0x3e8
  uint32_t res = 0;
 800b090:	4619      	mov	r1, r3
  if (minSignalNeeded != 0)
 800b092:	d3e2      	bcc.n	800b05a <VL53L0X_calc_dmax+0xda>
    dmaxAmbient = (SignalAt0mm + minSignalNeeded / 2) / minSignalNeeded;
 800b094:	4b0b      	ldr	r3, [pc, #44]	@ (800b0c4 <VL53L0X_calc_dmax+0x144>)
 800b096:	fba3 3c0c 	umull	r3, ip, r3, ip
 800b09a:	eb0e 1edc 	add.w	lr, lr, ip, lsr #7
  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b09e:	ea4f 1c9c 	mov.w	ip, ip, lsr #6
    dmaxAmbient = (SignalAt0mm + minSignalNeeded / 2) / minSignalNeeded;
 800b0a2:	fbbe f3fc 	udiv	r3, lr, ip
  while (bit > num)
 800b0a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
  uint32_t bit = 1 << 30;
 800b0aa:	bf28      	it	cs
 800b0ac:	f04f 4280 	movcs.w	r2, #1073741824	@ 0x40000000
  while (bit > num)
 800b0b0:	d2d9      	bcs.n	800b066 <VL53L0X_calc_dmax+0xe6>
 800b0b2:	e7d2      	b.n	800b05a <VL53L0X_calc_dmax+0xda>
    minSignalNeeded_p3 = 0xfff00000;
 800b0b4:	4a04      	ldr	r2, [pc, #16]	@ (800b0c8 <VL53L0X_calc_dmax+0x148>)
 800b0b6:	e7a1      	b.n	800affc <VL53L0X_calc_dmax+0x7c>
  uint32_t res = 0;
 800b0b8:	4610      	mov	r0, r2
 800b0ba:	e7e0      	b.n	800b07e <VL53L0X_calc_dmax+0xfe>
 800b0bc:	aaaaaaab 	.word	0xaaaaaaab
 800b0c0:	81020409 	.word	0x81020409
 800b0c4:	10624dd3 	.word	0x10624dd3
 800b0c8:	fff00000 	.word	0xfff00000

0800b0cc <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *pSigmaEstimate, uint32_t *pDmax_mm) {
 800b0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0d0:	b08b      	sub	sp, #44	@ 0x2c
 800b0d2:	460d      	mov	r5, r1
   *	- SigmaEstRefArray
   *	- SigmaEstEffPulseWidth
   *	- SigmaEstEffAmbWidth
   */

  VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800b0d4:	6a01      	ldr	r1, [r0, #32]
  Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800b0d6:	f10d 0127 	add.w	r1, sp, #39	@ 0x27
   */

  ambientRate_kcps =
      (pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;

  correctedSignalRate_mcps = pRangingMeasurementData->SignalRateRtnMegaCps;
 800b0da:	e9d5 9803 	ldrd	r9, r8, [r5, #12]
    FixPoint1616_t *pSigmaEstimate, uint32_t *pDmax_mm) {
 800b0de:	4604      	mov	r4, r0
 800b0e0:	4616      	mov	r6, r2
 800b0e2:	461f      	mov	r7, r3
  Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800b0e4:	f7fe f8f2 	bl	80092cc <VL53L0X_GetXTalkCompensationEnable>
  if (Status == VL53L0X_ERROR_NONE) {
 800b0e8:	b918      	cbnz	r0, 800b0f2 <VL53L0X_calc_sigma_estimate+0x26>
    if (xtalkCompEnable) {
 800b0ea:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d141      	bne.n	800b176 <VL53L0X_calc_sigma_estimate+0xaa>
  *ptotal_signal_rate_mcps = pRangingMeasurementData->SignalRateRtnMegaCps;
 800b0f2:	46ca      	mov	sl, r9
  Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800b0f4:	f10d 0127 	add.w	r1, sp, #39	@ 0x27
 800b0f8:	4620      	mov	r0, r4
 800b0fa:	f7fe f8e7 	bl	80092cc <VL53L0X_GetXTalkCompensationEnable>
  if (Status == VL53L0X_ERROR_NONE) {
 800b0fe:	bb40      	cbnz	r0, 800b152 <VL53L0X_calc_sigma_estimate+0x86>
                                        &xTalkCompRate_mcps);

  /* Signal rate measurement provided by device is the
   * peak signal rate, not average.
   */
  peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800b100:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b104:	fb02 f30a 	mul.w	r3, r2, sl
    if (xtalkCompEnable) {
 800b108:	f89d 1027 	ldrb.w	r1, [sp, #39]	@ 0x27
  peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800b10c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b110:	ea4f 4c13 	mov.w	ip, r3, lsr #16
    if (xtalkCompEnable) {
 800b114:	bb01      	cbnz	r1, 800b158 <VL53L0X_calc_sigma_estimate+0x8c>

  xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;

  if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800b116:	4601      	mov	r1, r0
    xTalkCompRate_kcps = cMaxXTalk_kcps;

  if (Status == VL53L0X_ERROR_NONE) {

    /* Calculate final range macro periods */
    finalRangeTimeoutMicroSecs =
 800b118:	f8d4 20dc 	ldr.w	r2, [r4, #220]	@ 0xdc
 800b11c:	9204      	str	r2, [sp, #16]
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs);

    finalRangeVcselPCLKS =
 800b11e:	f894 20e0 	ldrb.w	r2, [r4, #224]	@ 0xe0
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, PreRangeVcselPulsePeriod);

    preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
        Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

    vcselWidth = 3;
 800b122:	2a08      	cmp	r2, #8
    finalRangeVcselPCLKS =
 800b124:	b2d2      	uxtb	r2, r2
 800b126:	9205      	str	r2, [sp, #20]
    preRangeTimeoutMicroSecs =
 800b128:	f8d4 20e4 	ldr.w	r2, [r4, #228]	@ 0xe4
    preRangeVcselPCLKS =
 800b12c:	f894 b0e8 	ldrb.w	fp, [r4, #232]	@ 0xe8
    preRangeTimeoutMicroSecs =
 800b130:	9206      	str	r2, [sp, #24]
    preRangeVcselPCLKS =
 800b132:	fa5f fb8b 	uxtb.w	fp, fp
    vcselWidth = 3;
 800b136:	bf0c      	ite	eq
 800b138:	f04f 0e02 	moveq.w	lr, #2
 800b13c:	f04f 0e03 	movne.w	lr, #3
  if (Status != VL53L0X_ERROR_NONE) {

    return Status;
  }

  if (peakSignalRate_kcps == 0) {
 800b140:	f1bc 0f00 	cmp.w	ip, #0
 800b144:	d121      	bne.n	800b18a <VL53L0X_calc_sigma_estimate+0xbe>
    *pSigmaEstimate = cSigmaEstMax;
 800b146:	4b91      	ldr	r3, [pc, #580]	@ (800b38c <VL53L0X_calc_sigma_estimate+0x2c0>)
 800b148:	6033      	str	r3, [r6, #0]
    PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800b14a:	f8c4 313c 	str.w	r3, [r4, #316]	@ 0x13c
    *pDmax_mm = 0;
 800b14e:	f8c7 c000 	str.w	ip, [r7]
        Dev, totalSignalRate_mcps, correctedSignalRate_mcps, pwMult,
        sigmaEstimateP1, sigmaEstimateP2, peakVcselDuration_us, pDmax_mm);
  }

  return Status;
}
 800b152:	b00b      	add	sp, #44	@ 0x2c
 800b154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800b158:	f8d4 e020 	ldr.w	lr, [r4, #32]
          pRangingMeasurementData->EffectiveSpadRtnCount * xtalkPerSpadMegaCps;
 800b15c:	8aa9      	ldrh	r1, [r5, #20]
      totalXtalkMegaCps =
 800b15e:	fb0e f101 	mul.w	r1, lr, r1
      *ptotal_xtalk_rate_mcps = (totalXtalkMegaCps + 0x80) >> 8;
 800b162:	3180      	adds	r1, #128	@ 0x80
 800b164:	0a09      	lsrs	r1, r1, #8
  xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800b166:	fb02 f101 	mul.w	r1, r2, r1
  if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800b16a:	f5b1 1f48 	cmp.w	r1, #3276800	@ 0x320000
 800b16e:	bf28      	it	cs
 800b170:	f44f 1148 	movcs.w	r1, #3276800	@ 0x320000
  if (Status == VL53L0X_ERROR_NONE) {
 800b174:	e7d0      	b.n	800b118 <VL53L0X_calc_sigma_estimate+0x4c>
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800b176:	6a23      	ldr	r3, [r4, #32]
          pRangingMeasurementData->EffectiveSpadRtnCount * xtalkPerSpadMegaCps;
 800b178:	f8b5 a014 	ldrh.w	sl, [r5, #20]
      totalXtalkMegaCps =
 800b17c:	fb03 fa0a 	mul.w	sl, r3, sl
      *ptotal_xtalk_rate_mcps = (totalXtalkMegaCps + 0x80) >> 8;
 800b180:	f10a 0a80 	add.w	sl, sl, #128	@ 0x80
    *ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800b184:	eb09 2a1a 	add.w	sl, r9, sl, lsr #8
 800b188:	e7b4      	b.n	800b0f4 <VL53L0X_calc_sigma_estimate+0x28>
    totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800b18a:	f10a 0280 	add.w	r2, sl, #128	@ 0x80
  macro_period_ps =
 800b18e:	4880      	ldr	r0, [pc, #512]	@ (800b390 <VL53L0X_calc_sigma_estimate+0x2c4>)
    totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800b190:	9207      	str	r2, [sp, #28]
  macro_period_ps =
 800b192:	9a05      	ldr	r2, [sp, #20]
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800b194:	f8df a218 	ldr.w	sl, [pc, #536]	@ 800b3b0 <VL53L0X_calc_sigma_estimate+0x2e4>
  macro_period_ps =
 800b198:	fb00 f202 	mul.w	r2, r0, r2
 800b19c:	fb00 fb0b 	mul.w	fp, r0, fp
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800b1a0:	f502 72fa 	add.w	r2, r2, #500	@ 0x1f4
 800b1a4:	f50b 7bfa 	add.w	fp, fp, #500	@ 0x1f4
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800b1a8:	fbaa b00b 	umull	fp, r0, sl, fp
 800b1ac:	fbaa 2b02 	umull	r2, fp, sl, r2
 800b1b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
      (pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800b1b4:	fb02 f808 	mul.w	r8, r2, r8
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800b1b8:	9005      	str	r0, [sp, #20]
    sigmaEstimateP2 = (ambientRate_kcps << 16) / peakSignalRate_kcps;
 800b1ba:	f36f 080f 	bfc	r8, #0, #16
 800b1be:	fbb8 f8fc 	udiv	r8, r8, ip
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800b1c2:	ea4f 1cd0 	mov.w	ip, r0, lsr #7
 800b1c6:	9806      	ldr	r0, [sp, #24]
 800b1c8:	fb02 cc00 	mla	ip, r2, r0, ip
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800b1cc:	9805      	ldr	r0, [sp, #20]
 800b1ce:	0980      	lsrs	r0, r0, #6
  timeout_period_mclks =
 800b1d0:	fbbc f0f0 	udiv	r0, ip, r0
 800b1d4:	9005      	str	r0, [sp, #20]
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 800b1d6:	9804      	ldr	r0, [sp, #16]
 800b1d8:	ea4f 1cdb 	mov.w	ip, fp, lsr #7
 800b1dc:	fb02 cc00 	mla	ip, r2, r0, ip
        vcselWidth * 2048 * (preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800b1e0:	9a05      	ldr	r2, [sp, #20]
  macro_period_ns = (macro_period_ps + 500) / 1000;
 800b1e2:	ea4f 1b9b 	mov.w	fp, fp, lsr #6
  timeout_period_mclks =
 800b1e6:	fbbc fcfb 	udiv	ip, ip, fp
        vcselWidth * 2048 * (preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800b1ea:	4494      	add	ip, r2
    peakVcselDuration_us =
 800b1ec:	fb0e fc0c 	mul.w	ip, lr, ip
 800b1f0:	ea4f 2ccc 	mov.w	ip, ip, lsl #11
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 800b1f4:	f50c 7cfa 	add.w	ip, ip, #500	@ 0x1f4
 800b1f8:	fbaa 2c0c 	umull	r2, ip, sl, ip
 800b1fc:	ea4f 1c9c 	mov.w	ip, ip, lsr #6
    peakVcselDuration_us *= cPllPeriod_ps;
 800b200:	f240 6277 	movw	r2, #1655	@ 0x677
 800b204:	fb02 fc0c 	mul.w	ip, r2, ip
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 800b208:	f50c 7cfa 	add.w	ip, ip, #500	@ 0x1f4
    totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800b20c:	9a07      	ldr	r2, [sp, #28]
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 800b20e:	fbaa ac0c 	umull	sl, ip, sl, ip
    totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800b212:	0a10      	lsrs	r0, r2, #8
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 800b214:	ea4f 1c9c 	mov.w	ip, ip, lsr #6
    vcselTotalEventsRtn = totalSignalRate_mcps * peakVcselDuration_us;
 800b218:	fb0c f000 	mul.w	r0, ip, r0
    vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800b21c:	3080      	adds	r0, #128	@ 0x80
 800b21e:	0a00      	lsrs	r0, r0, #8
    if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800b220:	4a5c      	ldr	r2, [pc, #368]	@ (800b394 <VL53L0X_calc_sigma_estimate+0x2c8>)
    sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800b222:	2801      	cmp	r0, #1
 800b224:	bf38      	it	cc
 800b226:	2001      	movcc	r0, #1
 800b228:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800b22c:	4590      	cmp	r8, r2
 800b22e:	bf28      	it	cs
 800b230:	4690      	movcs	r8, r2
    sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800b232:	0080      	lsls	r0, r0, #2
    sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800b234:	f44f 7e16 	mov.w	lr, #600	@ 0x258
 800b238:	fb0e fe08 	mul.w	lr, lr, r8
  uint32_t bit = 1 << 30;
 800b23c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800b240:	4680      	mov	r8, r0
    bit >>= 2;
 800b242:	0892      	lsrs	r2, r2, #2
  while (bit > num)
 800b244:	4282      	cmp	r2, r0
 800b246:	d8fc      	bhi.n	800b242 <VL53L0X_calc_sigma_estimate+0x176>
  uint32_t res = 0;
 800b248:	2000      	movs	r0, #0
    if (num >= res + bit) {
 800b24a:	eb02 0a00 	add.w	sl, r2, r0
 800b24e:	45c2      	cmp	sl, r8
      res = (res >> 1) + bit;
 800b250:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800b254:	bf9c      	itt	ls
 800b256:	1880      	addls	r0, r0, r2
      num -= res + bit;
 800b258:	eba8 080a 	subls.w	r8, r8, sl
  while (bit != 0) {
 800b25c:	0892      	lsrs	r2, r2, #2
 800b25e:	d1f4      	bne.n	800b24a <VL53L0X_calc_sigma_estimate+0x17e>
        (((peakSignalRate_kcps << 16) - xTalkCompRate_kcps) + 500) / 1000;
 800b260:	f36f 030f 	bfc	r3, #0, #16
 800b264:	f503 78fa 	add.w	r8, r3, #500	@ 0x1f4
    deltaT_ps = pRangingMeasurementData->RangeMilliMeter * cTOF_per_mm_ps;
 800b268:	892b      	ldrh	r3, [r5, #8]
    diff1_mcps =
 800b26a:	f8df a144 	ldr.w	sl, [pc, #324]	@ 800b3b0 <VL53L0X_calc_sigma_estimate+0x2e4>
    sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800b26e:	0045      	lsls	r5, r0, #1
    deltaT_ps = pRangingMeasurementData->RangeMilliMeter * cTOF_per_mm_ps;
 800b270:	4849      	ldr	r0, [pc, #292]	@ (800b398 <VL53L0X_calc_sigma_estimate+0x2cc>)
 800b272:	fb03 f000 	mul.w	r0, r3, r0
        (((peakSignalRate_kcps << 16) - xTalkCompRate_kcps) + 500) / 1000;
 800b276:	eba8 0301 	sub.w	r3, r8, r1
        (((peakSignalRate_kcps << 16) + xTalkCompRate_kcps) + 500) / 1000;
 800b27a:	4488      	add	r8, r1
    diff1_mcps =
 800b27c:	fbaa 1303 	umull	r1, r3, sl, r3
    pwMult = deltaT_ps / cVcselPulseWidth_ps; /* smaller than 1.0f */
 800b280:	4946      	ldr	r1, [pc, #280]	@ (800b39c <VL53L0X_calc_sigma_estimate+0x2d0>)
    diff2_mcps =
 800b282:	fbaa 8a08 	umull	r8, sl, sl, r8
    diff1_mcps =
 800b286:	099b      	lsrs	r3, r3, #6
    pwMult = deltaT_ps / cVcselPulseWidth_ps; /* smaller than 1.0f */
 800b288:	fba1 1000 	umull	r1, r0, r1, r0
    diff1_mcps <<= 8;
 800b28c:	021b      	lsls	r3, r3, #8
    diff2_mcps =
 800b28e:	ea4f 1a9a 	mov.w	sl, sl, lsr #6
    xTalkCorrection = abs(diff1_mcps / diff2_mcps);
 800b292:	fbb3 f3fa 	udiv	r3, r3, sl
    xTalkCorrection <<= 8;
 800b296:	021b      	lsls	r3, r3, #8
    pwMult = deltaT_ps / cVcselPulseWidth_ps; /* smaller than 1.0f */
 800b298:	0a80      	lsrs	r0, r0, #10
    pwMult *= ((1 << 16) - xTalkCorrection);
 800b29a:	f5c3 3380 	rsb	r3, r3, #65536	@ 0x10000
 800b29e:	fb00 f303 	mul.w	r3, r0, r3
    pwMult = (pwMult + c16BitRoundingParam) >> 16;
 800b2a2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b2a6:	0c1b      	lsrs	r3, r3, #16
    pwMult += (1 << 16);
 800b2a8:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
    pwMult >>= 1;
 800b2ac:	085b      	lsrs	r3, r3, #1
    pwMult = pwMult * pwMult;
 800b2ae:	fb03 f303 	mul.w	r3, r3, r3
    pwMult >>= 14;
 800b2b2:	0b9b      	lsrs	r3, r3, #14
    sqr1 = pwMult * sigmaEstimateP1;
 800b2b4:	f44f 7148 	mov.w	r1, #800	@ 0x320
 800b2b8:	fb03 f101 	mul.w	r1, r3, r1
    sqr1 = (sqr1 + 0x8000) >> 16;
 800b2bc:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 800b2c0:	0c09      	lsrs	r1, r1, #16
    sqr1 *= sqr1;
 800b2c2:	fb01 f001 	mul.w	r0, r1, r1
    sqr2 = (sqr2 + 0x8000) >> 16;
 800b2c6:	f50e 4100 	add.w	r1, lr, #32768	@ 0x8000
 800b2ca:	0c09      	lsrs	r1, r1, #16
    sqrSum = sqr1 + sqr2;
 800b2cc:	fb01 0101 	mla	r1, r1, r1, r0
  while (bit > num)
 800b2d0:	f1b1 4f80 	cmp.w	r1, #1073741824	@ 0x40000000
  uint32_t bit = 1 << 30;
 800b2d4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
  while (bit > num)
 800b2d8:	d202      	bcs.n	800b2e0 <VL53L0X_calc_sigma_estimate+0x214>
    bit >>= 2;
 800b2da:	0880      	lsrs	r0, r0, #2
  while (bit > num)
 800b2dc:	4281      	cmp	r1, r0
 800b2de:	d3fc      	bcc.n	800b2da <VL53L0X_calc_sigma_estimate+0x20e>
    if (num >= res + bit) {
 800b2e0:	eb00 0802 	add.w	r8, r0, r2
 800b2e4:	4588      	cmp	r8, r1
      res = (res >> 1) + bit;
 800b2e6:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800b2ea:	bf9c      	itt	ls
 800b2ec:	1812      	addls	r2, r2, r0
      num -= res + bit;
 800b2ee:	eba1 0108 	subls.w	r1, r1, r8
  while (bit != 0) {
 800b2f2:	0880      	lsrs	r0, r0, #2
 800b2f4:	d1f4      	bne.n	800b2e0 <VL53L0X_calc_sigma_estimate+0x214>
    sigmaEstRtn = (((sqrtResult_centi_ns + 50) / 100) / sigmaEstimateP3);
 800b2f6:	492a      	ldr	r1, [pc, #168]	@ (800b3a0 <VL53L0X_calc_sigma_estimate+0x2d4>)
    sqrtResult_centi_ns <<= 16;
 800b2f8:	0412      	lsls	r2, r2, #16
    sigmaEstRtn = (((sqrtResult_centi_ns + 50) / 100) / sigmaEstimateP3);
 800b2fa:	3232      	adds	r2, #50	@ 0x32
 800b2fc:	fba1 1202 	umull	r1, r2, r1, r2
 800b300:	0952      	lsrs	r2, r2, #5
    sigmaEstRtn += 5000;
 800b302:	f241 3188 	movw	r1, #5000	@ 0x1388
    sigmaEstRtn = (((sqrtResult_centi_ns + 50) / 100) / sigmaEstimateP3);
 800b306:	fbb2 f2f5 	udiv	r2, r2, r5
    sigmaEstRtn *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800b30a:	f640 35b5 	movw	r5, #2997	@ 0xbb5
    sigmaEstRtn += 5000;
 800b30e:	fb05 1202 	mla	r2, r5, r2, r1
    if (sigmaEstRtn > cSigmaEstRtnMax) {
 800b312:	4924      	ldr	r1, [pc, #144]	@ (800b3a4 <VL53L0X_calc_sigma_estimate+0x2d8>)
 800b314:	428a      	cmp	r2, r1
 800b316:	d927      	bls.n	800b368 <VL53L0X_calc_sigma_estimate+0x29c>
    sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800b318:	4923      	ldr	r1, [pc, #140]	@ (800b3a8 <VL53L0X_calc_sigma_estimate+0x2dc>)
 800b31a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    if (num >= res + bit) {
 800b31e:	1885      	adds	r5, r0, r2
 800b320:	428d      	cmp	r5, r1
      res = (res >> 1) + bit;
 800b322:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800b326:	bf9c      	itt	ls
 800b328:	1880      	addls	r0, r0, r2
      num -= res + bit;
 800b32a:	1b49      	subls	r1, r1, r5
  while (bit != 0) {
 800b32c:	0892      	lsrs	r2, r2, #2
 800b32e:	d1f6      	bne.n	800b31e <VL53L0X_calc_sigma_estimate+0x252>
    Status = VL53L0X_calc_dmax(
 800b330:	e9cd c702 	strd	ip, r7, [sp, #8]
    if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800b334:	4d15      	ldr	r5, [pc, #84]	@ (800b38c <VL53L0X_calc_sigma_estimate+0x2c0>)
    Status = VL53L0X_calc_dmax(
 800b336:	9907      	ldr	r1, [sp, #28]
 800b338:	f8cd e004 	str.w	lr, [sp, #4]
    sigmaEstimate = 1000 * sqrtResult;
 800b33c:	f44f 777a 	mov.w	r7, #1000	@ 0x3e8
 800b340:	fb07 f000 	mul.w	r0, r7, r0
    if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800b344:	42a8      	cmp	r0, r5
 800b346:	bf28      	it	cs
 800b348:	4628      	movcs	r0, r5
    *pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800b34a:	6030      	str	r0, [r6, #0]
    PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800b34c:	f8c4 013c 	str.w	r0, [r4, #316]	@ 0x13c
    Status = VL53L0X_calc_dmax(
 800b350:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800b354:	9000      	str	r0, [sp, #0]
 800b356:	464a      	mov	r2, r9
 800b358:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 800b35c:	4620      	mov	r0, r4
 800b35e:	f7ff fe0f 	bl	800af80 <VL53L0X_calc_dmax>
}
 800b362:	b00b      	add	sp, #44	@ 0x2c
 800b364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    sigmaEstRtn /= 10000;
 800b368:	4910      	ldr	r1, [pc, #64]	@ (800b3ac <VL53L0X_calc_sigma_estimate+0x2e0>)
 800b36a:	fba1 2102 	umull	r2, r1, r1, r2
 800b36e:	0b49      	lsrs	r1, r1, #13
    sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800b370:	f241 1204 	movw	r2, #4356	@ 0x1104
 800b374:	fb01 2101 	mla	r1, r1, r1, r2
  while (bit > num)
 800b378:	f1b1 4f80 	cmp.w	r1, #1073741824	@ 0x40000000
 800b37c:	d2cd      	bcs.n	800b31a <VL53L0X_calc_sigma_estimate+0x24e>
  uint32_t bit = 1 << 30;
 800b37e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    bit >>= 2;
 800b382:	0892      	lsrs	r2, r2, #2
  while (bit > num)
 800b384:	4291      	cmp	r1, r2
 800b386:	d3fc      	bcc.n	800b382 <VL53L0X_calc_sigma_estimate+0x2b6>
 800b388:	e7c9      	b.n	800b31e <VL53L0X_calc_sigma_estimate+0x252>
 800b38a:	bf00      	nop
 800b38c:	028f87ae 	.word	0x028f87ae
 800b390:	003a2f00 	.word	0x003a2f00
 800b394:	00666666 	.word	0x00666666
 800b398:	0006999a 	.word	0x0006999a
 800b39c:	37c67b51 	.word	0x37c67b51
 800b3a0:	51eb851f 	.word	0x51eb851f
 800b3a4:	249f270f 	.word	0x249f270f
 800b3a8:	e1001104 	.word	0xe1001104
 800b3ac:	d1b71759 	.word	0xd1b71759
 800b3b0:	10624dd3 	.word	0x10624dd3

0800b3b4 <VL53L0X_get_pal_range_status>:

VL53L0X_Error VL53L0X_get_pal_range_status(
    VL53L0X_DEV Dev, uint8_t DeviceRangeStatus, FixPoint1616_t SignalRate,
    uint16_t EffectiveSpadRtnCount,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    uint8_t *pPalRangeStatus) {
 800b3b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b8:	b08b      	sub	sp, #44	@ 0x2c
   * the value 11 in the DeviceRangeStatus.
   * In addition, the SigmaEstimator is not included in the VL53L0X
   * DeviceRangeStatus, this will be added in the PalRangeStatus.
   */

  DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800b3ba:	f3c1 06c3 	ubfx	r6, r1, #3, #4
    uint8_t *pPalRangeStatus) {
 800b3be:	4692      	mov	sl, r2
 800b3c0:	4699      	mov	r9, r3
 800b3c2:	f24f 05a1 	movw	r5, #61601	@ 0xf0a1
  uint8_t SigmaLimitCheckEnable = 0;
 800b3c6:	2300      	movs	r3, #0
    NoneFlag = 0;
  }

  /* LastSignalRefMcps */
  if (Status == VL53L0X_ERROR_NONE)
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b3c8:	2201      	movs	r2, #1
 800b3ca:	21ff      	movs	r1, #255	@ 0xff
    uint8_t *pPalRangeStatus) {
 800b3cc:	4604      	mov	r4, r0
 800b3ce:	40f5      	lsrs	r5, r6
  uint8_t SigmaLimitCheckEnable = 0;
 800b3d0:	f88d 300e 	strb.w	r3, [sp, #14]
  uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800b3d4:	f88d 300f 	strb.w	r3, [sp, #15]
  uint8_t SignalRefClipLimitCheckEnable = 0;
 800b3d8:	f88d 3010 	strb.w	r3, [sp, #16]
  uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800b3dc:	f88d 3011 	strb.w	r3, [sp, #17]
  uint16_t tmpWord = 0;
 800b3e0:	f8ad 3012 	strh.w	r3, [sp, #18]
  uint32_t Dmax_mm = 0;
 800b3e4:	9309      	str	r3, [sp, #36]	@ 0x24
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b3e6:	f000 fa55 	bl	800b894 <VL53L0X_WrByte>

  if (Status == VL53L0X_ERROR_NONE)
 800b3ea:	b178      	cbz	r0, 800b40c <VL53L0X_get_pal_range_status+0x58>
    Status =
        VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF, &tmpWord);

  LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800b3ec:	f8bd 8012 	ldrh.w	r8, [sp, #18]
 800b3f0:	ea4f 2848 	mov.w	r8, r8, lsl #9
   */
  if (Status == VL53L0X_ERROR_NONE)
    Status = VL53L0X_GetLimitCheckEnable(
        Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, &SigmaLimitCheckEnable);

  if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b3f4:	f89d 300e 	ldrb.w	r3, [sp, #14]
  PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800b3f8:	f8c4 8144 	str.w	r8, [r4, #324]	@ 0x144
  if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b3fc:	b9fb      	cbnz	r3, 800b43e <VL53L0X_get_pal_range_status+0x8a>
  uint8_t SigmaLimitflag = 0;
 800b3fe:	f04f 0b00 	mov.w	fp, #0
  if (Status == VL53L0X_ERROR_NONE)
    Status =
        VL53L0X_GetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                    &SignalRefClipLimitCheckEnable);

  if ((SignalRefClipLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b402:	f89d 7010 	ldrb.w	r7, [sp, #16]
 800b406:	2f00      	cmp	r7, #0
 800b408:	d156      	bne.n	800b4b8 <VL53L0X_get_pal_range_status+0x104>
 800b40a:	e01f      	b.n	800b44c <VL53L0X_get_pal_range_status+0x98>
        VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF, &tmpWord);
 800b40c:	f10d 0212 	add.w	r2, sp, #18
 800b410:	21b6      	movs	r1, #182	@ 0xb6
 800b412:	4620      	mov	r0, r4
 800b414:	f000 f9d6 	bl	800b7c4 <VL53L0X_RdWord>
  LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800b418:	f8bd 8012 	ldrh.w	r8, [sp, #18]
  if (Status == VL53L0X_ERROR_NONE)
 800b41c:	4602      	mov	r2, r0
  LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800b41e:	ea4f 2848 	mov.w	r8, r8, lsl #9
  if (Status == VL53L0X_ERROR_NONE)
 800b422:	2800      	cmp	r0, #0
 800b424:	d1e6      	bne.n	800b3f4 <VL53L0X_get_pal_range_status+0x40>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b426:	21ff      	movs	r1, #255	@ 0xff
 800b428:	4620      	mov	r0, r4
 800b42a:	f000 fa33 	bl	800b894 <VL53L0X_WrByte>
  PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800b42e:	f8c4 8144 	str.w	r8, [r4, #324]	@ 0x144
  if (Status == VL53L0X_ERROR_NONE)
 800b432:	2800      	cmp	r0, #0
 800b434:	d043      	beq.n	800b4be <VL53L0X_get_pal_range_status+0x10a>
  if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b436:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d0df      	beq.n	800b3fe <VL53L0X_get_pal_range_status+0x4a>
  if ((SignalRefClipLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b43e:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d136      	bne.n	800b4b4 <VL53L0X_get_pal_range_status+0x100>
  uint8_t SignalRefClipflag = 0;
 800b446:	f04f 0b00 	mov.w	fp, #0
 800b44a:	465f      	mov	r7, fp
      /* Limit Fail add 2^6 to range status */
      RangeIgnoreThresholdflag = 1;
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800b44c:	f04f 0800 	mov.w	r8, #0
      *pPalRangeStatus = 0; /* Range Valid */
    }
  }

  /* DMAX only relevant during range error */
  if (*pPalRangeStatus == 0)
 800b450:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	b913      	cbnz	r3, 800b45c <VL53L0X_get_pal_range_status+0xa8>
    pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800b456:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b458:	2300      	movs	r3, #0
 800b45a:	8153      	strh	r3, [r2, #10]

  /* fill the Limit Check Status */

  Status = VL53L0X_GetLimitCheckEnable(
 800b45c:	f10d 020f 	add.w	r2, sp, #15
 800b460:	2101      	movs	r1, #1
 800b462:	4620      	mov	r0, r4
 800b464:	f7fd ff80 	bl	8009368 <VL53L0X_GetLimitCheckEnable>
      Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
      &SignalRateFinalRangeLimitCheckEnable);

  if (Status == VL53L0X_ERROR_NONE) {
 800b468:	bb08      	cbnz	r0, 800b4ae <VL53L0X_get_pal_range_status+0xfa>
    if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800b46a:	f89d 300e 	ldrb.w	r3, [sp, #14]
      Temp8 = 1;
 800b46e:	2b00      	cmp	r3, #0
 800b470:	bf08      	it	eq
 800b472:	f04f 0b01 	moveq.w	fp, #1
    else
      Temp8 = 0;
    VL53L0X_SETARRAYPARAMETERFIELD(
        Dev, LimitChecksStatus, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

    if ((DeviceRangeStatusInternal == 4) ||
 800b476:	2e04      	cmp	r6, #4
 800b478:	bf18      	it	ne
 800b47a:	f89d 300f 	ldrbne.w	r3, [sp, #15]
    VL53L0X_SETARRAYPARAMETERFIELD(
 800b47e:	f884 b02e 	strb.w	fp, [r4, #46]	@ 0x2e
    if ((DeviceRangeStatusInternal == 4) ||
 800b482:	bf1a      	itte	ne
 800b484:	fab3 f383 	clzne	r3, r3
 800b488:	095b      	lsrne	r3, r3, #5
        (SignalRateFinalRangeLimitCheckEnable == 0))
      Temp8 = 1;
 800b48a:	2301      	moveq	r3, #1
    else
      Temp8 = 0;
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b48c:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
                                   VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
                                   Temp8);

    if ((SignalRefClipLimitCheckEnable == 0) || (SignalRefClipflag == 1))
 800b490:	f89d 3010 	ldrb.w	r3, [sp, #16]
      Temp8 = 1;
 800b494:	2b00      	cmp	r3, #0
      Temp8 = 0;

    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
                                   VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

    if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800b496:	f89d 3011 	ldrb.w	r3, [sp, #17]
      Temp8 = 1;
 800b49a:	bf08      	it	eq
 800b49c:	2701      	moveq	r7, #1
        (RangeIgnoreThresholdflag == 1))
      Temp8 = 1;
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	bf08      	it	eq
 800b4a2:	f04f 0801 	moveq.w	r8, #1
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b4a6:	f884 7030 	strb.w	r7, [r4, #48]	@ 0x30
    else
      Temp8 = 0;

    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b4aa:	f884 8031 	strb.w	r8, [r4, #49]	@ 0x31
                                   VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                   Temp8);
  }

  return Status;
}
 800b4ae:	b00b      	add	sp, #44	@ 0x2c
 800b4b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uint8_t SigmaLimitflag = 0;
 800b4b4:	f04f 0b00 	mov.w	fp, #0
  if (Status == VL53L0X_ERROR_NONE) {
 800b4b8:	2700      	movs	r7, #0
 800b4ba:	46b8      	mov	r8, r7
 800b4bc:	e7c8      	b.n	800b450 <VL53L0X_get_pal_range_status+0x9c>
    Status = VL53L0X_GetLimitCheckEnable(
 800b4be:	4601      	mov	r1, r0
 800b4c0:	f10d 020e 	add.w	r2, sp, #14
 800b4c4:	4620      	mov	r0, r4
 800b4c6:	f7fd ff4f 	bl	8009368 <VL53L0X_GetLimitCheckEnable>
  if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b4ca:	f89d b00e 	ldrb.w	fp, [sp, #14]
    Status = VL53L0X_GetLimitCheckEnable(
 800b4ce:	9001      	str	r0, [sp, #4]
  if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b4d0:	f005 0501 	and.w	r5, r5, #1
 800b4d4:	f1bb 0f00 	cmp.w	fp, #0
 800b4d8:	d01c      	beq.n	800b514 <VL53L0X_get_pal_range_status+0x160>
 800b4da:	2800      	cmp	r0, #0
 800b4dc:	d1af      	bne.n	800b43e <VL53L0X_get_pal_range_status+0x8a>
    Status = VL53L0X_calc_sigma_estimate(Dev, pRangingMeasurementData,
 800b4de:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800b4e0:	ab09      	add	r3, sp, #36	@ 0x24
 800b4e2:	aa05      	add	r2, sp, #20
 800b4e4:	4620      	mov	r0, r4
 800b4e6:	f7ff fdf1 	bl	800b0cc <VL53L0X_calc_sigma_estimate>
    if (Status == VL53L0X_ERROR_NONE)
 800b4ea:	2800      	cmp	r0, #0
 800b4ec:	d1a7      	bne.n	800b43e <VL53L0X_get_pal_range_status+0x8a>
      pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800b4ee:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b4f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4f2:	8153      	strh	r3, [r2, #10]
      Status = VL53L0X_GetLimitCheckValue(
 800b4f4:	9901      	ldr	r1, [sp, #4]
 800b4f6:	aa06      	add	r2, sp, #24
 800b4f8:	4620      	mov	r0, r4
 800b4fa:	f7fd ff71 	bl	80093e0 <VL53L0X_GetLimitCheckValue>
      if ((SigmaLimitValue > 0) && (SigmaEstimate > SigmaLimitValue))
 800b4fe:	9b06      	ldr	r3, [sp, #24]
      Status = VL53L0X_GetLimitCheckValue(
 800b500:	9001      	str	r0, [sp, #4]
      if ((SigmaLimitValue > 0) && (SigmaEstimate > SigmaLimitValue))
 800b502:	2b00      	cmp	r3, #0
 800b504:	d071      	beq.n	800b5ea <VL53L0X_get_pal_range_status+0x236>
 800b506:	9a05      	ldr	r2, [sp, #20]
 800b508:	4293      	cmp	r3, r2
 800b50a:	bf2c      	ite	cs
 800b50c:	f04f 0b00 	movcs.w	fp, #0
 800b510:	f04f 0b01 	movcc.w	fp, #1
  if (Status == VL53L0X_ERROR_NONE)
 800b514:	9b01      	ldr	r3, [sp, #4]
 800b516:	2b00      	cmp	r3, #0
 800b518:	f47f af73 	bne.w	800b402 <VL53L0X_get_pal_range_status+0x4e>
        VL53L0X_GetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
 800b51c:	aa04      	add	r2, sp, #16
 800b51e:	2102      	movs	r1, #2
 800b520:	4620      	mov	r0, r4
 800b522:	f7fd ff21 	bl	8009368 <VL53L0X_GetLimitCheckEnable>
  if ((SignalRefClipLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b526:	f89d 7010 	ldrb.w	r7, [sp, #16]
        VL53L0X_GetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
 800b52a:	4603      	mov	r3, r0
  if ((SignalRefClipLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b52c:	b177      	cbz	r7, 800b54c <VL53L0X_get_pal_range_status+0x198>
 800b52e:	2800      	cmp	r0, #0
 800b530:	d1c2      	bne.n	800b4b8 <VL53L0X_get_pal_range_status+0x104>
    Status = VL53L0X_GetLimitCheckValue(
 800b532:	aa07      	add	r2, sp, #28
 800b534:	2102      	movs	r1, #2
 800b536:	4620      	mov	r0, r4
 800b538:	f7fd ff52 	bl	80093e0 <VL53L0X_GetLimitCheckValue>
    if ((SignalRefClipValue > 0) && (LastSignalRefMcps > SignalRefClipValue)) {
 800b53c:	9f07      	ldr	r7, [sp, #28]
    Status = VL53L0X_GetLimitCheckValue(
 800b53e:	4603      	mov	r3, r0
    if ((SignalRefClipValue > 0) && (LastSignalRefMcps > SignalRefClipValue)) {
 800b540:	2f00      	cmp	r7, #0
 800b542:	d042      	beq.n	800b5ca <VL53L0X_get_pal_range_status+0x216>
 800b544:	4547      	cmp	r7, r8
 800b546:	bf2c      	ite	cs
 800b548:	2700      	movcs	r7, #0
 800b54a:	2701      	movcc	r7, #1
  if (Status == VL53L0X_ERROR_NONE)
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	f47f af7d 	bne.w	800b44c <VL53L0X_get_pal_range_status+0x98>
    Status = VL53L0X_GetLimitCheckEnable(
 800b552:	f10d 0211 	add.w	r2, sp, #17
 800b556:	2103      	movs	r1, #3
 800b558:	4620      	mov	r0, r4
 800b55a:	9301      	str	r3, [sp, #4]
 800b55c:	f7fd ff04 	bl	8009368 <VL53L0X_GetLimitCheckEnable>
  if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800b560:	f89d 8011 	ldrb.w	r8, [sp, #17]
 800b564:	f1b8 0f00 	cmp.w	r8, #0
 800b568:	d015      	beq.n	800b596 <VL53L0X_get_pal_range_status+0x1e2>
 800b56a:	9b01      	ldr	r3, [sp, #4]
 800b56c:	2800      	cmp	r0, #0
 800b56e:	d140      	bne.n	800b5f2 <VL53L0X_get_pal_range_status+0x23e>
    if (EffectiveSpadRtnCount == 0) {
 800b570:	f1b9 0f00 	cmp.w	r9, #0
 800b574:	d003      	beq.n	800b57e <VL53L0X_get_pal_range_status+0x1ca>
          (FixPoint1616_t)((256 * SignalRate) / EffectiveSpadRtnCount);
 800b576:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
      SignalRatePerSpad =
 800b57a:	fbba f9f9 	udiv	r9, sl, r9
    Status = VL53L0X_GetLimitCheckValue(
 800b57e:	aa08      	add	r2, sp, #32
 800b580:	2103      	movs	r1, #3
 800b582:	4620      	mov	r0, r4
 800b584:	f7fd ff2c 	bl	80093e0 <VL53L0X_GetLimitCheckValue>
    if ((RangeIgnoreThresholdValue > 0) &&
 800b588:	9b08      	ldr	r3, [sp, #32]
 800b58a:	454b      	cmp	r3, r9
 800b58c:	bf94      	ite	ls
 800b58e:	f04f 0800 	movls.w	r8, #0
 800b592:	f04f 0801 	movhi.w	r8, #1
  if (Status == VL53L0X_ERROR_NONE) {
 800b596:	2800      	cmp	r0, #0
 800b598:	f47f af5a 	bne.w	800b450 <VL53L0X_get_pal_range_status+0x9c>
    if (NoneFlag == 1) {
 800b59c:	b99d      	cbnz	r5, 800b5c6 <VL53L0X_get_pal_range_status+0x212>
    } else if (DeviceRangeStatusInternal == 1 ||
 800b59e:	1e73      	subs	r3, r6, #1
 800b5a0:	2b09      	cmp	r3, #9
 800b5a2:	d80a      	bhi.n	800b5ba <VL53L0X_get_pal_range_status+0x206>
 800b5a4:	e8df f003 	tbb	[pc, r3]
 800b5a8:	09050505 	.word	0x09050505
 800b5ac:	0b090d09 	.word	0x0b090d09
 800b5b0:	0b0d      	.short	0x0b0d
    if (NoneFlag == 1) {
 800b5b2:	2305      	movs	r3, #5
      *pPalRangeStatus = 1; /* Sigma	 Fail */
 800b5b4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b5b6:	7013      	strb	r3, [r2, #0]
  if (*pPalRangeStatus == 0)
 800b5b8:	e750      	b.n	800b45c <VL53L0X_get_pal_range_status+0xa8>
               DeviceRangeStatusInternal == 10 || SignalRefClipflag == 1) {
 800b5ba:	2f01      	cmp	r7, #1
 800b5bc:	d107      	bne.n	800b5ce <VL53L0X_get_pal_range_status+0x21a>
 800b5be:	2303      	movs	r3, #3
 800b5c0:	e7f8      	b.n	800b5b4 <VL53L0X_get_pal_range_status+0x200>
      *pPalRangeStatus = 4; /* Phase fail */
 800b5c2:	2304      	movs	r3, #4
 800b5c4:	e7f6      	b.n	800b5b4 <VL53L0X_get_pal_range_status+0x200>
 800b5c6:	23ff      	movs	r3, #255	@ 0xff
 800b5c8:	e7f4      	b.n	800b5b4 <VL53L0X_get_pal_range_status+0x200>
  uint8_t SignalRefClipflag = 0;
 800b5ca:	9f01      	ldr	r7, [sp, #4]
 800b5cc:	e7be      	b.n	800b54c <VL53L0X_get_pal_range_status+0x198>
    } else if (DeviceRangeStatusInternal == 4 ||
 800b5ce:	2e04      	cmp	r6, #4
 800b5d0:	d00d      	beq.n	800b5ee <VL53L0X_get_pal_range_status+0x23a>
 800b5d2:	f1b8 0f01 	cmp.w	r8, #1
 800b5d6:	d00a      	beq.n	800b5ee <VL53L0X_get_pal_range_status+0x23a>
    } else if (SigmaLimitflag == 1) {
 800b5d8:	f1bb 0f01 	cmp.w	fp, #1
 800b5dc:	d00b      	beq.n	800b5f6 <VL53L0X_get_pal_range_status+0x242>
      *pPalRangeStatus = 0; /* Range Valid */
 800b5de:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	7013      	strb	r3, [r2, #0]
 800b5e4:	465f      	mov	r7, fp
 800b5e6:	46d8      	mov	r8, fp
 800b5e8:	e735      	b.n	800b456 <VL53L0X_get_pal_range_status+0xa2>
  uint8_t SigmaLimitflag = 0;
 800b5ea:	469b      	mov	fp, r3
 800b5ec:	e792      	b.n	800b514 <VL53L0X_get_pal_range_status+0x160>
 800b5ee:	2302      	movs	r3, #2
 800b5f0:	e7e0      	b.n	800b5b4 <VL53L0X_get_pal_range_status+0x200>
 800b5f2:	4698      	mov	r8, r3
 800b5f4:	e72c      	b.n	800b450 <VL53L0X_get_pal_range_status+0x9c>
 800b5f6:	465b      	mov	r3, fp
 800b5f8:	4647      	mov	r7, r8
 800b5fa:	e7db      	b.n	800b5b4 <VL53L0X_get_pal_range_status+0x200>

0800b5fc <VL53L0X_get_device_info>:
  return Status;
}

VL53L0X_Error
VL53L0X_get_device_info(VL53L0X_DEV Dev,
                        VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 800b5fc:	b570      	push	{r4, r5, r6, lr}
 800b5fe:	460c      	mov	r4, r1
 800b600:	b082      	sub	sp, #8
  Status = VL53L0X_get_info_from_device(Dev, 2);
 800b602:	2102      	movs	r1, #2
                        VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 800b604:	4605      	mov	r5, r0
  Status = VL53L0X_get_info_from_device(Dev, 2);
 800b606:	f7fe ff21 	bl	800a44c <VL53L0X_get_info_from_device>
  if (Status == VL53L0X_ERROR_NONE) {
 800b60a:	bb20      	cbnz	r0, 800b656 <VL53L0X_get_device_info+0x5a>
    ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 800b60c:	f895 30f1 	ldrb.w	r3, [r5, #241]	@ 0xf1
    if (ModuleIdInt == 0) {
 800b610:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800b614:	bb0b      	cbnz	r3, 800b65a <VL53L0X_get_device_info+0x5e>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 800b616:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40

  Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);

  if (Status == VL53L0X_ERROR_NONE) {
    if (Revision == 0) {
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800b61a:	4b24      	ldr	r3, [pc, #144]	@ (800b6ac <VL53L0X_get_device_info+0xb0>)
 800b61c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800b61e:	6020      	str	r0, [r4, #0]
 800b620:	6061      	str	r1, [r4, #4]
 800b622:	60a2      	str	r2, [r4, #8]
    } else {
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
                         VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
    }

    VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 800b624:	4b22      	ldr	r3, [pc, #136]	@ (800b6b0 <VL53L0X_get_device_info+0xb4>)
 800b626:	cb03      	ldmia	r3!, {r0, r1}
                       VL53L0X_STRING_DEVICE_INFO_TYPE);
  }

  if (Status == VL53L0X_ERROR_NONE) {
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800b628:	f104 0260 	add.w	r2, r4, #96	@ 0x60
    VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 800b62c:	6220      	str	r0, [r4, #32]
 800b62e:	6261      	str	r1, [r4, #36]	@ 0x24
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800b630:	4628      	mov	r0, r5
 800b632:	21c0      	movs	r1, #192	@ 0xc0
 800b634:	f000 f844 	bl	800b6c0 <VL53L0X_RdByte>
                            &pVL53L0X_DeviceInfo->ProductType);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800b638:	b968      	cbnz	r0, 800b656 <VL53L0X_get_device_info+0x5a>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_REVISION_ID,
 800b63a:	f10d 0207 	add.w	r2, sp, #7
 800b63e:	21c2      	movs	r1, #194	@ 0xc2
 800b640:	4628      	mov	r0, r5
 800b642:	f000 f83d 	bl	800b6c0 <VL53L0X_RdByte>
                            &revision_id);
    pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
    pVL53L0X_DeviceInfo->ProductRevisionMinor = (revision_id & 0xF0) >> 4;
 800b646:	f89d 3007 	ldrb.w	r3, [sp, #7]
    pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 800b64a:	2201      	movs	r2, #1
    pVL53L0X_DeviceInfo->ProductRevisionMinor = (revision_id & 0xF0) >> 4;
 800b64c:	091b      	lsrs	r3, r3, #4
    pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 800b64e:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
    pVL53L0X_DeviceInfo->ProductRevisionMinor = (revision_id & 0xF0) >> 4;
 800b652:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
  }

  return Status;
}
 800b656:	b002      	add	sp, #8
 800b658:	bd70      	pop	{r4, r5, r6, pc}
      *Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800b65a:	f895 60f2 	ldrb.w	r6, [r5, #242]	@ 0xf2
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800b65e:	f105 01f3 	add.w	r1, r5, #243	@ 0xf3
      *Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800b662:	b2f6      	uxtb	r6, r6
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800b664:	f104 0040 	add.w	r0, r4, #64	@ 0x40
 800b668:	f000 faee 	bl	800bc48 <strcpy>
    if (Revision == 0) {
 800b66c:	2e00      	cmp	r6, #0
 800b66e:	d0d4      	beq.n	800b61a <VL53L0X_get_device_info+0x1e>
    } else if ((Revision <= 34) && (Revision != 32)) {
 800b670:	2e22      	cmp	r6, #34	@ 0x22
 800b672:	d807      	bhi.n	800b684 <VL53L0X_get_device_info+0x88>
 800b674:	2e20      	cmp	r6, #32
 800b676:	d012      	beq.n	800b69e <VL53L0X_get_device_info+0xa2>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800b678:	4b0e      	ldr	r3, [pc, #56]	@ (800b6b4 <VL53L0X_get_device_info+0xb8>)
 800b67a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800b67c:	6020      	str	r0, [r4, #0]
 800b67e:	6061      	str	r1, [r4, #4]
 800b680:	60a2      	str	r2, [r4, #8]
 800b682:	e7cf      	b.n	800b624 <VL53L0X_get_device_info+0x28>
    } else if (Revision < 39) {
 800b684:	2e26      	cmp	r6, #38	@ 0x26
 800b686:	d90a      	bls.n	800b69e <VL53L0X_get_device_info+0xa2>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800b688:	4e0b      	ldr	r6, [pc, #44]	@ (800b6b8 <VL53L0X_get_device_info+0xbc>)
 800b68a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b68c:	6020      	str	r0, [r4, #0]
 800b68e:	60a2      	str	r2, [r4, #8]
 800b690:	6830      	ldr	r0, [r6, #0]
 800b692:	7932      	ldrb	r2, [r6, #4]
 800b694:	6061      	str	r1, [r4, #4]
 800b696:	60e3      	str	r3, [r4, #12]
 800b698:	6120      	str	r0, [r4, #16]
 800b69a:	7522      	strb	r2, [r4, #20]
 800b69c:	e7c2      	b.n	800b624 <VL53L0X_get_device_info+0x28>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800b69e:	4b07      	ldr	r3, [pc, #28]	@ (800b6bc <VL53L0X_get_device_info+0xc0>)
 800b6a0:	cb07      	ldmia	r3!, {r0, r1, r2}
 800b6a2:	6020      	str	r0, [r4, #0]
 800b6a4:	6061      	str	r1, [r4, #4]
 800b6a6:	60a2      	str	r2, [r4, #8]
 800b6a8:	e7bc      	b.n	800b624 <VL53L0X_get_device_info+0x28>
 800b6aa:	bf00      	nop
 800b6ac:	0800bec8 	.word	0x0800bec8
 800b6b0:	0800bf04 	.word	0x0800bf04
 800b6b4:	0800bed4 	.word	0x0800bed4
 800b6b8:	0800beec 	.word	0x0800beec
 800b6bc:	0800bee0 	.word	0x0800bee0

0800b6c0 <VL53L0X_RdByte>:
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
  }
  return status;
}

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800b6c0:	b530      	push	{r4, r5, lr}
 800b6c2:	4604      	mov	r4, r0
 800b6c4:	b083      	sub	sp, #12
 800b6c6:	460b      	mov	r3, r1
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b6c8:	f8d0 0158 	ldr.w	r0, [r0, #344]	@ 0x158
VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800b6cc:	f88d 3007 	strb.w	r3, [sp, #7]
 800b6d0:	4615      	mov	r5, r2
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b6d2:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	f10d 0207 	add.w	r2, sp, #7
 800b6dc:	f7f6 fc46 	bl	8001f6c <HAL_I2C_Master_Transmit_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b6e0:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b6e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b6e8:	2b20      	cmp	r3, #32
 800b6ea:	d1f9      	bne.n	800b6e0 <VL53L0X_RdByte+0x20>
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);

  if (status_int != HAL_OK) {
 800b6ec:	b988      	cbnz	r0, 800b712 <VL53L0X_RdByte+0x52>
  status = HAL_I2C_Master_Receive_DMA(Dev->I2cHandle, Dev->I2cDevAddr | 1,
 800b6ee:	f8d4 0158 	ldr.w	r0, [r4, #344]	@ 0x158
 800b6f2:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	462a      	mov	r2, r5
 800b6fa:	4319      	orrs	r1, r3
 800b6fc:	f7f6 fcf4 	bl	80020e8 <HAL_I2C_Master_Receive_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b700:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b704:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b708:	2b20      	cmp	r3, #32
 800b70a:	d1f9      	bne.n	800b700 <VL53L0X_RdByte+0x40>
    goto done;
  }

  status_int = _I2CRead(Dev, data, 1);

  if (status_int != HAL_OK) {
 800b70c:	b908      	cbnz	r0, 800b712 <VL53L0X_RdByte+0x52>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
  }
done:
  return Status;
}
 800b70e:	b003      	add	sp, #12
 800b710:	bd30      	pop	{r4, r5, pc}
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b712:	f06f 0013 	mvn.w	r0, #19
 800b716:	e7fa      	b.n	800b70e <VL53L0X_RdByte+0x4e>

0800b718 <VL53L0X_WriteMulti>:
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index,
                                 volatile uint8_t *pdata, uint32_t count) {
  HAL_StatusTypeDef status_int;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;

  if (count > sizeof(_I2CBuffer) - 1) {
 800b718:	2b3f      	cmp	r3, #63	@ 0x3f
                                 volatile uint8_t *pdata, uint32_t count) {
 800b71a:	b570      	push	{r4, r5, r6, lr}
 800b71c:	461d      	mov	r5, r3
  if (count > sizeof(_I2CBuffer) - 1) {
 800b71e:	d81e      	bhi.n	800b75e <VL53L0X_WriteMulti+0x46>
    return VL53L0X_ERROR_INVALID_PARAMS;
  }

  _I2CBuffer[0] = index;
 800b720:	4e10      	ldr	r6, [pc, #64]	@ (800b764 <VL53L0X_WriteMulti+0x4c>)
 800b722:	4604      	mov	r4, r0
 800b724:	4630      	mov	r0, r6
 800b726:	460b      	mov	r3, r1
 800b728:	f800 3b01 	strb.w	r3, [r0], #1
  memcpy(&_I2CBuffer[1], (const void *)pdata, count);
 800b72c:	4611      	mov	r1, r2
 800b72e:	462a      	mov	r2, r5
 800b730:	f000 fa92 	bl	800bc58 <memcpy>

  status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800b734:	1c6b      	adds	r3, r5, #1
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b736:	f8d4 0158 	ldr.w	r0, [r4, #344]	@ 0x158
 800b73a:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b73e:	b29b      	uxth	r3, r3
 800b740:	4632      	mov	r2, r6
 800b742:	f7f6 fc13 	bl	8001f6c <HAL_I2C_Master_Transmit_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b746:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b74a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b74e:	2b20      	cmp	r3, #32
 800b750:	d1f9      	bne.n	800b746 <VL53L0X_WriteMulti+0x2e>
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b752:	2800      	cmp	r0, #0
 800b754:	bf14      	ite	ne
 800b756:	f06f 0013 	mvnne.w	r0, #19
 800b75a:	2000      	moveq	r0, #0
  if (status_int != HAL_OK) {
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
  }

  return Status;
}
 800b75c:	bd70      	pop	{r4, r5, r6, pc}
    return VL53L0X_ERROR_INVALID_PARAMS;
 800b75e:	f06f 0003 	mvn.w	r0, #3
}
 800b762:	bd70      	pop	{r4, r5, r6, pc}
 800b764:	20004294 	.word	0x20004294

0800b768 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata,
                                uint32_t count) {
 800b768:	b570      	push	{r4, r5, r6, lr}
 800b76a:	4604      	mov	r4, r0
 800b76c:	b082      	sub	sp, #8
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b76e:	f8d0 0158 	ldr.w	r0, [r0, #344]	@ 0x158
                                uint32_t count) {
 800b772:	f88d 1007 	strb.w	r1, [sp, #7]
 800b776:	4615      	mov	r5, r2
 800b778:	461e      	mov	r6, r3
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b77a:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b77e:	2301      	movs	r3, #1
 800b780:	f10d 0207 	add.w	r2, sp, #7
 800b784:	f7f6 fbf2 	bl	8001f6c <HAL_I2C_Master_Transmit_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b788:	f8d4 1158 	ldr.w	r1, [r4, #344]	@ 0x158
 800b78c:	f891 1041 	ldrb.w	r1, [r1, #65]	@ 0x41
 800b790:	2920      	cmp	r1, #32
 800b792:	d1f9      	bne.n	800b788 <VL53L0X_ReadMulti+0x20>
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);

  if (status_int != HAL_OK) {
 800b794:	b990      	cbnz	r0, 800b7bc <VL53L0X_ReadMulti+0x54>
  status = HAL_I2C_Master_Receive_DMA(Dev->I2cHandle, Dev->I2cDevAddr | 1,
 800b796:	f8d4 0158 	ldr.w	r0, [r4, #344]	@ 0x158
 800b79a:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b79e:	b2b3      	uxth	r3, r6
 800b7a0:	462a      	mov	r2, r5
 800b7a2:	f041 0101 	orr.w	r1, r1, #1
 800b7a6:	f7f6 fc9f 	bl	80020e8 <HAL_I2C_Master_Receive_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b7aa:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b7ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7b2:	2b20      	cmp	r3, #32
 800b7b4:	d1f9      	bne.n	800b7aa <VL53L0X_ReadMulti+0x42>
    goto done;
  }

  status_int = _I2CRead(Dev, pdata, count);

  if (status_int != HAL_OK) {
 800b7b6:	b908      	cbnz	r0, 800b7bc <VL53L0X_ReadMulti+0x54>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
  }
done:
  return Status;
}
 800b7b8:	b002      	add	sp, #8
 800b7ba:	bd70      	pop	{r4, r5, r6, pc}
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b7bc:	f06f 0013 	mvn.w	r0, #19
 800b7c0:	e7fa      	b.n	800b7b8 <VL53L0X_ReadMulti+0x50>
 800b7c2:	bf00      	nop

0800b7c4 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800b7c4:	b530      	push	{r4, r5, lr}
 800b7c6:	4604      	mov	r4, r0
 800b7c8:	b083      	sub	sp, #12
 800b7ca:	460b      	mov	r3, r1
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b7cc:	f8d0 0158 	ldr.w	r0, [r0, #344]	@ 0x158
VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800b7d0:	f88d 3007 	strb.w	r3, [sp, #7]
 800b7d4:	4615      	mov	r5, r2
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b7d6:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b7da:	2301      	movs	r3, #1
 800b7dc:	f10d 0207 	add.w	r2, sp, #7
 800b7e0:	f7f6 fbc4 	bl	8001f6c <HAL_I2C_Master_Transmit_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b7e4:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b7e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7ec:	2b20      	cmp	r3, #32
 800b7ee:	d1f9      	bne.n	800b7e4 <VL53L0X_RdWord+0x20>
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);

  if (status_int != HAL_OK) {
 800b7f0:	b9b0      	cbnz	r0, 800b820 <VL53L0X_RdWord+0x5c>
  status = HAL_I2C_Master_Receive_DMA(Dev->I2cHandle, Dev->I2cDevAddr | 1,
 800b7f2:	f8d4 0158 	ldr.w	r0, [r4, #344]	@ 0x158
 800b7f6:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b7fa:	4a0b      	ldr	r2, [pc, #44]	@ (800b828 <VL53L0X_RdWord+0x64>)
 800b7fc:	2302      	movs	r3, #2
 800b7fe:	f041 0101 	orr.w	r1, r1, #1
 800b802:	f7f6 fc71 	bl	80020e8 <HAL_I2C_Master_Receive_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b806:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b80a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b80e:	2b20      	cmp	r3, #32
 800b810:	d1f9      	bne.n	800b806 <VL53L0X_RdWord+0x42>
    goto done;
  }

  status_int = _I2CRead(Dev, _I2CBuffer, 2);

  if (status_int != HAL_OK) {
 800b812:	b928      	cbnz	r0, 800b820 <VL53L0X_RdWord+0x5c>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    goto done;
  }

  *data = ((uint16_t)_I2CBuffer[0] << 8) + (uint16_t)_I2CBuffer[1];
 800b814:	4b04      	ldr	r3, [pc, #16]	@ (800b828 <VL53L0X_RdWord+0x64>)
 800b816:	881b      	ldrh	r3, [r3, #0]
 800b818:	ba5b      	rev16	r3, r3
 800b81a:	802b      	strh	r3, [r5, #0]
done:
  return Status;
}
 800b81c:	b003      	add	sp, #12
 800b81e:	bd30      	pop	{r4, r5, pc}
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b820:	f06f 0013 	mvn.w	r0, #19
 800b824:	e7fa      	b.n	800b81c <VL53L0X_RdWord+0x58>
 800b826:	bf00      	nop
 800b828:	20004294 	.word	0x20004294

0800b82c <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800b82c:	b530      	push	{r4, r5, lr}
 800b82e:	4604      	mov	r4, r0
 800b830:	b083      	sub	sp, #12
 800b832:	460b      	mov	r3, r1
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b834:	f8d0 0158 	ldr.w	r0, [r0, #344]	@ 0x158
VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800b838:	f88d 3007 	strb.w	r3, [sp, #7]
 800b83c:	4615      	mov	r5, r2
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b83e:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b842:	2301      	movs	r3, #1
 800b844:	f10d 0207 	add.w	r2, sp, #7
 800b848:	f7f6 fb90 	bl	8001f6c <HAL_I2C_Master_Transmit_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b84c:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b850:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b854:	2b20      	cmp	r3, #32
 800b856:	d1f9      	bne.n	800b84c <VL53L0X_RdDWord+0x20>
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);

  if (status_int != HAL_OK) {
 800b858:	b9b0      	cbnz	r0, 800b888 <VL53L0X_RdDWord+0x5c>
  status = HAL_I2C_Master_Receive_DMA(Dev->I2cHandle, Dev->I2cDevAddr | 1,
 800b85a:	f8d4 0158 	ldr.w	r0, [r4, #344]	@ 0x158
 800b85e:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b862:	4a0b      	ldr	r2, [pc, #44]	@ (800b890 <VL53L0X_RdDWord+0x64>)
 800b864:	2304      	movs	r3, #4
 800b866:	f041 0101 	orr.w	r1, r1, #1
 800b86a:	f7f6 fc3d 	bl	80020e8 <HAL_I2C_Master_Receive_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b86e:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b872:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b876:	2b20      	cmp	r3, #32
 800b878:	d1f9      	bne.n	800b86e <VL53L0X_RdDWord+0x42>
    goto done;
  }

  status_int = _I2CRead(Dev, _I2CBuffer, 4);

  if (status_int != HAL_OK) {
 800b87a:	b928      	cbnz	r0, 800b888 <VL53L0X_RdDWord+0x5c>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    goto done;
  }

  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 800b87c:	4b04      	ldr	r3, [pc, #16]	@ (800b890 <VL53L0X_RdDWord+0x64>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	ba1b      	rev	r3, r3
 800b882:	602b      	str	r3, [r5, #0]
          ((uint32_t)_I2CBuffer[2] << 8) + (uint32_t)_I2CBuffer[3];

done:
  return Status;
}
 800b884:	b003      	add	sp, #12
 800b886:	bd30      	pop	{r4, r5, pc}
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b888:	f06f 0013 	mvn.w	r0, #19
 800b88c:	e7fa      	b.n	800b884 <VL53L0X_RdDWord+0x58>
 800b88e:	bf00      	nop
 800b890:	20004294 	.word	0x20004294

0800b894 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800b894:	b538      	push	{r3, r4, r5, lr}
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  HAL_StatusTypeDef status_int;

  _I2CBuffer[0] = index;
 800b896:	4d0c      	ldr	r5, [pc, #48]	@ (800b8c8 <VL53L0X_WrByte+0x34>)
VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800b898:	4604      	mov	r4, r0
  _I2CBuffer[0] = index;
 800b89a:	7029      	strb	r1, [r5, #0]
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b89c:	f8d0 0158 	ldr.w	r0, [r0, #344]	@ 0x158
  _I2CBuffer[1] = data;
 800b8a0:	706a      	strb	r2, [r5, #1]
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b8a2:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b8a6:	2302      	movs	r3, #2
 800b8a8:	462a      	mov	r2, r5
 800b8aa:	f7f6 fb5f 	bl	8001f6c <HAL_I2C_Master_Transmit_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b8ae:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b8b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8b6:	2b20      	cmp	r3, #32
 800b8b8:	d1f9      	bne.n	800b8ae <VL53L0X_WrByte+0x1a>
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b8ba:	2800      	cmp	r0, #0
  if (status_int != HAL_OK) {
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
  }

  return Status;
}
 800b8bc:	bf14      	ite	ne
 800b8be:	f06f 0013 	mvnne.w	r0, #19
 800b8c2:	2000      	moveq	r0, #0
 800b8c4:	bd38      	pop	{r3, r4, r5, pc}
 800b8c6:	bf00      	nop
 800b8c8:	20004294 	.word	0x20004294

0800b8cc <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800b8cc:	b538      	push	{r3, r4, r5, lr}
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
  HAL_StatusTypeDef status_int;

  _I2CBuffer[0] = index;
 800b8ce:	4d0d      	ldr	r5, [pc, #52]	@ (800b904 <VL53L0X_WrWord+0x38>)
VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800b8d0:	4604      	mov	r4, r0
  _I2CBuffer[1] = data >> 8;
 800b8d2:	0a13      	lsrs	r3, r2, #8
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b8d4:	f8d0 0158 	ldr.w	r0, [r0, #344]	@ 0x158
  _I2CBuffer[1] = data >> 8;
 800b8d8:	706b      	strb	r3, [r5, #1]
  _I2CBuffer[0] = index;
 800b8da:	7029      	strb	r1, [r5, #0]
  _I2CBuffer[2] = data & 0x00FF;
 800b8dc:	70aa      	strb	r2, [r5, #2]
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b8de:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b8e2:	2303      	movs	r3, #3
 800b8e4:	462a      	mov	r2, r5
 800b8e6:	f7f6 fb41 	bl	8001f6c <HAL_I2C_Master_Transmit_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b8ea:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b8ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8f2:	2b20      	cmp	r3, #32
 800b8f4:	d1f9      	bne.n	800b8ea <VL53L0X_WrWord+0x1e>
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b8f6:	2800      	cmp	r0, #0
  if (status_int != HAL_OK) {
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
  }

  return Status;
}
 800b8f8:	bf14      	ite	ne
 800b8fa:	f06f 0013 	mvnne.w	r0, #19
 800b8fe:	2000      	moveq	r0, #0
 800b900:	bd38      	pop	{r3, r4, r5, pc}
 800b902:	bf00      	nop
 800b904:	20004294 	.word	0x20004294

0800b908 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index,
                                 uint8_t AndData, uint8_t OrData) {
 800b908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b90c:	4604      	mov	r4, r0
 800b90e:	b082      	sub	sp, #8
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b910:	f8d0 0158 	ldr.w	r0, [r0, #344]	@ 0x158
 800b914:	f88d 1007 	strb.w	r1, [sp, #7]
                                 uint8_t AndData, uint8_t OrData) {
 800b918:	460f      	mov	r7, r1
 800b91a:	4690      	mov	r8, r2
 800b91c:	461e      	mov	r6, r3
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b91e:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b922:	2301      	movs	r3, #1
 800b924:	f10d 0207 	add.w	r2, sp, #7
 800b928:	f7f6 fb20 	bl	8001f6c <HAL_I2C_Master_Transmit_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b92c:	f8d4 5158 	ldr.w	r5, [r4, #344]	@ 0x158
 800b930:	f895 c041 	ldrb.w	ip, [r5, #65]	@ 0x41
 800b934:	f1bc 0f20 	cmp.w	ip, #32
 800b938:	d1f8      	bne.n	800b92c <VL53L0X_UpdateByte+0x24>
  if (status_int != HAL_OK) {
 800b93a:	bb68      	cbnz	r0, 800b998 <VL53L0X_UpdateByte+0x90>
  status = HAL_I2C_Master_Receive_DMA(Dev->I2cHandle, Dev->I2cDevAddr | 1,
 800b93c:	f8d4 0158 	ldr.w	r0, [r4, #344]	@ 0x158
 800b940:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
 800b944:	2301      	movs	r3, #1
 800b946:	f041 0101 	orr.w	r1, r1, #1
 800b94a:	f10d 0206 	add.w	r2, sp, #6
 800b94e:	f7f6 fbcb 	bl	80020e8 <HAL_I2C_Master_Receive_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b952:	f8d4 5158 	ldr.w	r5, [r4, #344]	@ 0x158
 800b956:	f895 5041 	ldrb.w	r5, [r5, #65]	@ 0x41
 800b95a:	2d20      	cmp	r5, #32
 800b95c:	d1f9      	bne.n	800b952 <VL53L0X_UpdateByte+0x4a>
  if (status_int != HAL_OK) {
 800b95e:	b9d8      	cbnz	r0, 800b998 <VL53L0X_UpdateByte+0x90>

  if (Status) {
    goto done;
  }

  data = (data & AndData) | OrData;
 800b960:	f89d 3006 	ldrb.w	r3, [sp, #6]
  _I2CBuffer[0] = index;
 800b964:	4a0e      	ldr	r2, [pc, #56]	@ (800b9a0 <VL53L0X_UpdateByte+0x98>)
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b966:	f8d4 0158 	ldr.w	r0, [r4, #344]	@ 0x158
 800b96a:	f894 115c 	ldrb.w	r1, [r4, #348]	@ 0x15c
  _I2CBuffer[0] = index;
 800b96e:	7017      	strb	r7, [r2, #0]
  data = (data & AndData) | OrData;
 800b970:	ea08 0803 	and.w	r8, r8, r3
 800b974:	ea46 0308 	orr.w	r3, r6, r8
 800b978:	f88d 3006 	strb.w	r3, [sp, #6]
  _I2CBuffer[1] = data;
 800b97c:	7053      	strb	r3, [r2, #1]
  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 800b97e:	2302      	movs	r3, #2
 800b980:	f7f6 faf4 	bl	8001f6c <HAL_I2C_Master_Transmit_DMA>
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 800b984:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
 800b988:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b98c:	2b20      	cmp	r3, #32
 800b98e:	d1f9      	bne.n	800b984 <VL53L0X_UpdateByte+0x7c>
  if (status_int != HAL_OK) {
 800b990:	b910      	cbnz	r0, 800b998 <VL53L0X_UpdateByte+0x90>
  Status = VL53L0X_WrByte(Dev, index, data);
done:
  return Status;
}
 800b992:	b002      	add	sp, #8
 800b994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  Status = VL53L0X_RdByte(Dev, index, &data);
 800b998:	f06f 0013 	mvn.w	r0, #19
 800b99c:	e7f9      	b.n	800b992 <VL53L0X_UpdateByte+0x8a>
 800b99e:	bf00      	nop
 800b9a0:	20004294 	.word	0x20004294

0800b9a4 <VL53L0X_PollingDelay>:
  }

  return Status;
}

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800b9a4:	b508      	push	{r3, lr}
  VL53L0X_Error status = VL53L0X_ERROR_NONE;

  // do nothing
  VL53L0X_OsDelay();
 800b9a6:	2002      	movs	r0, #2
 800b9a8:	f7f5 ff50 	bl	800184c <HAL_Delay>
  return status;
}
 800b9ac:	2000      	movs	r0, #0
 800b9ae:	bd08      	pop	{r3, pc}

0800b9b0 <SetupContinousIntMeasurement>:
/**
 *  Setup sensor for continuous measurement defined by the parameter period that is raising an interrupt
 *  after measurement, setting is considering the high-accuracy mode that has a min period of 200msec
 */
VL53L0X_Error SetupContinousIntMeasurement(VL53L0X_Dev_t *pDev, int period)
{
 800b9b0:	b530      	push	{r4, r5, lr}
 800b9b2:	b083      	sub	sp, #12
 800b9b4:	4604      	mov	r4, r0
 800b9b6:	460d      	mov	r5, r1
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;

	ret_value = VL53L0X_StaticInit(pDev); // Device Initialization
 800b9b8:	f7fe f840 	bl	8009a3c <VL53L0X_StaticInit>
	if (ret_value != VL53L0X_ERROR_NONE) {
 800b9bc:	b108      	cbz	r0, 800b9c2 <SetupContinousIntMeasurement+0x12>
	}

	ret_value = VL53L0X_StartMeasurement(pDev);

	return ret_value;
}
 800b9be:	b003      	add	sp, #12
 800b9c0:	bd30      	pop	{r4, r5, pc}
	ret_value = VL53L0X_PerformRefCalibration(pDev, &VhvSettings, &PhaseCal); // Device Initialization
 800b9c2:	f10d 0207 	add.w	r2, sp, #7
 800b9c6:	f10d 0106 	add.w	r1, sp, #6
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	f7fd fe7e 	bl	80096cc <VL53L0X_PerformRefCalibration>
	if (ret_value != VL53L0X_ERROR_NONE) {
 800b9d0:	2800      	cmp	r0, #0
 800b9d2:	d1f4      	bne.n	800b9be <SetupContinousIntMeasurement+0xe>
	ret_value = VL53L0X_SetDeviceMode(pDev,
 800b9d4:	2101      	movs	r1, #1
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	f7fd fba0 	bl	800911c <VL53L0X_SetDeviceMode>
	if (ret_value != VL53L0X_ERROR_NONE) {
 800b9dc:	2800      	cmp	r0, #0
 800b9de:	d1ee      	bne.n	800b9be <SetupContinousIntMeasurement+0xe>
	ret_value = VL53L0X_SetLimitCheckEnable(pDev,
 800b9e0:	4601      	mov	r1, r0
 800b9e2:	2201      	movs	r2, #1
 800b9e4:	4620      	mov	r0, r4
 800b9e6:	f7fd fc75 	bl	80092d4 <VL53L0X_SetLimitCheckEnable>
	if (ret_value != VL53L0X_ERROR_NONE) {
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	d1e7      	bne.n	800b9be <SetupContinousIntMeasurement+0xe>
	ret_value = VL53L0X_SetLimitCheckEnable(pDev,
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	4611      	mov	r1, r2
 800b9f2:	4620      	mov	r0, r4
 800b9f4:	f7fd fc6e 	bl	80092d4 <VL53L0X_SetLimitCheckEnable>
	if (ret_value != VL53L0X_ERROR_NONE) {
 800b9f8:	2800      	cmp	r0, #0
 800b9fa:	d1e0      	bne.n	800b9be <SetupContinousIntMeasurement+0xe>
	ret_value = VL53L0X_SetLimitCheckValue(pDev,
 800b9fc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800ba00:	2101      	movs	r1, #1
 800ba02:	4620      	mov	r0, r4
 800ba04:	f7fd fcbe 	bl	8009384 <VL53L0X_SetLimitCheckValue>
	if (ret_value != VL53L0X_ERROR_NONE) {
 800ba08:	2800      	cmp	r0, #0
 800ba0a:	d1d8      	bne.n	800b9be <SetupContinousIntMeasurement+0xe>
	ret_value = VL53L0X_SetLimitCheckValue(pDev,
 800ba0c:	4601      	mov	r1, r0
 800ba0e:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 800ba12:	4620      	mov	r0, r4
 800ba14:	f7fd fcb6 	bl	8009384 <VL53L0X_SetLimitCheckValue>
	if (ret_value != VL53L0X_ERROR_NONE) {
 800ba18:	2800      	cmp	r0, #0
 800ba1a:	d1d0      	bne.n	800b9be <SetupContinousIntMeasurement+0xe>
			max(200000, period));
 800ba1c:	4b06      	ldr	r3, [pc, #24]	@ (800ba38 <SetupContinousIntMeasurement+0x88>)
	ret_value = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,
 800ba1e:	429d      	cmp	r5, r3
 800ba20:	4629      	mov	r1, r5
 800ba22:	4620      	mov	r0, r4
 800ba24:	bfb8      	it	lt
 800ba26:	4619      	movlt	r1, r3
 800ba28:	f7fd fb86 	bl	8009138 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	if (ret_value != VL53L0X_ERROR_NONE) {
 800ba2c:	2800      	cmp	r0, #0
 800ba2e:	d1c6      	bne.n	800b9be <SetupContinousIntMeasurement+0xe>
	ret_value = VL53L0X_StartMeasurement(pDev);
 800ba30:	4620      	mov	r0, r4
 800ba32:	f7fd fea5 	bl	8009780 <VL53L0X_StartMeasurement>
	return ret_value;
 800ba36:	e7c2      	b.n	800b9be <SetupContinousIntMeasurement+0xe>
 800ba38:	00030d40 	.word	0x00030d40

0800ba3c <vl53l0x_initialize>:
{
 800ba3c:	b530      	push	{r4, r5, lr}
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin,
 800ba3e:	2201      	movs	r2, #1
{
 800ba40:	b09b      	sub	sp, #108	@ 0x6c
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin,
 800ba42:	2140      	movs	r1, #64	@ 0x40
 800ba44:	481a      	ldr	r0, [pc, #104]	@ (800bab0 <vl53l0x_initialize+0x74>)
  Dev.I2cHandle = &hi2c2;
 800ba46:	4d1b      	ldr	r5, [pc, #108]	@ (800bab4 <vl53l0x_initialize+0x78>)
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin,
 800ba48:	f7f6 fa24 	bl	8001e94 <HAL_GPIO_WritePin>
  HAL_Delay(2); /* tboot after Xshut is 1.2 ms max - DS p 14 */
 800ba4c:	2002      	movs	r0, #2
 800ba4e:	f7f5 fefd 	bl	800184c <HAL_Delay>
  uint16_t vl53l0x_id = 0;
 800ba52:	2000      	movs	r0, #0
  Dev.I2cHandle = &hi2c2;
 800ba54:	4a18      	ldr	r2, [pc, #96]	@ (800bab8 <vl53l0x_initialize+0x7c>)
  uint16_t vl53l0x_id = 0;
 800ba56:	f8ad 0002 	strh.w	r0, [sp, #2]
  Dev.I2cDevAddr = ((uint16_t)(VL53L0X_I2C_ADDR)) << 1;
 800ba5a:	2352      	movs	r3, #82	@ 0x52
  ret_value = VL53L0X_GetDeviceInfo(pDev, &VL53L0X_DeviceInfo);
 800ba5c:	a901      	add	r1, sp, #4
 800ba5e:	4628      	mov	r0, r5
  Dev.I2cHandle = &hi2c2;
 800ba60:	f8c5 2158 	str.w	r2, [r5, #344]	@ 0x158
  Dev.I2cDevAddr = ((uint16_t)(VL53L0X_I2C_ADDR)) << 1;
 800ba64:	f885 315c 	strb.w	r3, [r5, #348]	@ 0x15c
  ret_value = VL53L0X_GetDeviceInfo(pDev, &VL53L0X_DeviceInfo);
 800ba68:	f7fd fb52 	bl	8009110 <VL53L0X_GetDeviceInfo>
  if (ret_value == VL53L0X_ERROR_NONE)
 800ba6c:	4604      	mov	r4, r0
 800ba6e:	b110      	cbz	r0, 800ba76 <vl53l0x_initialize+0x3a>
}
 800ba70:	4620      	mov	r0, r4
 800ba72:	b01b      	add	sp, #108	@ 0x6c
 800ba74:	bd30      	pop	{r4, r5, pc}
	  ret_value = VL53L0X_RdWord(pDev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &vl53l0x_id);
 800ba76:	f10d 0202 	add.w	r2, sp, #2
 800ba7a:	21c0      	movs	r1, #192	@ 0xc0
 800ba7c:	4628      	mov	r0, r5
 800ba7e:	f7ff fea1 	bl	800b7c4 <VL53L0X_RdWord>
	  if (ret_value == VL53L0X_ERROR_NONE)
 800ba82:	4604      	mov	r4, r0
 800ba84:	2800      	cmp	r0, #0
 800ba86:	d1f3      	bne.n	800ba70 <vl53l0x_initialize+0x34>
    	if (vl53l0x_id == VL53L0X_ID)
 800ba88:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800ba8c:	f64e 63aa 	movw	r3, #61098	@ 0xeeaa
 800ba90:	429a      	cmp	r2, r3
 800ba92:	d1ed      	bne.n	800ba70 <vl53l0x_initialize+0x34>
    	  ret_value = VL53L0X_DataInit(pDev);
 800ba94:	4628      	mov	r0, r5
 800ba96:	f7fd fd33 	bl	8009500 <VL53L0X_DataInit>
    	  if (ret_value == VL53L0X_ERROR_NONE)
 800ba9a:	4604      	mov	r4, r0
 800ba9c:	2800      	cmp	r0, #0
 800ba9e:	d1e7      	bne.n	800ba70 <vl53l0x_initialize+0x34>
    		  Dev.Present = 1;
 800baa0:	2301      	movs	r3, #1
    		  SetupContinousIntMeasurement(pDev,200000); /* period given in usec ->200msec that is required for 'performance mode' */
 800baa2:	4906      	ldr	r1, [pc, #24]	@ (800babc <vl53l0x_initialize+0x80>)
    		  Dev.Present = 1;
 800baa4:	f8c5 3164 	str.w	r3, [r5, #356]	@ 0x164
    		  SetupContinousIntMeasurement(pDev,200000); /* period given in usec ->200msec that is required for 'performance mode' */
 800baa8:	4628      	mov	r0, r5
 800baaa:	f7ff ff81 	bl	800b9b0 <SetupContinousIntMeasurement>
 800baae:	e7df      	b.n	800ba70 <vl53l0x_initialize+0x34>
 800bab0:	48000800 	.word	0x48000800
 800bab4:	200042f0 	.word	0x200042f0
 800bab8:	200005bc 	.word	0x200005bc
 800babc:	00030d40 	.word	0x00030d40

0800bac0 <VL53L0X_data_ready>:

HAL_StatusTypeDef VL53L0X_data_ready(void)
{
 800bac0:	b500      	push	{lr}
 800bac2:	b083      	sub	sp, #12
	volatile VL53L0X_Error ret_value = 1;
 800bac4:	2301      	movs	r3, #1
	ret_value = VL53L0X_GetRangingMeasurementData(&Dev, &vl53l0x_values);
 800bac6:	490f      	ldr	r1, [pc, #60]	@ (800bb04 <VL53L0X_data_ready+0x44>)
 800bac8:	480f      	ldr	r0, [pc, #60]	@ (800bb08 <VL53L0X_data_ready+0x48>)
	volatile VL53L0X_Error ret_value = 1;
 800baca:	f88d 3007 	strb.w	r3, [sp, #7]
	ret_value = VL53L0X_GetRangingMeasurementData(&Dev, &vl53l0x_values);
 800bace:	f7fd fecb 	bl	8009868 <VL53L0X_GetRangingMeasurementData>
 800bad2:	f88d 0007 	strb.w	r0, [sp, #7]
    if (ret_value == VL53L0X_ERROR_NONE)
 800bad6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800bada:	b163      	cbz	r3, 800baf6 <VL53L0X_data_ready+0x36>
    {
    	ret_value = VL53L0X_ClearInterruptMask(&Dev, 0);
    }

    osSemaphoreRelease(I2C2availableHandle);
 800badc:	4b0b      	ldr	r3, [pc, #44]	@ (800bb0c <VL53L0X_data_ready+0x4c>)
 800bade:	6818      	ldr	r0, [r3, #0]
 800bae0:	f7f9 fd1e 	bl	8005520 <osSemaphoreRelease>
    if (ret_value == VL53L0X_ERROR_NONE)
 800bae4:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800bae8:	3800      	subs	r0, #0
 800baea:	bf18      	it	ne
 800baec:	2001      	movne	r0, #1
    {
    	return HAL_BUSY;
    }


}
 800baee:	0040      	lsls	r0, r0, #1
 800baf0:	b003      	add	sp, #12
 800baf2:	f85d fb04 	ldr.w	pc, [sp], #4
    	ret_value = VL53L0X_ClearInterruptMask(&Dev, 0);
 800baf6:	4804      	ldr	r0, [pc, #16]	@ (800bb08 <VL53L0X_data_ready+0x48>)
 800baf8:	b259      	sxtb	r1, r3
 800bafa:	f7fd ff4d 	bl	8009998 <VL53L0X_ClearInterruptMask>
 800bafe:	f88d 0007 	strb.w	r0, [sp, #7]
 800bb02:	e7eb      	b.n	800badc <VL53L0X_data_ready+0x1c>
 800bb04:	200042d4 	.word	0x200042d4
 800bb08:	200042f0 	.word	0x200042f0
 800bb0c:	2000035c 	.word	0x2000035c

0800bb10 <memcmp>:
 800bb10:	b510      	push	{r4, lr}
 800bb12:	3901      	subs	r1, #1
 800bb14:	4402      	add	r2, r0
 800bb16:	4290      	cmp	r0, r2
 800bb18:	d101      	bne.n	800bb1e <memcmp+0xe>
 800bb1a:	2000      	movs	r0, #0
 800bb1c:	e005      	b.n	800bb2a <memcmp+0x1a>
 800bb1e:	7803      	ldrb	r3, [r0, #0]
 800bb20:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bb24:	42a3      	cmp	r3, r4
 800bb26:	d001      	beq.n	800bb2c <memcmp+0x1c>
 800bb28:	1b18      	subs	r0, r3, r4
 800bb2a:	bd10      	pop	{r4, pc}
 800bb2c:	3001      	adds	r0, #1
 800bb2e:	e7f2      	b.n	800bb16 <memcmp+0x6>

0800bb30 <memset>:
 800bb30:	4402      	add	r2, r0
 800bb32:	4603      	mov	r3, r0
 800bb34:	4293      	cmp	r3, r2
 800bb36:	d100      	bne.n	800bb3a <memset+0xa>
 800bb38:	4770      	bx	lr
 800bb3a:	f803 1b01 	strb.w	r1, [r3], #1
 800bb3e:	e7f9      	b.n	800bb34 <memset+0x4>

0800bb40 <_reclaim_reent>:
 800bb40:	4b2d      	ldr	r3, [pc, #180]	@ (800bbf8 <_reclaim_reent+0xb8>)
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4283      	cmp	r3, r0
 800bb46:	b570      	push	{r4, r5, r6, lr}
 800bb48:	4604      	mov	r4, r0
 800bb4a:	d053      	beq.n	800bbf4 <_reclaim_reent+0xb4>
 800bb4c:	69c3      	ldr	r3, [r0, #28]
 800bb4e:	b31b      	cbz	r3, 800bb98 <_reclaim_reent+0x58>
 800bb50:	68db      	ldr	r3, [r3, #12]
 800bb52:	b163      	cbz	r3, 800bb6e <_reclaim_reent+0x2e>
 800bb54:	2500      	movs	r5, #0
 800bb56:	69e3      	ldr	r3, [r4, #28]
 800bb58:	68db      	ldr	r3, [r3, #12]
 800bb5a:	5959      	ldr	r1, [r3, r5]
 800bb5c:	b9b1      	cbnz	r1, 800bb8c <_reclaim_reent+0x4c>
 800bb5e:	3504      	adds	r5, #4
 800bb60:	2d80      	cmp	r5, #128	@ 0x80
 800bb62:	d1f8      	bne.n	800bb56 <_reclaim_reent+0x16>
 800bb64:	69e3      	ldr	r3, [r4, #28]
 800bb66:	4620      	mov	r0, r4
 800bb68:	68d9      	ldr	r1, [r3, #12]
 800bb6a:	f000 f883 	bl	800bc74 <_free_r>
 800bb6e:	69e3      	ldr	r3, [r4, #28]
 800bb70:	6819      	ldr	r1, [r3, #0]
 800bb72:	b111      	cbz	r1, 800bb7a <_reclaim_reent+0x3a>
 800bb74:	4620      	mov	r0, r4
 800bb76:	f000 f87d 	bl	800bc74 <_free_r>
 800bb7a:	69e3      	ldr	r3, [r4, #28]
 800bb7c:	689d      	ldr	r5, [r3, #8]
 800bb7e:	b15d      	cbz	r5, 800bb98 <_reclaim_reent+0x58>
 800bb80:	4629      	mov	r1, r5
 800bb82:	4620      	mov	r0, r4
 800bb84:	682d      	ldr	r5, [r5, #0]
 800bb86:	f000 f875 	bl	800bc74 <_free_r>
 800bb8a:	e7f8      	b.n	800bb7e <_reclaim_reent+0x3e>
 800bb8c:	680e      	ldr	r6, [r1, #0]
 800bb8e:	4620      	mov	r0, r4
 800bb90:	f000 f870 	bl	800bc74 <_free_r>
 800bb94:	4631      	mov	r1, r6
 800bb96:	e7e1      	b.n	800bb5c <_reclaim_reent+0x1c>
 800bb98:	6961      	ldr	r1, [r4, #20]
 800bb9a:	b111      	cbz	r1, 800bba2 <_reclaim_reent+0x62>
 800bb9c:	4620      	mov	r0, r4
 800bb9e:	f000 f869 	bl	800bc74 <_free_r>
 800bba2:	69e1      	ldr	r1, [r4, #28]
 800bba4:	b111      	cbz	r1, 800bbac <_reclaim_reent+0x6c>
 800bba6:	4620      	mov	r0, r4
 800bba8:	f000 f864 	bl	800bc74 <_free_r>
 800bbac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bbae:	b111      	cbz	r1, 800bbb6 <_reclaim_reent+0x76>
 800bbb0:	4620      	mov	r0, r4
 800bbb2:	f000 f85f 	bl	800bc74 <_free_r>
 800bbb6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bbb8:	b111      	cbz	r1, 800bbc0 <_reclaim_reent+0x80>
 800bbba:	4620      	mov	r0, r4
 800bbbc:	f000 f85a 	bl	800bc74 <_free_r>
 800bbc0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800bbc2:	b111      	cbz	r1, 800bbca <_reclaim_reent+0x8a>
 800bbc4:	4620      	mov	r0, r4
 800bbc6:	f000 f855 	bl	800bc74 <_free_r>
 800bbca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bbcc:	b111      	cbz	r1, 800bbd4 <_reclaim_reent+0x94>
 800bbce:	4620      	mov	r0, r4
 800bbd0:	f000 f850 	bl	800bc74 <_free_r>
 800bbd4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bbd6:	b111      	cbz	r1, 800bbde <_reclaim_reent+0x9e>
 800bbd8:	4620      	mov	r0, r4
 800bbda:	f000 f84b 	bl	800bc74 <_free_r>
 800bbde:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bbe0:	b111      	cbz	r1, 800bbe8 <_reclaim_reent+0xa8>
 800bbe2:	4620      	mov	r0, r4
 800bbe4:	f000 f846 	bl	800bc74 <_free_r>
 800bbe8:	6a23      	ldr	r3, [r4, #32]
 800bbea:	b11b      	cbz	r3, 800bbf4 <_reclaim_reent+0xb4>
 800bbec:	4620      	mov	r0, r4
 800bbee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bbf2:	4718      	bx	r3
 800bbf4:	bd70      	pop	{r4, r5, r6, pc}
 800bbf6:	bf00      	nop
 800bbf8:	200002f0 	.word	0x200002f0

0800bbfc <__libc_init_array>:
 800bbfc:	b570      	push	{r4, r5, r6, lr}
 800bbfe:	4d0d      	ldr	r5, [pc, #52]	@ (800bc34 <__libc_init_array+0x38>)
 800bc00:	4c0d      	ldr	r4, [pc, #52]	@ (800bc38 <__libc_init_array+0x3c>)
 800bc02:	1b64      	subs	r4, r4, r5
 800bc04:	10a4      	asrs	r4, r4, #2
 800bc06:	2600      	movs	r6, #0
 800bc08:	42a6      	cmp	r6, r4
 800bc0a:	d109      	bne.n	800bc20 <__libc_init_array+0x24>
 800bc0c:	4d0b      	ldr	r5, [pc, #44]	@ (800bc3c <__libc_init_array+0x40>)
 800bc0e:	4c0c      	ldr	r4, [pc, #48]	@ (800bc40 <__libc_init_array+0x44>)
 800bc10:	f000 f886 	bl	800bd20 <_init>
 800bc14:	1b64      	subs	r4, r4, r5
 800bc16:	10a4      	asrs	r4, r4, #2
 800bc18:	2600      	movs	r6, #0
 800bc1a:	42a6      	cmp	r6, r4
 800bc1c:	d105      	bne.n	800bc2a <__libc_init_array+0x2e>
 800bc1e:	bd70      	pop	{r4, r5, r6, pc}
 800bc20:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc24:	4798      	blx	r3
 800bc26:	3601      	adds	r6, #1
 800bc28:	e7ee      	b.n	800bc08 <__libc_init_array+0xc>
 800bc2a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc2e:	4798      	blx	r3
 800bc30:	3601      	adds	r6, #1
 800bc32:	e7f2      	b.n	800bc1a <__libc_init_array+0x1e>
 800bc34:	0800c094 	.word	0x0800c094
 800bc38:	0800c094 	.word	0x0800c094
 800bc3c:	0800c094 	.word	0x0800c094
 800bc40:	0800c098 	.word	0x0800c098

0800bc44 <__retarget_lock_acquire_recursive>:
 800bc44:	4770      	bx	lr

0800bc46 <__retarget_lock_release_recursive>:
 800bc46:	4770      	bx	lr

0800bc48 <strcpy>:
 800bc48:	4603      	mov	r3, r0
 800bc4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc4e:	f803 2b01 	strb.w	r2, [r3], #1
 800bc52:	2a00      	cmp	r2, #0
 800bc54:	d1f9      	bne.n	800bc4a <strcpy+0x2>
 800bc56:	4770      	bx	lr

0800bc58 <memcpy>:
 800bc58:	440a      	add	r2, r1
 800bc5a:	4291      	cmp	r1, r2
 800bc5c:	f100 33ff 	add.w	r3, r0, #4294967295
 800bc60:	d100      	bne.n	800bc64 <memcpy+0xc>
 800bc62:	4770      	bx	lr
 800bc64:	b510      	push	{r4, lr}
 800bc66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc6e:	4291      	cmp	r1, r2
 800bc70:	d1f9      	bne.n	800bc66 <memcpy+0xe>
 800bc72:	bd10      	pop	{r4, pc}

0800bc74 <_free_r>:
 800bc74:	b538      	push	{r3, r4, r5, lr}
 800bc76:	4605      	mov	r5, r0
 800bc78:	2900      	cmp	r1, #0
 800bc7a:	d041      	beq.n	800bd00 <_free_r+0x8c>
 800bc7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc80:	1f0c      	subs	r4, r1, #4
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	bfb8      	it	lt
 800bc86:	18e4      	addlt	r4, r4, r3
 800bc88:	f000 f83e 	bl	800bd08 <__malloc_lock>
 800bc8c:	4a1d      	ldr	r2, [pc, #116]	@ (800bd04 <_free_r+0x90>)
 800bc8e:	6813      	ldr	r3, [r2, #0]
 800bc90:	b933      	cbnz	r3, 800bca0 <_free_r+0x2c>
 800bc92:	6063      	str	r3, [r4, #4]
 800bc94:	6014      	str	r4, [r2, #0]
 800bc96:	4628      	mov	r0, r5
 800bc98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc9c:	f000 b83a 	b.w	800bd14 <__malloc_unlock>
 800bca0:	42a3      	cmp	r3, r4
 800bca2:	d908      	bls.n	800bcb6 <_free_r+0x42>
 800bca4:	6820      	ldr	r0, [r4, #0]
 800bca6:	1821      	adds	r1, r4, r0
 800bca8:	428b      	cmp	r3, r1
 800bcaa:	bf01      	itttt	eq
 800bcac:	6819      	ldreq	r1, [r3, #0]
 800bcae:	685b      	ldreq	r3, [r3, #4]
 800bcb0:	1809      	addeq	r1, r1, r0
 800bcb2:	6021      	streq	r1, [r4, #0]
 800bcb4:	e7ed      	b.n	800bc92 <_free_r+0x1e>
 800bcb6:	461a      	mov	r2, r3
 800bcb8:	685b      	ldr	r3, [r3, #4]
 800bcba:	b10b      	cbz	r3, 800bcc0 <_free_r+0x4c>
 800bcbc:	42a3      	cmp	r3, r4
 800bcbe:	d9fa      	bls.n	800bcb6 <_free_r+0x42>
 800bcc0:	6811      	ldr	r1, [r2, #0]
 800bcc2:	1850      	adds	r0, r2, r1
 800bcc4:	42a0      	cmp	r0, r4
 800bcc6:	d10b      	bne.n	800bce0 <_free_r+0x6c>
 800bcc8:	6820      	ldr	r0, [r4, #0]
 800bcca:	4401      	add	r1, r0
 800bccc:	1850      	adds	r0, r2, r1
 800bcce:	4283      	cmp	r3, r0
 800bcd0:	6011      	str	r1, [r2, #0]
 800bcd2:	d1e0      	bne.n	800bc96 <_free_r+0x22>
 800bcd4:	6818      	ldr	r0, [r3, #0]
 800bcd6:	685b      	ldr	r3, [r3, #4]
 800bcd8:	6053      	str	r3, [r2, #4]
 800bcda:	4408      	add	r0, r1
 800bcdc:	6010      	str	r0, [r2, #0]
 800bcde:	e7da      	b.n	800bc96 <_free_r+0x22>
 800bce0:	d902      	bls.n	800bce8 <_free_r+0x74>
 800bce2:	230c      	movs	r3, #12
 800bce4:	602b      	str	r3, [r5, #0]
 800bce6:	e7d6      	b.n	800bc96 <_free_r+0x22>
 800bce8:	6820      	ldr	r0, [r4, #0]
 800bcea:	1821      	adds	r1, r4, r0
 800bcec:	428b      	cmp	r3, r1
 800bcee:	bf04      	itt	eq
 800bcf0:	6819      	ldreq	r1, [r3, #0]
 800bcf2:	685b      	ldreq	r3, [r3, #4]
 800bcf4:	6063      	str	r3, [r4, #4]
 800bcf6:	bf04      	itt	eq
 800bcf8:	1809      	addeq	r1, r1, r0
 800bcfa:	6021      	streq	r1, [r4, #0]
 800bcfc:	6054      	str	r4, [r2, #4]
 800bcfe:	e7ca      	b.n	800bc96 <_free_r+0x22>
 800bd00:	bd38      	pop	{r3, r4, r5, pc}
 800bd02:	bf00      	nop
 800bd04:	200045b4 	.word	0x200045b4

0800bd08 <__malloc_lock>:
 800bd08:	4801      	ldr	r0, [pc, #4]	@ (800bd10 <__malloc_lock+0x8>)
 800bd0a:	f7ff bf9b 	b.w	800bc44 <__retarget_lock_acquire_recursive>
 800bd0e:	bf00      	nop
 800bd10:	200045b0 	.word	0x200045b0

0800bd14 <__malloc_unlock>:
 800bd14:	4801      	ldr	r0, [pc, #4]	@ (800bd1c <__malloc_unlock+0x8>)
 800bd16:	f7ff bf96 	b.w	800bc46 <__retarget_lock_release_recursive>
 800bd1a:	bf00      	nop
 800bd1c:	200045b0 	.word	0x200045b0

0800bd20 <_init>:
 800bd20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd22:	bf00      	nop
 800bd24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd26:	bc08      	pop	{r3}
 800bd28:	469e      	mov	lr, r3
 800bd2a:	4770      	bx	lr

0800bd2c <_fini>:
 800bd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd2e:	bf00      	nop
 800bd30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd32:	bc08      	pop	{r3}
 800bd34:	469e      	mov	lr, r3
 800bd36:	4770      	bx	lr
