INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_block
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:18]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:19]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg1' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:20]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'func3' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:21]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg_data1' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:22]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'control' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:23]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg_write' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:25]
INFO: [VRFC 10-2458] undeclared symbol ctrlj, assumed default net type wire [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_comb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/signextender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_test
