#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat May 30 16:58:01 2020
# Process ID: 13588
# Current directory: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 306.719 ; gain = 87.414
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 374.102 ; gain = 163.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:37]
INFO: [Synth 8-3491] module 'design_1_ADC_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_ADC_0_0_stub.vhdl:5' bound to instance 'ADC_0' of component 'design_1_ADC_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:336]
INFO: [Synth 8-638] synthesizing module 'design_1_ADC_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_ADC_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_Controler_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_Controler_0_0_stub.vhdl:5' bound to instance 'Controler_0' of component 'design_1_Controler_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:351]
INFO: [Synth 8-638] synthesizing module 'design_1_Controler_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_Controler_0_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'design_1_SwitchCOntroller_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_SwitchCOntroller_0_0_stub.vhdl:5' bound to instance 'SwitchCOntroller_0' of component 'design_1_SwitchCOntroller_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:372]
INFO: [Synth 8-638] synthesizing module 'design_1_SwitchCOntroller_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_SwitchCOntroller_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_ab2alphabeta_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_ab2alphabeta_0_0_stub.vhdl:5' bound to instance 'ab2alphabeta_0' of component 'design_1_ab2alphabeta_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:379]
INFO: [Synth 8-638] synthesizing module 'design_1_ab2alphabeta_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_ab2alphabeta_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:390]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_clk_wiz_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_datalimit_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_datalimit_0_0_stub.vhdl:5' bound to instance 'datalimit_0' of component 'design_1_datalimit_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:395]
INFO: [Synth 8-638] synthesizing module 'design_1_datalimit_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_datalimit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_datalimit_1_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_datalimit_1_0_stub.vhdl:5' bound to instance 'datalimit_1' of component 'design_1_datalimit_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:402]
INFO: [Synth 8-638] synthesizing module 'design_1_datalimit_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_datalimit_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_encoder_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_encoder_0_0_stub.vhdl:5' bound to instance 'encoder_0' of component 'design_1_encoder_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:409]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_encoder_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_fix_clk_i_w_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_fix_clk_i_w_0_0_stub.vhdl:5' bound to instance 'fix_clk_i_w_0' of component 'design_1_fix_clk_i_w_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:420]
INFO: [Synth 8-638] synthesizing module 'design_1_fix_clk_i_w_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_fix_clk_i_w_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_ila_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'design_1_ila_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:429]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_ila_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_ila_1_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_ila_1_0_stub.vhdl:5' bound to instance 'ila_1' of component 'design_1_ila_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:454]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_ila_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_input_ctrl_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_input_ctrl_0_0_stub.vhdl:5' bound to instance 'input_ctrl_0' of component 'design_1_input_ctrl_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:460]
INFO: [Synth 8-638] synthesizing module 'design_1_input_ctrl_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_input_ctrl_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_protect_van_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_protect_van_0_0_stub.vhdl:5' bound to instance 'protect_van_0' of component 'design_1_protect_van_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:470]
INFO: [Synth 8-638] synthesizing module 'design_1_protect_van_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_protect_van_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_srcClk_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_srcClk_0_0_stub.vhdl:5' bound to instance 'srcClk_0' of component 'design_1_srcClk_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:482]
INFO: [Synth 8-638] synthesizing module 'design_1_srcClk_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_srcClk_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_usample_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_0_0_stub.vhdl:5' bound to instance 'usample_0' of component 'design_1_usample_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:489]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_1_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_1_0_stub.vhdl:5' bound to instance 'usample_1' of component 'design_1_usample_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:495]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_2_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_2_0_stub.vhdl:5' bound to instance 'usample_2' of component 'design_1_usample_2_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:501]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_2_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_2_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_3_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_3_0_stub.vhdl:5' bound to instance 'usample_3' of component 'design_1_usample_3_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:507]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_3_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_3_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_4_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_4_0_stub.vhdl:5' bound to instance 'usample_4' of component 'design_1_usample_4_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:513]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_4_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_4_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_5_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_5_0_stub.vhdl:5' bound to instance 'usample_5' of component 'design_1_usample_5_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:519]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_5_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_5_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_6_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_6_0_stub.vhdl:5' bound to instance 'usample_6' of component 'design_1_usample_6_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:525]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_6_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_6_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_7_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_7_0_stub.vhdl:5' bound to instance 'usample_7' of component 'design_1_usample_7_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:531]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_7_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_usample_7_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:537]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 412.559 ; gain = 202.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 412.559 ; gain = 202.406
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ADC_0_0' instantiated as 'design_1_i/ADC_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:336]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_Controler_0_0' instantiated as 'design_1_i/Controler_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:351]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_SwitchCOntroller_0_0' instantiated as 'design_1_i/SwitchCOntroller_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:372]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ab2alphabeta_0_0' instantiated as 'design_1_i/ab2alphabeta_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:379]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_0' instantiated as 'design_1_i/clk_wiz_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:390]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_datalimit_0_0' instantiated as 'design_1_i/datalimit_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:395]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_datalimit_1_0' instantiated as 'design_1_i/datalimit_1' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:402]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_encoder_0_0' instantiated as 'design_1_i/encoder_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:409]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_fix_clk_i_w_0_0' instantiated as 'design_1_i/fix_clk_i_w_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:420]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ila_0_0' instantiated as 'design_1_i/ila_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:429]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ila_1_0' instantiated as 'design_1_i/ila_1' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:454]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_input_ctrl_0_0' instantiated as 'design_1_i/input_ctrl_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:460]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_protect_van_0_0' instantiated as 'design_1_i/protect_van_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:470]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_srcClk_0_0' instantiated as 'design_1_i/srcClk_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:482]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_0_0' instantiated as 'design_1_i/usample_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:489]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_1_0' instantiated as 'design_1_i/usample_1' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:495]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_2_0' instantiated as 'design_1_i/usample_2' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:501]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_3_0' instantiated as 'design_1_i/usample_3' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:507]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_4_0' instantiated as 'design_1_i/usample_4' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:513]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_5_0' instantiated as 'design_1_i/usample_5' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:519]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_6_0' instantiated as 'design_1_i/usample_6' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:525]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_7_0' instantiated as 'design_1_i/usample_7' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:531]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:537]
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp/design_1_encoder_0_0_in_context.xdc] for cell 'design_1_i/encoder_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp/design_1_encoder_0_0_in_context.xdc] for cell 'design_1_i/encoder_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_2/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_2/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_3/design_1_ADC_0_0_in_context.xdc] for cell 'design_1_i/ADC_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_3/design_1_ADC_0_0_in_context.xdc] for cell 'design_1_i/ADC_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_4/design_1_fix_clk_i_w_0_0_in_context.xdc] for cell 'design_1_i/fix_clk_i_w_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_4/design_1_fix_clk_i_w_0_0_in_context.xdc] for cell 'design_1_i/fix_clk_i_w_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_5/design_1_input_ctrl_0_0_in_context.xdc] for cell 'design_1_i/input_ctrl_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_5/design_1_input_ctrl_0_0_in_context.xdc] for cell 'design_1_i/input_ctrl_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_6/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_6/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_7/design_1_ab2alphabeta_0_0_in_context.xdc] for cell 'design_1_i/ab2alphabeta_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_7/design_1_ab2alphabeta_0_0_in_context.xdc] for cell 'design_1_i/ab2alphabeta_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_8/design_1_datalimit_0_0_in_context.xdc] for cell 'design_1_i/datalimit_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_8/design_1_datalimit_0_0_in_context.xdc] for cell 'design_1_i/datalimit_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_9/design_1_srcClk_0_0_in_context.xdc] for cell 'design_1_i/srcClk_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_9/design_1_srcClk_0_0_in_context.xdc] for cell 'design_1_i/srcClk_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_10/design_1_usample_0_0_in_context.xdc] for cell 'design_1_i/usample_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_10/design_1_usample_0_0_in_context.xdc] for cell 'design_1_i/usample_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_11/design_1_usample_1_0_in_context.xdc] for cell 'design_1_i/usample_1'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_11/design_1_usample_1_0_in_context.xdc] for cell 'design_1_i/usample_1'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_12/design_1_usample_2_0_in_context.xdc] for cell 'design_1_i/usample_2'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_12/design_1_usample_2_0_in_context.xdc] for cell 'design_1_i/usample_2'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_13/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_13/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_14/design_1_SwitchCOntroller_0_0_in_context.xdc] for cell 'design_1_i/SwitchCOntroller_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_14/design_1_SwitchCOntroller_0_0_in_context.xdc] for cell 'design_1_i/SwitchCOntroller_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_15/design_1_protect_van_0_0_in_context.xdc] for cell 'design_1_i/protect_van_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_15/design_1_protect_van_0_0_in_context.xdc] for cell 'design_1_i/protect_van_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_16/design_1_ila_1_0_in_context.xdc] for cell 'design_1_i/ila_1'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_16/design_1_ila_1_0_in_context.xdc] for cell 'design_1_i/ila_1'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_17/design_1_datalimit_1_0_in_context.xdc] for cell 'design_1_i/datalimit_1'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_17/design_1_datalimit_1_0_in_context.xdc] for cell 'design_1_i/datalimit_1'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_18/design_1_Controler_0_0_in_context.xdc] for cell 'design_1_i/Controler_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_18/design_1_Controler_0_0_in_context.xdc] for cell 'design_1_i/Controler_0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_19/design_1_usample_3_0_in_context.xdc] for cell 'design_1_i/usample_3'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_19/design_1_usample_3_0_in_context.xdc] for cell 'design_1_i/usample_3'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_20/design_1_usample_4_0_in_context.xdc] for cell 'design_1_i/usample_4'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_20/design_1_usample_4_0_in_context.xdc] for cell 'design_1_i/usample_4'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_21/design_1_usample_5_0_in_context.xdc] for cell 'design_1_i/usample_5'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_21/design_1_usample_5_0_in_context.xdc] for cell 'design_1_i/usample_5'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_22/design_1_usample_6_0_in_context.xdc] for cell 'design_1_i/usample_6'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_22/design_1_usample_6_0_in_context.xdc] for cell 'design_1_i/usample_6'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_23/design_1_usample_7_0_in_context.xdc] for cell 'design_1_i/usample_7'
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_23/design_1_usample_7_0_in_context.xdc] for cell 'design_1_i/usample_7'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 806.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_2/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/.Xil/Vivado-13588-DESKTOP-T22NVQ5/dcp_2/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ADC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Controler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SwitchCOntroller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ab2alphabeta_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/datalimit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/datalimit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fix_clk_i_w_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/input_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/protect_van_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/srcClk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_ADC_0_0              |         1|
|2     |design_1_Controler_0_0        |         1|
|3     |design_1_SwitchCOntroller_0_0 |         1|
|4     |design_1_ab2alphabeta_0_0     |         1|
|5     |design_1_clk_wiz_0_0          |         1|
|6     |design_1_datalimit_0_0        |         1|
|7     |design_1_datalimit_1_0        |         1|
|8     |design_1_encoder_0_0          |         1|
|9     |design_1_fix_clk_i_w_0_0      |         1|
|10    |design_1_ila_0_0              |         1|
|11    |design_1_ila_1_0              |         1|
|12    |design_1_input_ctrl_0_0       |         1|
|13    |design_1_protect_van_0_0      |         1|
|14    |design_1_srcClk_0_0           |         1|
|15    |design_1_usample_0_0          |         1|
|16    |design_1_usample_1_0          |         1|
|17    |design_1_usample_2_0          |         1|
|18    |design_1_usample_3_0          |         1|
|19    |design_1_usample_4_0          |         1|
|20    |design_1_usample_5_0          |         1|
|21    |design_1_usample_6_0          |         1|
|22    |design_1_usample_7_0          |         1|
|23    |design_1_xlconstant_0_0       |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_ADC_0_0_bbox              |     1|
|2     |design_1_Controler_0_0_bbox        |     1|
|3     |design_1_SwitchCOntroller_0_0_bbox |     1|
|4     |design_1_ab2alphabeta_0_0_bbox     |     1|
|5     |design_1_clk_wiz_0_0_bbox          |     1|
|6     |design_1_datalimit_0_0_bbox        |     1|
|7     |design_1_datalimit_1_0_bbox        |     1|
|8     |design_1_encoder_0_0_bbox          |     1|
|9     |design_1_fix_clk_i_w_0_0_bbox      |     1|
|10    |design_1_ila_0_0_bbox              |     1|
|11    |design_1_ila_1_0_bbox              |     1|
|12    |design_1_input_ctrl_0_0_bbox       |     1|
|13    |design_1_protect_van_0_0_bbox      |     1|
|14    |design_1_srcClk_0_0_bbox           |     1|
|15    |design_1_usample_0_0_bbox          |     1|
|16    |design_1_usample_1_0_bbox          |     1|
|17    |design_1_usample_2_0_bbox          |     1|
|18    |design_1_usample_3_0_bbox          |     1|
|19    |design_1_usample_4_0_bbox          |     1|
|20    |design_1_usample_5_0_bbox          |     1|
|21    |design_1_usample_6_0_bbox          |     1|
|22    |design_1_usample_7_0_bbox          |     1|
|23    |design_1_xlconstant_0_0_bbox       |     1|
|24    |IBUF                               |    11|
|25    |OBUF                               |    35|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   650|
|2     |  design_1_i |design_1 |   604|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 806.219 ; gain = 596.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 806.219 ; gain = 105.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 806.219 ; gain = 596.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 806.219 ; gain = 499.500
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 806.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 30 16:58:52 2020...
