{"files":[{"patch":"@@ -1933,5 +1933,3 @@\n-private:\n-  INSN(i_fmovs, 0b000, 0b00, 0b000000);\n-public:\n-  INSN(fabss, 0b000, 0b00, 0b000001);\n-  INSN(fnegs, 0b000, 0b00, 0b000010);\n+  INSN(fmovs,  0b000, 0b00, 0b000000);\n+  INSN(fabss,  0b000, 0b00, 0b000001);\n+  INSN(fnegs,  0b000, 0b00, 0b000010);\n@@ -1939,1 +1937,1 @@\n-  INSN(fcvts, 0b000, 0b00, 0b000101);   \/\/ Single-precision to double-precision\n+  INSN(fcvts,  0b000, 0b00, 0b000101);   \/\/ Single-precision to double-precision\n@@ -1941,5 +1939,3 @@\n-private:\n-  INSN(i_fmovd, 0b000, 0b01, 0b000000);\n-public:\n-  INSN(fabsd, 0b000, 0b01, 0b000001);\n-  INSN(fnegd, 0b000, 0b01, 0b000010);\n+  INSN(fmovd,  0b000, 0b01, 0b000000);\n+  INSN(fabsd,  0b000, 0b01, 0b000001);\n+  INSN(fnegd,  0b000, 0b01, 0b000010);\n@@ -1947,11 +1943,1 @@\n-  INSN(fcvtd, 0b000, 0b01, 0b000100);   \/\/ Double-precision to single-precision\n-\n-  void fmovd(FloatRegister Vd, FloatRegister Vn) {\n-    assert(Vd != Vn, \"should be\");\n-    i_fmovd(Vd, Vn);\n-  }\n-\n-  void fmovs(FloatRegister Vd, FloatRegister Vn) {\n-    assert(Vd != Vn, \"should be\");\n-    i_fmovs(Vd, Vn);\n-  }\n+  INSN(fcvtd,  0b000, 0b01, 0b000100);   \/\/ Double-precision to single-precision\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":8,"deletions":22,"binary":false,"changes":30,"status":"modified"}]}