library ieee;
use ieee.std_logic_1164.all;

entity light_core is
  
  port (
    x1, x2 : in  std_logic;
    f      : out std_logic);

end light_core;

architecture LogicFunction of light_core is

begin  -- LogicFunction

  -- f <= x1 xor x2;

  -- purpose: selbe Funktion wie obige auskommentierte Signalzuweisung fuer f
  -- type   : combinational
  -- inputs : x1, x2
  -- outputs: f
  light_p: process (x1, x2)
  begin  -- process light_p
    if x1=x2 then
      f<='0';
    else
      f<='1';
    end if;
  end process light_p;

end LogicFunction;

-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

entity light is
  port (
    sw      : in  std_ulogic_vector(1 downto 0);
    ledg0 : out std_ulogic);
end light;

architecture struc of light is
  component light_core
    port (
      x1, x2 : in  std_logic;
      f      : out std_logic);
  end component;
  
begin  -- struc
  
  light_core_1: light_core
    port map (
      x1 => sw(0),
      x2 => sw(1),
      f  => ledg0);
  
end struc;
