#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 14 21:43:04 2018
# Process ID: 15536
# Current directory: C:/Digilent19/Sobel_zybo_z7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22932 C:\Digilent19\Sobel_zybo_z7\block_compile.xpr
# Log file: C:/Digilent19/Sobel_zybo_z7/vivado.log
# Journal file: C:/Digilent19/Sobel_zybo_z7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Digilent19/Sobel_zybo_z7/block_compile.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Digilent19/Sobel_zybo_z7/block_compile.sdk -hwspec C:/Digilent19/Sobel_zybo_z7/block_compile.sdk/design_1_wrapper.hdf
open_bd_design {C:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {c:/Digilent19/digilent C:/Digilent19/Hls c:/Digilent19/hls_lib} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Digilent19/digilent c:/Digilent19/Hls C:/Digilent19/vivado-library-master c:/Digilent19/hls_lib} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /dvi2rgb_1]
upgrade_ip [get_ips  {design_1_axis_subset_converter_0_1 design_1_ila_4_0 design_1_v_vid_in_axi4s_0_0 design_1_ila_1_0 design_1_ila_3_0 design_1_axi_interconnect_0_0 design_1_xlconstant_0_1 design_1_ila_5_0 design_1_axis_subset_converter_0_0 design_1_rgb2dvi_0_1 design_1_ila_0_0 design_1_xlconstant_0_0 design_1_axi_gpio_0_0 design_1_axi_vdma_0_0 design_1_ila_1_1 design_1_ps7_0_axi_periph_0 design_1_v_axi4s_vid_out_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axis_subset_converter_0_1 design_1_ila_4_0 design_1_v_vid_in_axi4s_0_0 design_1_ila_1_0 design_1_ila_3_0 design_1_axi_interconnect_0_0 design_1_xlconstant_0_1 design_1_ila_5_0 design_1_axis_subset_converter_0_0 design_1_rgb2dvi_0_1 design_1_ila_0_0 design_1_xlconstant_0_0 design_1_axi_gpio_0_0 design_1_axi_vdma_0_0 design_1_ila_1_1 design_1_ps7_0_axi_periph_0 design_1_v_axi4s_vid_out_0_0}] -no_script -sync -force -quiet
delete_bd_objs [get_bd_intf_nets image_filter_0_OUTPUT_STREAM]
delete_bd_objs [get_bd_cells ila_2]
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM] [get_bd_intf_pins axis_subset_converter_0/M_AXIS]
delete_bd_objs [get_bd_nets image_filter_0_ap_done] [get_bd_nets image_filter_0_ap_ready] [get_bd_nets image_filter_0_ap_idle] [get_bd_cells image_filter_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0
endgroup
delete_bd_objs [get_bd_nets dvi2rgb_1_aPixelClkLckd] [get_bd_cells ila_0]
set_property location {9 3184 477} [get_bd_cells dvi2rgb_1]
delete_bd_objs [get_bd_intf_nets dvi2rgb_1_DDC] [get_bd_nets dvi2rgb_1_vid_pData] [get_bd_cells dvi2rgb_1]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0
endgroup
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0
endgroup
save_bd_design
