module nice_core_top #(
    parameter DW = 16,  // æ•°æ®å®½åº¦
    parameter AW = 16   // åœ°å€å®½åº¦
) (
    input wire i_clk,  // è¾“å…¥ï¼šæ—¶é’Ÿä¿¡å·ï¼Œ200Mæ—¶é’Ÿ
    input wire i_cam_data,  // è¾“å…¥ï¼šæ‘„åƒå¤´æ•°æ®
    input wire i_rst_n,  // è¾“å…¥ï¼šå¤ä½ä¿¡å?
    input wire i_start,  // è¾“å…¥ï¼šå¼€å§‹ä¿¡å?
    output reg o_data_ready,  // è¾“å‡ºï¼šæ•°æ®å‡†å¤‡å°±ç»ªä¿¡å?
    output wire o_dma_finish,  // è¾“å‡ºï¼šDMAå®Œæˆä¿¡å·

    //input [207:0] i_parallel_data,  // è¾“å…¥ï¼šå¹¶è¡Œæ•°æ?
    //input wire i_fm_data_valid,  // è¾“å…¥ï¼šç‰¹å¾å›¾æ•°æ®æœ‰æ•ˆä¿¡å·
    
    output [15:0] o_sram_weight_addr,  // è¾“å‡ºï¼šSRAMæƒé‡åœ°å€
    input [15:0] i_sram_weight,  // è¾“å…¥ï¼šSRAMæƒé‡

    
    output [4:0] o_result_data,  // è¾“å‡ºï¼šç»“æœæ•°æ?
    output o_result_data_valid  // è¾“å‡ºï¼šç»“æœæ•°æ®æœ‰æ•ˆä¿¡å?

);
  wire clk;
  wire rst_n = i_rst_n;

  wire cam_clk, dout_clk;
    wire PE_clk;
  
  wire [207:0] parallel_data;
  wire fm_data_valid;
  
  wire [191:0] conv1_out_0, conv1_out_1, conv1_out_2, conv1_out_3;
  wire [95:0] conv2_out;
  wire [95:0] pool1_out_0, pool1_out_1, pool1_out_2, pool1_out_3;
  wire conv1_dout_vald, pool1_dout_vald, pool2_dout_vald, conv2_dout_vald;
  wire pool1_end, pool2_end;

  wire [95:0] pool2_out;

  wire  [95:0] Filtr_1_2;
  wire  [95:0] Filtr_1_1;
  wire  [95:0] Filtr_1_0;

  wire  [95:0] Filtr_2_2;
  wire  [95:0] Filtr_2_1;
  wire  [95:0] Filtr_2_0;
  wire [2:0] Filtr_2_count;
    //dma transfer
    wire [AW:0] dma_conv_weight_addr;
    wire [DW:0] dma_conv_weight;
    
    reg dma_start;
    wire [AW-1:0] dma_fc_weight_addr0;
    wire [DW-1:0] dma_weights0;
    wire [AW-1:0] dma_fc_weight_addr1;
    wire [DW-1:0] dma_weights1;
    wire [AW-1:0] dma_fc_weight_addr2;
    wire [DW-1:0] dma_weights2;
    wire [AW-1:0] dma_fc_weight_addr3;
    wire [DW-1:0] dma_weights3;
    wire [4:0] dma_control;
    
  wire weights_load_finish;
  assign clk = i_clk;
always @(posedge clk or negedge rst_n) begin
  if (!rst_n) begin 
    o_data_ready <= 0;
    dma_start <= 0;
  end else begin
    if (o_dma_finish) begin
        o_data_ready <= 1; 
        dma_start <= 0;
    end else begin
        o_data_ready <= 0;
        if (i_start) begin
            dma_start <= 1;
        end
    end
  end
end

dma_module dma_module_ins (
    
    // for nice cmd and data
        .i_clk  (i_clk),
        .i_rst_n(i_rst_n),
        
    //for read ITCM 
        .i_itcm_data(i_sram_weight),
        .o_itcm_addr(o_sram_weight_addr),
 
    //mnist module control dma
        .i_dma_start (dma_start),  
    //dma transfer data to acc
        .o_dma_finish(o_dma_finish),
        
        .i_fc_weight_length  (16'd1296),
        .i_conv_weight_length(16'd162),

    
        .o_dma_control(dma_control),
    
        .o_write_en(write_en),
    
        .o_dma_conv_weight_addr(dma_conv_weight_addr),
        .o_dma_conv_weight(dma_conv_weight),
    
        .o_dma_fc_weight_addr0(dma_fc_weight_addr0),
        .o_dma_weights0(dma_weights0),
        .o_dma_fc_weight_addr1(dma_fc_weight_addr1),
        .o_dma_weights1(dma_weights1),
        .o_dma_fc_weight_addr2(dma_fc_weight_addr2),
        .o_dma_weights2(dma_weights2),
        .o_dma_fc_weight_addr3(dma_fc_weight_addr3),
        .o_dma_weights3(dma_weights3)
    
    );
    wire [15:0] fc_sram_addr0;
    wire [15:0] fc_sram_addr1;
    wire [15:0] fc_sram_addr2;
    wire [15:0] fc_sram_addr3;
    wire [15:0] select_fc_weight_addr;
    assign fc_sram_addr0 = dma_start ? dma_fc_weight_addr0 : select_fc_weight_addr;
    assign fc_sram_addr1 = dma_start ? dma_fc_weight_addr1 : select_fc_weight_addr;
    assign fc_sram_addr2 = dma_start ? dma_fc_weight_addr2 : select_fc_weight_addr;
    assign fc_sram_addr3 = dma_start ? dma_fc_weight_addr3 : select_fc_weight_addr;
    
    wire [15:0] conv_sram_addr;
    wire [15:0] conv_weight_addr;
    wire cs_conv;
    wire cs_fc0, cs_fc1, cs_fc2, cs_fc3;
    assign cs_conv = ((write_en && dma_control[0]) | dma_finish);
    assign conv_sram_addr = dma_start ? dma_conv_weight_addr : conv_weight_addr;
/*
  RAMSP1024X16_rtl_top conv_sram_ins (
      .Q    (conv_weight),           // è¾“å‡ºï¼?16ä½æ•°æ®è¾“å‡?
      .CLK  (clk),                   // è¾“å…¥ï¼šæ—¶é’Ÿä¿¡å?
      .CEN  (~cs_conv),               // è¾“å…¥ï¼šèŠ¯ç‰‡ä½¿èƒ½ä¿¡å?
      .WEN  ({16{~dma_control[0]}}),  // è¾“å…¥ï¼?16ä½å†™ä½¿èƒ½ä¿¡å·
      .A    (conv_sram_addr[9:0]),   // è¾“å…¥ï¼?10ä½åœ°å?è¾“å…¥
      .D    (dma_conv_weight),       // è¾“å…¥ï¼?16ä½æ•°æ®è¾“å…?
      .EMA  (3'b000),                // è¾“å…¥ï¼?3ä½æ‰©å±•æ¨¡å¼åœ°å?è¾“å…¥
      .EMAW (2'b00),                 // è¾“å…¥ï¼?2ä½æ‰©å±•æ¨¡å¼åœ°å?å†™ä½¿èƒ½è¾“å…?
      .GWEN (1'b0),                  // è¾“å…¥ï¼šå…¨å±?å†™ä½¿èƒ½è¾“å…?
      .RET1N(1'b0)                   // è¾“å…¥ï¼?1ä½è¯»ä½¿èƒ½è¾“å…¥
  );
  */
    conv_sram conv_sram_ins
            (
             .clk(i_clk), 
             .din(dma_conv_weight), 
             .addr(conv_sram_addr),
             .cs(cs_conv ), //make sure you enable it for both read and write
             .we(dma_control[0]), //enable it when write, disable it when read
             .wem(dma_control[0]),//only uesd when write
             .dout(conv_weight)
            );
    
     



//æ—¶é’Ÿåˆ†é¢‘å™¨ï¼Œå°?200Mæ—¶é’Ÿåˆ†é¢‘ä¸?470KHzå’?10Mæ—¶é’Ÿ
 clockDivider clockDivider_inst (
      .clk200M_in(clk),  // æ—¶é’Ÿä¿¡å·
      .rst_n(rst_n),
      .clk470k_out(cam_clk),  // åˆ†é¢‘åçš„æ—¶é’Ÿä¿¡å·
      .clk10M_out(dout_clk)  // åˆ†é¢‘åçš„æ—¶é’Ÿä¿¡å·
  );
weightloader_conv weightloader_conv_instance (
    .clk(PE_clk),  // è¿æ¥åˆ°ä½ çš„æ—¶é’Ÿä¿¡å?
    .rst_n(rst_n),  // è¿æ¥åˆ°ä½ çš„å¤ä½ä¿¡å?
    .weights_load_start(~dma_control[0]),  // è¿æ¥åˆ°å¯åŠ¨æƒé‡åŠ è½½çš„ä¿¡å·
    .i_sram_weight(conv_weight),  // è¿æ¥åˆ°SRAMæƒé‡çš„è¾“å…?

    .Filtr_2_count(Filtr_2_count),  // è¿æ¥åˆ°Filtr_2è®¡æ•°å™¨çš„è¾“å…¥

    .o_sram_weight_addr(conv_sram_addr),  // è¿æ¥åˆ°SRAMæƒé‡åœ°å€çš„è¾“å‡?

    .Filtr_1_2(Filtr_1_2),  // è¿æ¥åˆ°Filtr_1_2çš„è¾“å‡?
    .Filtr_1_1(Filtr_1_1),  // è¿æ¥åˆ°Filtr_1_1çš„è¾“å‡?
    .Filtr_1_0(Filtr_1_0),  // è¿æ¥åˆ°Filtr_1_0çš„è¾“å‡?

    .Filtr_2_2(Filtr_2_2),  // è¿æ¥åˆ°Filtr_2_2çš„è¾“å‡?
    .Filtr_2_1(Filtr_2_1),  // è¿æ¥åˆ°Filtr_2_1çš„è¾“å‡?
    .Filtr_2_0(Filtr_2_0),  // è¿æ¥åˆ°Filtr_2_0çš„è¾“å‡?

    .weights_load_finish(weights_load_finish)  // è¿æ¥åˆ°æƒé‡åŠ è½½å®Œæˆçš„è¾“å‡º
);
/*
  weightloader_conv weightloader_conv_inst (
    .Filtr_2_count(Filtr_2_count),

    .Filtr_1_2(Filtr_1_2),
    .Filtr_1_1(Filtr_1_1),
    .Filtr_1_0(Filtr_1_0),

    .Filtr_2_2(Filtr_2_2),
    .Filtr_2_1(Filtr_2_1),
    .Filtr_2_0(Filtr_2_0)
);*/
  top_input top_input_inst (
      .cam_clk(cam_clk),
      .dout_clk(dout_clk),
      .rst_n(rst_n),
      .en(en),
      .cam_data(i_cam_data),
      .input_padding(8'd0),
      .parallel_data(parallel_data),
      .dout_vald(fm_data_valid),
      .PE_clk(PE_clk)
  );


wire dma_finish;
//assign fm_data_valid = i_fm_data_valid;
// assign parallel_data = i_parallel_data;
assign dma_finish = o_dma_finish;
  top_convlayer1 top_convlayer1_inst (
      .clk(PE_clk),
      .rst_n(rst_n),
      .en(dma_finish),
      .Ifmap_shift_in(parallel_data),  //26x8=208ä½æ•°æ?

      .Filtr_in_2(Filtr_1_2),  //æƒé‡3x4x4=48ä½æ•°æ?
      .Filtr_in_1(Filtr_1_1),  //æƒé‡3x4x4=48ä½æ•°æ?
      .Filtr_in_0(Filtr_1_0),  //æƒé‡3x4x4=48ä½æ•°æ?

      .din_vald (fm_data_valid&weights_load_finish),   //è¾“å…¥æ•°æ®æœ‰æ•ˆä¿¡å·
      .dout_vald(conv1_dout_vald), //è¾“å‡ºæ•°æ®æœ‰æ•ˆä¿¡å·

      .Psum_d_out_0(conv1_out_0),  //24x8=192 ä½æ•°æ®ï¼Œè¾“å‡º0
      .Psum_d_out_1(conv1_out_1),  //24x8=192 ä½æ•°æ®ï¼Œè¾“å‡º1
      .Psum_d_out_2(conv1_out_2),  //24x8=192 ä½æ•°æ®ï¼Œè¾“å‡º2
      .Psum_d_out_3(conv1_out_3)   //24x8=192 ä½æ•°æ®ï¼Œè¾“å‡º3
  );

  top_pool1 top_pool1_inst (
      .clk     (PE_clk),             // æ—¶é’Ÿä¿¡å·
      .rst_n   (rst_n),           // å¤ä½ä¿¡å·
      .en      (dma_finish),         // ä½¿èƒ½ä¿¡å·    
      .valid_in(conv1_dout_vald), // è¾“å…¥æ•°æ®æœ‰æ•ˆä¿¡å·

      .data_in_0(conv1_out_0),  // è¾“å…¥æ•°æ®
      .data_in_1(conv1_out_1),  // è¾“å…¥æ•°æ®
      .data_in_2(conv1_out_2),  // è¾“å…¥æ•°æ®
      .data_in_3(conv1_out_3),  // è¾“å…¥æ•°æ®

      .data_out_0(pool1_out_0),  // è¾“å‡ºæ•°æ®
      .data_out_1(pool1_out_1),  // è¾“å‡ºæ•°æ®
      .data_out_2(pool1_out_2),  // è¾“å‡ºæ•°æ®
      .data_out_3(pool1_out_3),  // è¾“å‡ºæ•°æ®

      .valid_out(pool1_dout_vald),  // è¾“å‡ºæ•°æ®æœ‰æ•ˆä¿¡å·
      .pool_end (pool1_end)
  );

  top_convlayer2 top_convlayer2_inst (
      .clk(PE_clk),
      .rst_n(rst_n),
      .en(dma_finish),

      .din_valid(pool1_dout_vald&weights_load_finish),  // è¾“å…¥æ•°æ®æœ‰æ•ˆä¿¡å·
      .pool_end (pool1_end),

      .data_in_0(pool1_out_0),  // è¾“å…¥æ•°æ® 12x8=96
      .data_in_1(pool1_out_1),  // è¾“å…¥æ•°æ®
      .data_in_2(pool1_out_2),  // è¾“å…¥æ•°æ®
      .data_in_3(pool1_out_3),  // è¾“å…¥æ•°æ®

      .Filtr_in_2(Filtr_2_2),  //æƒé‡3x4x4=48ä½æ•°æ?
      .Filtr_in_1(Filtr_2_1),  //æƒé‡
      .Filtr_in_0(Filtr_2_0),  //æƒé‡

      .Psum_d_out(conv2_out),  //12x8=96 ä½æ•°æ? 
      .conv_counter(Filtr_2_count),
      .conv_en(conv2_dout_vald)  //è¾“å‡ºæ•°æ®æœ‰æ•ˆä¿¡å·
  );
  top_pool2 top_pool2_inst (
      .clk     (PE_clk),              // æ—¶é’Ÿä¿¡å·
      .rst_n   (rst_n),            // å¤ä½ä¿¡å·
      .en      (dma_finish),          // ä½¿èƒ½ä¿¡å·    
      .valid_in(conv2_dout_vald),  // è¾“å…¥æ•°æ®æœ‰æ•ˆä¿¡å·
      .data_in (conv2_out),        // è¾“å…¥æ•°æ®

      .data_out (pool2_out),        // è¾“å‡ºæ•°æ®
      .valid_out(pool2_dout_vald),  // è¾“å‡ºæ•°æ®æœ‰æ•ˆä¿¡å·
      .pool_end (pool2_end)
  );
  
  wire [15:0] fc_weights0, fc_weights1, fc_weights2, fc_weights3;
/*
  RAMSP2048X16_rtl_top fc_sram_ins0 (
      .Q(fc_weights0),  // è¾“å‡ºï¼?16ä½æ•°æ®è¾“å‡?
      .CLK(clk),  // è¾“å…¥ï¼šæ—¶é’Ÿä¿¡å?
      .CEN(~((write_en & dma_control[1]) | dma_finish)),  // è¾“å…¥ï¼šèŠ¯ç‰‡ä½¿èƒ½ä¿¡å?
      .WEN({16{~dma_control[1]}}),  // è¾“å…¥ï¼?16ä½å†™ä½¿èƒ½ä¿¡å·
      .A(fc_sram_addr0[10:0]),  // è¾“å…¥ï¼?10ä½åœ°å?è¾“å…¥
      .D(dma_weights0),  // è¾“å…¥ï¼?16ä½æ•°æ®è¾“å…?
      .EMA(3'b000),  // è¾“å…¥ï¼?3ä½æ‰©å±•æ¨¡å¼åœ°å?è¾“å…¥
      .EMAW(2'b00),  // è¾“å…¥ï¼?2ä½æ‰©å±•æ¨¡å¼åœ°å?å†™ä½¿èƒ½è¾“å…?
      .GWEN(1'b0),  // è¾“å…¥ï¼šå…¨å±?å†™ä½¿èƒ½è¾“å…?
      .RET1N(1'b0)  // è¾“å…¥ï¼?1ä½è¯»ä½¿èƒ½è¾“å…¥
  );
  RAMSP2048X16_rtl_top fc_sram_ins1 (
      .Q(fc_weights1),  // è¾“å‡ºï¼?16ä½æ•°æ®è¾“å‡?
      .CLK(clk),  // è¾“å…¥ï¼šæ—¶é’Ÿä¿¡å?
      .CEN(~((write_en & dma_control[2]) | dma_finish)),  // è¾“å…¥ï¼šèŠ¯ç‰‡ä½¿èƒ½ä¿¡å?
      .WEN({16{~dma_control[2]}}),  // è¾“å…¥ï¼?16ä½å†™ä½¿èƒ½ä¿¡å·
      .A(fc_sram_addr1[10:0]),  // è¾“å…¥ï¼?10ä½åœ°å?è¾“å…¥
      .D(dma_weights1),  // è¾“å…¥ï¼?16ä½æ•°æ®è¾“å…?
      .EMA(3'b000),  // è¾“å…¥ï¼?3ä½æ‰©å±•æ¨¡å¼åœ°å?è¾“å…¥
      .EMAW(2'b00),  // è¾“å…¥ï¼?2ä½æ‰©å±•æ¨¡å¼åœ°å?å†™ä½¿èƒ½è¾“å…?
      .GWEN(1'b0),  // è¾“å…¥ï¼šå…¨å±?å†™ä½¿èƒ½è¾“å…?
      .RET1N(1'b0)  // è¾“å…¥ï¼?1ä½è¯»ä½¿èƒ½è¾“å…¥
  );
  RAMSP2048X16_rtl_top fc_sram_ins2 (
      .Q(fc_weights2),  // è¾“å‡ºï¼?16ä½æ•°æ®è¾“å‡?
      .CLK(clk),  // è¾“å…¥ï¼šæ—¶é’Ÿä¿¡å?
      .CEN(~((write_en & dma_control[3]) | dma_finish)),  // è¾“å…¥ï¼šèŠ¯ç‰‡ä½¿èƒ½ä¿¡å?
      .WEN({16{~dma_control[3]}}),  // è¾“å…¥ï¼?16ä½å†™ä½¿èƒ½ä¿¡å·
      .A(fc_sram_addr2[10:0]),  // è¾“å…¥ï¼?10ä½åœ°å?è¾“å…¥
      .D(dma_weights2),  // è¾“å…¥ï¼?16ä½æ•°æ®è¾“å…?
      .EMA(3'b000),  // è¾“å…¥ï¼?3ä½æ‰©å±•æ¨¡å¼åœ°å?è¾“å…¥
      .EMAW(2'b00),  // è¾“å…¥ï¼?2ä½æ‰©å±•æ¨¡å¼åœ°å?å†™ä½¿èƒ½è¾“å…?
      .GWEN(1'b0),  // è¾“å…¥ï¼šå…¨å±?å†™ä½¿èƒ½è¾“å…?
      .RET1N(1'b0)  // è¾“å…¥ï¼?1ä½è¯»ä½¿èƒ½è¾“å…¥
  );
  RAMSP2048X16_rtl_top fc_sram_ins3 (
      .Q(fc_weights3),  // è¾“å‡ºï¼?16ä½æ•°æ®è¾“å‡?
      .CLK(clk),  // è¾“å…¥ï¼šæ—¶é’Ÿä¿¡å?
      .CEN(~((write_en & dma_control[4]) | dma_finish)),  // è¾“å…¥ï¼šèŠ¯ç‰‡ä½¿èƒ½ä¿¡å?
      .WEN({16{~dma_control[4]}}),  // è¾“å…¥ï¼?16ä½å†™ä½¿èƒ½ä¿¡å·
      .A(fc_sram_addr3[10:0]),  // è¾“å…¥ï¼?10ä½åœ°å?è¾“å…¥
      .D(dma_weights3),  // è¾“å…¥ï¼?16ä½æ•°æ®è¾“å…?
      .EMA(3'b000),  // è¾“å…¥ï¼?3ä½æ‰©å±•æ¨¡å¼åœ°å?è¾“å…¥
      .EMAW(2'b00),  // è¾“å…¥ï¼?2ä½æ‰©å±•æ¨¡å¼åœ°å?å†™ä½¿èƒ½è¾“å…?
      .GWEN(1'b0),  // è¾“å…¥ï¼šå…¨å±?å†™ä½¿èƒ½è¾“å…?
      .RET1N(1'b0)  // è¾“å…¥ï¼?1ä½è¯»ä½¿èƒ½è¾“å…¥
  );*/
  
  fc_sram fc_sram_ins0 (
      .clk(PE_clk), 
     .din(dma_weights0), 
     .addr(fc_sram_addr0),
     .cs((write_en&dma_control[1])|dma_finish), //make sure you enable it for both read and write
     .we(dma_control[1]),  //enable it when write, disable it when read
     .wem(dma_control[1]),  //only uesd when write
     .dout(fc_weights0)
    );
fc_sram fc_sram_ins1 (
     .clk(PE_clk), 
     .din(dma_weights1), 
     .addr(fc_sram_addr1),
     .cs((write_en&dma_control[2])|dma_finish), //make sure you enable it for both read and write
     .we(dma_control[2]),  //enable it when write, disable it when read
     .wem(dma_control[2]),  //only uesd when write
     .dout(fc_weights1)
    );
fc_sram fc_sram_ins2 (
     .clk(PE_clk), 
     .din(dma_weights2), 
     .addr(fc_sram_addr2),
     .cs((write_en&dma_control[3])|dma_finish), //make sure you enable it for both read and write
     .we(dma_control[3]),  //enable it when write, disable it when read
     .wem(dma_control[3]),  //only uesd when write
     .dout(fc_weights2)
    );
fc_sram fc_sram_ins3 (
     .clk(PE_clk), 
     .din(dma_weights3), 
     .addr(fc_sram_addr3),
     .cs((write_en&dma_control[4])|dma_finish), //make sure you enable it for both read and write
     .we(dma_control[4]),  //enable it when write, disable it when read
     .wem(dma_control[4]),  //only uesd when write
     .dout(fc_weights3)
    );                

wire [63:0] fc_weight;
assign fc_weight = {fc_weights0, fc_weights1, fc_weights2, fc_weights3};

fc_top fc_top_inst (
     .i_clk  (PE_clk),
     .i_rst_n(rst_n),
    
     .i_pool_data_in(pool2_out),
     .i_pool_valid_out(pool2_dout_vald),
     .i_pool_end(pool2_end),
     
     .o_fc_weight_addr(select_fc_weight_addr),
     .i_fc_weight(fc_weight),
    
     .o_result_data(o_result_data),
     .o_result_data_valid(o_result_data_valid)
    );

endmodule
