Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 22 00:15:20 2018
| Host         : DESKTOP-JV0CNOI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dsed_audio_control_sets_placed.rpt
| Design       : dsed_audio
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           36 |
| No           | No                    | Yes                    |             108 |           41 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             148 |           57 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-----------------------------------------+--------------------------------------------------+------------------+----------------+
|               Clock Signal               |              Enable Signal              |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------------------------------+-----------------------------------------+--------------------------------------------------+------------------+----------------+
|  FILTR/CTRL/filtering_inferred__0/i__n_1 |                                         |                                                  |                1 |              1 |
|  FILTR/CTRL/sample_out_ready_next_n_1    |                                         |                                                  |                1 |              1 |
|  FILTR/CTRL/c2_reg[2]_i_1_n_1            |                                         |                                                  |                1 |              2 |
|  U_CLK/inst/clk_out1                     |                                         | U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_3_n_1 |                1 |              2 |
|  U_CLK/inst/clk_out1                     | U_AI/U_MICRO/dato1_reg_1                | U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_3_n_1 |                2 |              8 |
|  U_CLK/inst/clk_out1                     | U_AI/U_MICRO/dato2_reg_0                | U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_3_n_1 |                4 |              8 |
|  U_CLK/inst/clk_out1                     | SMPL/reg_signal[7]_i_1_n_1              | reset_IBUF                                       |                2 |              8 |
|  U_CLK/inst/clk_out1                     | FILTR/CTRL/E[0]                         | reset_IBUF                                       |                3 |              8 |
|  U_CLK/inst/clk_out1                     | U_AI/U_EN/Q[0]                          | ADDR/AR[0]                                       |                4 |             10 |
|  U_CLK/inst/clk_out1                     |                                         |                                                  |               13 |             16 |
|  U_CLK/inst/clk_out1                     | U_AI/U_MICRO/sample_out_ready_reg_reg_0 | ADDR/last_record_reg0                            |                5 |             19 |
|  U_CLK/inst/clk_out1                     | U_AI/U_PWM/last_record_reg_reg[18][0]   | ADDR/last_record_reg0                            |               10 |             19 |
|  U_CLK/inst/clk_out1                     |                                         | ADDR/last_record_reg0                            |               10 |             20 |
|  U_CLK/inst/clk_out1                     | U_AI/U_EN/en_4                          | U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_3_n_1 |               10 |             20 |
|  n_0_50_BUFG                             |                                         |                                                  |               20 |             48 |
|  U_CLK/inst/clk_out1                     | FILTR/CTRL/filtering                    | reset_IBUF                                       |               17 |             48 |
|  U_CLK/inst/clk_out1                     |                                         | reset_IBUF                                       |               30 |             86 |
+------------------------------------------+-----------------------------------------+--------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 8      |                     4 |
| 10     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


