Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May 12 18:51:18 2024
| Host         : billionaire-he-will-be running 64-bit Ubuntu 23.10
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |     2 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    65 |
| Unused register locations in slices containing registers |   242 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     3 |
| >= 16              |    47 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1614 |          426 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1575 |          435 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                               Enable Signal                              |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+--------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_5  |                1 |              1 |         1.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_reg[1]_5[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_11 |                1 |              3 |         3.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_7  |                2 |              4 |         2.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_1  |                1 |              4 |         4.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_2  |                3 |              6 |         2.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/E[0]                             | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_3  |                3 |              7 |         2.33 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/wBufferNext                      | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_6  |                3 |              8 |         2.67 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/rTxByte[7]_i_1_n_0                            | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_6  |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_TX_INST/wTxData_Next                     | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_6  |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_10 |                2 |             10 |         5.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_6  |                4 |             11 |         2.75 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_1  |                5 |             11 |         2.20 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_4  |                4 |             11 |         2.75 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_12 |                2 |             11 |         5.50 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_20 |                3 |             12 |         4.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_9  |                4 |             13 |         3.25 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_18 |                6 |             13 |         2.17 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_14 |                6 |             15 |         2.50 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_14 |                7 |             15 |         2.14 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_10 |                7 |             15 |         2.14 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_5  |                5 |             16 |         3.20 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_reg[1]_5[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_5  |                5 |             16 |         3.20 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/p_0_in           |                5 |             18 |         3.60 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_8  |                6 |             20 |         3.33 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_11 |                4 |             20 |         5.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_reg[1]_5[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_8  |                5 |             20 |         4.00 |
|  iClk_IBUF_BUFG |                                                                          |                                                    |               18 |             25 |         1.39 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_20 |                6 |             25 |         4.17 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_4  |                7 |             26 |         3.71 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_reg[1]_5[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_9  |                8 |             27 |         3.38 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_18 |                8 |             29 |         3.62 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_14 |               11 |             29 |         2.64 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_10 |               12 |             33 |         2.75 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_8  |                9 |             36 |         4.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_9  |               10 |             39 |         3.90 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_19 |               15 |             41 |         2.73 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_15 |                9 |             41 |         4.56 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_9  |               13 |             45 |         3.46 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_11 |                8 |             47 |         5.88 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_16 |               16 |             49 |         3.06 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_17 |               17 |             50 |         2.94 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_16 |               16 |             53 |         3.31 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_2  |               13 |             55 |         4.23 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_20 |               19 |             58 |         3.05 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_5  |               24 |             64 |         2.67 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_1  |               11 |             69 |         6.27 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_reg[1]_5[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_2  |               21 |             71 |         3.38 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_reg[1]_5[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_1  |               19 |             74 |         3.89 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_6  |               21 |             77 |         3.67 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_7  |               17 |             80 |         4.71 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_12 |               16 |             83 |         5.19 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_15 |               20 |             83 |         4.15 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_reg[1]_5[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_6  |               22 |             84 |         3.82 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_3  |               19 |             90 |         4.74 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_16 |               29 |             92 |         3.17 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_8  |               24 |             96 |         4.00 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_12 |               18 |            104 |         5.78 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_13 |               15 |            104 |         6.93 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_17 |               37 |            105 |         2.84 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_4  |               36 |            106 |         2.94 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN    |               25 |            108 |         4.32 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_reg[1]_5[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_3  |               32 |            110 |         3.44 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_7  |               25 |            115 |         4.60 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_0[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_15 |               31 |            115 |         3.71 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_reg[1]_5[0] | design_1_i/Debounce_Switch_0/inst/o_Switch_repN    |               29 |            115 |         3.97 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_reg[6]_1[0]                 | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_13 |               24 |            116 |         4.83 |
|  iClk_IBUF_BUFG |                                                                          | design_1_i/Debounce_Switch_0/inst/o_Switch_repN_19 |               51 |            149 |         2.92 |
+-----------------+--------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


