{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721251151781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721251151781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 17:19:11 2024 " "Processing started: Wed Jul 17 17:19:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721251151781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721251151781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab8_Verilog_Counters -c MTran_Lab8_Verilog_Counters " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab8_Verilog_Counters -c MTran_Lab8_Verilog_Counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721251151781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721251152084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721251152085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab8_verilog_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab8_verilog_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab8_Verilog_Counters " "Found entity 1: MTran_Lab8_Verilog_Counters" {  } { { "MTran_Lab8_Verilog_Counters.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721251160249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721251160249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab8_verilog_ringcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab8_verilog_ringcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab8_Verilog_RingCounter " "Found entity 1: MTran_Lab8_Verilog_RingCounter" {  } { { "MTran_Lab8_Verilog_RingCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_RingCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721251160252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721251160252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab8_verilog_johnsoncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab8_verilog_johnsoncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab8_Verilog_JohnsonCounter " "Found entity 1: MTran_Lab8_Verilog_JohnsonCounter" {  } { { "MTran_Lab8_Verilog_JohnsonCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_JohnsonCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721251160254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721251160254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab8_Verilog_Counters " "Elaborating entity \"MTran_Lab8_Verilog_Counters\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721251160272 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OutputRing MTran_Lab8_Verilog_Counters.v(75) " "Verilog HDL Always Construct warning at MTran_Lab8_Verilog_Counters.v(75): variable \"OutputRing\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab8_Verilog_Counters.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721251160273 "|MTran_Lab8_Verilog_Counters"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OutputJohnson MTran_Lab8_Verilog_Counters.v(76) " "Verilog HDL Always Construct warning at MTran_Lab8_Verilog_Counters.v(76): variable \"OutputJohnson\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab8_Verilog_Counters.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721251160273 "|MTran_Lab8_Verilog_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTran_Lab8_Verilog_RingCounter MTran_Lab8_Verilog_RingCounter:RingCounter " "Elaborating entity \"MTran_Lab8_Verilog_RingCounter\" for hierarchy \"MTran_Lab8_Verilog_RingCounter:RingCounter\"" {  } { { "MTran_Lab8_Verilog_Counters.v" "RingCounter" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721251160274 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "Increment MTran_Lab8_Verilog_RingCounter.v(25) " "Verilog HDL Function Declaration warning at MTran_Lab8_Verilog_RingCounter.v(25): variable \"Increment\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "MTran_Lab8_Verilog_RingCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_RingCounter.v" 25 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1721251160276 "|MTran_Lab8_Verilog_Counters|MTran_Lab8_Verilog_RingCounter:RingCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MTran_Lab8_Verilog_RingCounter.v(25) " "Verilog HDL assignment warning at MTran_Lab8_Verilog_RingCounter.v(25): truncated value with size 32 to match size of target (2)" {  } { { "MTran_Lab8_Verilog_RingCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_RingCounter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721251160276 "|MTran_Lab8_Verilog_Counters|MTran_Lab8_Verilog_RingCounter:RingCounter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output MTran_Lab8_Verilog_RingCounter.v(65) " "Verilog HDL Always Construct warning at MTran_Lab8_Verilog_RingCounter.v(65): variable \"Output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab8_Verilog_RingCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_RingCounter.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721251160276 "|MTran_Lab8_Verilog_Counters|MTran_Lab8_Verilog_RingCounter:RingCounter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output MTran_Lab8_Verilog_RingCounter.v(69) " "Verilog HDL Always Construct warning at MTran_Lab8_Verilog_RingCounter.v(69): variable \"Output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab8_Verilog_RingCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_RingCounter.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721251160276 "|MTran_Lab8_Verilog_Counters|MTran_Lab8_Verilog_RingCounter:RingCounter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Increment 0 MTran_Lab8_Verilog_RingCounter.v(20) " "Net \"Increment\" at MTran_Lab8_Verilog_RingCounter.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "MTran_Lab8_Verilog_RingCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_RingCounter.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721251160276 "|MTran_Lab8_Verilog_Counters|MTran_Lab8_Verilog_RingCounter:RingCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTran_Lab8_Verilog_JohnsonCounter MTran_Lab8_Verilog_JohnsonCounter:JohnsonCounter " "Elaborating entity \"MTran_Lab8_Verilog_JohnsonCounter\" for hierarchy \"MTran_Lab8_Verilog_JohnsonCounter:JohnsonCounter\"" {  } { { "MTran_Lab8_Verilog_Counters.v" "JohnsonCounter" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721251160277 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "Increment MTran_Lab8_Verilog_JohnsonCounter.v(25) " "Verilog HDL Function Declaration warning at MTran_Lab8_Verilog_JohnsonCounter.v(25): variable \"Increment\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "MTran_Lab8_Verilog_JohnsonCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_JohnsonCounter.v" 25 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1721251160278 "|MTran_Lab8_Verilog_Counters|MTran_Lab8_Verilog_JohnsonCounter:JohnsonCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MTran_Lab8_Verilog_JohnsonCounter.v(25) " "Verilog HDL assignment warning at MTran_Lab8_Verilog_JohnsonCounter.v(25): truncated value with size 32 to match size of target (3)" {  } { { "MTran_Lab8_Verilog_JohnsonCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_JohnsonCounter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721251160278 "|MTran_Lab8_Verilog_Counters|MTran_Lab8_Verilog_JohnsonCounter:JohnsonCounter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output MTran_Lab8_Verilog_JohnsonCounter.v(65) " "Verilog HDL Always Construct warning at MTran_Lab8_Verilog_JohnsonCounter.v(65): variable \"Output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab8_Verilog_JohnsonCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_JohnsonCounter.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721251160278 "|MTran_Lab8_Verilog_Counters|MTran_Lab8_Verilog_JohnsonCounter:JohnsonCounter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output MTran_Lab8_Verilog_JohnsonCounter.v(69) " "Verilog HDL Always Construct warning at MTran_Lab8_Verilog_JohnsonCounter.v(69): variable \"Output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab8_Verilog_JohnsonCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_JohnsonCounter.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721251160278 "|MTran_Lab8_Verilog_Counters|MTran_Lab8_Verilog_JohnsonCounter:JohnsonCounter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Increment 0 MTran_Lab8_Verilog_JohnsonCounter.v(20) " "Net \"Increment\" at MTran_Lab8_Verilog_JohnsonCounter.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "MTran_Lab8_Verilog_JohnsonCounter.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_JohnsonCounter.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721251160278 "|MTran_Lab8_Verilog_Counters|MTran_Lab8_Verilog_JohnsonCounter:JohnsonCounter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "MTran_Lab8_Verilog_Counters.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721251160640 "|MTran_Lab8_Verilog_Counters|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "MTran_Lab8_Verilog_Counters.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721251160640 "|MTran_Lab8_Verilog_Counters|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "MTran_Lab8_Verilog_Counters.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721251160640 "|MTran_Lab8_Verilog_Counters|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "MTran_Lab8_Verilog_Counters.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721251160640 "|MTran_Lab8_Verilog_Counters|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "MTran_Lab8_Verilog_Counters.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721251160640 "|MTran_Lab8_Verilog_Counters|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "MTran_Lab8_Verilog_Counters.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab8/Week8/Verilog/MTran_Lab8_Verilog_Counters.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721251160640 "|MTran_Lab8_Verilog_Counters|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721251160640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721251160712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721251160948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721251160948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721251160972 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721251160972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721251160972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721251160972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721251160983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 17:19:20 2024 " "Processing ended: Wed Jul 17 17:19:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721251160983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721251160983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721251160983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721251160983 ""}
