Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'alu'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o alu_map.ncd alu.ngd alu.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -1
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Tue Nov 11 23:47:11 2014

WARNING:LIT:701 - PAD symbol "Clk" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "Clk" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
