/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  reg [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire [17:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [16:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [24:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [15:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  reg [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  reg [7:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[18:13] >= in_data[88:83];
  assign celloutsig_0_4z = celloutsig_0_3z[8:2] >= celloutsig_0_3z[16:10];
  assign celloutsig_0_5z = celloutsig_0_3z[17:14] >= in_data[61:58];
  assign celloutsig_0_10z = { celloutsig_0_6z[1:0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z } >= { celloutsig_0_1z[12:8], celloutsig_0_6z };
  assign celloutsig_0_28z = { in_data[27:26], celloutsig_0_23z[8:6], celloutsig_0_12z, celloutsig_0_23z[0], celloutsig_0_0z } && celloutsig_0_7z[18:7];
  assign celloutsig_0_39z = ! { celloutsig_0_16z[3:2], celloutsig_0_21z };
  assign celloutsig_1_8z = celloutsig_1_7z[16:14] || celloutsig_1_2z[2:0];
  assign celloutsig_0_14z = { in_data[9:3], celloutsig_0_0z } < celloutsig_0_13z[7:0];
  assign celloutsig_0_7z = celloutsig_0_1z[0] ? { celloutsig_0_3z[8:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z } : { in_data[47:41], celloutsig_0_3z };
  assign celloutsig_0_8z = celloutsig_0_2z[10] ? { celloutsig_0_7z[15:2], celloutsig_0_5z } : { in_data[64:62], celloutsig_0_2z[11], 1'h0, celloutsig_0_2z[9:0] };
  assign celloutsig_0_13z = celloutsig_0_4z ? celloutsig_0_3z[17:7] : { celloutsig_0_7z[6:5], celloutsig_0_11z };
  assign celloutsig_0_16z[5:1] = celloutsig_0_5z ? celloutsig_0_13z[6:2] : celloutsig_0_3z[16:12];
  assign celloutsig_0_17z = celloutsig_0_3z[16] ? { celloutsig_0_2z[7:6], celloutsig_0_16z[5:1], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_15z } : { celloutsig_0_2z[10:6], celloutsig_0_6z };
  assign { celloutsig_0_23z[8:6], celloutsig_0_23z[0] } = in_data[31] ? { celloutsig_0_16z[3:1], celloutsig_0_5z } : { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_24z = celloutsig_0_4z ? { celloutsig_0_12z[1:0], celloutsig_0_14z, celloutsig_0_10z } : celloutsig_0_17z[3:0];
  assign celloutsig_1_10z = celloutsig_1_8z & celloutsig_1_9z;
  assign celloutsig_0_22z = celloutsig_0_11z[7] & celloutsig_0_11z[5];
  assign celloutsig_0_27z = celloutsig_0_8z[13] & celloutsig_0_15z;
  assign celloutsig_1_6z = ~^ { in_data[121:117], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_7z[14:9], celloutsig_1_0z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_2z[4:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_11z[7:5], celloutsig_0_16z[5:1], celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_3z = in_data[53:36] >>> { celloutsig_0_1z[8:5], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_41z = { celloutsig_0_2z[11:7], celloutsig_0_23z[8:6], celloutsig_0_12z, celloutsig_0_23z[0], celloutsig_0_39z, celloutsig_0_39z, celloutsig_0_10z } >>> { celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_40z, celloutsig_0_22z };
  assign celloutsig_1_2z = celloutsig_1_0z >>> celloutsig_1_0z;
  assign celloutsig_1_4z = in_data[182:169] >>> { celloutsig_1_3z[5], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_4z[12:6] >>> { celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_14z[4:2], celloutsig_1_9z } >>> celloutsig_1_12z[13:10];
  assign celloutsig_0_6z = celloutsig_0_1z[12:8] >>> { celloutsig_0_2z[10:7], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_3z[16:9], celloutsig_0_5z } >>> { celloutsig_0_1z[5:2], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[140:137] - in_data[100:97];
  assign celloutsig_1_5z = { celloutsig_1_3z[3:2], celloutsig_1_3z, celloutsig_1_2z } - { celloutsig_1_4z[12:8], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_11z[3:0], celloutsig_1_2z, celloutsig_1_3z } - { celloutsig_1_5z[7:1], celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_40z = celloutsig_0_17z[6:2] ~^ { celloutsig_0_13z[5:2], celloutsig_0_27z };
  assign celloutsig_1_7z = in_data[160:142] ~^ { celloutsig_1_3z[6:4], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_12z = celloutsig_0_6z ~^ celloutsig_0_8z[9:5];
  assign celloutsig_1_12z = { in_data[164:151], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z } ^ { celloutsig_1_3z[7:4], celloutsig_1_4z };
  assign celloutsig_0_2z = { celloutsig_0_1z[11:2], celloutsig_0_0z, celloutsig_0_0z } ^ celloutsig_0_1z[12:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_3z = { in_data[133:127], celloutsig_1_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_19z = celloutsig_1_12z[10:4];
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 13'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_1z = { in_data[77:67], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = ~((in_data[136] & celloutsig_1_0z[1]) | (celloutsig_1_0z[0] & in_data[102]));
  assign celloutsig_0_16z[0] = celloutsig_0_0z;
  assign celloutsig_0_23z[5:1] = celloutsig_0_12z;
  assign { out_data[131:128], out_data[102:96], out_data[36:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
