Classic Timing Analyzer report for IR-16
Thu Mar 18 19:56:20 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                        ;
+------------------------------+-------+---------------+-------------+-----------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From            ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.881 ns    ; D11             ; IR-8:inst|inst5  ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.274 ns    ; IR-8:inst|inst1 ; Q15              ; CP         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.597 ns   ; D4              ; IR-8:inst1|inst2 ; --         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                 ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To               ; To Clock ;
+-------+--------------+------------+------+------------------+----------+
; N/A   ; None         ; 4.881 ns   ; D11  ; IR-8:inst|inst5  ; CP       ;
; N/A   ; None         ; 4.833 ns   ; D13  ; IR-8:inst|inst   ; CP       ;
; N/A   ; None         ; 4.801 ns   ; D9   ; IR-8:inst|inst4  ; CP       ;
; N/A   ; None         ; 4.752 ns   ; D0   ; IR-8:inst1|inst6 ; CP       ;
; N/A   ; None         ; 4.749 ns   ; D5   ; IR-8:inst1|inst  ; CP       ;
; N/A   ; None         ; 4.695 ns   ; D8   ; IR-8:inst|inst6  ; CP       ;
; N/A   ; None         ; 4.684 ns   ; D10  ; IR-8:inst|inst7  ; CP       ;
; N/A   ; None         ; 4.639 ns   ; D14  ; IR-8:inst|inst3  ; CP       ;
; N/A   ; None         ; 4.571 ns   ; D12  ; IR-8:inst|inst2  ; CP       ;
; N/A   ; None         ; 4.532 ns   ; D2   ; IR-8:inst1|inst7 ; CP       ;
; N/A   ; None         ; 4.308 ns   ; D6   ; IR-8:inst1|inst3 ; CP       ;
; N/A   ; None         ; 4.263 ns   ; D1   ; IR-8:inst1|inst4 ; CP       ;
; N/A   ; None         ; 4.252 ns   ; D15  ; IR-8:inst|inst1  ; CP       ;
; N/A   ; None         ; 4.006 ns   ; D7   ; IR-8:inst1|inst1 ; CP       ;
; N/A   ; None         ; 4.002 ns   ; D3   ; IR-8:inst1|inst5 ; CP       ;
; N/A   ; None         ; 3.845 ns   ; D4   ; IR-8:inst1|inst2 ; CP       ;
+-------+--------------+------------+------+------------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From             ; To  ; From Clock ;
+-------+--------------+------------+------------------+-----+------------+
; N/A   ; None         ; 8.274 ns   ; IR-8:inst|inst1  ; Q15 ; CP         ;
; N/A   ; None         ; 8.147 ns   ; IR-8:inst1|inst5 ; Q3  ; CP         ;
; N/A   ; None         ; 8.142 ns   ; IR-8:inst1|inst2 ; Q4  ; CP         ;
; N/A   ; None         ; 7.842 ns   ; IR-8:inst1|inst7 ; Q2  ; CP         ;
; N/A   ; None         ; 7.821 ns   ; IR-8:inst|inst2  ; Q12 ; CP         ;
; N/A   ; None         ; 7.810 ns   ; IR-8:inst1|inst3 ; Q6  ; CP         ;
; N/A   ; None         ; 7.721 ns   ; IR-8:inst1|inst1 ; Q7  ; CP         ;
; N/A   ; None         ; 7.694 ns   ; IR-8:inst1|inst4 ; Q1  ; CP         ;
; N/A   ; None         ; 7.587 ns   ; IR-8:inst|inst5  ; Q11 ; CP         ;
; N/A   ; None         ; 7.553 ns   ; IR-8:inst|inst7  ; Q10 ; CP         ;
; N/A   ; None         ; 7.322 ns   ; IR-8:inst1|inst6 ; Q0  ; CP         ;
; N/A   ; None         ; 6.980 ns   ; IR-8:inst|inst6  ; Q8  ; CP         ;
; N/A   ; None         ; 6.971 ns   ; IR-8:inst|inst4  ; Q9  ; CP         ;
; N/A   ; None         ; 6.951 ns   ; IR-8:inst|inst3  ; Q14 ; CP         ;
; N/A   ; None         ; 6.938 ns   ; IR-8:inst|inst   ; Q13 ; CP         ;
; N/A   ; None         ; 6.407 ns   ; IR-8:inst1|inst  ; Q5  ; CP         ;
+-------+--------------+------------+------------------+-----+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To               ; To Clock ;
+---------------+-------------+-----------+------+------------------+----------+
; N/A           ; None        ; -3.597 ns ; D4   ; IR-8:inst1|inst2 ; CP       ;
; N/A           ; None        ; -3.754 ns ; D3   ; IR-8:inst1|inst5 ; CP       ;
; N/A           ; None        ; -3.758 ns ; D7   ; IR-8:inst1|inst1 ; CP       ;
; N/A           ; None        ; -4.004 ns ; D15  ; IR-8:inst|inst1  ; CP       ;
; N/A           ; None        ; -4.015 ns ; D1   ; IR-8:inst1|inst4 ; CP       ;
; N/A           ; None        ; -4.060 ns ; D6   ; IR-8:inst1|inst3 ; CP       ;
; N/A           ; None        ; -4.284 ns ; D2   ; IR-8:inst1|inst7 ; CP       ;
; N/A           ; None        ; -4.323 ns ; D12  ; IR-8:inst|inst2  ; CP       ;
; N/A           ; None        ; -4.391 ns ; D14  ; IR-8:inst|inst3  ; CP       ;
; N/A           ; None        ; -4.436 ns ; D10  ; IR-8:inst|inst7  ; CP       ;
; N/A           ; None        ; -4.447 ns ; D8   ; IR-8:inst|inst6  ; CP       ;
; N/A           ; None        ; -4.501 ns ; D5   ; IR-8:inst1|inst  ; CP       ;
; N/A           ; None        ; -4.504 ns ; D0   ; IR-8:inst1|inst6 ; CP       ;
; N/A           ; None        ; -4.553 ns ; D9   ; IR-8:inst|inst4  ; CP       ;
; N/A           ; None        ; -4.585 ns ; D13  ; IR-8:inst|inst   ; CP       ;
; N/A           ; None        ; -4.633 ns ; D11  ; IR-8:inst|inst5  ; CP       ;
+---------------+-------------+-----------+------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Mar 18 19:56:20 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IR-16 -c IR-16 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CP"
Info: tsu for register "IR-8:inst|inst5" (data pin = "D11", clock pin = "CP") is 4.881 ns
    Info: + Longest pin to register delay is 7.550 ns
        Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'D11'
        Info: 2: + IC(6.224 ns) + CELL(0.413 ns) = 7.550 ns; Loc. = LCFF_X22_Y7_N9; Fanout = 1; REG Node = 'IR-8:inst|inst5'
        Info: Total cell delay = 1.326 ns ( 17.56 % )
        Info: Total interconnect delay = 6.224 ns ( 82.44 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CP" to destination register is 2.631 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.825 ns) + CELL(0.602 ns) = 2.631 ns; Loc. = LCFF_X22_Y7_N9; Fanout = 1; REG Node = 'IR-8:inst|inst5'
        Info: Total cell delay = 1.678 ns ( 63.78 % )
        Info: Total interconnect delay = 0.953 ns ( 36.22 % )
Info: tco from clock "CP" to destination pin "Q15" through register "IR-8:inst|inst1" is 8.274 ns
    Info: + Longest clock path from clock "CP" to source register is 2.658 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X25_Y2_N17; Fanout = 1; REG Node = 'IR-8:inst|inst1'
        Info: Total cell delay = 1.678 ns ( 63.13 % )
        Info: Total interconnect delay = 0.980 ns ( 36.87 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N17; Fanout = 1; REG Node = 'IR-8:inst|inst1'
        Info: 2: + IC(2.469 ns) + CELL(2.870 ns) = 5.339 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'Q15'
        Info: Total cell delay = 2.870 ns ( 53.76 % )
        Info: Total interconnect delay = 2.469 ns ( 46.24 % )
Info: th for register "IR-8:inst1|inst2" (data pin = "D4", clock pin = "CP") is -3.597 ns
    Info: + Longest clock path from clock "CP" to destination register is 2.656 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.850 ns) + CELL(0.602 ns) = 2.656 ns; Loc. = LCFF_X24_Y2_N17; Fanout = 1; REG Node = 'IR-8:inst1|inst2'
        Info: Total cell delay = 1.678 ns ( 63.18 % )
        Info: Total interconnect delay = 0.978 ns ( 36.82 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.539 ns
        Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 1; PIN Node = 'D4'
        Info: 2: + IC(5.233 ns) + CELL(0.413 ns) = 6.539 ns; Loc. = LCFF_X24_Y2_N17; Fanout = 1; REG Node = 'IR-8:inst1|inst2'
        Info: Total cell delay = 1.306 ns ( 19.97 % )
        Info: Total interconnect delay = 5.233 ns ( 80.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Thu Mar 18 19:56:20 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


