#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12e80f6d0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x12e81bf30 .param/l "ADD" 0 2 12, +C4<00000000000000000000000000000000>;
P_0x12e81bf70 .param/l "AND" 0 2 14, +C4<00000000000000000000000000000010>;
P_0x12e81bfb0 .param/l "NOT" 0 2 17, +C4<00000000000000000000000000000101>;
P_0x12e81bff0 .param/l "OR" 0 2 15, +C4<00000000000000000000000000000011>;
P_0x12e81c030 .param/l "SLA" 0 2 18, +C4<00000000000000000000000000000110>;
P_0x12e81c070 .param/l "SRA" 0 2 19, +C4<00000000000000000000000000000111>;
P_0x12e81c0b0 .param/l "SRL" 0 2 20, +C4<00000000000000000000000000001000>;
P_0x12e81c0f0 .param/l "SUB" 0 2 13, +C4<00000000000000000000000000000001>;
P_0x12e81c130 .param/l "XOR" 0 2 16, +C4<00000000000000000000000000000100>;
v0x12e83fbc0_0 .var "btn", 0 0;
v0x12e83fc50_0 .var "clk", 0 0;
v0x12e83fd20_0 .var "in", 15 0;
v0x12e83fdb0_0 .net "out", 15 0, v0x12e83f740_0;  1 drivers
v0x12e83fe60_0 .var "rst", 0 0;
S_0x12e80f840 .scope module, "alu" "alu_obo" 2 9, 3 1 0, S_0x12e80f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "btn";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "out";
v0x12e83f340_0 .var/s "a", 31 0;
v0x12e83f3f0_0 .var/s "b", 31 0;
v0x12e83f490_0 .net "btn", 0 0, v0x12e83fbc0_0;  1 drivers
v0x12e83f520_0 .net "clk", 0 0, v0x12e83fc50_0;  1 drivers
v0x12e83f5d0_0 .net "in", 15 0, v0x12e83fd20_0;  1 drivers
v0x12e83f6a0_0 .var "op", 3 0;
v0x12e83f740_0 .var/s "out", 15 0;
v0x12e83f7e0_0 .net/s "res", 31 0, v0x12e83edf0_0;  1 drivers
v0x12e83f8a0_0 .net "rst", 0 0, v0x12e83fe60_0;  1 drivers
v0x12e83f9b0_0 .var "shift", 4 0;
v0x12e83fad0_0 .var "state", 2 0;
E_0x12e81cca0 .event posedge, v0x12e83f8a0_0;
S_0x12e80c4c0 .scope module, "a_0" "alu" 3 24, 4 1 0, S_0x12e80f840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "shift";
    .port_info 3 /INPUT 4 "op";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "res";
P_0x12e80e620 .param/l "ADD" 0 4 10, +C4<00000000000000000000000000000000>;
P_0x12e80e660 .param/l "AND" 0 4 12, +C4<00000000000000000000000000000010>;
P_0x12e80e6a0 .param/l "NOT" 0 4 15, +C4<00000000000000000000000000000101>;
P_0x12e80e6e0 .param/l "OR" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x12e80e720 .param/l "SLA" 0 4 16, +C4<00000000000000000000000000000110>;
P_0x12e80e760 .param/l "SRA" 0 4 17, +C4<00000000000000000000000000000111>;
P_0x12e80e7a0 .param/l "SRL" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12e80e7e0 .param/l "SUB" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x12e80e820 .param/l "XOR" 0 4 14, +C4<00000000000000000000000000000100>;
v0x12e83e7f0_0 .net "a", 31 0, v0x12e83f340_0;  1 drivers
v0x12e83e880_0 .net "add_out", 31 0, v0x12e83bf70_0;  1 drivers
v0x12e83e910_0 .net "and_out", 31 0, v0x12e83c3a0_0;  1 drivers
v0x12e83e9e0_0 .net "b", 31 0, v0x12e83f3f0_0;  1 drivers
v0x12e83eb70_0 .net "clk", 0 0, v0x12e83fc50_0;  alias, 1 drivers
v0x12e83ec40_0 .net "not_out", 31 0, v0x12e83c7e0_0;  1 drivers
v0x12e83ecd0_0 .net "op", 3 0, v0x12e83f6a0_0;  1 drivers
v0x12e83ed60_0 .net "or_out", 31 0, v0x12e83cc50_0;  1 drivers
v0x12e83edf0_0 .var "res", 31 0;
v0x12e83ef00_0 .net "shift", 4 0, v0x12e83f9b0_0;  1 drivers
v0x12e83ef90_0 .net "sla_out", 31 0, v0x12e83d1c0_0;  1 drivers
v0x12e83f040_0 .net "sra_out", 31 0, v0x12e83d740_0;  1 drivers
v0x12e83f0d0_0 .net "srl_out", 31 0, v0x12e83dc40_0;  1 drivers
v0x12e83f160_0 .net "sub_out", 31 0, v0x12e83e180_0;  1 drivers
v0x12e83f210_0 .net "xor_out", 31 0, v0x12e83e760_0;  1 drivers
E_0x12e8150e0 .event posedge, v0x12e83eb70_0;
S_0x12e80c630 .scope module, "add_gate" "adder" 4 22, 5 1 0, S_0x12e80c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x12e830170_0 .net "a", 31 0, v0x12e83f340_0;  alias, 1 drivers
v0x12e83bed0_0 .net "b", 31 0, v0x12e83f3f0_0;  alias, 1 drivers
v0x12e83bf70_0 .var "out", 31 0;
E_0x12e8136e0 .event anyedge, v0x12e83bed0_0, v0x12e830170_0;
S_0x12e83c010 .scope module, "and_gate" "and_gate" 4 24, 5 19 0, S_0x12e80c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x12e83c230_0 .net "a", 31 0, v0x12e83f340_0;  alias, 1 drivers
v0x12e83c2f0_0 .net "b", 31 0, v0x12e83f3f0_0;  alias, 1 drivers
v0x12e83c3a0_0 .var "out", 31 0;
S_0x12e83c4a0 .scope module, "not_gate" "not_gate" 4 27, 5 46 0, S_0x12e80c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "out";
v0x12e83c6f0_0 .net "a", 31 0, v0x12e83f340_0;  alias, 1 drivers
v0x12e83c7e0_0 .var "out", 31 0;
E_0x12e83c690 .event anyedge, v0x12e830170_0;
S_0x12e83c8a0 .scope module, "or_gate" "or_gate" 4 25, 5 28 0, S_0x12e80c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x12e83cad0_0 .net "a", 31 0, v0x12e83f340_0;  alias, 1 drivers
v0x12e83cb70_0 .net "b", 31 0, v0x12e83f3f0_0;  alias, 1 drivers
v0x12e83cc50_0 .var "out", 31 0;
S_0x12e83cd40 .scope module, "sla_gate" "arithmetic_shift_left" 4 28, 5 54 0, S_0x12e80c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "shift";
    .port_info 3 /OUTPUT 32 "out";
v0x12e83d000_0 .net "a", 31 0, v0x12e83f340_0;  alias, 1 drivers
v0x12e83d120_0 .net "b", 31 0, v0x12e83f3f0_0;  alias, 1 drivers
v0x12e83d1c0_0 .var "out", 31 0;
v0x12e83d250_0 .net "shift", 4 0, v0x12e83f9b0_0;  alias, 1 drivers
E_0x12e83cfa0 .event anyedge, v0x12e83d250_0, v0x12e83bed0_0, v0x12e830170_0;
S_0x12e83d350 .scope module, "sra_gate" "arithmetic_shift_right" 4 29, 5 67 0, S_0x12e80c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "shift";
    .port_info 3 /OUTPUT 32 "out";
v0x12e83d570_0 .net/s "a", 31 0, v0x12e83f340_0;  alias, 1 drivers
v0x12e83d620_0 .net/s "b", 31 0, v0x12e83f3f0_0;  alias, 1 drivers
v0x12e83d740_0 .var/s "out", 31 0;
v0x12e83d7f0_0 .net/s "shift", 4 0, v0x12e83f9b0_0;  alias, 1 drivers
S_0x12e83d8d0 .scope module, "srl_gate" "logical_shift_right" 4 30, 5 80 0, S_0x12e80c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "shift";
    .port_info 3 /OUTPUT 32 "out";
v0x12e83daf0_0 .net "a", 31 0, v0x12e83f340_0;  alias, 1 drivers
v0x12e83dba0_0 .net "b", 31 0, v0x12e83f3f0_0;  alias, 1 drivers
v0x12e83dc40_0 .var "out", 31 0;
v0x12e83dd00_0 .net "shift", 4 0, v0x12e83f9b0_0;  alias, 1 drivers
S_0x12e83de20 .scope module, "sub_gate" "subtractor" 4 23, 5 10 0, S_0x12e80c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x12e83e030_0 .net "a", 31 0, v0x12e83f340_0;  alias, 1 drivers
v0x12e83e0e0_0 .net "b", 31 0, v0x12e83f3f0_0;  alias, 1 drivers
v0x12e83e180_0 .var "out", 31 0;
S_0x12e83e290 .scope module, "xor_gate" "xor_gate" 4 26, 5 37 0, S_0x12e80c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x12e83e520_0 .net "a", 31 0, v0x12e83f340_0;  alias, 1 drivers
v0x12e83e6d0_0 .net "b", 31 0, v0x12e83f3f0_0;  alias, 1 drivers
v0x12e83e760_0 .var "out", 31 0;
    .scope S_0x12e80c630;
T_0 ;
    %wait E_0x12e8136e0;
    %load/vec4 v0x12e830170_0;
    %load/vec4 v0x12e83bed0_0;
    %add;
    %store/vec4 v0x12e83bf70_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12e83de20;
T_1 ;
    %wait E_0x12e8136e0;
    %load/vec4 v0x12e83e030_0;
    %load/vec4 v0x12e83e0e0_0;
    %sub;
    %store/vec4 v0x12e83e180_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12e83c010;
T_2 ;
    %wait E_0x12e8136e0;
    %load/vec4 v0x12e83c230_0;
    %load/vec4 v0x12e83c2f0_0;
    %and;
    %store/vec4 v0x12e83c3a0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12e83c8a0;
T_3 ;
    %wait E_0x12e8136e0;
    %load/vec4 v0x12e83cad0_0;
    %load/vec4 v0x12e83cb70_0;
    %or;
    %store/vec4 v0x12e83cc50_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12e83e290;
T_4 ;
    %wait E_0x12e8136e0;
    %load/vec4 v0x12e83e520_0;
    %load/vec4 v0x12e83e6d0_0;
    %xor;
    %store/vec4 v0x12e83e760_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12e83c4a0;
T_5 ;
    %wait E_0x12e83c690;
    %load/vec4 v0x12e83c6f0_0;
    %inv;
    %store/vec4 v0x12e83c7e0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12e83cd40;
T_6 ;
    %wait E_0x12e83cfa0;
    %load/vec4 v0x12e83d250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12e83d000_0;
    %load/vec4 v0x12e83d120_0;
    %parti/s 1, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12e83d1c0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12e83d000_0;
    %ix/getv 4, v0x12e83d250_0;
    %shiftl 4;
    %store/vec4 v0x12e83d1c0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12e83d350;
T_7 ;
    %wait E_0x12e83cfa0;
    %load/vec4 v0x12e83d7f0_0;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12e83d570_0;
    %load/vec4 v0x12e83d620_0;
    %parti/s 1, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12e83d740_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12e83d570_0;
    %load/vec4 v0x12e83d7f0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12e83d740_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12e83d8d0;
T_8 ;
    %wait E_0x12e83cfa0;
    %load/vec4 v0x12e83dd00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x12e83daf0_0;
    %load/vec4 v0x12e83dba0_0;
    %parti/s 1, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12e83dc40_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12e83daf0_0;
    %ix/getv 4, v0x12e83dd00_0;
    %shiftr 4;
    %store/vec4 v0x12e83dc40_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12e80c4c0;
T_9 ;
    %wait E_0x12e8150e0;
    %load/vec4 v0x12e83ecd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x12e83e880_0;
    %assign/vec4 v0x12e83edf0_0, 0;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x12e83f160_0;
    %assign/vec4 v0x12e83edf0_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x12e83e910_0;
    %assign/vec4 v0x12e83edf0_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x12e83ed60_0;
    %assign/vec4 v0x12e83edf0_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x12e83f210_0;
    %assign/vec4 v0x12e83edf0_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x12e83ec40_0;
    %assign/vec4 v0x12e83edf0_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x12e83ef90_0;
    %assign/vec4 v0x12e83edf0_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x12e83f040_0;
    %assign/vec4 v0x12e83edf0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x12e83f0d0_0;
    %assign/vec4 v0x12e83edf0_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12e80f840;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e83f340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e83f3f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12e83f9b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e83f6a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12e83fad0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e83f740_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x12e80f840;
T_11 ;
    %wait E_0x12e8150e0;
    %vpi_call 3 28 "$display", $time, " res = %d", v0x12e83f7e0_0 {0 0 0};
    %load/vec4 v0x12e83fad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x12e83f5d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e83f340_0, 4, 5;
    %jmp T_11.8;
T_11.1 ;
    %load/vec4 v0x12e83f5d0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e83f340_0, 4, 5;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0x12e83f5d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e83f3f0_0, 4, 5;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x12e83f5d0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e83f3f0_0, 4, 5;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x12e83f5d0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x12e83f9b0_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x12e83f5d0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x12e83f6a0_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x12e83f7e0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x12e83f740_0, 0, 16;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x12e83f7e0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x12e83f740_0, 0, 16;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %load/vec4 v0x12e83f490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %load/vec4 v0x12e83fad0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12e83fad0_0, 0;
T_11.9 ;
    %load/vec4 v0x12e83fad0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.11, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e83fad0_0, 0;
T_11.11 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12e80f840;
T_12 ;
    %wait E_0x12e81cca0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e83fad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e83f340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e83f3f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e83f9b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12e83f6a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e83f740_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12e80f6d0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fc50_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x12e80f6d0;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x12e83fc50_0;
    %inv;
    %store/vec4 v0x12e83fc50_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12e80f6d0;
T_15 ;
    %delay 10, 0;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x12e83fd20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %vpi_call 2 29 "$display", $time, " in_a_LSB = %b", v0x12e83fd20_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e83fd20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %vpi_call 2 33 "$display", $time, " in_a_MSB = %b", v0x12e83fd20_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x12e83fd20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %vpi_call 2 37 "$display", $time, " in_b_LSB = %b", v0x12e83fd20_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e83fd20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %vpi_call 2 41 "$display", $time, " in_b_MSB = %b", v0x12e83fd20_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e83fd20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %vpi_call 2 45 "$display", $time, " shift = %b", v0x12e83fd20_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12e83fd20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %vpi_call 2 49 "$display", $time, " op = %b", v0x12e83fd20_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e83fd20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %vpi_call 2 53 "$display", $time, " out_LSB = %b", v0x12e83fdb0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e83fd20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %vpi_call 2 57 "$display", $time, " out_MSB = %b", v0x12e83fdb0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e83fbc0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu_obo_tb.v";
    "alu_obo.v";
    "alu.v";
    "alu_modules.v";
