# 8bit_up_down_counter
This Verilog code describes an 8-bit synchronous up-down counter. It increments when up_down is high and decrements when it's low. An active-high reset signal forces the output to zero. The counter updates on the positive edge of the clk
