<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="andgate.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="andgate.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="andgate.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="andgate.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="andgate.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="andgate.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="andgate.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="andgate.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="andgate.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="andgate.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="andgate.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="andgate.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="andgate.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="andgate.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="andgate.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="andgate.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="andgate.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="andgate.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="andgate.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="andgate.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="andgate_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="andgate_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="andgate_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="andgate_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="andgate_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="andgate_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="andgate_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="andgate_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="andgate_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="andgate_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="andgate_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="andgate_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="andgate_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="andgate_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="andgate_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="andgate_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="andgate_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="andgate_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1640441354" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541364" xil_pn:start_ts="1640441354">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640442595" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1640442595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640443259" xil_pn:in_ck="141242961753880" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1640443259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="andgate.v"/>
    </transform>
    <transform xil_pn:end_ts="1640442602" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5211220683277729077" xil_pn:start_ts="1640442602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640442602" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8670971713688772019" xil_pn:start_ts="1640442602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640442602" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6483248294903528417" xil_pn:start_ts="1640442602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640443263" xil_pn:in_ck="141242961753880" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1640443263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="andgate.v"/>
    </transform>
    <transform xil_pn:end_ts="1640443266" xil_pn:in_ck="141242961753880" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="480663740707533875" xil_pn:start_ts="1640443263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="andgate_beh.prj"/>
      <outfile xil_pn:name="andgate_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1640443266" xil_pn:in_ck="574484441174093891" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3304805539248811222" xil_pn:start_ts="1640443266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="andgate_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1640441094" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1640441094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640441094" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1702271625626014477" xil_pn:start_ts="1640441094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640441094" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6483248294903528417" xil_pn:start_ts="1640441094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640441094" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1640441094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640441094" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5211220683277729077" xil_pn:start_ts="1640441094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640441094" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8569866560980815065" xil_pn:start_ts="1640441094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640441094" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2519513017048885225" xil_pn:start_ts="1640441094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640441109" xil_pn:in_ck="141242961753880" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3363115645896861680" xil_pn:start_ts="1640441094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="andgate.lso"/>
      <outfile xil_pn:name="andgate.ngc"/>
      <outfile xil_pn:name="andgate.ngr"/>
      <outfile xil_pn:name="andgate.prj"/>
      <outfile xil_pn:name="andgate.stx"/>
      <outfile xil_pn:name="andgate.syr"/>
      <outfile xil_pn:name="andgate.xst"/>
      <outfile xil_pn:name="andgate_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1640441225" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981259644822774" xil_pn:start_ts="1640441225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640441234" xil_pn:in_ck="153813585349970106" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5769815012028482316" xil_pn:start_ts="1640441225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="andgate.bld"/>
      <outfile xil_pn:name="andgate.ngd"/>
      <outfile xil_pn:name="andgate_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1640441246" xil_pn:in_ck="153813585349970107" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5662573859661895013" xil_pn:start_ts="1640441234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="andgate.pcf"/>
      <outfile xil_pn:name="andgate_map.map"/>
      <outfile xil_pn:name="andgate_map.mrp"/>
      <outfile xil_pn:name="andgate_map.ncd"/>
      <outfile xil_pn:name="andgate_map.ngm"/>
      <outfile xil_pn:name="andgate_map.xrpt"/>
      <outfile xil_pn:name="andgate_summary.xml"/>
      <outfile xil_pn:name="andgate_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1640441263" xil_pn:in_ck="-9091191005063234220" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="7122883464624052383" xil_pn:start_ts="1640441246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="andgate.ncd"/>
      <outfile xil_pn:name="andgate.pad"/>
      <outfile xil_pn:name="andgate.par"/>
      <outfile xil_pn:name="andgate.ptwx"/>
      <outfile xil_pn:name="andgate.unroutes"/>
      <outfile xil_pn:name="andgate.xpi"/>
      <outfile xil_pn:name="andgate_pad.csv"/>
      <outfile xil_pn:name="andgate_pad.txt"/>
      <outfile xil_pn:name="andgate_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1640441263" xil_pn:in_ck="153813585349969975" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1640441258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="andgate.twr"/>
      <outfile xil_pn:name="andgate.twx"/>
    </transform>
  </transforms>

</generated_project>
