<div id="pf11f" class="pf w0 h0" data-page-no="11f"><div class="pc pc11f w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg11f.png"/><div class="t m0 x8e h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 17-7.<span class="_ _1a"> </span>Cycle definitions of decorated load: unsigned bit field extract</div><div class="t m0 x94 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Pipeline Stage<span class="_ _11a"> </span>Cycle</div><div class="t m0 x27 h10 y1a7 ff1 fs4 fc0 sc0 ls0 ws2ce">x<span class="_ _133"> </span>x+1 x+2</div><div class="t m0 x97 h7 y18bb ff2 fs4 fc0 sc0 ls0 ws0">BME AHB_ap<span class="_ _103"> </span>Forward addr to memory;</div><div class="t m0 x15 h7 y18bc ff2 fs4 fc0 sc0 ls0 ws0">Decode decoration; Capture</div><div class="t m0 x15 h7 y18bd ff2 fs4 fc0 sc0 ls0 ws0">address, attributes</div><div class="t m0 x2d h7 y18bb ff2 fs4 fc0 sc0 ls0 ws0">Idle AHB address phase<span class="_ _30"> </span>&lt;next&gt;</div><div class="t m0 x97 h7 y19cc ff2 fs4 fc0 sc0 ls0 ws0">BME AHB_dp<span class="_ _30"> </span>&lt;previous&gt;<span class="_ _98"> </span>Perform memory read; Form</div><div class="t m0 x2d h7 y18bf ff2 fs4 fc0 sc0 ls0 ws0">bit mask; Form (rdata &amp; mask)</div><div class="t m0 x2d h7 y18c0 ff2 fs4 fc0 sc0 ls0 ws0">and capture destination data</div><div class="t m0 x2d h7 y18c1 ff2 fs4 fc0 sc0 ls0 ws0">in register</div><div class="t m0 x72 h7 y19cc ff2 fs4 fc0 sc0 ls0 ws0">Logically right shift registered</div><div class="t m0 x72 h7 y18bf ff2 fs4 fc0 sc0 ls0 ws0">data; Return justified rdata to</div><div class="t m0 x72 h7 y18c0 ff2 fs4 fc0 sc0 ls0">master</div><div class="t m0 x9 he y19cd ff1 fs1 fc0 sc0 ls0 ws0">17.4.3<span class="_ _b"> </span>Additional Details on Decorated Addresses and GPIO</div><div class="t m0 xbe he y19ce ff1 fs1 fc0 sc0 ls0">Accesses</div><div class="t m0 x9 hf y1488 ff3 fs5 fc0 sc0 ls0 ws0">As previously noted, the peripheral address space occupies a 516 KB region: 512 KB</div><div class="t m0 x9 hf y1489 ff3 fs5 fc0 sc0 ls0 ws0">based at 0x4000_0000 plus a 4 KB space based at 0x400F_F000 for GPIO accesses. This</div><div class="t m0 x9 hf ya79 ff3 fs5 fc0 sc0 ls0 ws0">memory layout provides compatibility with the Kinetis K Family and provides 129</div><div class="t m0 x9 hf ya7a ff3 fs5 fc0 sc0 ls0 ws0">address &quot;slots&quot;, each 4 KB in size.</div><div class="t m0 x9 hf ye2 ff3 fs5 fc0 sc0 ls0 ws0">The GPIO address space is multiply-mapped by the hardware: it appears at the &quot;standard&quot;</div><div class="t m0 x9 hf ye3 ff3 fs5 fc0 sc0 ls0 ws0">system address 0x400F_F000 and is physically located in the address slot corresponding</div><div class="t m0 x9 hf ye4 ff3 fs5 fc0 sc0 ls0 ws0">to address 0x4000_F000. Decorated loads and stores create a slight complication</div><div class="t m0 x9 hf ye5 ff3 fs5 fc0 sc0 ls0 ws0">involving accesses to the GPIO. Recall the use of address[19] varies by decorated</div><div class="t m0 x9 hf ye6 ff3 fs5 fc0 sc0 ls0 ws0">operation; for AND, OR, XOR, LAC1 and LAS1, this bit functions as a true address bit,</div><div class="t m0 x9 hf ye7 ff3 fs5 fc0 sc0 ls0 ws0">while for BFI and UBFX, this bit defines the least significant bit of the &quot;w&quot; bit field</div><div class="t m0 x9 hf ye8 ff3 fs5 fc0 sc0 ls0">specifier.</div><div class="t m0 x9 hf y19cf ff3 fs5 fc0 sc0 ls0 ws0">As a result, undecorated GPIO references and decorated AND, OR, XOR, LAC1 and</div><div class="t m0 x9 hf yea ff3 fs5 fc0 sc0 ls0 ws0">LAS1 operations can use the standard 0x400F_F000 base address, while decorated BFI</div><div class="t m0 x9 hf yeb ff3 fs5 fc0 sc0 ls0 ws0">and UBFX operations must use the alternate 0x4000_F000 base address. Another</div><div class="t m0 x9 hf yec ff3 fs5 fc0 sc0 ls0 ws0">implementation can simply use 0x400F_F000 as the base address for all undecorated</div><div class="t m0 x9 hf yed ff3 fs5 fc0 sc0 ls0 ws0">GPIO accesses and 0x4000_F000 as the base address for all decorated accesses. Both</div><div class="t m0 x9 hf yee ff3 fs5 fc0 sc0 ls0 ws0">implementations are supported by the hardware.</div><div class="t m0 xa1 h9 y19d0 ff1 fs2 fc0 sc0 ls0 ws0">Table 17-8.<span class="_ _1a"> </span>Decorated peripheral and GPIO address details</div><div class="t m0 x91 h10 y19d1 ff1 fs4 fc0 sc0 ls0 ws0">Peripheral address space<span class="_ _b1"> </span>Description</div><div class="t m0 x33 h7 y19d2 ff2 fs4 fc0 sc0 ls0 ws0">0x4000_0000 - 0x4007_FFFF<span class="_ _187"> </span>Undecorated (normal) peripheral accesses</div><div class="t m0 xc7 h7 y19d3 ff2 fs4 fc0 sc0 ls0 ws0">0x4008_0000 - 0x400F_EFFF<span class="_ _b"> </span>Illegal addresses; attempted references are aborted and error terminated</div><div class="t m0 xc7 h7 y19d4 ff2 fs4 fc0 sc0 ls0 ws0">0x400F_F000 - 0x400F_FFFF<span class="_ _b"> </span>Undecorated (normal) GPIO accesses using standard address</div><div class="t m0 xc7 h7 y19d5 ff2 fs4 fc0 sc0 ls0 ws0">0x4010_0000 - 0x43FF_FFFF<span class="_ _b"> </span>Illegal addresses; attempted references are aborted and error terminated</div><div class="t m0 x1b h7 y19d6 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 xeb h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 17 Bit Manipulation Engine (BME)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>287</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
