<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc0bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc0bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r.html">Component : ALT_ECC_NANDR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd57ddf0bb0c89c6125cb5abbb1564876"></a><a class="anchor" id="ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad6ab8378f0a8bdf9ab64221101964c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gad6ab8378f0a8bdf9ab64221101964c8a">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad6ab8378f0a8bdf9ab64221101964c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247666be160f25eb1106db59129e61fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga247666be160f25eb1106db59129e61fc">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga247666be160f25eb1106db59129e61fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b149f8f702918c3d0c6bc02014d360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga25b149f8f702918c3d0c6bc02014d360">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga25b149f8f702918c3d0c6bc02014d360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae79060621035aa1bdbf0eca7bc607d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga8ae79060621035aa1bdbf0eca7bc607d">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga8ae79060621035aa1bdbf0eca7bc607d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00305584e6d0d24cc46d5ab8d17c5ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga00305584e6d0d24cc46d5ab8d17c5ee0">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga00305584e6d0d24cc46d5ab8d17c5ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga622f6d27d3fecb182c602c424b6f2367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga622f6d27d3fecb182c602c424b6f2367">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga622f6d27d3fecb182c602c424b6f2367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04ba93c747de8afa4d30e436c41118c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gac04ba93c747de8afa4d30e436c41118c">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gac04ba93c747de8afa4d30e436c41118c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b7a9b52e9485d5ff05d2dc9f37cb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga91b7a9b52e9485d5ff05d2dc9f37cb97">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga91b7a9b52e9485d5ff05d2dc9f37cb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd8f6bf985d3b4699769140750f8d7811"></a><a class="anchor" id="ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5dd6b3ef29edc1532019619073199c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga5dd6b3ef29edc1532019619073199c25">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5dd6b3ef29edc1532019619073199c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d0d81c690c228ad505079687da4f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga92d0d81c690c228ad505079687da4f59">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga92d0d81c690c228ad505079687da4f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9029795f70025614290bd7e5dda00468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga9029795f70025614290bd7e5dda00468">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga9029795f70025614290bd7e5dda00468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22e5b0c3ee39265baa250964dc5d356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gae22e5b0c3ee39265baa250964dc5d356">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:gae22e5b0c3ee39265baa250964dc5d356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cab62ca068913250c4b7eeddc6cf4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga86cab62ca068913250c4b7eeddc6cf4a">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga86cab62ca068913250c4b7eeddc6cf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab937f0db0447ce4c600384eb3576c157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gab937f0db0447ce4c600384eb3576c157">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab937f0db0447ce4c600384eb3576c157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c459a7d14527bfaaa945d84c3ccc0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga00c459a7d14527bfaaa945d84c3ccc0b">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga00c459a7d14527bfaaa945d84c3ccc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e460b2bbe34dc00c38c1406305dc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gad0e460b2bbe34dc00c38c1406305dc02">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:gad0e460b2bbe34dc00c38c1406305dc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1e49812943c2c30b3cbf8c7524bf613b"></a><a class="anchor" id="ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3d4dea36994553c22179e69186f554b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga3d4dea36994553c22179e69186f554b8">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga3d4dea36994553c22179e69186f554b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400ac3767fe6233fa0afcfa565ebc671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga400ac3767fe6233fa0afcfa565ebc671">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga400ac3767fe6233fa0afcfa565ebc671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136ab9b792ff4408dfadfc43e29c2a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga136ab9b792ff4408dfadfc43e29c2a7f">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga136ab9b792ff4408dfadfc43e29c2a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga343a6073a12836ab820ba935f2f0b366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga343a6073a12836ab820ba935f2f0b366">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga343a6073a12836ab820ba935f2f0b366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9c2f85bf35c6183911cad9146f4319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga7d9c2f85bf35c6183911cad9146f4319">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga7d9c2f85bf35c6183911cad9146f4319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1fc1a9db2be5aa5d42c2ad4de036a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gafa1fc1a9db2be5aa5d42c2ad4de036a5">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafa1fc1a9db2be5aa5d42c2ad4de036a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7972b25c33d9508902661ee57f58504d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga7972b25c33d9508902661ee57f58504d">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga7972b25c33d9508902661ee57f58504d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d72f35c8d23ff1423b62c0800545cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga97d72f35c8d23ff1423b62c0800545cb">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga97d72f35c8d23ff1423b62c0800545cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpba09b1bc65a1e433f6fbba68205bdf73"></a><a class="anchor" id="ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0c7aee7ef5050e0651c0a0ca3fcfcabe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga0c7aee7ef5050e0651c0a0ca3fcfcabe">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga0c7aee7ef5050e0651c0a0ca3fcfcabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91949a2d22a57173c1096b62b3a3ce21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga91949a2d22a57173c1096b62b3a3ce21">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga91949a2d22a57173c1096b62b3a3ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197f6daa97ffc367179d701dec93ec18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga197f6daa97ffc367179d701dec93ec18">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga197f6daa97ffc367179d701dec93ec18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe74565557bb7158757eda231ac17bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gafe74565557bb7158757eda231ac17bba">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:gafe74565557bb7158757eda231ac17bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef26a0dc1c8be0caf1e3893e6caa1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga4ef26a0dc1c8be0caf1e3893e6caa1ad">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga4ef26a0dc1c8be0caf1e3893e6caa1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb4a84905eca0f625dd49d974bd40c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gaddb4a84905eca0f625dd49d974bd40c8">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaddb4a84905eca0f625dd49d974bd40c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29920342736b8d25a8015fcd8df750ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga29920342736b8d25a8015fcd8df750ed">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga29920342736b8d25a8015fcd8df750ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd51b895ed33848c80cae9178281ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga3bd51b895ed33848c80cae9178281ba8">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga3bd51b895ed33848c80cae9178281ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NANDR_WDATAECC0BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1d4921458fe92c5c8b6dd856bdb0c762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga1d4921458fe92c5c8b6dd856bdb0c762">ALT_ECC_NANDR_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga1d4921458fe92c5c8b6dd856bdb0c762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafba85d71d73f855123584af4f727edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gaafba85d71d73f855123584af4f727edd">ALT_ECC_NANDR_WDATAECC0BUS_OFST</a>&#160;&#160;&#160;0x6c</td></tr>
<tr class="separator:gaafba85d71d73f855123584af4f727edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e137412e36d104fa2c18f2146eb16b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ga5e137412e36d104fa2c18f2146eb16b9">ALT_ECC_NANDR_WDATAECC0BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gaafba85d71d73f855123584af4f727edd">ALT_ECC_NANDR_WDATAECC0BUS_OFST</a>))</td></tr>
<tr class="separator:ga5e137412e36d104fa2c18f2146eb16b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gacacb7ad1296456a97e8cd2eaaa33df43"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NANDR_WDATAECC0BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gacacb7ad1296456a97e8cd2eaaa33df43">ALT_ECC_NANDR_WDATAECC0BUS_t</a></td></tr>
<tr class="separator:gacacb7ad1296456a97e8cd2eaaa33df43"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s__s" id="struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_NANDR_WDATAECC0BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDR_WDATAECC0BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a16a124911f51712a0a4314f3642ed72e"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc0BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6110ae5954f089be968ef55431222777"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9a79aa43099e05ec73c2af8514f9b9f5"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc1BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a865106a203ea8a11a81436506efbd246"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7ac0e227460fdcf0c9c60c74d5328fa7"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc2BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5ddaa8c7f2073b02cd654cf4c9d0d3c3"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af26c1c7a74893bc7bd09095e5baa26d5"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc3BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1d9aecad74883571dd6f2109ec760005"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gad6ab8378f0a8bdf9ab64221101964c8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga247666be160f25eb1106db59129e61fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga25b149f8f702918c3d0c6bc02014d360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8ae79060621035aa1bdbf0eca7bc607d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga00305584e6d0d24cc46d5ab8d17c5ee0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga622f6d27d3fecb182c602c424b6f2367"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac04ba93c747de8afa4d30e436c41118c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga91b7a9b52e9485d5ff05d2dc9f37cb97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5dd6b3ef29edc1532019619073199c25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga92d0d81c690c228ad505079687da4f59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9029795f70025614290bd7e5dda00468"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae22e5b0c3ee39265baa250964dc5d356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga86cab62ca068913250c4b7eeddc6cf4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab937f0db0447ce4c600384eb3576c157"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga00c459a7d14527bfaaa945d84c3ccc0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad0e460b2bbe34dc00c38c1406305dc02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3d4dea36994553c22179e69186f554b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga400ac3767fe6233fa0afcfa565ebc671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga136ab9b792ff4408dfadfc43e29c2a7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga343a6073a12836ab820ba935f2f0b366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7d9c2f85bf35c6183911cad9146f4319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafa1fc1a9db2be5aa5d42c2ad4de036a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7972b25c33d9508902661ee57f58504d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga97d72f35c8d23ff1423b62c0800545cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0c7aee7ef5050e0651c0a0ca3fcfcabe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91949a2d22a57173c1096b62b3a3ce21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga197f6daa97ffc367179d701dec93ec18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe74565557bb7158757eda231ac17bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4ef26a0dc1c8be0caf1e3893e6caa1ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaddb4a84905eca0f625dd49d974bd40c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga29920342736b8d25a8015fcd8df750ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3bd51b895ed33848c80cae9178281ba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NANDR_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1d4921458fe92c5c8b6dd856bdb0c762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDR_WDATAECC0BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="gaafba85d71d73f855123584af4f727edd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_OFST&#160;&#160;&#160;0x6c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDR_WDATAECC0BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga5e137412e36d104fa2c18f2146eb16b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC0BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gaafba85d71d73f855123584af4f727edd">ALT_ECC_NANDR_WDATAECC0BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDR_WDATAECC0BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gacacb7ad1296456a97e8cd2eaaa33df43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NANDR_WDATAECC0BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html#gacacb7ad1296456a97e8cd2eaaa33df43">ALT_ECC_NANDR_WDATAECC0BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDR_WDATAECC0BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
