Aneesh Aggarwal , Manoj Franklin, Energy Efficient Asymmetrically Ported Register Files, Proceedings of the 21st International Conference on Computer Design, p.2, October 13-15, 2003
Agostinelli, M., Hicks, J., Xu, J., Woolery, B., Mistry, K., Zhang, K., Jacobs, S., Jopling, J., Yang, W., et al. 2005. Erratic fluctuations of SRAM cache Vmin at the 90nm process technology node. In Proceedings of the IEEE Electron Devices Meeting. IEEE, Los Alamitos, CA.
Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Reducing the complexity of the register file in dynamic superscalar processors, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Eric Borch , Srilatha Manne , Joel Emer , Eric Tune, Loose Loops Sink Chips, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.299, February 02-06, 2002
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000[doi>10.1109/40.888701]
Burger, D. and Austin, T. 1997. The simplescalar tool set, version 2.0. Tech. rep. TR1342, University of Wisconsin-Madison.
J. Adam Butts , Gurindar S. Sohi, Use-Based Register Caching with Decoupled Indexing, Proceedings of the 31st annual international symposium on Computer architecture, p.302, June 19-23, 2004, München, Germany
Compaq 1998. Alpha Architecture Handbook. http://www.compaq.com/cpq-alphaserver/technology/literature/alphaahb.pdf
José-Lorenzo Cruz , Antonio González , Mateo Valero , Nigel P. Topham, Multiple-banked register file architectures, Proceedings of the 27th annual international symposium on Computer architecture, p.316-325, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339708]
Oguz Ergin , Deniz Balkan , Kanad Ghose , Dmitry Ponomarev, Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.304-315, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.29]
Oguz Ergin , Deniz Balkan , Dmitry Ponomarev , Kanad Ghose, Increasing Processor Performance Through Early Register Release, Proceedings of the IEEE International Conference on Computer Design, p.480-487, October 11-13, 2004
Oguz Ergin , Deniz Balkan , Dmitry Ponomarev , Kanad Ghose, Early Register Deallocation Mechanisms Using Checkpointed Register Files, IEEE Transactions on Computers, v.55 n.9, p.1153-1166, September 2006[doi>10.1109/TC.2006.145]
Daniele Folegnani , Antonio González, Energy-effective issue logic, Proceedings of the 28th annual international symposium on Computer architecture, p.230-239, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379266]
A. González , J. González , M. Valero, Virtual-Physical Registers, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.175, January 31-February 04, 1998
Gonzalez Gonzalez , Adrian Cristal , Daniel Ortega , Alexander Veidenbaum , Mateo Valero, A Content Aware Integer Register File Organization, Proceedings of the 31st annual international symposium on Computer architecture, p.314, June 19-23, 2004, München, Germany
Stephen Hines , Joshua Green , Gary Tyson , David Whalley, Improving Program Efficiency by Packing Instructions into Registers, Proceedings of the 32nd annual international symposium on Computer Architecture, p.260-271, June 04-08, 2005[doi>10.1109/ISCA.2005.32]
Hu, Z. and Martonosi, M. 2000. Reducing register file power consumption by exploiting value lifetime. In Proceedings of the Workshop on Complexity Effective Design (WCED) in Conjunction with the 27th International Symposium on Computer Architecture (ISCA'00). ACM, New York.
Intel. 2007. Intel Core Microarchitecture. http://www.intel.com/technology/architecture-silicon/core/index.htm
Intel Corp. 1998. Embedded Pentium Processor Family Developer's Manual. http://developer.intel.com/design/intarch/MANUALS/241428.htm
Timothy M. Jones , Michael F. P. O'Boyle , Jaume Abella , Antonio Gonzalez , Oğuz Ergin, Compiler Directed Early Register Release, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.110-122, September 17-21, 2005[doi>10.1109/PACT.2005.14]
Nam Sung Kim , Trevor Mudge, The microarchitecture of a low power register file, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871602]
Masaaki Kondo , Hiroshi Nakamura, A Small, Fast and Low-Power Register File by Bit-Partitioning, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.40-49, February 12-16, 2005[doi>10.1109/HPCA.2005.3]
Gurhan Kucuk , Dmitry Ponomarev , Kanad Ghose, Low-complexity reorder buffer architecture, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA[doi>10.1145/514191.514202]
Jack L. Lo , Sujay S. Parekh , Susan J. Eggers , Henry M. Levy , Dean M. Tullisen, Software-Directed Register Deallocation for Simultaneous Multithreaded Processors, IEEE Transactions on Parallel and Distributed Systems, v.10 n.9, p.922-933, September 1999[doi>10.1109/71.798316]
Grigorios Magklis , Michael L. Scott , Greg Semeraro , David H. Albonesi , Steven Dropsho, Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859621]
Milo M. Martin , Amir Roth , Charles N. Fischer, Exploiting dead value information, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.125-135, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Teresa Monreal , Víctor Viñals , Antonio González , Mateo Valero, Hardware Schemes for Early Register Release, Proceedings of the 2002 International Conference on Parallel Processing, p.5, August 18-21, 2002
Il Park , Michael D. Powell , T. N. Vijaykumar, Reducing register ports for higher speed and lower energy, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Matthew Postiff , David Greene , Steven Raasch , Trevor Mudge, Integrating superscalar processor components to implement register caching, Proceedings of the 15th international conference on Supercomputing, p.348-357, June 2001, Sorrento, Italy[doi>10.1145/377792.377859]
Sandpile. 2007. Ia-32 implementation. Intel Core. http://www.sandpile.org/impl/core.htm.
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Smith, M. D. and Holloway, G. 2000. The Machine-SUIF documentation set. http://www.eecs.harvard.edu/machsuif/software/software.html.
Tarjan, D., Thoziyoor, S., and Jouppi, N. P. 2006. Cacti 4.0. Tech. rep. HPL-2006--86, HP Laboratories Palo Alto.
Jessica H. Tseng , Krste Asanović, Banked multiported register files for high-frequency superscalar microprocessors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859627]
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
Hui Zeng , Kanad Ghose, Register file caching for energy efficiency, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165633]
