Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 27 11:59:40 2021
| Host         : LAPTOP-CDUGBACH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dig_clock_timing_summary_routed.rpt -pb dig_clock_timing_summary_routed.pb -rpx dig_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : dig_clock
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: timer1/enable/clk_flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.402        0.000                      0                  135        0.205        0.000                      0                  135       19.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        34.402        0.000                      0                  135        0.205        0.000                      0                  135       19.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       34.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 timer1/clock/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/sec_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.502ns (29.809%)  route 3.537ns (70.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.613     5.161    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  timer1/clock/sec_reg[4]/Q
                         net (fo=9, routed)           1.356     6.995    timer1/clock/Q[4]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.322     7.317 r  timer1/clock/sec[7]_i_5/O
                         net (fo=3, routed)           0.819     8.136    timer1/clock/sec[7]_i_5_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.376     8.512 r  timer1/clock/sec[7]_i_4/O
                         net (fo=2, routed)           0.820     9.333    timer1/clock/sec[7]_i_4_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.326     9.659 r  timer1/clock/sec[7]_i_1/O
                         net (fo=8, routed)           0.541    10.200    timer1/clock/sec[7]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.496    44.864    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[0]/C
                         clock pessimism              0.297    45.161    
                         clock uncertainty           -0.035    45.126    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524    44.602    timer1/clock/sec_reg[0]
  -------------------------------------------------------------------
                         required time                         44.602    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 timer1/clock/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/sec_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.502ns (29.809%)  route 3.537ns (70.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.613     5.161    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  timer1/clock/sec_reg[4]/Q
                         net (fo=9, routed)           1.356     6.995    timer1/clock/Q[4]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.322     7.317 r  timer1/clock/sec[7]_i_5/O
                         net (fo=3, routed)           0.819     8.136    timer1/clock/sec[7]_i_5_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.376     8.512 r  timer1/clock/sec[7]_i_4/O
                         net (fo=2, routed)           0.820     9.333    timer1/clock/sec[7]_i_4_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.326     9.659 r  timer1/clock/sec[7]_i_1/O
                         net (fo=8, routed)           0.541    10.200    timer1/clock/sec[7]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.496    44.864    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[2]/C
                         clock pessimism              0.297    45.161    
                         clock uncertainty           -0.035    45.126    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524    44.602    timer1/clock/sec_reg[2]
  -------------------------------------------------------------------
                         required time                         44.602    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 timer1/clock/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/sec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.502ns (29.809%)  route 3.537ns (70.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.613     5.161    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  timer1/clock/sec_reg[4]/Q
                         net (fo=9, routed)           1.356     6.995    timer1/clock/Q[4]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.322     7.317 r  timer1/clock/sec[7]_i_5/O
                         net (fo=3, routed)           0.819     8.136    timer1/clock/sec[7]_i_5_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.376     8.512 r  timer1/clock/sec[7]_i_4/O
                         net (fo=2, routed)           0.820     9.333    timer1/clock/sec[7]_i_4_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.326     9.659 r  timer1/clock/sec[7]_i_1/O
                         net (fo=8, routed)           0.541    10.200    timer1/clock/sec[7]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.496    44.864    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[3]/C
                         clock pessimism              0.297    45.161    
                         clock uncertainty           -0.035    45.126    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524    44.602    timer1/clock/sec_reg[3]
  -------------------------------------------------------------------
                         required time                         44.602    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 timer1/clock/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/sec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.502ns (29.809%)  route 3.537ns (70.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.613     5.161    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  timer1/clock/sec_reg[4]/Q
                         net (fo=9, routed)           1.356     6.995    timer1/clock/Q[4]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.322     7.317 r  timer1/clock/sec[7]_i_5/O
                         net (fo=3, routed)           0.819     8.136    timer1/clock/sec[7]_i_5_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.376     8.512 r  timer1/clock/sec[7]_i_4/O
                         net (fo=2, routed)           0.820     9.333    timer1/clock/sec[7]_i_4_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.326     9.659 r  timer1/clock/sec[7]_i_1/O
                         net (fo=8, routed)           0.541    10.200    timer1/clock/sec[7]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.496    44.864    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
                         clock pessimism              0.297    45.161    
                         clock uncertainty           -0.035    45.126    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524    44.602    timer1/clock/sec_reg[4]
  -------------------------------------------------------------------
                         required time                         44.602    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 timer1/clock/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/sec_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.502ns (29.809%)  route 3.537ns (70.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.613     5.161    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  timer1/clock/sec_reg[4]/Q
                         net (fo=9, routed)           1.356     6.995    timer1/clock/Q[4]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.322     7.317 r  timer1/clock/sec[7]_i_5/O
                         net (fo=3, routed)           0.819     8.136    timer1/clock/sec[7]_i_5_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.376     8.512 r  timer1/clock/sec[7]_i_4/O
                         net (fo=2, routed)           0.820     9.333    timer1/clock/sec[7]_i_4_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.326     9.659 r  timer1/clock/sec[7]_i_1/O
                         net (fo=8, routed)           0.541    10.200    timer1/clock/sec[7]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.496    44.864    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[5]/C
                         clock pessimism              0.297    45.161    
                         clock uncertainty           -0.035    45.126    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524    44.602    timer1/clock/sec_reg[5]
  -------------------------------------------------------------------
                         required time                         44.602    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.475ns  (required time - arrival time)
  Source:                 timer1/clock/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/sec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.502ns (29.809%)  route 3.537ns (70.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.613     5.161    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  timer1/clock/sec_reg[4]/Q
                         net (fo=9, routed)           1.356     6.995    timer1/clock/Q[4]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.322     7.317 r  timer1/clock/sec[7]_i_5/O
                         net (fo=3, routed)           0.819     8.136    timer1/clock/sec[7]_i_5_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.376     8.512 r  timer1/clock/sec[7]_i_4/O
                         net (fo=2, routed)           0.820     9.333    timer1/clock/sec[7]_i_4_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.326     9.659 r  timer1/clock/sec[7]_i_1/O
                         net (fo=8, routed)           0.541    10.200    timer1/clock/sec[7]_i_1_n_0
    SLICE_X3Y68          FDRE                                         r  timer1/clock/sec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.496    44.864    timer1/clock/CLK
    SLICE_X3Y68          FDRE                                         r  timer1/clock/sec_reg[1]/C
                         clock pessimism              0.275    45.139    
                         clock uncertainty           -0.035    45.104    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    44.675    timer1/clock/sec_reg[1]
  -------------------------------------------------------------------
                         required time                         44.675    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 34.475    

Slack (MET) :             34.479ns  (required time - arrival time)
  Source:                 timer1/clock/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/min_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.502ns (28.684%)  route 3.734ns (71.316%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 44.858 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.613     5.161    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  timer1/clock/sec_reg[4]/Q
                         net (fo=9, routed)           1.356     6.995    timer1/clock/Q[4]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.322     7.317 r  timer1/clock/sec[7]_i_5/O
                         net (fo=3, routed)           0.819     8.136    timer1/clock/sec[7]_i_5_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.376     8.512 r  timer1/clock/sec[7]_i_4/O
                         net (fo=2, routed)           0.736     9.249    timer1/clock/sec[7]_i_4_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.326     9.575 r  timer1/clock/min[7]_i_1/O
                         net (fo=8, routed)           0.823    10.397    timer1/clock/min[7]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.490    44.858    timer1/clock/CLK
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[2]/C
                         clock pessimism              0.259    45.117    
                         clock uncertainty           -0.035    45.082    
    SLICE_X4Y72          FDRE (Setup_fdre_C_CE)      -0.205    44.877    timer1/clock/min_reg[2]
  -------------------------------------------------------------------
                         required time                         44.877    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                 34.479    

Slack (MET) :             34.479ns  (required time - arrival time)
  Source:                 timer1/clock/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/min_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.502ns (28.684%)  route 3.734ns (71.316%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 44.858 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.613     5.161    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  timer1/clock/sec_reg[4]/Q
                         net (fo=9, routed)           1.356     6.995    timer1/clock/Q[4]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.322     7.317 r  timer1/clock/sec[7]_i_5/O
                         net (fo=3, routed)           0.819     8.136    timer1/clock/sec[7]_i_5_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.376     8.512 r  timer1/clock/sec[7]_i_4/O
                         net (fo=2, routed)           0.736     9.249    timer1/clock/sec[7]_i_4_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.326     9.575 r  timer1/clock/min[7]_i_1/O
                         net (fo=8, routed)           0.823    10.397    timer1/clock/min[7]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.490    44.858    timer1/clock/CLK
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[3]/C
                         clock pessimism              0.259    45.117    
                         clock uncertainty           -0.035    45.082    
    SLICE_X4Y72          FDRE (Setup_fdre_C_CE)      -0.205    44.877    timer1/clock/min_reg[3]
  -------------------------------------------------------------------
                         required time                         44.877    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                 34.479    

Slack (MET) :             34.479ns  (required time - arrival time)
  Source:                 timer1/clock/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/min_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.502ns (28.684%)  route 3.734ns (71.316%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 44.858 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.613     5.161    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  timer1/clock/sec_reg[4]/Q
                         net (fo=9, routed)           1.356     6.995    timer1/clock/Q[4]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.322     7.317 r  timer1/clock/sec[7]_i_5/O
                         net (fo=3, routed)           0.819     8.136    timer1/clock/sec[7]_i_5_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.376     8.512 r  timer1/clock/sec[7]_i_4/O
                         net (fo=2, routed)           0.736     9.249    timer1/clock/sec[7]_i_4_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.326     9.575 r  timer1/clock/min[7]_i_1/O
                         net (fo=8, routed)           0.823    10.397    timer1/clock/min[7]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.490    44.858    timer1/clock/CLK
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[6]/C
                         clock pessimism              0.259    45.117    
                         clock uncertainty           -0.035    45.082    
    SLICE_X4Y72          FDRE (Setup_fdre_C_CE)      -0.205    44.877    timer1/clock/min_reg[6]
  -------------------------------------------------------------------
                         required time                         44.877    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                 34.479    

Slack (MET) :             34.479ns  (required time - arrival time)
  Source:                 timer1/clock/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/min_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.502ns (28.684%)  route 3.734ns (71.316%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 44.858 - 40.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.613     5.161    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.639 r  timer1/clock/sec_reg[4]/Q
                         net (fo=9, routed)           1.356     6.995    timer1/clock/Q[4]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.322     7.317 r  timer1/clock/sec[7]_i_5/O
                         net (fo=3, routed)           0.819     8.136    timer1/clock/sec[7]_i_5_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.376     8.512 r  timer1/clock/sec[7]_i_4/O
                         net (fo=2, routed)           0.736     9.249    timer1/clock/sec[7]_i_4_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.326     9.575 r  timer1/clock/min[7]_i_1/O
                         net (fo=8, routed)           0.823    10.397    timer1/clock/min[7]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.490    44.858    timer1/clock/CLK
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[7]/C
                         clock pessimism              0.259    45.117    
                         clock uncertainty           -0.035    45.082    
    SLICE_X4Y72          FDRE (Setup_fdre_C_CE)      -0.205    44.877    timer1/clock/min_reg[7]
  -------------------------------------------------------------------
                         required time                         44.877    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                 34.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 timer1/detect/dff_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.581     1.491    timer1/detect/CLK
    SLICE_X1Y72          FDRE                                         r  timer1/detect/dff_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.128     1.619 r  timer1/detect/dff_Q_reg[0]/Q
                         net (fo=2, routed)           0.069     1.688    timer1/detect/dff_Q[0]
    SLICE_X1Y72          LUT3 (Prop_lut3_I1_O)        0.099     1.787 r  timer1/detect/temp2_i_1/O
                         net (fo=1, routed)           0.000     1.787    timer1/clock/dff_Q_reg[1]
    SLICE_X1Y72          FDRE                                         r  timer1/clock/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.849     2.003    timer1/clock/CLK
    SLICE_X1Y72          FDRE                                         r  timer1/clock/temp2_reg/C
                         clock pessimism             -0.512     1.491    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.091     1.582    timer1/clock/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 timer1/clock/min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/min_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.579     1.489    timer1/clock/CLK
    SLICE_X5Y72          FDRE                                         r  timer1/clock/min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timer1/clock/min_reg[0]/Q
                         net (fo=8, routed)           0.142     1.772    timer1/clock/O5[0]
    SLICE_X4Y72          LUT4 (Prop_lut4_I1_O)        0.048     1.820 r  timer1/clock/min[3]_i_1/O
                         net (fo=1, routed)           0.000     1.820    timer1/clock/p_0_in__1[3]
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.847     2.001    timer1/clock/CLK
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[3]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.107     1.609    timer1/clock/min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 timer1/clock/min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.579     1.489    timer1/clock/CLK
    SLICE_X5Y72          FDRE                                         r  timer1/clock/min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.128     1.617 r  timer1/clock/min_reg[1]/Q
                         net (fo=10, routed)          0.083     1.700    timer1/clock/O5[1]
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.099     1.799 r  timer1/clock/min[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    timer1/clock/p_0_in__1[5]
    SLICE_X5Y72          FDRE                                         r  timer1/clock/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.847     2.001    timer1/clock/CLK
    SLICE_X5Y72          FDRE                                         r  timer1/clock/min_reg[5]/C
                         clock pessimism             -0.512     1.489    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.092     1.581    timer1/clock/min_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 timer1/clock/min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/min_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.579     1.489    timer1/clock/CLK
    SLICE_X5Y72          FDRE                                         r  timer1/clock/min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timer1/clock/min_reg[0]/Q
                         net (fo=8, routed)           0.142     1.772    timer1/clock/O5[0]
    SLICE_X4Y72          LUT3 (Prop_lut3_I1_O)        0.045     1.817 r  timer1/clock/min[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    timer1/clock/p_0_in__1[2]
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.847     2.001    timer1/clock/CLK
    SLICE_X4Y72          FDRE                                         r  timer1/clock/min_reg[2]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.091     1.593    timer1/clock/min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 timer1/clock/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/sec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.629%)  route 0.147ns (41.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.584     1.494    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  timer1/clock/sec_reg[0]/Q
                         net (fo=8, routed)           0.147     1.806    timer1/clock/Q[0]
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.851 r  timer1/clock/sec[5]_i_1/O
                         net (fo=1, routed)           0.000     1.851    timer1/clock/p_0_in__0[5]
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.853     2.007    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[5]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.121     1.615    timer1/clock/sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 timer1/detect/dff_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/detect/dff_Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.581     1.491    timer1/detect/CLK
    SLICE_X1Y72          FDRE                                         r  timer1/detect/dff_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.128     1.619 r  timer1/detect/dff_Q_reg[0]/Q
                         net (fo=2, routed)           0.134     1.753    timer1/detect/dff_Q[0]
    SLICE_X1Y72          FDRE                                         r  timer1/detect/dff_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.849     2.003    timer1/detect/CLK
    SLICE_X1Y72          FDRE                                         r  timer1/detect/dff_Q_reg[1]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.012     1.503    timer1/detect/dff_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 timer1/clock/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/sec_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.246ns (66.631%)  route 0.123ns (33.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.584     1.494    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148     1.642 r  timer1/clock/sec_reg[2]/Q
                         net (fo=13, routed)          0.123     1.765    timer1/clock/Q[2]
    SLICE_X3Y67          LUT3 (Prop_lut3_I0_O)        0.098     1.863 r  timer1/clock/sec[6]_i_1/O
                         net (fo=1, routed)           0.000     1.863    timer1/clock/p_0_in__0[6]
    SLICE_X3Y67          FDRE                                         r  timer1/clock/sec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.854     2.008    timer1/clock/CLK
    SLICE_X3Y67          FDRE                                         r  timer1/clock/sec_reg[6]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.092     1.601    timer1/clock/sec_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 timer1/enable/clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bcd_scanner1/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.189ns (45.617%)  route 0.225ns (54.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.580     1.490    timer1/enable/CLK
    SLICE_X7Y70          FDRE                                         r  timer1/enable/clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  timer1/enable/clk_flag_reg/Q
                         net (fo=21, routed)          0.225     1.856    bcd_scanner1/clk_flag
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.048     1.904 r  bcd_scanner1/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.904    bcd_scanner1/temp[1]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  bcd_scanner1/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.845     1.999    bcd_scanner1/CLK
    SLICE_X6Y73          FDRE                                         r  bcd_scanner1/temp_reg[1]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.131     1.631    bcd_scanner1/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 timer1/clock/min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/min_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.580%)  route 0.202ns (52.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.579     1.489    timer1/clock/CLK
    SLICE_X5Y72          FDRE                                         r  timer1/clock/min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timer1/clock/min_reg[0]/Q
                         net (fo=8, routed)           0.202     1.832    timer1/clock/O5[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.042     1.874 r  timer1/clock/min[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    timer1/clock/p_0_in__1[1]
    SLICE_X5Y72          FDRE                                         r  timer1/clock/min_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.847     2.001    timer1/clock/CLK
    SLICE_X5Y72          FDRE                                         r  timer1/clock/min_reg[1]/C
                         clock pessimism             -0.512     1.489    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.107     1.596    timer1/clock/min_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 timer1/clock/sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1/clock/sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.213ns (51.992%)  route 0.197ns (48.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.584     1.494    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  timer1/clock/sec_reg[3]/Q
                         net (fo=10, routed)          0.197     1.855    timer1/clock/Q[3]
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.049     1.904 r  timer1/clock/sec[4]_i_1/O
                         net (fo=1, routed)           0.000     1.904    timer1/clock/p_0_in__0[4]
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.853     2.007    timer1/clock/CLK
    SLICE_X2Y68          FDRE                                         r  timer1/clock/sec_reg[4]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.131     1.625    timer1/clock/sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X6Y73     bcd_scanner1/temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X6Y73     bcd_scanner1/temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y72     timer1/clock/min_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y72     timer1/clock/min_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y72     timer1/clock/min_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y72     timer1/clock/min_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y72     timer1/clock/min_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y72     timer1/clock/min_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y72     timer1/clock/min_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y72     timer1/clock/min_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y72     timer1/clock/min_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y72     timer1/clock/min_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y72     timer1/clock/min_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y72     timer1/clock/min_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y72     timer1/clock/min_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y72     timer1/clock/min_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     timer1/clock/sec_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y68     timer1/clock/sec_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     timer1/clock/sec_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     timer1/clock/sec_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y68     timer1/clock/sec_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     timer1/clock/sec_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     timer1/clock/sec_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     timer1/clock/sec_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y68     timer1/clock/sec_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y67     timer1/clock/sec_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y67     timer1/clock/sec_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y66     timer1/clock/temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y68     timer1/clock/temp_reg[10]/C



