# ** Warning: (vsim-53) Cannot suppress or change severity level of message number 1.
# vsim -suppress 3486,3680,3781 -voptargs=""+acc"" "+nowarn1" -c -sva -lib work ddr3_test_top_tb -l sim.log 
# Start time: 11:51:49 on Mar 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(740): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(739): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(397): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(395): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(394): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(393): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Note: (vopt-143) Recognized 2 FSMs in module "GTP_DDC_E2(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "test_rd_ctrl_v1_0(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "test_wr_ctrl_v1_0(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ips2l_cmd_parser_32bit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "test_main_ctrl_v1_0(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ips2l_seu_uart_tx(fast)".
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ck'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1421): (vopt-2685) [TFMPC] - Too few port connections for 'u_iodelay_dq'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1421): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_odt'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1482): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_odt'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1482): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_csn'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1542): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_csn'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1542): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_rasn'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1602): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_rasn'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1602): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_casn'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1662): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_casn'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1662): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_wen'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1721): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_wen'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1721): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_cke'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1781): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_cke'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1781): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ./../../sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=152.
# Loading sv_std.std
# Loading work.ddr3_test_top_tb_v_unit(fast)
# Loading work.ddr3_test_top_tb(fast)
# Loading work.test_ddr(fast)
# Loading work.GTP_INBUFDS(fast)
# Loading work.GTP_CLKBUFG(fast)
# Loading work.ips2l_rst_sync_v1_3(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__1)
# Loading work.ips2l_uart_ctrl_top_32bit(fast)
# Loading work.ips2l_seu_rs232_intf(fast)
# Loading work.ips2l_clk_gen_32bit(fast)
# Loading work.ips2l_seu_uart_tx(fast)
# Loading work.ips2l_seu_uart_rx(fast)
# Loading work.ips2l_uart_ctrl_32bit(fast)
# Loading work.ips2l_cmd_parser_32bit(fast)
# Loading work.ips2l_ver_ctrl_32bit(fast)
# Loading work.uart_rd_lock(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__2)
# Loading work.axi_ddr3(fast)
# Loading work.axi_ddr3_mcdq_wrapper_v1_9(fast)
# Loading work.axi_ddr3_ddrphy_top(fast)
# Loading work.GTP_CLKBUFM(fast)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast)
# Loading work.GTP_GPLL(fast)
# Loading work.GTP_CLKBUFG(fast__1)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast__1)
# Loading work.GTP_GPLL(fast__1)
# Loading work.GTP_CLKPD(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__3)
# Loading work.axi_ddr3_slice_top_v1_15(fast)
# Loading work.GTP_CLKBUFR(fast)
# Loading work.ips2l_ddrphy_ppll_v1_0(fast)
# Loading work.GTP_PPLL(fast)
# Loading work.GTP_IOCLKDIV_E3(fast)
# Loading work.GTP_DDC_E2(fast)
# Loading work.GTP_DLL_E2(fast)
# Loading work.GTP_OSERDES_E2(fast)
# Loading work.GTP_OSERDES_E2(fast__1)
# Loading work.GTP_IOBUFCO(fast)
# Loading work.GTP_IODELAY_E2(fast)
# Loading work.GTP_ISERDES_E2(fast)
# Loading work.GTP_GRS(fast)
# Loading work.GTP_IOBUF(fast)
# Loading work.GTP_OUTBUFT(fast)
# Loading work.GTP_OUTBUFTCO(fast)
# Loading work.axi_bist_top_v1_0(fast)
# Loading work.test_main_ctrl_v1_0(fast)
# Loading work.prbs31_128bit_v1_0(fast)
# Loading work.test_wr_ctrl_v1_0(fast)
# Loading work.prbs15_64bit_v1_0(fast)
# Loading work.test_rd_ctrl_v1_0(fast)
# Loading work.adc_ctrl(fast)
# Loading work.GTP_ADC_E2(fast)
# Loading work.state_group_mux_v1_0(fast)
# Loading work.ddr3(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'ALARM'. The port definition is at: C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/GTP_ADC_E2.v(80).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/u_ddr/u_adc_ctrl/adc_select/u_adc File: ./../../example_design/rtl/adc/adc_ctrl.v Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[0]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ./../../example_design/bench/mem/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb/i_mem[1]/mem_core File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 147
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 256
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 fs  Iteration: 0  Instance: /ddr3_test_top_tb File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 257
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_ana_core.vp(23)
#    Time: 0 fs  Iteration: 0  Protected: /ddr3_test_top_tb/u_ddr/u_adc_ctrl/adc_select/u_adc/ADC_ANALOG_TOP/<protected>
#  *** Warning: The analog data file design.txt for ADC instance was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_ana_core.vp(23)
#    Time: 0 fs  Iteration: 0  Protected: /ddr3_test_top_tb/u_ddr/u_adc_ctrl/adc_select/u_adc/ADC_ANALOG_TOP/<protected>
#  *** Warning: The analog data file design.txt for ADC instance was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 fs  Iteration: 0  Process: /ddr3_test_top_tb/#INITIAL#254 File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 256
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 fs  Iteration: 0  Process: /ddr3_test_top_tb/#INITIAL#254 File: ./../../example_design/bench/ddr3_tb/ddr3_test_top_tb.v Line: 257
# 60000.0 ps simulation start... 
# 60000.0 ps Reset sequence start... 
# 25107000.0 ps Reset sequence complete ... 
# 25107000.0 ps Mem ddrphy training start ... 
# ddr3_test_top_tb.i_mem[0].mem_core.reset at time 27236752.0 ps WARNING: 200 us is required before RST_N goes inactive.
# ddr3_test_top_tb.i_mem[1].mem_core.reset at time 27236802.0 ps WARNING: 200 us is required before RST_N goes inactive.
# Break key hit
# Simulation stop requested.
# End time: 11:52:19 on Mar 21,2025, Elapsed time: 0:00:30
# Errors: 2, Warnings: 221
