$version Generated by VerilatedVcd $end
$date Fri Mar 15 19:54:29 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  4 # a [3:0] $end
  $var wire  4 $ b [3:0] $end
  $var wire  4 % c [3:0] $end
  $scope module top $end
   $var wire  4 # a [3:0] $end
   $var wire  4 $ b [3:0] $end
   $var wire  4 % c [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0011 #
b0110 $
b1001 %
#1
b0111 #
b0101 $
b1100 %
#2
b0011 #
b1000 %
#3
b0110 #
b0010 $
#4
b1001 #
b0001 $
b1010 %
#5
b0010 #
b0111 $
b1001 %
#6
b0000 #
b1001 $
#7
b0011 #
b0110 $
#8
b0000 #
b0110 %
#9
b0010 #
b1000 %
