// Seed: 3526715624
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3;
  tri0 id_4 = 1;
  module_3 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output tri id_0
);
  assign id_0 = id_2;
  assign id_0 = id_2;
  wire id_3, id_4;
  module_0 modCall_1 (id_4);
endmodule
macromodule module_2 (
    output wand  id_0,
    output logic id_1,
    id_3
);
  always id_1 <= $display(id_3, 1, 1, -1);
  module_0 modCall_1 (id_3);
  wire id_4;
  wire id_5;
endmodule
module module_3 #(
    parameter id_4 = 32'd53,
    parameter id_5 = 32'd26,
    parameter id_6 = 32'd48
);
  wire id_1;
  supply1 id_2 = 1'b0, id_3;
  defparam id_4 = -1, id_5 = id_1, id_6 = id_4;
endmodule
