$date
	Tue Sep 09 11:59:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module paadd_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " c $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % ci $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % ci $end
$var wire 4 ( s [3:0] $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$var wire 1 " c $end
$scope module f1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % ci $end
$var reg 1 + c $end
$var reg 1 . s $end
$upscope $end
$scope module f2 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 + ci $end
$var reg 1 * c $end
$var reg 1 1 s $end
$upscope $end
$scope module f3 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 * ci $end
$var reg 1 ) c $end
$var reg 1 4 s $end
$upscope $end
$scope module f4 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ) ci $end
$var reg 1 " c $end
$var reg 1 7 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#10
04
07
0*
01
0)
0"
0+
b0 !
b0 (
0.
0-
00
03
06
0,
0/
02
05
0%
b0 $
b0 '
b0 #
b0 &
#20
11
b1010 !
b1010 (
17
1+
1)
1-
13
1,
12
b101 $
b101 '
b101 #
b101 &
#30
01
14
b100 !
b100 (
07
0+
1*
0)
1"
0-
10
03
16
0,
1/
02
15
b1010 $
b1010 '
b1010 #
b1010 &
#40
04
17
0*
11
1)
0"
1+
b1011 !
b1011 (
1.
1-
00
13
06
1,
0/
12
05
1%
b101 $
b101 '
b101 #
b101 &
#50
b1111 !
b1111 (
14
1*
1"
10
16
1/
15
b1111 $
b1111 '
b1111 #
b1111 &
#60
b1110 !
b1110 (
0.
0%
#70
