subckt dynamicOR In1 In2 Out Pre VDD VSS VBN VBP
M0 (Mid In1 VSS VBN) N_TRANSISTOR width=wdef*pullwlbl length=ldef
M1 (Out In2 Mid VBN) N_TRANSISTOR width=wdef*pullwlbl length=ldef
I0 (VSS VSS Out VDD VSS VBN VBP) seriesN m=(lblnum-1)
MPre (Out Pre VDD VBP) P_TRANSISTOR width=wdef*prewlbl length=ldef
I1 (Out KeepMid VDD VSS VBN VBP) inverter 
MKeep (Out KeepMid VDD VBP) P_TRANSISTOR width=wdef*wkeeplbl length=ldef
ends dynamicOR

subckt dynamicORGBL In Out Pre VDD VSS VBN VBP
M0 (Mid Pre VSS VBN) N_TRANSISTOR width=wdef*pullwgbl length=ldef
M1 (Out In Mid VBN) N_TRANSISTOR width=wdef*pullwgbl length=ldef
M2 (Out VSS Mid VBN) N_TRANSISTOR width=wdef*pullwgbl length=ldef m=(gblnum-1)
MPre (Out Pre VDD VBP) P_TRANSISTOR width=wdef*prewgbl length=ldef
I1 (Out KeepMid VDD VSS VBN VBP) inverter 
MKeep (Out KeepMid VDD VBP) P_TRANSISTOR width=wdef*wkeepgbl length=ldef
ends dynamicORGBL

subckt NAND In1 In2 Out VDD VSS VBN VBP
M0 (Mid In1 VSS VBN) N_TRANSISTOR width=2*wdef length=ldef
M1 (Out In2 Mid VBN) N_TRANSISTOR width=2*wdef length=ldef
M2 (Out In1 VDD VBP) P_TRANSISTOR width=2*wdef length=ldef
M3 (Out In2 VDD VBP) P_TRANSISTOR width=2*wdef length=ldef
ends NAND

subckt seriesN In1 In2 Out VDD VSS VBN VBP
M0 (Mid In1 VSS VBN) N_TRANSISTOR width=pullwlbl*wdef length=ldef
M1 (Out In2 Mid VBN) N_TRANSISTOR width=pullwlbl*wdef length=ldef
ends seriesN

subckt inverter In Out VDD VSS VBN VBP
parameters size=1
M0 (Out In VSS VBN) N_TRANSISTOR width=wdef*size length=ldef
M1 (Out In VDD VBP) P_TRANSISTOR width=2*wdef*size length=ldef
ends inverter

subckt buffer In Out VDD VSS VBN VBP
parameters invSize=1
I0 (In Mid VDD VSS VBN VBP) inverter size=invSize
I1 (Mid Out VDD VSS VBN VBP) inverter size=invSize
ends buffer

I0 (In1 In2 Out Pre VDD VSS VBN VBP) dynamicOR
I1 (VSS VSS Out2 Pre VDD VSS VBN VBP) dynamicOR 
I2 (Out Out2 LBLout VDD VSS VBN VBP) NAND
I3 (LBLout GBLout Pre VDD VSS VBN VBP) dynamicORGBL
ILoad1 (VSS VSS Out3 Pre VDD VSS VBN VBP) dynamicOR m=((gblnum*2)-2)
ILoad2 (VSS VSS Out4 VDD VSS VBN VBP) NAND m=(gblnum-1)
Inv0 (GBLout Dout VDD VSS VBN VBP) inverter

Vvdd (VDD 0) vsource type=dc dc=pvdd
Vvss (VSS 0) vsource type=dc dc=0
Vvbp (VBP 0) vsource type=dc dc=pvbp
Vvbn (VBN 0) vsource type=dc dc=0
Vbuf (VBUFFER 0) vsource type=dc dc=pvdd

V0 (Prev 0) vsource type=pulse val0=0 val1=pvdd period=per delay=0 rise=prise fall=pfall width=(per/2)
V1 (In1v 0) vsource type=bit val0=0 val1=pvdd delay=0 rise=prise fall=pfall rptstart=1 rpttimes=0 period=per/2 data="11110000"
V2 (In2v 0) vsource type=bit val0=0 val1=pvdd delay=0 rise=prise fall=pfall rptstart=1 rpttimes=0 period=per/2 data="00100010"

B0 (Prev Pre VBUFFER VSS VBN VBP) buffer invSize=8
B1 (In1v In1 VBUFFER VSS VBN VBP) buffer
B2 (In2v In2 VBUFFER VSS VBN VBP) buffer

B4 (Dout end VBUFFER VSS VBN VBP) buffer

C1 (end 0) capacitor c=1e-15
