

================================================================
== Vivado HLS Report for 'yuv_filter'
================================================================
* Date:           Thu May 13 18:22:40 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.63|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  120041|  7372841|  120042|  7372842|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-------+---------+-------+---------+---------+
        |                      |           |     Latency     |     Interval    | Pipeline|
        |       Instance       |   Module  |  min  |   max   |  min  |   max   |   Type  |
        +----------------------+-----------+-------+---------+-------+---------+---------+
        |grp_rgb2yuv_fu_114    |rgb2yuv    |  40012|  2457612|  40012|  2457612|   none  |
        |grp_yuv_scale_fu_134  |yuv_scale  |  40011|  2457611|  40011|  2457611|   none  |
        |grp_yuv2rgb_fu_152    |yuv2rgb    |  40013|  2457613|  40013|  2457613|   none  |
        +----------------------+-----------+-------+---------+-------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      9|   2040|   2014|
|Memory           |    12288|      -|     96|      0|
|Multiplexer      |        -|      -|      -|    272|
|Register         |        -|      -|     73|      -|
+-----------------+---------+-------+-------+-------+
|Total            |    12288|      9|   2209|   2286|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    10240|     11|      6|     12|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+-----------+---------+-------+-----+-----+
    |grp_rgb2yuv_fu_114    |rgb2yuv    |        0|      4|  796|  854|
    |grp_yuv2rgb_fu_152    |yuv2rgb    |        0|      4|  623|  605|
    |grp_yuv_scale_fu_134  |yuv_scale  |        0|      1|  621|  555|
    +----------------------+-----------+---------+-------+-----+-----+
    |Total                 |           |        0|      9| 2040| 2014|
    +----------------------+-----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+---------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT|  Words  | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+---------+-----+------+-------------+
    |p_yuv_channels_ch1_U    |yuv_filter_p_yuv_mb6  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    |p_yuv_channels_ch2_U    |yuv_filter_p_yuv_mb6  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    |p_yuv_channels_ch3_U    |yuv_filter_p_yuv_mb6  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch1_U  |yuv_filter_p_yuv_mb6  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch2_U  |yuv_filter_p_yuv_mb6  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch3_U  |yuv_filter_p_yuv_mb6  |     2048|  16|   0|  2457600|    8|     1|     19660800|
    +------------------------+----------------------+---------+----+----+---------+-----+------+-------------+
    |Total                   |                      |    12288|  96|   0| 14745600|   48|     6|    117964800|
    +------------------------+----------------------+---------+----+----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  38|          7|    1|          7|
    |p_scale_channels_ch1_address0  |  15|          3|   22|         66|
    |p_scale_channels_ch1_ce0       |  15|          3|    1|          3|
    |p_scale_channels_ch1_we0       |   9|          2|    1|          2|
    |p_scale_channels_ch2_address0  |  15|          3|   22|         66|
    |p_scale_channels_ch2_ce0       |  15|          3|    1|          3|
    |p_scale_channels_ch2_we0       |   9|          2|    1|          2|
    |p_scale_channels_ch3_address0  |  15|          3|   22|         66|
    |p_scale_channels_ch3_ce0       |  15|          3|    1|          3|
    |p_scale_channels_ch3_we0       |   9|          2|    1|          2|
    |p_yuv_channels_ch1_address0    |  15|          3|   22|         66|
    |p_yuv_channels_ch1_ce0         |  15|          3|    1|          3|
    |p_yuv_channels_ch1_we0         |   9|          2|    1|          2|
    |p_yuv_channels_ch2_address0    |  15|          3|   22|         66|
    |p_yuv_channels_ch2_ce0         |  15|          3|    1|          3|
    |p_yuv_channels_ch2_we0         |   9|          2|    1|          2|
    |p_yuv_channels_ch3_address0    |  15|          3|   22|         66|
    |p_yuv_channels_ch3_ce0         |  15|          3|    1|          3|
    |p_yuv_channels_ch3_we0         |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 272|         55|  145|        433|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_reg_grp_rgb2yuv_fu_114_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_yuv2rgb_fu_152_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_yuv_scale_fu_134_ap_start  |   1|   0|    1|          0|
    |p_scale_height_reg_233                |  16|   0|   16|          0|
    |p_scale_width_reg_228                 |  16|   0|   16|          0|
    |p_yuv_height_reg_208                  |  16|   0|   16|          0|
    |p_yuv_width_reg_203                   |  16|   0|   16|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  73|   0|   73|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width                   |  in |   16|   ap_none  |     in_width     |    pointer   |
|in_height                  |  in |   16|   ap_none  |     in_height    |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
|out_width                  | out |   16|   ap_vld   |     out_width    |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |     out_width    |    pointer   |
|out_height                 | out |   16|   ap_vld   |    out_height    |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |    out_height    |    pointer   |
|Y_scale                    |  in |    8|   ap_none  |      Y_scale     |    scalar    |
|U_scale                    |  in |    8|   ap_none  |      U_scale     |    scalar    |
|V_scale                    |  in |    8|   ap_none  |      V_scale     |    scalar    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 9.63ns
ST_1: p_yuv_channels_ch1 (31)  [1/1] 3.25ns  loc: yuv_filter.c:17
:17  %p_yuv_channels_ch1 = alloca [2457600 x i8], align 1

ST_1: p_yuv_channels_ch2 (32)  [1/1] 3.25ns  loc: yuv_filter.c:17
:18  %p_yuv_channels_ch2 = alloca [2457600 x i8], align 1

ST_1: p_yuv_channels_ch3 (33)  [1/1] 3.25ns  loc: yuv_filter.c:17
:19  %p_yuv_channels_ch3 = alloca [2457600 x i8], align 1

ST_1: p_scale_channels_ch1 (34)  [1/1] 3.25ns  loc: yuv_filter.c:18
:20  %p_scale_channels_ch1 = alloca [2457600 x i8], align 1

ST_1: p_scale_channels_ch2 (35)  [1/1] 3.25ns  loc: yuv_filter.c:18
:21  %p_scale_channels_ch2 = alloca [2457600 x i8], align 1

ST_1: p_scale_channels_ch3 (36)  [1/1] 3.25ns  loc: yuv_filter.c:18
:22  %p_scale_channels_ch3 = alloca [2457600 x i8], align 1

ST_1: in_width_read (37)  [1/1] 0.00ns  loc: yuv_filter.c:23
:23  %in_width_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_width)

ST_1: in_height_read (38)  [1/1] 0.00ns  loc: yuv_filter.c:23
:24  %in_height_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_height)

ST_1: call_ret (39)  [2/2] 6.38ns  loc: yuv_filter.c:23
:25  %call_ret = call fastcc { i16, i16 } @rgb2yuv([2457600 x i8]* %in_channels_ch1, [2457600 x i8]* %in_channels_ch2, [2457600 x i8]* %in_channels_ch3, i16 %in_width_read, i16 %in_height_read, [2457600 x i8]* %p_yuv_channels_ch1, [2457600 x i8]* %p_yuv_channels_ch2, [2457600 x i8]* %p_yuv_channels_ch3)


 <State 2>: 0.00ns
ST_2: call_ret (39)  [1/2] 0.00ns  loc: yuv_filter.c:23
:25  %call_ret = call fastcc { i16, i16 } @rgb2yuv([2457600 x i8]* %in_channels_ch1, [2457600 x i8]* %in_channels_ch2, [2457600 x i8]* %in_channels_ch3, i16 %in_width_read, i16 %in_height_read, [2457600 x i8]* %p_yuv_channels_ch1, [2457600 x i8]* %p_yuv_channels_ch2, [2457600 x i8]* %p_yuv_channels_ch3)

ST_2: p_yuv_width (40)  [1/1] 0.00ns  loc: yuv_filter.c:23
:26  %p_yuv_width = extractvalue { i16, i16 } %call_ret, 0

ST_2: p_yuv_height (41)  [1/1] 0.00ns  loc: yuv_filter.c:23
:27  %p_yuv_height = extractvalue { i16, i16 } %call_ret, 1


 <State 3>: 6.38ns
ST_3: V_scale_read (28)  [1/1] 0.00ns
:14  %V_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %V_scale)

ST_3: U_scale_read (29)  [1/1] 0.00ns
:15  %U_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %U_scale)

ST_3: Y_scale_read (30)  [1/1] 0.00ns
:16  %Y_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Y_scale)

ST_3: call_ret3 (42)  [2/2] 6.38ns  loc: yuv_filter.c:24
:28  %call_ret3 = call fastcc { i16, i16 } @yuv_scale([2457600 x i8]* %p_yuv_channels_ch1, [2457600 x i8]* %p_yuv_channels_ch2, [2457600 x i8]* %p_yuv_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, [2457600 x i8]* %p_scale_channels_ch1, [2457600 x i8]* %p_scale_channels_ch2, [2457600 x i8]* %p_scale_channels_ch3, i8 %Y_scale_read, i8 %U_scale_read, i8 %V_scale_read)


 <State 4>: 0.00ns
ST_4: call_ret3 (42)  [1/2] 0.00ns  loc: yuv_filter.c:24
:28  %call_ret3 = call fastcc { i16, i16 } @yuv_scale([2457600 x i8]* %p_yuv_channels_ch1, [2457600 x i8]* %p_yuv_channels_ch2, [2457600 x i8]* %p_yuv_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, [2457600 x i8]* %p_scale_channels_ch1, [2457600 x i8]* %p_scale_channels_ch2, [2457600 x i8]* %p_scale_channels_ch3, i8 %Y_scale_read, i8 %U_scale_read, i8 %V_scale_read)

ST_4: p_scale_width (43)  [1/1] 0.00ns  loc: yuv_filter.c:24
:29  %p_scale_width = extractvalue { i16, i16 } %call_ret3, 0

ST_4: p_scale_height (44)  [1/1] 0.00ns  loc: yuv_filter.c:24
:30  %p_scale_height = extractvalue { i16, i16 } %call_ret3, 1


 <State 5>: 6.38ns
ST_5: call_ret1 (45)  [2/2] 6.38ns  loc: yuv_filter.c:25
:31  %call_ret1 = call fastcc { i16, i16 } @yuv2rgb([2457600 x i8]* %p_scale_channels_ch1, [2457600 x i8]* %p_scale_channels_ch2, [2457600 x i8]* %p_scale_channels_ch3, i16 %p_scale_width, i16 %p_scale_height, [2457600 x i8]* %out_channels_ch1, [2457600 x i8]* %out_channels_ch2, [2457600 x i8]* %out_channels_ch3)


 <State 6>: 0.00ns
ST_6: StgValue_27 (14)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %in_channels_ch1), !map !13

ST_6: StgValue_28 (15)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %in_channels_ch2), !map !20

ST_6: StgValue_29 (16)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %in_channels_ch3), !map !24

ST_6: StgValue_30 (17)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_width), !map !28

ST_6: StgValue_31 (18)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_height), !map !34

ST_6: StgValue_32 (19)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %out_channels_ch1), !map !38

ST_6: StgValue_33 (20)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %out_channels_ch2), !map !42

ST_6: StgValue_34 (21)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %out_channels_ch3), !map !46

ST_6: StgValue_35 (22)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_width), !map !50

ST_6: StgValue_36 (23)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_height), !map !54

ST_6: StgValue_37 (24)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Y_scale), !map !58

ST_6: StgValue_38 (25)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i8 %U_scale), !map !64

ST_6: StgValue_39 (26)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i8 %V_scale), !map !68

ST_6: StgValue_40 (27)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @yuv_filter_str) nounwind

ST_6: call_ret1 (45)  [1/2] 0.00ns  loc: yuv_filter.c:25
:31  %call_ret1 = call fastcc { i16, i16 } @yuv2rgb([2457600 x i8]* %p_scale_channels_ch1, [2457600 x i8]* %p_scale_channels_ch2, [2457600 x i8]* %p_scale_channels_ch3, i16 %p_scale_width, i16 %p_scale_height, [2457600 x i8]* %out_channels_ch1, [2457600 x i8]* %out_channels_ch2, [2457600 x i8]* %out_channels_ch3)

ST_6: out_width_ret (46)  [1/1] 0.00ns  loc: yuv_filter.c:25
:32  %out_width_ret = extractvalue { i16, i16 } %call_ret1, 0

ST_6: StgValue_43 (47)  [1/1] 0.00ns  loc: yuv_filter.c:25
:33  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_width, i16 %out_width_ret)

ST_6: out_height_ret (48)  [1/1] 0.00ns  loc: yuv_filter.c:25
:34  %out_height_ret = extractvalue { i16, i16 } %call_ret1, 1

ST_6: StgValue_45 (49)  [1/1] 0.00ns  loc: yuv_filter.c:25
:35  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_height, i16 %out_height_ret)

ST_6: StgValue_46 (50)  [1/1] 0.00ns  loc: yuv_filter.c:26
:36  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Y_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_yuv_channels_ch1   (alloca       ) [ 0011100]
p_yuv_channels_ch2   (alloca       ) [ 0011100]
p_yuv_channels_ch3   (alloca       ) [ 0011100]
p_scale_channels_ch1 (alloca       ) [ 0011111]
p_scale_channels_ch2 (alloca       ) [ 0011111]
p_scale_channels_ch3 (alloca       ) [ 0011111]
in_width_read        (read         ) [ 0010000]
in_height_read       (read         ) [ 0010000]
call_ret             (call         ) [ 0000000]
p_yuv_width          (extractvalue ) [ 0001100]
p_yuv_height         (extractvalue ) [ 0001100]
V_scale_read         (read         ) [ 0000100]
U_scale_read         (read         ) [ 0000100]
Y_scale_read         (read         ) [ 0000100]
call_ret3            (call         ) [ 0000000]
p_scale_width        (extractvalue ) [ 0000011]
p_scale_height       (extractvalue ) [ 0000011]
StgValue_27          (specbitsmap  ) [ 0000000]
StgValue_28          (specbitsmap  ) [ 0000000]
StgValue_29          (specbitsmap  ) [ 0000000]
StgValue_30          (specbitsmap  ) [ 0000000]
StgValue_31          (specbitsmap  ) [ 0000000]
StgValue_32          (specbitsmap  ) [ 0000000]
StgValue_33          (specbitsmap  ) [ 0000000]
StgValue_34          (specbitsmap  ) [ 0000000]
StgValue_35          (specbitsmap  ) [ 0000000]
StgValue_36          (specbitsmap  ) [ 0000000]
StgValue_37          (specbitsmap  ) [ 0000000]
StgValue_38          (specbitsmap  ) [ 0000000]
StgValue_39          (specbitsmap  ) [ 0000000]
StgValue_40          (spectopmodule) [ 0000000]
call_ret1            (call         ) [ 0000000]
out_width_ret        (extractvalue ) [ 0000000]
StgValue_43          (write        ) [ 0000000]
out_height_ret       (extractvalue ) [ 0000000]
StgValue_45          (write        ) [ 0000000]
StgValue_46          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2yuv"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv_scale"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv2rgb"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv_filter_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_yuv_channels_ch1_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_yuv_channels_ch2_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_yuv_channels_ch3_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_scale_channels_ch1_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_scale_channels_ch2_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_scale_channels_ch3_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="in_width_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="in_height_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="V_scale_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="U_scale_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Y_scale_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_43_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="StgValue_45_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_rgb2yuv_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="0" index="3" bw="8" slack="0"/>
<pin id="119" dir="0" index="4" bw="16" slack="0"/>
<pin id="120" dir="0" index="5" bw="16" slack="0"/>
<pin id="121" dir="0" index="6" bw="8" slack="0"/>
<pin id="122" dir="0" index="7" bw="8" slack="0"/>
<pin id="123" dir="0" index="8" bw="8" slack="0"/>
<pin id="124" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_yuv_scale_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="4" bw="16" slack="1"/>
<pin id="140" dir="0" index="5" bw="16" slack="1"/>
<pin id="141" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="9" bw="8" slack="0"/>
<pin id="145" dir="0" index="10" bw="8" slack="0"/>
<pin id="146" dir="0" index="11" bw="8" slack="0"/>
<pin id="147" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_yuv2rgb_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="157" dir="0" index="4" bw="16" slack="1"/>
<pin id="158" dir="0" index="5" bw="16" slack="1"/>
<pin id="159" dir="0" index="6" bw="8" slack="0"/>
<pin id="160" dir="0" index="7" bw="8" slack="0"/>
<pin id="161" dir="0" index="8" bw="8" slack="0"/>
<pin id="162" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_yuv_width_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_yuv_width/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_yuv_height_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_yuv_height/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_scale_width_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_scale_width/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_scale_height_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_scale_height/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="out_width_ret_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_width_ret/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="out_height_ret_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_height_ret/6 "/>
</bind>
</comp>

<comp id="193" class="1005" name="in_width_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="1"/>
<pin id="195" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_width_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="in_height_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="p_yuv_width_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="1"/>
<pin id="205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_width "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_yuv_height_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_height "/>
</bind>
</comp>

<comp id="213" class="1005" name="V_scale_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V_scale_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="U_scale_read_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U_scale_read "/>
</bind>
</comp>

<comp id="223" class="1005" name="Y_scale_read_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y_scale_read "/>
</bind>
</comp>

<comp id="228" class="1005" name="p_scale_width_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_scale_width "/>
</bind>
</comp>

<comp id="233" class="1005" name="p_scale_height_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_scale_height "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="129"><net_src comp="70" pin="2"/><net_sink comp="114" pin=4"/></net>

<net id="130"><net_src comp="76" pin="2"/><net_sink comp="114" pin=5"/></net>

<net id="131"><net_src comp="46" pin="1"/><net_sink comp="114" pin=6"/></net>

<net id="132"><net_src comp="50" pin="1"/><net_sink comp="114" pin=7"/></net>

<net id="133"><net_src comp="54" pin="1"/><net_sink comp="114" pin=8"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="94" pin="2"/><net_sink comp="134" pin=9"/></net>

<net id="150"><net_src comp="88" pin="2"/><net_sink comp="134" pin=10"/></net>

<net id="151"><net_src comp="82" pin="2"/><net_sink comp="134" pin=11"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="152" pin=8"/></net>

<net id="170"><net_src comp="114" pin="9"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="114" pin="9"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="134" pin="12"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="134" pin="12"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="152" pin="9"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="191"><net_src comp="152" pin="9"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="196"><net_src comp="70" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="201"><net_src comp="76" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="114" pin=5"/></net>

<net id="206"><net_src comp="167" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="211"><net_src comp="171" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="134" pin=5"/></net>

<net id="216"><net_src comp="82" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="134" pin=11"/></net>

<net id="221"><net_src comp="88" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="134" pin=10"/></net>

<net id="226"><net_src comp="94" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="134" pin=9"/></net>

<net id="231"><net_src comp="175" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="236"><net_src comp="179" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="152" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {5 6 }
	Port: out_channels_ch2 | {5 6 }
	Port: out_channels_ch3 | {5 6 }
	Port: out_width | {6 }
	Port: out_height | {6 }
 - Input state : 
	Port: yuv_filter : in_channels_ch1 | {1 2 }
	Port: yuv_filter : in_channels_ch2 | {1 2 }
	Port: yuv_filter : in_channels_ch3 | {1 2 }
	Port: yuv_filter : in_width | {1 }
	Port: yuv_filter : in_height | {1 }
	Port: yuv_filter : Y_scale | {3 }
	Port: yuv_filter : U_scale | {3 }
	Port: yuv_filter : V_scale | {3 }
  - Chain level:
	State 1
	State 2
		p_yuv_width : 1
		p_yuv_height : 1
	State 3
	State 4
		p_scale_width : 1
		p_scale_height : 1
	State 5
	State 6
		out_width_ret : 1
		StgValue_43 : 2
		out_height_ret : 1
		StgValue_45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          |     grp_rgb2yuv_fu_114    |    4    |  22.997 |   767   |   718   |
|   call   |    grp_yuv_scale_fu_134   |    1    |  15.921 |   798   |   484   |
|          |     grp_yuv2rgb_fu_152    |    4    |  17.69  |   693   |   526   |
|----------|---------------------------|---------|---------|---------|---------|
|          |  in_width_read_read_fu_70 |    0    |    0    |    0    |    0    |
|          | in_height_read_read_fu_76 |    0    |    0    |    0    |    0    |
|   read   |  V_scale_read_read_fu_82  |    0    |    0    |    0    |    0    |
|          |  U_scale_read_read_fu_88  |    0    |    0    |    0    |    0    |
|          |  Y_scale_read_read_fu_94  |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   write  |  StgValue_43_write_fu_100 |    0    |    0    |    0    |    0    |
|          |  StgValue_45_write_fu_107 |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     p_yuv_width_fu_167    |    0    |    0    |    0    |    0    |
|          |    p_yuv_height_fu_171    |    0    |    0    |    0    |    0    |
|extractvalue|    p_scale_width_fu_175   |    0    |    0    |    0    |    0    |
|          |   p_scale_height_fu_179   |    0    |    0    |    0    |    0    |
|          |    out_width_ret_fu_183   |    0    |    0    |    0    |    0    |
|          |   out_height_ret_fu_188   |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    9    |  56.608 |   2258  |   1728  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|p_scale_channels_ch1|  2048  |   16   |    0   |
|p_scale_channels_ch2|  2048  |   16   |    0   |
|p_scale_channels_ch3|  2048  |   16   |    0   |
| p_yuv_channels_ch1 |  2048  |   16   |    0   |
| p_yuv_channels_ch2 |  2048  |   16   |    0   |
| p_yuv_channels_ch3 |  2048  |   16   |    0   |
+--------------------+--------+--------+--------+
|        Total       |  12288 |   96   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| U_scale_read_reg_218 |    8   |
| V_scale_read_reg_213 |    8   |
| Y_scale_read_reg_223 |    8   |
|in_height_read_reg_198|   16   |
| in_width_read_reg_193|   16   |
|p_scale_height_reg_233|   16   |
| p_scale_width_reg_228|   16   |
| p_yuv_height_reg_208 |   16   |
|  p_yuv_width_reg_203 |   16   |
+----------------------+--------+
|         Total        |   120  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_rgb2yuv_fu_114  |  p4  |   2  |  16  |   32   ||    9    |
|  grp_rgb2yuv_fu_114  |  p5  |   2  |  16  |   32   ||    9    |
| grp_yuv_scale_fu_134 |  p9  |   2  |   8  |   16   ||    9    |
| grp_yuv_scale_fu_134 |  p10 |   2  |   8  |   16   ||    9    |
| grp_yuv_scale_fu_134 |  p11 |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   112  ||  8.845  ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |   56   |  2258  |  1728  |
|   Memory  |  12288 |    -   |    -   |   96   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |    -   |   120  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  12288 |    9   |   65   |  2474  |  1773  |
+-----------+--------+--------+--------+--------+--------+
