wiresizing
msit
unisegment
wire
unisegments
msws
elmore
cong
bwsa
sst
segment
lst
bundled
minlength
division
delay
gwsa
ssws
spice
interconnects
width
interconnect
multisource
sizing
refinement
leung
finest
monotone
widths
nets
owbr
msits
koh
separability
sapatnekar
rc
dominance
bru
sinks
uniseg
lsts
driver
rightward
sink
nonconvergent
vol
xue
fidelity
owsa
menezes
automation
multilayer
kuh
lillis
ssit
routing
electronic
formulation
ranking
posynomial
brl
capacitance
layer
submicron
tight
segments
transistor
sancheti
resistor
simultaneous
pins
boese
stis
steiner
dominates
sources
wires
assignments
intel
loading
cmos
weighted
mm
dominated
pin
bounds
tree
objective
priori
resistance
coarser
ij
subtree
source
divisions
mcnc
trees
refined
ancestor
assignment
allowable
lsrc
hodes
subtrees
delays
descendent
monotonically
worthwhile
coefficient
coarsest
robins
sdws
inductance
layout
chen
insertion
lemma
microelectronic
october
downstream
ments
madden
suite
drivers
buffer
lagrangian
ew
mentioning
solutions
signal
wider
convincingly
designs
branching
jose
jason
minimization
minimizations
extracted
tighten
nonuniform
erty
topology
formulated
enumerate
california
ment
minimize
ucla
concerning
leftmost
lei
optimization
lossy
emphasizing
metal
deep
optimality
lemmas
united
sensitivity
convergent
finer
anaheim
decompose
swapping
dominating
aided
descendant
receivers
mosfet
gamal
mccoy
segment division
wiresizing solution
optimal wiresizing
elmore delay
wire width
delay model
monotone property
bundled refinement
msws problem
finest segment
e l
solution 0
wiresizing problem
ssws problem
leung 1993
wire widths
unisegment e
f tight
wiresizing solutions
local monotone
j cong
october 1996
spice computed
width assignment
upper bounds
dominance property
vol 1
e r
division f
solution selected
wiresizing algorithm
refinement operation
optimal wire
local refinement
computed delay
koh 1994
sapatnekar 1994
systems vol
average delay
electronic systems
width assignments
refinement property
lst monotone
bwsa algorithm
refinement operations
wire sizing
selected according
optimal solution
f l
multisource nets
optimal msws
weighted delay
design automation
f e
menezes et
tight lower
variable segment
delay difference
multisource wiresizing
minlength long
source n
property theorem
spice simulation
w e
msws e
monotonically rightward
wiresizing procedure
msws solutions
maximum wire
average ranking
lst separability
kuh 1995
sst local
sink n
et al
coefficient functions
maximum delay
interconnect optimization
owbr algorithm
minimum wire
interconnect delay
rc tree
f r
wire length
al 1996a
total wire
delay formulation
routing tree
width choices
msit 0
bundled segment
bru operation
fixed segment
particular unisegment
ranking difference
dominates 0
e e9
multiple sources
simultaneous driver
priori fixed
solution obtained
chen et
single source
computed delays
delay reduction
lillis et
e problem
delay minimization
al 1993
source subtree
two unisegments
optimal wiresizing solution
elmore delay model
cong and leung
finest segment division
wiresizing for interconnects
leung 1993 1995
lower and upper
cong and l
wiresizing solution 0
l he acm
systems vol 1
given an msit
local monotone property
electronic systems vol
solution selected according
segment division f
spice computed delay
bundled refinement property
f tight lower
wire width assignment
cong and koh
automation of electronic
transactions on design
lst monotone property
optimal wiresizing problem
l s f
wiresizing solution obtained
optimal solution 0
optimal solution selected
menezes et al
l and e
minimum wire width
monotone property theorem
sst local monotone
optimal wire width
e 5 f
xue and kuh
dominated by 0
wire width assignments
variable segment division
bundled refinement operation
f e l
et al 1996a
wire width choices
fixed segment division
msws e problem
particular unisegment e
priori fixed segment
sink n j
sapatnekar 1994 menezes
width of e
optimal msws solutions
bundled refinement operations
weighted delay formulation
chen et al
according to lemma
local refinement operation
spice computed delays
lillis et al
et al 1993
assignments for e
decrease monotonically rightward
xue et al
wire widths within
source subtree sst
monotone property holds
different wiresizing solutions
set of loading
al 1994 1995
coarser segment division
number of unisegments
