
*** Running vivado
    with args -log fifo_generator_0.rds -m64 -mode batch -messageDb vivado.pb -source fifo_generator_0.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source fifo_generator_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7vx485tffg1761-2
# set_property target_language Verilog [current_project]
# set_property board xilinx.com:virtex7:vc707:1.1 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_ip /home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
# read_xdc dont_touch.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/ceca/litianshi/test_deinterleaver/test_deinterleaver.data/wt [current_project]
# set_property parent.project_dir /home/ceca/litianshi/test_deinterleaver [current_project]
# synth_design -top fifo_generator_0 -part xc7vx485tffg1761-2 -mode out_of_context
Command: synth_design -top fifo_generator_0 -part xc7vx485tffg1761-2 -mode out_of_context

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'fifo_generator_0' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xc7vx485t'
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xc7vx485t'. Please run the Xilinx License Configuration Manager for assistance in determining
which features and devices are licensed for your system.

    while executing
"synth_design -top fifo_generator_0 -part xc7vx485tffg1761-2 -mode out_of_context"
    (file "fifo_generator_0.tcl" line 23)
INFO: [Common 17-206] Exiting Vivado at Sat May 23 17:43:12 2015...
