# Efinity Interface Configuration
# Version: 2023.1.150
# Date: 2023-09-23 16:02
#
# Copyright (C) 2017 - 2023 Efinix Inc. All rights reserved.
#
# Device: T35F324
# Package: 324-ball FBGA (final)
# Project: T35_Sensor_DDR3_LCD_Test
# Configuration mode: active (x1)
# Timing Model: C4 (final)


# Device setting
design.set_device_property("1A","VOLTAGE","3.3","IOBANK")
design.set_device_property("1B_1C","VOLTAGE","3.3","IOBANK")
design.set_device_property("1D_1E","VOLTAGE","3.3","IOBANK")
design.set_device_property("2A","VOLTAGE","3.3","IOBANK")
design.set_device_property("2B","VOLTAGE","3.3","IOBANK")
design.set_device_property("2C","VOLTAGE","3.3","IOBANK")
design.set_device_property("3A","VOLTAGE","1.2","IOBANK")
design.set_device_property("3B","VOLTAGE","1.2","IOBANK")
design.set_device_property("3C_TR_BR","VOLTAGE","3.3","IOBANK")
design.set_device_property("4A","VOLTAGE","3.3","IOBANK")
design.set_device_property("4B","VOLTAGE","3.3","IOBANK")
design.set_device_property("BL","VOLTAGE","1.2","IOBANK")
design.set_device_property("cfg","RECONFIG_EN","0","RU")

# Create instance
design.create_output_gpio("LED",7,0)
design.create_pll_input_clock_gpio("clk_12M_i")
design.create_pll_input_clock_gpio("clk_24M_i")
design.create_input_clock_gpio("cmos_pclk")
design.create_output_gpio("lcd_pwm")
design.create_block("AxiPLL","PLL")
design.create_block("DdrPLL","PLL")
design.create_block("lvds_tx0","LVDS_TX",tx_mode="DATA")
design.create_block("lvds_tx1","LVDS_TX",tx_mode="DATA")
design.create_block("lvds_tx2","LVDS_TX",tx_mode="DATA")
design.create_block("lvds_tx3","LVDS_TX",tx_mode="DATA")
design.create_block("lvds_tx_clk","LVDS_TX",tx_mode="DATA")
design.create_block("DdrCtrl","DDR")

# Set property, non-defaults
design.set_property("clk_12M_i","SCHMITT_TRIGGER","1")
design.set_property("clk_12M_i","PULL_OPTION","WEAK_PULLDOWN")
design.set_property("clk_24M_i","SCHMITT_TRIGGER","1")
design.set_property("clk_24M_i","PULL_OPTION","WEAK_PULLDOWN")
design.set_property("AxiPLL","CLKOUT0_EN","1","PLL")
design.set_property("AxiPLL","CLKOUT1_EN","1","PLL")
design.set_property("AxiPLL","CLKOUT2_EN","1","PLL")
design.set_property("AxiPLL","REFCLK_SOURCE","EXTERNAL","PLL")
design.set_property("AxiPLL","CLKOUT0_DIV","7","PLL")
design.set_property("AxiPLL","CLKOUT0_PHASE","0","PLL")
design.set_property("AxiPLL","CLKOUT0_PIN","Axi_Clk","PLL")
design.set_property("AxiPLL","CLKOUT1_DIV","14","PLL")
design.set_property("AxiPLL","CLKOUT1_PHASE","0","PLL")
design.set_property("AxiPLL","CLKOUT1_PIN","tx_slowclk","PLL")
design.set_property("AxiPLL","CLKOUT2_DIV","4","PLL")
design.set_property("AxiPLL","CLKOUT2_PHASE","90","PLL")
design.set_property("AxiPLL","CLKOUT2_PIN","tx_fastclk","PLL")
design.set_property("AxiPLL","EXT_CLK","EXT_CLK0","PLL")
design.set_property("AxiPLL","LOCKED_PIN","PllLocked[0]","PLL")
design.set_property("AxiPLL","M","112","PLL")
design.set_property("AxiPLL","N","1","PLL")
design.set_property("AxiPLL","O","2","PLL")
design.set_property("AxiPLL","REFCLK_FREQ","12.0","PLL")
design.set_property("AxiPLL","RSTN_PIN","","PLL")
design.set_property("AxiPLL","FEEDBACK_MODE","INTERNAL","PLL")
design.set_property("DdrPLL","CLKOUT0_EN","1","PLL")
design.set_property("DdrPLL","CLKOUT1_EN","1","PLL")
design.set_property("DdrPLL","CLKOUT2_EN","0","PLL")
design.set_property("DdrPLL","REFCLK_SOURCE","EXTERNAL","PLL")
design.set_property("DdrPLL","CLKOUT0_DIV","1","PLL")
design.set_property("DdrPLL","CLKOUT0_PHASE","0","PLL")
design.set_property("DdrPLL","CLKOUT0_PIN","Ddr_Clk","PLL")
design.set_property("DdrPLL","CLKOUT1_DIV","15","PLL")
design.set_property("DdrPLL","CLKOUT1_PHASE","0","PLL")
design.set_property("DdrPLL","CLKOUT1_PIN","clk_cmos","PLL")
design.set_property("DdrPLL","EXT_CLK","EXT_CLK0","PLL")
design.set_property("DdrPLL","LOCKED_PIN","PllLocked[1]","PLL")
design.set_property("DdrPLL","M","133","PLL")
design.set_property("DdrPLL","N","2","PLL")
design.set_property("DdrPLL","O","4","PLL")
design.set_property("DdrPLL","REFCLK_FREQ","24.0","PLL")
design.set_property("DdrPLL","RSTN_PIN","","PLL")
design.set_property("DdrPLL","FEEDBACK_MODE","INTERNAL","PLL")
design.set_property("lvds_tx0","TX_EN_SER","1","LVDS_TX")
design.set_property("lvds_tx0","TX_FASTCLK_PIN","tx_fastclk","LVDS_TX")
design.set_property("lvds_tx0","TX_OUTPUT_LOAD","7","LVDS_TX")
design.set_property("lvds_tx0","TX_OUT_PIN","lvds_tx0_DATA","LVDS_TX")
design.set_property("lvds_tx0","TX_REDUCED_SWING","0","LVDS_TX")
design.set_property("lvds_tx0","TX_SER","7","LVDS_TX")
design.set_property("lvds_tx0","TX_SLOWCLK_PIN","tx_slowclk","LVDS_TX")
design.set_property("lvds_tx1","TX_EN_SER","1","LVDS_TX")
design.set_property("lvds_tx1","TX_FASTCLK_PIN","tx_fastclk","LVDS_TX")
design.set_property("lvds_tx1","TX_OUTPUT_LOAD","7","LVDS_TX")
design.set_property("lvds_tx1","TX_OUT_PIN","lvds_tx1_DATA","LVDS_TX")
design.set_property("lvds_tx1","TX_REDUCED_SWING","0","LVDS_TX")
design.set_property("lvds_tx1","TX_SER","7","LVDS_TX")
design.set_property("lvds_tx1","TX_SLOWCLK_PIN","tx_slowclk","LVDS_TX")
design.set_property("lvds_tx2","TX_EN_SER","1","LVDS_TX")
design.set_property("lvds_tx2","TX_FASTCLK_PIN","tx_fastclk","LVDS_TX")
design.set_property("lvds_tx2","TX_OUTPUT_LOAD","7","LVDS_TX")
design.set_property("lvds_tx2","TX_OUT_PIN","lvds_tx2_DATA","LVDS_TX")
design.set_property("lvds_tx2","TX_REDUCED_SWING","0","LVDS_TX")
design.set_property("lvds_tx2","TX_SER","7","LVDS_TX")
design.set_property("lvds_tx2","TX_SLOWCLK_PIN","tx_slowclk","LVDS_TX")
design.set_property("lvds_tx3","TX_EN_SER","1","LVDS_TX")
design.set_property("lvds_tx3","TX_FASTCLK_PIN","tx_fastclk","LVDS_TX")
design.set_property("lvds_tx3","TX_OUTPUT_LOAD","7","LVDS_TX")
design.set_property("lvds_tx3","TX_OUT_PIN","lvds_tx3_DATA","LVDS_TX")
design.set_property("lvds_tx3","TX_REDUCED_SWING","0","LVDS_TX")
design.set_property("lvds_tx3","TX_SER","7","LVDS_TX")
design.set_property("lvds_tx3","TX_SLOWCLK_PIN","tx_slowclk","LVDS_TX")
design.set_property("lvds_tx_clk","TX_EN_SER","1","LVDS_TX")
design.set_property("lvds_tx_clk","TX_FASTCLK_PIN","tx_fastclk","LVDS_TX")
design.set_property("lvds_tx_clk","TX_OUTPUT_LOAD","7","LVDS_TX")
design.set_property("lvds_tx_clk","TX_OUT_PIN","lvds_tx_clk_DATA","LVDS_TX")
design.set_property("lvds_tx_clk","TX_REDUCED_SWING","0","LVDS_TX")
design.set_property("lvds_tx_clk","TX_SER","7","LVDS_TX")
design.set_property("lvds_tx_clk","TX_SLOWCLK_PIN","tx_slowclk","LVDS_TX")
design.set_property("DdrCtrl","MEMORY_TYPE","DDR3","DDR")
design.set_property("DdrCtrl","TARGET0_EN","1","DDR")
design.set_property("DdrCtrl","TARGET1_EN","0","DDR")
design.set_property("DdrCtrl","GDELAY_OVERRIDE_EN","0","DDR")
design.set_property("DdrCtrl","CONTROL_TYPE","User Reset","DDR")
design.set_property("DdrCtrl","ADV_DENSITY_EN","0","DDR")
design.set_property("DdrCtrl","ASR","Manual","DDR")
design.set_property("DdrCtrl","AXI0_ABURST_LEN_BUS","DdrCtrl_ALEN_0","DDR")
design.set_property("DdrCtrl","AXI0_ABURST_SIZE_BUS","DdrCtrl_ASIZE_0","DDR")
design.set_property("DdrCtrl","AXI0_ABURST_TYPE_BUS","DdrCtrl_ABURST_0","DDR")
design.set_property("DdrCtrl","AXI0_ABUS","DdrCtrl_AADDR_0","DDR")
design.set_property("DdrCtrl","AXI0_AID_BUS","DdrCtrl_AID_0","DDR")
design.set_property("DdrCtrl","AXI0_ALOCK_TYPE_BUS","DdrCtrl_ALOCK_0","DDR")
design.set_property("DdrCtrl","AXI0_AOP_TYPE_PIN","DdrCtrl_ATYPE_0","DDR")
design.set_property("DdrCtrl","AXI0_AREADY_PIN","DdrCtrl_AREADY_0","DDR")
design.set_property("DdrCtrl","AXI0_AVALID_PIN","DdrCtrl_AVALID_0","DDR")
design.set_property("DdrCtrl","AXI0_BID_BUS","DdrCtrl_BID_0","DDR")
design.set_property("DdrCtrl","AXI0_BREADY_PIN","DdrCtrl_BREADY_0","DDR")
design.set_property("DdrCtrl","AXI0_BVALID_PIN","DdrCtrl_BVALID_0","DDR")
design.set_property("DdrCtrl","AXI0_CLK_INPUT_PIN","Axi_Clk","DDR")
design.set_property("DdrCtrl","AXI0_CLK_INVERT_EN","0","DDR")
design.set_property("DdrCtrl","AXI0_RDATA_BUS","DdrCtrl_RDATA_0","DDR")
design.set_property("DdrCtrl","AXI0_RID_BUS","DdrCtrl_RID_0","DDR")
design.set_property("DdrCtrl","AXI0_RLAST_PIN","DdrCtrl_RLAST_0","DDR")
design.set_property("DdrCtrl","AXI0_RREADY_PIN","DdrCtrl_RREADY_0","DDR")
design.set_property("DdrCtrl","AXI0_RRESP_BUS","DdrCtrl_RRESP_0","DDR")
design.set_property("DdrCtrl","AXI0_RVALID_PIN","DdrCtrl_RVALID_0","DDR")
design.set_property("DdrCtrl","AXI0_WDATA_BUS","DdrCtrl_WDATA_0","DDR")
design.set_property("DdrCtrl","AXI0_WID_BUS","DdrCtrl_WID_0","DDR")
design.set_property("DdrCtrl","AXI0_WLAST_PIN","DdrCtrl_WLAST_0","DDR")
design.set_property("DdrCtrl","AXI0_WREADY_PIN","DdrCtrl_WREADY_0","DDR")
design.set_property("DdrCtrl","AXI0_WSTRB_BUS","DdrCtrl_WSTRB_0","DDR")
design.set_property("DdrCtrl","AXI0_WVALID_PIN","DdrCtrl_WVALID_0","DDR")
design.set_property("DdrCtrl","BL","8","DDR")
design.set_property("DdrCtrl","CL","6","DDR")
design.set_property("DdrCtrl","CONTROL_MAP","ROW-COL_HIGH-BANK-COL_LOW","DDR")
design.set_property("DdrCtrl","CONTROL_REFRESH_EN","No","DDR")
design.set_property("DdrCtrl","CWL","5","DDR")
design.set_property("DdrCtrl","DQ_WIDTH","x16","DDR")
design.set_property("DdrCtrl","FPGA_ITERM","60","DDR")
design.set_property("DdrCtrl","FPGA_OTERM","34","DDR")
design.set_property("DdrCtrl","MEMORY_DENSITY","4G","DDR")
design.set_property("DdrCtrl","MEMORY_SPEED","800D","DDR")
design.set_property("DdrCtrl","MEMORY_WIDTH","x16","DDR")
design.set_property("DdrCtrl","MEM_OTERM","RZQ/7","DDR")
design.set_property("DdrCtrl","POWER_DOWN_EN","Off","DDR")
design.set_property("DdrCtrl","PRECHARGE_PD","On","DDR")
design.set_property("DdrCtrl","PRESET","89","DDR")
design.set_property("DdrCtrl","READ_BURST_TYPE","Sequential","DDR")
design.set_property("DdrCtrl","RESET_PIN","DdrCtrl_CFG_RST_N","DDR")
design.set_property("DdrCtrl","RTT_NOM","RZQ/6","DDR")
design.set_property("DdrCtrl","RTT_WR","RZQ/4","DDR")
design.set_property("DdrCtrl","SEQ_RESET_PIN","DdrCtrl_CFG_SEQ_RST","DDR")
design.set_property("DdrCtrl","SEQ_START_PIN","DdrCtrl_CFG_SEQ_START","DDR")
design.set_property("DdrCtrl","SRT","Normal","DDR")
design.set_property("DdrCtrl","TFAW","35.000","DDR")
design.set_property("DdrCtrl","TRAS","34.000","DDR")
design.set_property("DdrCtrl","TRC","47.910","DDR")
design.set_property("DdrCtrl","TRCD","13.910","DDR")
design.set_property("DdrCtrl","TREFI","7.800","DDR")
design.set_property("DdrCtrl","TRFC","350.000","DDR")
design.set_property("DdrCtrl","TRP","13.910","DDR")
design.set_property("DdrCtrl","TRRD","10.000","DDR")
design.set_property("DdrCtrl","TRTP","10.000","DDR")
design.set_property("DdrCtrl","TWTR","10.000","DDR")

# Set resource assignment
design.assign_pkg_pin("LED[0]","M18")
design.assign_pkg_pin("LED[1]","L17")
design.assign_pkg_pin("LED[2]","L18")
design.assign_pkg_pin("LED[3]","K18")
design.assign_pkg_pin("LED[4]","L16")
design.assign_pkg_pin("LED[5]","L15")
design.assign_pkg_pin("LED[6]","L14")
design.assign_pkg_pin("LED[7]","K14")
design.assign_pkg_pin("clk_12M_i","C9")
design.assign_pkg_pin("clk_24M_i","U8")
design.assign_pkg_pin("cmos_pclk","K17")
design.assign_pkg_pin("lcd_pwm","D15")
design.assign_resource("AxiPLL","PLL_TR0","PLL")
design.assign_resource("DdrPLL","PLL_BR0","PLL")
design.assign_resource("lvds_tx0","GPIOB_TX05","LVDS_TX")
design.assign_resource("lvds_tx1","GPIOB_TX04","LVDS_TX")
design.assign_resource("lvds_tx2","GPIOB_TX03","LVDS_TX")
design.assign_resource("lvds_tx3","GPIOB_TX01","LVDS_TX")
design.assign_resource("lvds_tx_clk","GPIOB_TX02","LVDS_TX")
design.assign_resource("DdrCtrl","DDR_0","DDR")
