Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/.
   "ddc_chain" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed
-1
Opened constraints file ddc_chain.pcf.

Thu Jun 26 11:21:00 2014

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/bitgen -filter iseconfig/filter.filter -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g ConfigRate:2 -g CclkPin:PullUp -g M0Pin:PullUp -g M1Pin:PullUp -g M2Pin:PullUp -g ProgPin:PullUp -g InitPin:Pullup -g CsPin:Pullup -g DinPin:Pullup -g BusyPin:Pullup -g RdWrPin:Pullup -g HswapenPin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g Disable_JTAG:No -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g ConfigFallback:Enable -g BPI_page_size:1 -g OverTempPowerDown:Disable -g USR_ACCESS:None -g next_config_addr:None -g JTAG_SysMon:Enable -g DCIUpdateMode:Quiet -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g Match_cycle:Auto -g Security:None -g DonePipe:No -g DriveDone:No -g Encrypt:No ddc_chain.ncd 

INFO:Bitgen:40 - Replacing "Auto" with "NoWait" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 2**                  |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| CclkPin              | Pullup**             |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| HswapenPin           | Pullup**             |
+----------------------+----------------------+
| M0Pin                | Pullup**             |
+----------------------+----------------------+
| M1Pin                | Pullup**             |
+----------------------+----------------------+
| M2Pin                | Pullup**             |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| InitPin              | Pullup**             |
+----------------------+----------------------+
| CsPin                | Pullup**             |
+----------------------+----------------------+
| DinPin               | Pullup**             |
+----------------------+----------------------+
| BusyPin              | Pullup**             |
+----------------------+----------------------+
| RdWrPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| OverTempPowerDown    | Disable**            |
+----------------------+----------------------+
| LCK_cycle            | NoWait*              |
+----------------------+----------------------+
| Match_cycle          | NoWait               |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Encrypt              | No**                 |
+----------------------+----------------------+
| EncryptKeySelect     | bbram*               |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| HKey                 | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| DCIUpdateMode        | Quiet**              |
+----------------------+----------------------+
| ConfigFallback       | Enable**             |
+----------------------+----------------------+
| SelectMAPAbort       | Enable*              |
+----------------------+----------------------+
| BPI_page_size        | 1**                  |
+----------------------+----------------------+
| BPI_1st_read_cycle   | 1*                   |
+----------------------+----------------------+
| next_config_addr     | None**               |
+----------------------+----------------------+
| DoneSignalsPowerDown | Disable*             |
+----------------------+----------------------+
| InitSignalsError     | Enable*              |
+----------------------+----------------------+
| ICAP_Encryption      | Disable*             |
+----------------------+----------------------+
| SysmonPartialReconfig | Disable*             |
+----------------------+----------------------+
| SecAll               | No*                  |
+----------------------+----------------------+
| SecError             | No*                  |
+----------------------+----------------------+
| SecStatus            | No*                  |
+----------------------+----------------------+
| JTAG_SysMon          | Enable**             |
+----------------------+----------------------+
| Disable_JTAG         | No**                 |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| TIMER_CFG            | None*                |
+----------------------+----------------------+
| TIMER_USR            | None*                |
+----------------------+----------------------+
| USR_ACCESS           | None**               |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from ddc_chain.pcf.


Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL0<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL1<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL2<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL3<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
INFO:PhysDesignRules:1951 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_tbt_ds/cmp_divider_x/DSP48E_inst/DSP48E1>:<DSP48E1_DS
   P48E1>.  When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:2224 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_tbt_ds/cmp_divider_x/DSP48E_inst/DSP48E1>:<DSP48E1_DS
   P48E1>.  When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1951 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_monit_ds/cmp_divider_x/DSP48E_inst/DSP48E1>:<DSP48E1_
   DSP48E1>.  When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:2224 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_monit_ds/cmp_divider_x/DSP48E_inst/DSP48E1>:<DSP48E1_
   DSP48E1>.  When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1951 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_fofb_ds/cmp_divider_x/DSP48E_inst/DSP48E1>:<DSP48E1_D
   SP48E1>.  When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:2224 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_fofb_ds/cmp_divider_x/DSP48E_inst/DSP48E1>:<DSP48E1_D
   SP48E1>.  When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1951 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_tbt_ds/cmp_divider_y/DSP48E_inst/DSP48E1>:<DSP48E1_DS
   P48E1>.  When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:2224 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_tbt_ds/cmp_divider_y/DSP48E_inst/DSP48E1>:<DSP48E1_DS
   P48E1>.  When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1951 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_monit_ds/cmp_divider_y/DSP48E_inst/DSP48E1>:<DSP48E1_
   DSP48E1>.  When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:2224 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_monit_ds/cmp_divider_y/DSP48E_inst/DSP48E1>:<DSP48E1_
   DSP48E1>.  When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1951 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_fofb_ds/cmp_divider_y/DSP48E_inst/DSP48E1>:<DSP48E1_D
   SP48E1>.  When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:2224 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_fofb_ds/cmp_divider_y/DSP48E_inst/DSP48E1>:<DSP48E1_D
   SP48E1>.  When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1951 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_tbt_ds/cmp_divider_q/DSP48E_inst/DSP48E1>:<DSP48E1_DS
   P48E1>.  When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:2224 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_tbt_ds/cmp_divider_q/DSP48E_inst/DSP48E1>:<DSP48E1_DS
   P48E1>.  When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1951 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1>:<DSP48E1_
   DSP48E1>.  When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:2224 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1>:<DSP48E1_
   DSP48E1>.  When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:1951 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_fofb_ds/cmp_divider_q/DSP48E_inst/DSP48E1>:<DSP48E1_D
   SP48E1>.  When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins
   should be tied GND to save power.
INFO:PhysDesignRules:2224 - Issue with pin connections and/or configuration on
   block:<cmp_position/cmp_fofb_ds/cmp_divider_q/DSP48E_inst/DSP48E1>:<DSP48E1_D
   SP48E1>.  When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins
   should be tied GND to save power.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "ddc_chain.bit".
Bitstream generation is complete.
