#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e386510250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001e3865a7040_0 .net "PC", 31 0, v000001e38654b7a0_0;  1 drivers
v000001e3865a70e0_0 .var "clk", 0 0;
v000001e3865a7ea0_0 .net "clkout", 0 0, L_000001e3865a9550;  1 drivers
v000001e3865a8a80_0 .net "cycles_consumed", 31 0, v000001e3865a7540_0;  1 drivers
v000001e3865a7180_0 .var "rst", 0 0;
S_000001e386510570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001e386510250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001e386525930 .param/l "RType" 0 4 2, C4<000000>;
P_000001e386525968 .param/l "add" 0 4 5, C4<100000>;
P_000001e3865259a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e3865259d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001e386525a10 .param/l "and_" 0 4 5, C4<100100>;
P_000001e386525a48 .param/l "andi" 0 4 8, C4<001100>;
P_000001e386525a80 .param/l "beq" 0 4 10, C4<000100>;
P_000001e386525ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e386525af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e386525b28 .param/l "j" 0 4 12, C4<000010>;
P_000001e386525b60 .param/l "jal" 0 4 12, C4<000011>;
P_000001e386525b98 .param/l "jr" 0 4 6, C4<001000>;
P_000001e386525bd0 .param/l "lw" 0 4 8, C4<100011>;
P_000001e386525c08 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e386525c40 .param/l "or_" 0 4 5, C4<100101>;
P_000001e386525c78 .param/l "ori" 0 4 8, C4<001101>;
P_000001e386525cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e386525ce8 .param/l "sll" 0 4 6, C4<000000>;
P_000001e386525d20 .param/l "slt" 0 4 5, C4<101010>;
P_000001e386525d58 .param/l "slti" 0 4 8, C4<101010>;
P_000001e386525d90 .param/l "srl" 0 4 6, C4<000010>;
P_000001e386525dc8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e386525e00 .param/l "subu" 0 4 5, C4<100011>;
P_000001e386525e38 .param/l "sw" 0 4 8, C4<101011>;
P_000001e386525e70 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e386525ea8 .param/l "xori" 0 4 8, C4<001110>;
L_000001e3865a9010 .functor NOT 1, v000001e3865a7180_0, C4<0>, C4<0>, C4<0>;
L_000001e3865a9470 .functor NOT 1, v000001e3865a7180_0, C4<0>, C4<0>, C4<0>;
L_000001e3865a9710 .functor NOT 1, v000001e3865a7180_0, C4<0>, C4<0>, C4<0>;
L_000001e3865a9400 .functor NOT 1, v000001e3865a7180_0, C4<0>, C4<0>, C4<0>;
L_000001e3865a9080 .functor NOT 1, v000001e3865a7180_0, C4<0>, C4<0>, C4<0>;
L_000001e3865a91d0 .functor NOT 1, v000001e3865a7180_0, C4<0>, C4<0>, C4<0>;
L_000001e3865a8d70 .functor NOT 1, v000001e3865a7180_0, C4<0>, C4<0>, C4<0>;
L_000001e3865a9860 .functor NOT 1, v000001e3865a7180_0, C4<0>, C4<0>, C4<0>;
L_000001e3865a9550 .functor OR 1, v000001e3865a70e0_0, v000001e386518040_0, C4<0>, C4<0>;
L_000001e3865a9320 .functor OR 1, L_000001e3865f3ab0, L_000001e3865f2a70, C4<0>, C4<0>;
L_000001e3865a97f0 .functor AND 1, L_000001e3865f3b50, L_000001e3865f2bb0, C4<1>, C4<1>;
L_000001e3865a9b70 .functor NOT 1, v000001e3865a7180_0, C4<0>, C4<0>, C4<0>;
L_000001e3865a8c90 .functor OR 1, L_000001e3865f3650, L_000001e3865f3290, C4<0>, C4<0>;
L_000001e3865a90f0 .functor OR 1, L_000001e3865a8c90, L_000001e3865f38d0, C4<0>, C4<0>;
L_000001e3865a98d0 .functor OR 1, L_000001e3865f3970, L_000001e386604270, C4<0>, C4<0>;
L_000001e3865a9390 .functor AND 1, L_000001e3865f31f0, L_000001e3865a98d0, C4<1>, C4<1>;
L_000001e3865a95c0 .functor OR 1, L_000001e386604590, L_000001e3866046d0, C4<0>, C4<0>;
L_000001e3865a94e0 .functor AND 1, L_000001e386605350, L_000001e3865a95c0, C4<1>, C4<1>;
L_000001e3865a8d00 .functor NOT 1, L_000001e3865a9550, C4<0>, C4<0>, C4<0>;
v000001e38654b840_0 .net "ALUOp", 3 0, v000001e386518e00_0;  1 drivers
v000001e38654a580_0 .net "ALUResult", 31 0, v000001e38654ae40_0;  1 drivers
v000001e38654b8e0_0 .net "ALUSrc", 0 0, v000001e386518680_0;  1 drivers
v000001e38654d5d0_0 .net "ALUin2", 31 0, L_000001e3866053f0;  1 drivers
v000001e38654ce50_0 .net "MemReadEn", 0 0, v000001e3865194e0_0;  1 drivers
v000001e38654c090_0 .net "MemWriteEn", 0 0, v000001e386518ea0_0;  1 drivers
v000001e38654c130_0 .net "MemtoReg", 0 0, v000001e3865193a0_0;  1 drivers
v000001e38654dad0_0 .net "PC", 31 0, v000001e38654b7a0_0;  alias, 1 drivers
v000001e38654d7b0_0 .net "PCPlus1", 31 0, L_000001e3865f27f0;  1 drivers
v000001e38654cf90_0 .net "PCsrc", 0 0, v000001e38654a120_0;  1 drivers
v000001e38654d2b0_0 .net "RegDst", 0 0, v000001e386519120_0;  1 drivers
v000001e38654cef0_0 .net "RegWriteEn", 0 0, v000001e386517aa0_0;  1 drivers
v000001e38654c950_0 .net "WriteRegister", 4 0, L_000001e3865f2570;  1 drivers
v000001e38654da30_0 .net *"_ivl_0", 0 0, L_000001e3865a9010;  1 drivers
L_000001e3865a9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e38654d3f0_0 .net/2u *"_ivl_10", 4 0, L_000001e3865a9ca0;  1 drivers
L_000001e3865aa090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e38654c6d0_0 .net *"_ivl_101", 15 0, L_000001e3865aa090;  1 drivers
v000001e38654d850_0 .net *"_ivl_102", 31 0, L_000001e3865f3830;  1 drivers
L_000001e3865aa0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e38654c450_0 .net *"_ivl_105", 25 0, L_000001e3865aa0d8;  1 drivers
L_000001e3865aa120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e38654db70_0 .net/2u *"_ivl_106", 31 0, L_000001e3865aa120;  1 drivers
v000001e38654ddf0_0 .net *"_ivl_108", 0 0, L_000001e3865f3b50;  1 drivers
L_000001e3865aa168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e38654bff0_0 .net/2u *"_ivl_110", 5 0, L_000001e3865aa168;  1 drivers
v000001e38654c4f0_0 .net *"_ivl_112", 0 0, L_000001e3865f2bb0;  1 drivers
v000001e38654d030_0 .net *"_ivl_115", 0 0, L_000001e3865a97f0;  1 drivers
v000001e38654c630_0 .net *"_ivl_116", 47 0, L_000001e3865f2750;  1 drivers
L_000001e3865aa1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e38654c770_0 .net *"_ivl_119", 15 0, L_000001e3865aa1b0;  1 drivers
L_000001e3865a9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e38654d8f0_0 .net/2u *"_ivl_12", 5 0, L_000001e3865a9ce8;  1 drivers
v000001e38654c9f0_0 .net *"_ivl_120", 47 0, L_000001e3865f2430;  1 drivers
L_000001e3865aa1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e38654c590_0 .net *"_ivl_123", 15 0, L_000001e3865aa1f8;  1 drivers
v000001e38654d350_0 .net *"_ivl_125", 0 0, L_000001e3865f2890;  1 drivers
v000001e38654ca90_0 .net *"_ivl_126", 31 0, L_000001e3865f2e30;  1 drivers
v000001e38654cb30_0 .net *"_ivl_128", 47 0, L_000001e3865f1f30;  1 drivers
v000001e38654c810_0 .net *"_ivl_130", 47 0, L_000001e3865f1e90;  1 drivers
v000001e38654c8b0_0 .net *"_ivl_132", 47 0, L_000001e3865f3510;  1 drivers
v000001e38654cbd0_0 .net *"_ivl_134", 47 0, L_000001e3865f3010;  1 drivers
v000001e38654cc70_0 .net *"_ivl_14", 0 0, L_000001e3865a8080;  1 drivers
v000001e38654d170_0 .net *"_ivl_140", 0 0, L_000001e3865a9b70;  1 drivers
L_000001e3865aa288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e38654c1d0_0 .net/2u *"_ivl_142", 31 0, L_000001e3865aa288;  1 drivers
L_000001e3865aa360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e38654cd10_0 .net/2u *"_ivl_146", 5 0, L_000001e3865aa360;  1 drivers
v000001e38654d210_0 .net *"_ivl_148", 0 0, L_000001e3865f3650;  1 drivers
L_000001e3865aa3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e38654c270_0 .net/2u *"_ivl_150", 5 0, L_000001e3865aa3a8;  1 drivers
v000001e38654cdb0_0 .net *"_ivl_152", 0 0, L_000001e3865f3290;  1 drivers
v000001e38654dc10_0 .net *"_ivl_155", 0 0, L_000001e3865a8c90;  1 drivers
L_000001e3865aa3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e38654d990_0 .net/2u *"_ivl_156", 5 0, L_000001e3865aa3f0;  1 drivers
v000001e38654d0d0_0 .net *"_ivl_158", 0 0, L_000001e3865f38d0;  1 drivers
L_000001e3865a9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e38654de90_0 .net/2u *"_ivl_16", 4 0, L_000001e3865a9d30;  1 drivers
v000001e38654c310_0 .net *"_ivl_161", 0 0, L_000001e3865a90f0;  1 drivers
L_000001e3865aa438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e38654c3b0_0 .net/2u *"_ivl_162", 15 0, L_000001e3865aa438;  1 drivers
v000001e38654d710_0 .net *"_ivl_164", 31 0, L_000001e3865f3470;  1 drivers
v000001e38654d490_0 .net *"_ivl_167", 0 0, L_000001e3865f26b0;  1 drivers
v000001e38654d530_0 .net *"_ivl_168", 15 0, L_000001e3865f36f0;  1 drivers
v000001e38654d670_0 .net *"_ivl_170", 31 0, L_000001e3865f2c50;  1 drivers
v000001e38654dcb0_0 .net *"_ivl_174", 31 0, L_000001e3865f2ed0;  1 drivers
L_000001e3865aa480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e38654dd50_0 .net *"_ivl_177", 25 0, L_000001e3865aa480;  1 drivers
L_000001e3865aa4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a6610_0 .net/2u *"_ivl_178", 31 0, L_000001e3865aa4c8;  1 drivers
v000001e3865a53f0_0 .net *"_ivl_180", 0 0, L_000001e3865f31f0;  1 drivers
L_000001e3865aa510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a66b0_0 .net/2u *"_ivl_182", 5 0, L_000001e3865aa510;  1 drivers
v000001e3865a4e50_0 .net *"_ivl_184", 0 0, L_000001e3865f3970;  1 drivers
L_000001e3865aa558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e3865a5530_0 .net/2u *"_ivl_186", 5 0, L_000001e3865aa558;  1 drivers
v000001e3865a69d0_0 .net *"_ivl_188", 0 0, L_000001e386604270;  1 drivers
v000001e3865a5350_0 .net *"_ivl_19", 4 0, L_000001e3865a8120;  1 drivers
v000001e3865a5490_0 .net *"_ivl_191", 0 0, L_000001e3865a98d0;  1 drivers
v000001e3865a5c10_0 .net *"_ivl_193", 0 0, L_000001e3865a9390;  1 drivers
L_000001e3865aa5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e3865a64d0_0 .net/2u *"_ivl_194", 5 0, L_000001e3865aa5a0;  1 drivers
v000001e3865a4d10_0 .net *"_ivl_196", 0 0, L_000001e386605990;  1 drivers
L_000001e3865aa5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e3865a61b0_0 .net/2u *"_ivl_198", 31 0, L_000001e3865aa5e8;  1 drivers
L_000001e3865a9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a55d0_0 .net/2u *"_ivl_2", 5 0, L_000001e3865a9c58;  1 drivers
v000001e3865a5ad0_0 .net *"_ivl_20", 4 0, L_000001e3865a81c0;  1 drivers
v000001e3865a6390_0 .net *"_ivl_200", 31 0, L_000001e3866049f0;  1 drivers
v000001e3865a4c70_0 .net *"_ivl_204", 31 0, L_000001e386604090;  1 drivers
L_000001e3865aa630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a5670_0 .net *"_ivl_207", 25 0, L_000001e3865aa630;  1 drivers
L_000001e3865aa678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a4db0_0 .net/2u *"_ivl_208", 31 0, L_000001e3865aa678;  1 drivers
v000001e3865a6070_0 .net *"_ivl_210", 0 0, L_000001e386605350;  1 drivers
L_000001e3865aa6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a6750_0 .net/2u *"_ivl_212", 5 0, L_000001e3865aa6c0;  1 drivers
v000001e3865a5fd0_0 .net *"_ivl_214", 0 0, L_000001e386604590;  1 drivers
L_000001e3865aa708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e3865a6110_0 .net/2u *"_ivl_216", 5 0, L_000001e3865aa708;  1 drivers
v000001e3865a5cb0_0 .net *"_ivl_218", 0 0, L_000001e3866046d0;  1 drivers
v000001e3865a67f0_0 .net *"_ivl_221", 0 0, L_000001e3865a95c0;  1 drivers
v000001e3865a4ef0_0 .net *"_ivl_223", 0 0, L_000001e3865a94e0;  1 drivers
L_000001e3865aa750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e3865a5710_0 .net/2u *"_ivl_224", 5 0, L_000001e3865aa750;  1 drivers
v000001e3865a6250_0 .net *"_ivl_226", 0 0, L_000001e386605710;  1 drivers
v000001e3865a5d50_0 .net *"_ivl_228", 31 0, L_000001e386605530;  1 drivers
v000001e3865a4f90_0 .net *"_ivl_24", 0 0, L_000001e3865a9710;  1 drivers
L_000001e3865a9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e3865a6890_0 .net/2u *"_ivl_26", 4 0, L_000001e3865a9d78;  1 drivers
v000001e3865a5850_0 .net *"_ivl_29", 4 0, L_000001e3865a6dc0;  1 drivers
v000001e3865a6b10_0 .net *"_ivl_32", 0 0, L_000001e3865a9400;  1 drivers
L_000001e3865a9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e3865a62f0_0 .net/2u *"_ivl_34", 4 0, L_000001e3865a9dc0;  1 drivers
v000001e3865a5030_0 .net *"_ivl_37", 4 0, L_000001e3865a8440;  1 drivers
v000001e3865a5210_0 .net *"_ivl_40", 0 0, L_000001e3865a9080;  1 drivers
L_000001e3865a9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a50d0_0 .net/2u *"_ivl_42", 15 0, L_000001e3865a9e08;  1 drivers
v000001e3865a52b0_0 .net *"_ivl_45", 15 0, L_000001e3865f2110;  1 drivers
v000001e3865a6570_0 .net *"_ivl_48", 0 0, L_000001e3865a91d0;  1 drivers
v000001e3865a5990_0 .net *"_ivl_5", 5 0, L_000001e3865a7f40;  1 drivers
L_000001e3865a9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a58f0_0 .net/2u *"_ivl_50", 36 0, L_000001e3865a9e50;  1 drivers
L_000001e3865a9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a5170_0 .net/2u *"_ivl_52", 31 0, L_000001e3865a9e98;  1 drivers
v000001e3865a6930_0 .net *"_ivl_55", 4 0, L_000001e3865f2250;  1 drivers
v000001e3865a5a30_0 .net *"_ivl_56", 36 0, L_000001e3865f3330;  1 drivers
v000001e3865a6a70_0 .net *"_ivl_58", 36 0, L_000001e3865f2070;  1 drivers
v000001e3865a57b0_0 .net *"_ivl_62", 0 0, L_000001e3865a8d70;  1 drivers
L_000001e3865a9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a5b70_0 .net/2u *"_ivl_64", 5 0, L_000001e3865a9ee0;  1 drivers
v000001e3865a5df0_0 .net *"_ivl_67", 5 0, L_000001e3865f3a10;  1 drivers
v000001e3865a5e90_0 .net *"_ivl_70", 0 0, L_000001e3865a9860;  1 drivers
L_000001e3865a9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a5f30_0 .net/2u *"_ivl_72", 57 0, L_000001e3865a9f28;  1 drivers
L_000001e3865a9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3865a6430_0 .net/2u *"_ivl_74", 31 0, L_000001e3865a9f70;  1 drivers
v000001e3865a7400_0 .net *"_ivl_77", 25 0, L_000001e3865f2390;  1 drivers
v000001e3865a8580_0 .net *"_ivl_78", 57 0, L_000001e3865f2b10;  1 drivers
v000001e3865a7220_0 .net *"_ivl_8", 0 0, L_000001e3865a9470;  1 drivers
v000001e3865a86c0_0 .net *"_ivl_80", 57 0, L_000001e3865f1cb0;  1 drivers
L_000001e3865a9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e3865a6c80_0 .net/2u *"_ivl_84", 31 0, L_000001e3865a9fb8;  1 drivers
L_000001e3865aa000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e3865a7720_0 .net/2u *"_ivl_88", 5 0, L_000001e3865aa000;  1 drivers
v000001e3865a7e00_0 .net *"_ivl_90", 0 0, L_000001e3865f3ab0;  1 drivers
L_000001e3865aa048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e3865a7360_0 .net/2u *"_ivl_92", 5 0, L_000001e3865aa048;  1 drivers
v000001e3865a7b80_0 .net *"_ivl_94", 0 0, L_000001e3865f2a70;  1 drivers
v000001e3865a8800_0 .net *"_ivl_97", 0 0, L_000001e3865a9320;  1 drivers
v000001e3865a84e0_0 .net *"_ivl_98", 47 0, L_000001e3865f35b0;  1 drivers
v000001e3865a7c20_0 .net "adderResult", 31 0, L_000001e3865f2f70;  1 drivers
v000001e3865a77c0_0 .net "address", 31 0, L_000001e3865f1df0;  1 drivers
v000001e3865a74a0_0 .net "clk", 0 0, L_000001e3865a9550;  alias, 1 drivers
v000001e3865a7540_0 .var "cycles_consumed", 31 0;
v000001e3865a8260_0 .net "extImm", 31 0, L_000001e3865f2d90;  1 drivers
v000001e3865a75e0_0 .net "funct", 5 0, L_000001e3865f3150;  1 drivers
v000001e3865a72c0_0 .net "hlt", 0 0, v000001e386518040_0;  1 drivers
v000001e3865a8760_0 .net "imm", 15 0, L_000001e3865f3790;  1 drivers
v000001e3865a6f00_0 .net "immediate", 31 0, L_000001e386604630;  1 drivers
v000001e3865a6d20_0 .net "input_clk", 0 0, v000001e3865a70e0_0;  1 drivers
v000001e3865a7900_0 .net "instruction", 31 0, L_000001e3865f2cf0;  1 drivers
v000001e3865a88a0_0 .net "memoryReadData", 31 0, v000001e38654a440_0;  1 drivers
v000001e3865a7680_0 .net "nextPC", 31 0, L_000001e3865f2930;  1 drivers
v000001e3865a8300_0 .net "opcode", 5 0, L_000001e3865a7fe0;  1 drivers
v000001e3865a7cc0_0 .net "rd", 4 0, L_000001e3865a83a0;  1 drivers
v000001e3865a7860_0 .net "readData1", 31 0, L_000001e3865a8ec0;  1 drivers
v000001e3865a8620_0 .net "readData1_w", 31 0, L_000001e3866044f0;  1 drivers
v000001e3865a8940_0 .net "readData2", 31 0, L_000001e3865a9780;  1 drivers
v000001e3865a89e0_0 .net "rs", 4 0, L_000001e3865a6e60;  1 drivers
v000001e3865a79a0_0 .net "rst", 0 0, v000001e3865a7180_0;  1 drivers
v000001e3865a7a40_0 .net "rt", 4 0, L_000001e3865f21b0;  1 drivers
v000001e3865a8b20_0 .net "shamt", 31 0, L_000001e3865f22f0;  1 drivers
v000001e3865a7d60_0 .net "wire_instruction", 31 0, L_000001e3865a96a0;  1 drivers
v000001e3865a6fa0_0 .net "writeData", 31 0, L_000001e3866050d0;  1 drivers
v000001e3865a7ae0_0 .net "zero", 0 0, L_000001e386604d10;  1 drivers
L_000001e3865a7f40 .part L_000001e3865f2cf0, 26, 6;
L_000001e3865a7fe0 .functor MUXZ 6, L_000001e3865a7f40, L_000001e3865a9c58, L_000001e3865a9010, C4<>;
L_000001e3865a8080 .cmp/eq 6, L_000001e3865a7fe0, L_000001e3865a9ce8;
L_000001e3865a8120 .part L_000001e3865f2cf0, 11, 5;
L_000001e3865a81c0 .functor MUXZ 5, L_000001e3865a8120, L_000001e3865a9d30, L_000001e3865a8080, C4<>;
L_000001e3865a83a0 .functor MUXZ 5, L_000001e3865a81c0, L_000001e3865a9ca0, L_000001e3865a9470, C4<>;
L_000001e3865a6dc0 .part L_000001e3865f2cf0, 21, 5;
L_000001e3865a6e60 .functor MUXZ 5, L_000001e3865a6dc0, L_000001e3865a9d78, L_000001e3865a9710, C4<>;
L_000001e3865a8440 .part L_000001e3865f2cf0, 16, 5;
L_000001e3865f21b0 .functor MUXZ 5, L_000001e3865a8440, L_000001e3865a9dc0, L_000001e3865a9400, C4<>;
L_000001e3865f2110 .part L_000001e3865f2cf0, 0, 16;
L_000001e3865f3790 .functor MUXZ 16, L_000001e3865f2110, L_000001e3865a9e08, L_000001e3865a9080, C4<>;
L_000001e3865f2250 .part L_000001e3865f2cf0, 6, 5;
L_000001e3865f3330 .concat [ 5 32 0 0], L_000001e3865f2250, L_000001e3865a9e98;
L_000001e3865f2070 .functor MUXZ 37, L_000001e3865f3330, L_000001e3865a9e50, L_000001e3865a91d0, C4<>;
L_000001e3865f22f0 .part L_000001e3865f2070, 0, 32;
L_000001e3865f3a10 .part L_000001e3865f2cf0, 0, 6;
L_000001e3865f3150 .functor MUXZ 6, L_000001e3865f3a10, L_000001e3865a9ee0, L_000001e3865a8d70, C4<>;
L_000001e3865f2390 .part L_000001e3865f2cf0, 0, 26;
L_000001e3865f2b10 .concat [ 26 32 0 0], L_000001e3865f2390, L_000001e3865a9f70;
L_000001e3865f1cb0 .functor MUXZ 58, L_000001e3865f2b10, L_000001e3865a9f28, L_000001e3865a9860, C4<>;
L_000001e3865f1df0 .part L_000001e3865f1cb0, 0, 32;
L_000001e3865f27f0 .arith/sum 32, v000001e38654b7a0_0, L_000001e3865a9fb8;
L_000001e3865f3ab0 .cmp/eq 6, L_000001e3865a7fe0, L_000001e3865aa000;
L_000001e3865f2a70 .cmp/eq 6, L_000001e3865a7fe0, L_000001e3865aa048;
L_000001e3865f35b0 .concat [ 32 16 0 0], L_000001e3865f1df0, L_000001e3865aa090;
L_000001e3865f3830 .concat [ 6 26 0 0], L_000001e3865a7fe0, L_000001e3865aa0d8;
L_000001e3865f3b50 .cmp/eq 32, L_000001e3865f3830, L_000001e3865aa120;
L_000001e3865f2bb0 .cmp/eq 6, L_000001e3865f3150, L_000001e3865aa168;
L_000001e3865f2750 .concat [ 32 16 0 0], L_000001e3865a8ec0, L_000001e3865aa1b0;
L_000001e3865f2430 .concat [ 32 16 0 0], v000001e38654b7a0_0, L_000001e3865aa1f8;
L_000001e3865f2890 .part L_000001e3865f3790, 15, 1;
LS_000001e3865f2e30_0_0 .concat [ 1 1 1 1], L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890;
LS_000001e3865f2e30_0_4 .concat [ 1 1 1 1], L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890;
LS_000001e3865f2e30_0_8 .concat [ 1 1 1 1], L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890;
LS_000001e3865f2e30_0_12 .concat [ 1 1 1 1], L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890;
LS_000001e3865f2e30_0_16 .concat [ 1 1 1 1], L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890;
LS_000001e3865f2e30_0_20 .concat [ 1 1 1 1], L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890;
LS_000001e3865f2e30_0_24 .concat [ 1 1 1 1], L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890;
LS_000001e3865f2e30_0_28 .concat [ 1 1 1 1], L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890, L_000001e3865f2890;
LS_000001e3865f2e30_1_0 .concat [ 4 4 4 4], LS_000001e3865f2e30_0_0, LS_000001e3865f2e30_0_4, LS_000001e3865f2e30_0_8, LS_000001e3865f2e30_0_12;
LS_000001e3865f2e30_1_4 .concat [ 4 4 4 4], LS_000001e3865f2e30_0_16, LS_000001e3865f2e30_0_20, LS_000001e3865f2e30_0_24, LS_000001e3865f2e30_0_28;
L_000001e3865f2e30 .concat [ 16 16 0 0], LS_000001e3865f2e30_1_0, LS_000001e3865f2e30_1_4;
L_000001e3865f1f30 .concat [ 16 32 0 0], L_000001e3865f3790, L_000001e3865f2e30;
L_000001e3865f1e90 .arith/sum 48, L_000001e3865f2430, L_000001e3865f1f30;
L_000001e3865f3510 .functor MUXZ 48, L_000001e3865f1e90, L_000001e3865f2750, L_000001e3865a97f0, C4<>;
L_000001e3865f3010 .functor MUXZ 48, L_000001e3865f3510, L_000001e3865f35b0, L_000001e3865a9320, C4<>;
L_000001e3865f2f70 .part L_000001e3865f3010, 0, 32;
L_000001e3865f2930 .functor MUXZ 32, L_000001e3865f27f0, L_000001e3865f2f70, v000001e38654a120_0, C4<>;
L_000001e3865f2cf0 .functor MUXZ 32, L_000001e3865a96a0, L_000001e3865aa288, L_000001e3865a9b70, C4<>;
L_000001e3865f3650 .cmp/eq 6, L_000001e3865a7fe0, L_000001e3865aa360;
L_000001e3865f3290 .cmp/eq 6, L_000001e3865a7fe0, L_000001e3865aa3a8;
L_000001e3865f38d0 .cmp/eq 6, L_000001e3865a7fe0, L_000001e3865aa3f0;
L_000001e3865f3470 .concat [ 16 16 0 0], L_000001e3865f3790, L_000001e3865aa438;
L_000001e3865f26b0 .part L_000001e3865f3790, 15, 1;
LS_000001e3865f36f0_0_0 .concat [ 1 1 1 1], L_000001e3865f26b0, L_000001e3865f26b0, L_000001e3865f26b0, L_000001e3865f26b0;
LS_000001e3865f36f0_0_4 .concat [ 1 1 1 1], L_000001e3865f26b0, L_000001e3865f26b0, L_000001e3865f26b0, L_000001e3865f26b0;
LS_000001e3865f36f0_0_8 .concat [ 1 1 1 1], L_000001e3865f26b0, L_000001e3865f26b0, L_000001e3865f26b0, L_000001e3865f26b0;
LS_000001e3865f36f0_0_12 .concat [ 1 1 1 1], L_000001e3865f26b0, L_000001e3865f26b0, L_000001e3865f26b0, L_000001e3865f26b0;
L_000001e3865f36f0 .concat [ 4 4 4 4], LS_000001e3865f36f0_0_0, LS_000001e3865f36f0_0_4, LS_000001e3865f36f0_0_8, LS_000001e3865f36f0_0_12;
L_000001e3865f2c50 .concat [ 16 16 0 0], L_000001e3865f3790, L_000001e3865f36f0;
L_000001e3865f2d90 .functor MUXZ 32, L_000001e3865f2c50, L_000001e3865f3470, L_000001e3865a90f0, C4<>;
L_000001e3865f2ed0 .concat [ 6 26 0 0], L_000001e3865a7fe0, L_000001e3865aa480;
L_000001e3865f31f0 .cmp/eq 32, L_000001e3865f2ed0, L_000001e3865aa4c8;
L_000001e3865f3970 .cmp/eq 6, L_000001e3865f3150, L_000001e3865aa510;
L_000001e386604270 .cmp/eq 6, L_000001e3865f3150, L_000001e3865aa558;
L_000001e386605990 .cmp/eq 6, L_000001e3865a7fe0, L_000001e3865aa5a0;
L_000001e3866049f0 .functor MUXZ 32, L_000001e3865f2d90, L_000001e3865aa5e8, L_000001e386605990, C4<>;
L_000001e386604630 .functor MUXZ 32, L_000001e3866049f0, L_000001e3865f22f0, L_000001e3865a9390, C4<>;
L_000001e386604090 .concat [ 6 26 0 0], L_000001e3865a7fe0, L_000001e3865aa630;
L_000001e386605350 .cmp/eq 32, L_000001e386604090, L_000001e3865aa678;
L_000001e386604590 .cmp/eq 6, L_000001e3865f3150, L_000001e3865aa6c0;
L_000001e3866046d0 .cmp/eq 6, L_000001e3865f3150, L_000001e3865aa708;
L_000001e386605710 .cmp/eq 6, L_000001e3865a7fe0, L_000001e3865aa750;
L_000001e386605530 .functor MUXZ 32, L_000001e3865a8ec0, v000001e38654b7a0_0, L_000001e386605710, C4<>;
L_000001e3866044f0 .functor MUXZ 32, L_000001e386605530, L_000001e3865a9780, L_000001e3865a94e0, C4<>;
S_000001e386510700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001e386510570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e386507ef0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e3865a9b00 .functor NOT 1, v000001e386518680_0, C4<0>, C4<0>, C4<0>;
v000001e386519440_0 .net *"_ivl_0", 0 0, L_000001e3865a9b00;  1 drivers
v000001e386518540_0 .net "in1", 31 0, L_000001e3865a9780;  alias, 1 drivers
v000001e386517a00_0 .net "in2", 31 0, L_000001e386604630;  alias, 1 drivers
v000001e3865189a0_0 .net "out", 31 0, L_000001e3866053f0;  alias, 1 drivers
v000001e386518ae0_0 .net "s", 0 0, v000001e386518680_0;  alias, 1 drivers
L_000001e3866053f0 .functor MUXZ 32, L_000001e386604630, L_000001e3865a9780, L_000001e3865a9b00, C4<>;
S_000001e3864b4520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001e386510570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e3865a0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001e3865a00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001e3865a0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001e3865a0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001e3865a0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001e3865a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e3865a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e3865a0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001e3865a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e3865a0288 .param/l "j" 0 4 12, C4<000010>;
P_000001e3865a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e3865a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e3865a0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001e3865a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e3865a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e3865a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e3865a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e3865a0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001e3865a0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001e3865a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e3865a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e3865a0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001e3865a0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001e3865a0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001e3865a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e3865a0608 .param/l "xori" 0 4 8, C4<001110>;
v000001e386518e00_0 .var "ALUOp", 3 0;
v000001e386518680_0 .var "ALUSrc", 0 0;
v000001e3865194e0_0 .var "MemReadEn", 0 0;
v000001e386518ea0_0 .var "MemWriteEn", 0 0;
v000001e3865193a0_0 .var "MemtoReg", 0 0;
v000001e386519120_0 .var "RegDst", 0 0;
v000001e386517aa0_0 .var "RegWriteEn", 0 0;
v000001e386517e60_0 .net "funct", 5 0, L_000001e3865f3150;  alias, 1 drivers
v000001e386518040_0 .var "hlt", 0 0;
v000001e386518f40_0 .net "opcode", 5 0, L_000001e3865a7fe0;  alias, 1 drivers
v000001e386517be0_0 .net "rst", 0 0, v000001e3865a7180_0;  alias, 1 drivers
E_000001e386508470 .event anyedge, v000001e386517be0_0, v000001e386518f40_0, v000001e386517e60_0;
S_000001e3864b4770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001e386510570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001e3865080b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001e3865a96a0 .functor BUFZ 32, L_000001e3865f33d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e386519260_0 .net "Data_Out", 31 0, L_000001e3865a96a0;  alias, 1 drivers
v000001e386518360 .array "InstMem", 0 1023, 31 0;
v000001e386518180_0 .net *"_ivl_0", 31 0, L_000001e3865f33d0;  1 drivers
v000001e386517c80_0 .net *"_ivl_3", 9 0, L_000001e3865f1fd0;  1 drivers
v000001e386518220_0 .net *"_ivl_4", 11 0, L_000001e3865f24d0;  1 drivers
L_000001e3865aa240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e386518720_0 .net *"_ivl_7", 1 0, L_000001e3865aa240;  1 drivers
v000001e386518a40_0 .net "addr", 31 0, v000001e38654b7a0_0;  alias, 1 drivers
v000001e386518b80_0 .var/i "i", 31 0;
L_000001e3865f33d0 .array/port v000001e386518360, L_000001e3865f24d0;
L_000001e3865f1fd0 .part v000001e38654b7a0_0, 0, 10;
L_000001e3865f24d0 .concat [ 10 2 0 0], L_000001e3865f1fd0, L_000001e3865aa240;
S_000001e3865669c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001e386510570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001e3865a8ec0 .functor BUFZ 32, L_000001e3865f1d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3865a9780 .functor BUFZ 32, L_000001e3865f29d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e386519300_0 .net *"_ivl_0", 31 0, L_000001e3865f1d50;  1 drivers
v000001e386519580_0 .net *"_ivl_10", 6 0, L_000001e3865f2610;  1 drivers
L_000001e3865aa318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3864f4590_0 .net *"_ivl_13", 1 0, L_000001e3865aa318;  1 drivers
v000001e3864f4c70_0 .net *"_ivl_2", 6 0, L_000001e3865f30b0;  1 drivers
L_000001e3865aa2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e38654bac0_0 .net *"_ivl_5", 1 0, L_000001e3865aa2d0;  1 drivers
v000001e38654a940_0 .net *"_ivl_8", 31 0, L_000001e3865f29d0;  1 drivers
v000001e38654b2a0_0 .net "clk", 0 0, L_000001e3865a9550;  alias, 1 drivers
v000001e38654a300_0 .var/i "i", 31 0;
v000001e38654a8a0_0 .net "readData1", 31 0, L_000001e3865a8ec0;  alias, 1 drivers
v000001e38654bb60_0 .net "readData2", 31 0, L_000001e3865a9780;  alias, 1 drivers
v000001e38654a080_0 .net "readRegister1", 4 0, L_000001e3865a6e60;  alias, 1 drivers
v000001e38654b480_0 .net "readRegister2", 4 0, L_000001e3865f21b0;  alias, 1 drivers
v000001e38654ab20 .array "registers", 31 0, 31 0;
v000001e38654b520_0 .net "rst", 0 0, v000001e3865a7180_0;  alias, 1 drivers
v000001e38654ba20_0 .net "we", 0 0, v000001e386517aa0_0;  alias, 1 drivers
v000001e38654ad00_0 .net "writeData", 31 0, L_000001e3866050d0;  alias, 1 drivers
v000001e38654a9e0_0 .net "writeRegister", 4 0, L_000001e3865f2570;  alias, 1 drivers
E_000001e3865082f0/0 .event negedge, v000001e386517be0_0;
E_000001e3865082f0/1 .event posedge, v000001e38654b2a0_0;
E_000001e3865082f0 .event/or E_000001e3865082f0/0, E_000001e3865082f0/1;
L_000001e3865f1d50 .array/port v000001e38654ab20, L_000001e3865f30b0;
L_000001e3865f30b0 .concat [ 5 2 0 0], L_000001e3865a6e60, L_000001e3865aa2d0;
L_000001e3865f29d0 .array/port v000001e38654ab20, L_000001e3865f2610;
L_000001e3865f2610 .concat [ 5 2 0 0], L_000001e3865f21b0, L_000001e3865aa318;
S_000001e386566b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001e3865669c0;
 .timescale 0 0;
v000001e386518cc0_0 .var/i "i", 31 0;
S_000001e3864b1bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001e386510570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e3865083b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e3865a92b0 .functor NOT 1, v000001e386519120_0, C4<0>, C4<0>, C4<0>;
v000001e38654a620_0 .net *"_ivl_0", 0 0, L_000001e3865a92b0;  1 drivers
v000001e38654a260_0 .net "in1", 4 0, L_000001e3865f21b0;  alias, 1 drivers
v000001e38654a800_0 .net "in2", 4 0, L_000001e3865a83a0;  alias, 1 drivers
v000001e38654abc0_0 .net "out", 4 0, L_000001e3865f2570;  alias, 1 drivers
v000001e386549fe0_0 .net "s", 0 0, v000001e386519120_0;  alias, 1 drivers
L_000001e3865f2570 .functor MUXZ 5, L_000001e3865a83a0, L_000001e3865f21b0, L_000001e3865a92b0, C4<>;
S_000001e3864b1d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001e386510570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e3865084b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e3865a99b0 .functor NOT 1, v000001e3865193a0_0, C4<0>, C4<0>, C4<0>;
v000001e38654b660_0 .net *"_ivl_0", 0 0, L_000001e3865a99b0;  1 drivers
v000001e38654aa80_0 .net "in1", 31 0, v000001e38654ae40_0;  alias, 1 drivers
v000001e38654bc00_0 .net "in2", 31 0, v000001e38654a440_0;  alias, 1 drivers
v000001e38654bde0_0 .net "out", 31 0, L_000001e3866050d0;  alias, 1 drivers
v000001e38654ac60_0 .net "s", 0 0, v000001e3865193a0_0;  alias, 1 drivers
L_000001e3866050d0 .functor MUXZ 32, v000001e38654a440_0, v000001e38654ae40_0, L_000001e3865a99b0, C4<>;
S_000001e38649dd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001e386510570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e38649def0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e38649df28 .param/l "AND" 0 9 12, C4<0010>;
P_000001e38649df60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e38649df98 .param/l "OR" 0 9 12, C4<0011>;
P_000001e38649dfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e38649e008 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e38649e040 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e38649e078 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e38649e0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e38649e0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e38649e120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e38649e158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e3865aa798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e38654be80_0 .net/2u *"_ivl_0", 31 0, L_000001e3865aa798;  1 drivers
v000001e38654ada0_0 .net "opSel", 3 0, v000001e386518e00_0;  alias, 1 drivers
v000001e38654b980_0 .net "operand1", 31 0, L_000001e3866044f0;  alias, 1 drivers
v000001e38654aee0_0 .net "operand2", 31 0, L_000001e3866053f0;  alias, 1 drivers
v000001e38654ae40_0 .var "result", 31 0;
v000001e38654af80_0 .net "zero", 0 0, L_000001e386604d10;  alias, 1 drivers
E_000001e3865084f0 .event anyedge, v000001e386518e00_0, v000001e38654b980_0, v000001e3865189a0_0;
L_000001e386604d10 .cmp/eq 32, v000001e38654ae40_0, L_000001e3865aa798;
S_000001e3864e4a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001e386510570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001e3865a0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001e3865a0688 .param/l "add" 0 4 5, C4<100000>;
P_000001e3865a06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e3865a06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001e3865a0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001e3865a0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001e3865a07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e3865a07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e3865a0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e3865a0848 .param/l "j" 0 4 12, C4<000010>;
P_000001e3865a0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001e3865a08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e3865a08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001e3865a0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e3865a0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001e3865a0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001e3865a09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e3865a0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001e3865a0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001e3865a0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001e3865a0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e3865a0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e3865a0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001e3865a0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001e3865a0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e3865a0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001e38654a120_0 .var "PCsrc", 0 0;
v000001e38654a3a0_0 .net "funct", 5 0, L_000001e3865f3150;  alias, 1 drivers
v000001e38654b160_0 .net "opcode", 5 0, L_000001e3865a7fe0;  alias, 1 drivers
v000001e38654bca0_0 .net "operand1", 31 0, L_000001e3865a8ec0;  alias, 1 drivers
v000001e38654b020_0 .net "operand2", 31 0, L_000001e3866053f0;  alias, 1 drivers
v000001e38654b0c0_0 .net "rst", 0 0, v000001e3865a7180_0;  alias, 1 drivers
E_000001e3865085f0/0 .event anyedge, v000001e386517be0_0, v000001e386518f40_0, v000001e38654a8a0_0, v000001e3865189a0_0;
E_000001e3865085f0/1 .event anyedge, v000001e386517e60_0;
E_000001e3865085f0 .event/or E_000001e3865085f0/0, E_000001e3865085f0/1;
S_000001e3864e4bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001e386510570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e38654b5c0 .array "DataMem", 0 1023, 31 0;
v000001e38654a6c0_0 .net "address", 31 0, v000001e38654ae40_0;  alias, 1 drivers
v000001e38654a4e0_0 .net "clock", 0 0, L_000001e3865a8d00;  1 drivers
v000001e38654b200_0 .net "data", 31 0, L_000001e3865a9780;  alias, 1 drivers
v000001e38654bd40_0 .var/i "i", 31 0;
v000001e38654a440_0 .var "q", 31 0;
v000001e38654b700_0 .net "rden", 0 0, v000001e3865194e0_0;  alias, 1 drivers
v000001e38654a760_0 .net "wren", 0 0, v000001e386518ea0_0;  alias, 1 drivers
E_000001e386507b30 .event posedge, v000001e38654a4e0_0;
S_000001e3864cd0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001e386510570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e3865080f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e38654b340_0 .net "PCin", 31 0, L_000001e3865f2930;  alias, 1 drivers
v000001e38654b7a0_0 .var "PCout", 31 0;
v000001e38654a1c0_0 .net "clk", 0 0, L_000001e3865a9550;  alias, 1 drivers
v000001e38654b3e0_0 .net "rst", 0 0, v000001e3865a7180_0;  alias, 1 drivers
    .scope S_000001e3864e4a20;
T_0 ;
    %wait E_000001e3865085f0;
    %load/vec4 v000001e38654b0c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e38654a120_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e38654b160_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e38654bca0_0;
    %load/vec4 v000001e38654b020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001e38654b160_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001e38654bca0_0;
    %load/vec4 v000001e38654b020_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001e38654b160_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001e38654b160_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001e38654b160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001e38654a3a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001e38654a120_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e3864cd0b0;
T_1 ;
    %wait E_000001e3865082f0;
    %load/vec4 v000001e38654b3e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e38654b7a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e38654b340_0;
    %assign/vec4 v000001e38654b7a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e3864b4770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e386518b80_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e386518b80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e386518b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %load/vec4 v000001e386518b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e386518b80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e386518360, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e3864b4520;
T_3 ;
    %wait E_000001e386508470;
    %load/vec4 v000001e386517be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e386518040_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e386518680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e386517aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e386518ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e3865193a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e3865194e0_0, 0;
    %assign/vec4 v000001e386519120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e386518040_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e386518e00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e386518680_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e386517aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e386518ea0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e3865193a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e3865194e0_0, 0, 1;
    %store/vec4 v000001e386519120_0, 0, 1;
    %load/vec4 v000001e386518f40_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518040_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386519120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386517aa0_0, 0;
    %load/vec4 v000001e386517e60_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518680_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518680_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386517aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386519120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518680_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386517aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e386519120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518680_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386517aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518680_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386517aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518680_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386517aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518680_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386517aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518680_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3865194e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386517aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3865193a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e386518680_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e386518e00_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e3865669c0;
T_4 ;
    %wait E_000001e3865082f0;
    %fork t_1, S_000001e386566b50;
    %jmp t_0;
    .scope S_000001e386566b50;
t_1 ;
    %load/vec4 v000001e38654b520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e386518cc0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e386518cc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e386518cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654ab20, 0, 4;
    %load/vec4 v000001e386518cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e386518cc0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e38654ba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e38654ad00_0;
    %load/vec4 v000001e38654a9e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654ab20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654ab20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e3865669c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e3865669c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e38654a300_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e38654a300_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e38654a300_0;
    %ix/getv/s 4, v000001e38654a300_0;
    %load/vec4a v000001e38654ab20, 4;
    %ix/getv/s 4, v000001e38654a300_0;
    %load/vec4a v000001e38654ab20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e38654a300_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e38654a300_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e38649dd60;
T_6 ;
    %wait E_000001e3865084f0;
    %load/vec4 v000001e38654ada0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e38654b980_0;
    %load/vec4 v000001e38654aee0_0;
    %add;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e38654b980_0;
    %load/vec4 v000001e38654aee0_0;
    %sub;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e38654b980_0;
    %load/vec4 v000001e38654aee0_0;
    %and;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e38654b980_0;
    %load/vec4 v000001e38654aee0_0;
    %or;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e38654b980_0;
    %load/vec4 v000001e38654aee0_0;
    %xor;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e38654b980_0;
    %load/vec4 v000001e38654aee0_0;
    %or;
    %inv;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e38654b980_0;
    %load/vec4 v000001e38654aee0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e38654aee0_0;
    %load/vec4 v000001e38654b980_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e38654b980_0;
    %ix/getv 4, v000001e38654aee0_0;
    %shiftl 4;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e38654b980_0;
    %ix/getv 4, v000001e38654aee0_0;
    %shiftr 4;
    %assign/vec4 v000001e38654ae40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e3864e4bb0;
T_7 ;
    %wait E_000001e386507b30;
    %load/vec4 v000001e38654b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e38654a6c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e38654b5c0, 4;
    %assign/vec4 v000001e38654a440_0, 0;
T_7.0 ;
    %load/vec4 v000001e38654a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e38654b200_0;
    %ix/getv 3, v000001e38654a6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e3864e4bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e38654bd40_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001e38654bd40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e38654bd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %load/vec4 v000001e38654bd40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e38654bd40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e38654b5c0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001e3864e4bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e38654bd40_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e38654bd40_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e38654bd40_0;
    %load/vec4a v000001e38654b5c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001e38654bd40_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e38654bd40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e38654bd40_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e386510570;
T_10 ;
    %wait E_000001e3865082f0;
    %load/vec4 v000001e3865a79a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3865a7540_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e3865a7540_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e3865a7540_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e386510250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3865a70e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3865a7180_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e386510250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e3865a70e0_0;
    %inv;
    %assign/vec4 v000001e3865a70e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e386510250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3865a7180_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3865a7180_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001e3865a8a80_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
