read_verilog ../top.v
proc
 sat -prove-x x 1  middle
