/*
 * Sleep command for S5PC110
 *
 *  Copyright (C) 2005-2008 Samsung Electronics
 *  Kyungmin Park <kyungmin.park@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <common.h>
#include <command.h>
#include <i2c.h>
#include <serial.h>
#include <stdio_dev.h>
#include <onenand_uboot.h>
#include <asm/io.h>
#include <asm/arch/cpu.h>
#include <asm/arch/power.h>
#include <asm/arch/clock.h>
#include <asm/arch/sys_proto.h>
#include "sleep.h"

#include <linux/mtd/mtd.h>
#include <linux/mtd/onenand.h>

struct stack {
	u32 irq[3];
	u32 abt[3];
	u32 und[3];
} ____cacheline_aligned;

static struct stack stacks[1];

enum {
	SLEEP_WFI,
	SLEEP_REGISTER,
};

static void __board_sleep_init(void) { }

void board_sleep_init(void)
	__attribute__((weak, alias("__board_sleep_init")));

extern void board_sleep_init_late(void);

struct regs_to_save {
	unsigned int	start_address;
	unsigned int	size;
};

static struct regs_to_save core_save[] = {
	{ .start_address = 0xE0100200, .size = 7 },
	{ .start_address = 0xE0100280, .size = 2 },
	{ .start_address = 0xE0100300, .size = 8 },
	{ .start_address = 0xE0100460, .size = 5 },
	{ .start_address = 0xE0100480, .size = 3 },
	{ .start_address = 0xE0100500, .size = 1 },
	{ .start_address = 0xE0107008, .size = 1 },
	{ .start_address = 0xE0103000, .size = 3 }, /* DCGIDC_MAP* */
	{ .start_address = 0xE0103020, .size = 2 }, /* DCGPREF_MAP* */
	{ .start_address = 0xE0103040, .size = 1 }, /* DVCIDX_MAP */
	{ .start_address = 0xE0103060, .size = 2 }, /* FREQ_CPU/DPM */
	{ .start_address = 0xE0103080, .size = 1 }, /* DVSEMCLK_EN */
	{ .start_address = 0xE0103084, .size = 1 }, /* MAXPERF */
};

static unsigned int buf_core_save[7 + 2 + 8 + 5 + 3 + 1 + 1 +
				3 + 2 + 1 + 2 + 1 + 1];

static struct regs_to_save gpio_save[] = {
	{ .start_address = 0xE0200000, .size = 6 },
	{ .start_address = 0xE0200020, .size = 6 },
	{ .start_address = 0xE0200040, .size = 6 },
	{ .start_address = 0xE0200060, .size = 6 },
	{ .start_address = 0xE0200080, .size = 6 },
	{ .start_address = 0xE02000A0, .size = 6 },
	{ .start_address = 0xE02000C0, .size = 6 },
	{ .start_address = 0xE02000E0, .size = 6 },
	{ .start_address = 0xE0200100, .size = 6 },
	{ .start_address = 0xE0200120, .size = 6 },
	{ .start_address = 0xE0200140, .size = 6 },
	{ .start_address = 0xE0200160, .size = 6 },
	{ .start_address = 0xE0200180, .size = 6 },
	{ .start_address = 0xE02001A0, .size = 6 },
	{ .start_address = 0xE02001C0, .size = 6 },
	{ .start_address = 0xE02001E0, .size = 6 },
	{ .start_address = 0xE0200200, .size = 6 },
	{ .start_address = 0xE0200220, .size = 6 },
	{ .start_address = 0xE0200240, .size = 6 },
	{ .start_address = 0xE0200260, .size = 6 },
	{ .start_address = 0xE0200280, .size = 6 },
	{ .start_address = 0xE02002A0, .size = 6 },
	{ .start_address = 0xE02002C0, .size = 6 },
	{ .start_address = 0xE02002E0, .size = 6 },
	{ .start_address = 0xE0200300, .size = 6 },
	{ .start_address = 0xE0200320, .size = 6 },
	{ .start_address = 0xE0200340, .size = 6 },
	{ .start_address = 0xE0200360, .size = 6 },
	{ .start_address = 0xE0200380, .size = 6 },
	{ .start_address = 0xE02003A0, .size = 6 },
	{ .start_address = 0xE02003C0, .size = 6 },
	{ .start_address = 0xE02003E0, .size = 6 },
	{ .start_address = 0xE0200400, .size = 6 },
	{ .start_address = 0xE0200420, .size = 6 },
	{ .start_address = 0xE0200440, .size = 6 },
	{ .start_address = 0xE0200460, .size = 6 },
	{ .start_address = 0xE0200480, .size = 6 },
	{ .start_address = 0xE02004A0, .size = 6 },
	{ .start_address = 0xE02004C0, .size = 6 },
	{ .start_address = 0xE02004E0, .size = 6 },
	{ .start_address = 0xE0200500, .size = 6 },
	{ .start_address = 0xE0200520, .size = 6 },
	{ .start_address = 0xE0200540, .size = 6 },
	{ .start_address = 0xE0200560, .size = 6 },
	{ .start_address = 0xE0200580, .size = 6 },
	{ .start_address = 0xE02005A0, .size = 6 },
	{ .start_address = 0xE02005C0, .size = 6 },
	{ .start_address = 0xE02005E0, .size = 6 },
	{ .start_address = 0xE0200608, .size = 2 },
	{ .start_address = 0xE0200628, .size = 2 },
	{ .start_address = 0xE0200648, .size = 2 },
	{ .start_address = 0xE0200700, .size = 22 },
	{ .start_address = 0xE0200900, .size = 22 },
	{ .start_address = 0xE0200A00, .size = 22 },
};

static unsigned int buf_gpio_save[6 * 8 * 6 + 2 * 3 + 22 * 3];

static struct regs_to_save irq_save[] = {
	{ .start_address = 0xF200000C, .size = 2 },
	{ .start_address = 0xF2000018, .size = 1 },
	{ .start_address = 0xF210000C, .size = 2 },
	{ .start_address = 0xF2100018, .size = 1 },
	{ .start_address = 0xF220000C, .size = 2 },
	{ .start_address = 0xF2200018, .size = 1 },
	{ .start_address = 0xF230000C, .size = 2 },
	{ .start_address = 0xF2300018, .size = 1 },
};

static unsigned int buf_irq_save[(2 + 1) * 4];

static struct regs_to_save sromc_save[] = {
	{ .start_address = 0xE8000000, .size = 7 },
};

static unsigned int buf_sromc_save[7];

static struct regs_to_save uart_save[] = {
	{ .start_address = 0xE2900000, .size = 4 },
	{ .start_address = 0xE2900028, .size = 2 },
	{ .start_address = 0xE2900038, .size = 1 },
	{ .start_address = 0xE2900400, .size = 4 },
	{ .start_address = 0xE2900428, .size = 2 },
	{ .start_address = 0xE2900438, .size = 1 },
	{ .start_address = 0xE2900800, .size = 4 },
	{ .start_address = 0xE2900828, .size = 2 },
	{ .start_address = 0xE2900838, .size = 1 },
	{ .start_address = 0xE2900C00, .size = 4 },
	{ .start_address = 0xE2900C28, .size = 2 },
	{ .start_address = 0xE2900C38, .size = 1 },
};
static unsigned int buf_uart_save[(4 + 2 + 1) * 4];

static struct regs_to_save power_setting_save[] = {
	{ .start_address = S5PC110_OSC_CON, .size = 1}, /* OSC_CON */
	{ .start_address = S5PC110_PWR_CFG, .size = 5}, /* PWR_CFG ~ NORMAL_CFG */
	{ .start_address = S5PC110_IDLE_CFG, .size = 1},
	{ .start_address = S5PC110_STOP_CFG, .size = 2}, /* ~ STOP_MEM_CFG */
	{ .start_address = S5PC110_SLEEP_CFG, .size = 1},

	{ .start_address = S5PC110_OSC_FREQ, .size = 3}, /* ~ PWR_STABLE */
	{ .start_address = S5PC110_MTC_STABLE, .size = 2}, /* ~ CLAMP_STABLE */
	{ .start_address = S5PC110_OTHERS, .size = 1},
	{ .start_address = S5PC110_MIE_CONTROL, .size = 2}, /* ~ HDMI_CONTROL */
	{ .start_address = S5PC110_USB_PHY_CON, .size = 5}, /* ~ PS_HOLD_CONTROL */
	{ .start_address = S5PC110_INFORM0, .size = 8}, /* ~ INFORM7 */
};
static unsigned int buf_power_setting_save[1 + 5 + 1 + 2 + 1 +
					3 + 2 + 1 + 2 + 5 + 8];

static struct regs_to_save clock_setting_save[] = {
	{ .start_address = S5PC110_APLL_LOCK, .size = 1},
	{ .start_address = S5PC110_MPLL_LOCK, .size = 1},
	{ .start_address = S5PC110_EPLL_LOCK, .size = 1},
	{ .start_address = S5PC110_VPLL_LOCK, .size = 1},
	{ .start_address = S5PC110_APLL_CON, .size = 1},
	{ .start_address = S5PC110_MPLL_CON, .size = 1},
	{ .start_address = S5PC110_EPLL_CON, .size = 1},
	{ .start_address = S5PC110_VPLL_CON, .size = 1},
};
static unsigned int buf_clock_setting_save[8];

static unsigned int reg_others;

void s5pc110_save_reg(struct regs_to_save *list,
		unsigned int *buf, int length)
{
	int i;
	int j;

	for (i = 0; i < length; i++) {
		for (j = 0; j < list[i].size; j++) {
			*buf = readl((unsigned int *)
					(list[i].start_address+j * 4));
			buf++;
		}
	}
}

void s5pc110_save_regs(void)
{
	reg_others = readl(S5PC110_OTHERS);
	s5pc110_save_reg(gpio_save, buf_gpio_save, ARRAY_SIZE(gpio_save));
	s5pc110_save_reg(irq_save, buf_irq_save, ARRAY_SIZE(irq_save));
	s5pc110_save_reg(core_save, buf_core_save, ARRAY_SIZE(core_save));
	s5pc110_save_reg(sromc_save, buf_sromc_save, ARRAY_SIZE(sromc_save));
	s5pc110_save_reg(uart_save, buf_uart_save, ARRAY_SIZE(uart_save));

	s5pc110_save_reg(power_setting_save, buf_power_setting_save,
			ARRAY_SIZE(power_setting_save));
	s5pc110_save_reg(clock_setting_save, buf_clock_setting_save,
			ARRAY_SIZE(clock_setting_save));
}

void s5pc110_restore_reg(struct regs_to_save *list,
		unsigned int *buf, int length)
{
	int i;
	int j;

	for (i = 0; i < length; i++) {
		for (j = 0; j < list[i].size; j++) {
			writel(*buf, (unsigned int *)
					(list[i].start_address+j * 4));

			if (s5pc1xx_get_cpu_rev() == 0) {
				unsigned int tmp;
				tmp = readl((unsigned int *)
						(list[i].start_address+j * 4));
			}

			buf++;
		}
	}

}

void s5pc110_restore_regs(void)
{
	s5pc110_restore_reg(uart_save, buf_uart_save, ARRAY_SIZE(uart_save));
	s5pc110_restore_reg(sromc_save, buf_sromc_save, ARRAY_SIZE(sromc_save));
	s5pc110_restore_reg(core_save, buf_core_save, ARRAY_SIZE(core_save));
	s5pc110_restore_reg(irq_save, buf_irq_save, ARRAY_SIZE(irq_save));
	s5pc110_restore_reg(gpio_save, buf_gpio_save, ARRAY_SIZE(gpio_save));

	s5pc110_restore_reg(power_setting_save, buf_power_setting_save,
			ARRAY_SIZE(power_setting_save));
	s5pc110_restore_reg(clock_setting_save, buf_clock_setting_save,
			ARRAY_SIZE(clock_setting_save));
}

void s5pc110_wakeup(void)
{
	struct mtd_info *mtd = &onenand_mtd;
	struct onenand_chip *onenand_chip= mtd->priv;

	struct stack *stk = &stacks[0];
	__asm__ (
			"msr    cpsr_c, %1\n\t"
			"add    sp, %0, %2\n\t"
			"msr    cpsr_c, %3\n\t"
			"add    sp, %0, %4\n\t"
			"msr    cpsr_c, %5\n\t"
			"add    sp, %0, %6\n\t"
			"msr    cpsr_c, %7"
			:
			: "r" (stk),
			"I" (PSR_F_BIT | PSR_I_BIT | IRQ_MODE),
			"I" (offsetof(struct stack, irq[0])),
			"I" (PSR_F_BIT | PSR_I_BIT | ABT_MODE),
			"I" (offsetof(struct stack, abt[0])),
			"I" (PSR_F_BIT | PSR_I_BIT | UND_MODE),
			"I" (offsetof(struct stack, und[0])),
			"I" (PSR_F_BIT | PSR_I_BIT | SVC_MODE)
			: "r14");

	s5pc110_restore_regs();

	reg_others |= (1 << 31); /* GPIO */
	reg_others |= (1 << 30); /* CF I/O */
	reg_others |= (1 << 29); /* MMC */
	reg_others |= (1 << 28); /* UART */
	writel(reg_others, S5PC110_OTHERS);

	printf("Wakeup Source: (0x%08x) ", readl(S5PC110_WAKEUP_STAT));
	if (readl(S5PC110_WAKEUP_STAT) | 0x01) {
		printf("/ Pending EINT: 0X %2.2X %2.2X %2.2X %2.2X",
				readl(0xE0200F4C),
				readl(0xE0200F48),
				readl(0xE0200F44),
				readl(0xE0200F40));
	}
	puts("\n");

	timer_init();
#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
	/* init_func_i2c */
	i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
#endif
#ifdef CONFIG_SERIAL_MULTI
	serial_initialize();
#endif
	stdio_init_resume();   /* get the devices list going. */

#if defined(CONFIG_CMD_ONENAND)
	/* unlock all */
	onenand_chip->unlock_all(mtd);
#endif

	return;
}

static int s5pc110_sleep(int mode)
{
	unsigned long regs_save[16];
	unsigned int value;
	int i;

	puts("Entering s5pc110_sleep();\n");

	board_sleep_init();

	value = readl(S5PC110_WAKEUP_MASK);
	value |= (1 << 15);
	value |= (1 << 14);
	value |= (1 << 13);
	value |= (1 << 12);
	value |= (1 << 11);
	value |= (1 << 10);
	value |= (1 << 9);
	value |= (1 << 5);
	value |= (1 << 4);
	value |= (1 << 3);
	value |= (1 << 2);
	value |= (1 << 1);

	value &= ~(1 << 2); /* RTC_TICK. To check temperature while charging */
	value &= ~(1 << 1);

	writel(value, S5PC110_WAKEUP_MASK);
	printf("WAKEUP_MASK = 0x%8.8x (%8.8x)\n", value, readl(S5PC110_WAKEUP_MASK));

	value = readl(S5PC110_EINT_WAKEUP_MASK);
	value = 0xFFFFFFFF;
	value &= ~(1 << 7);       /* AP_PMIC_IRQ */
	value &= ~(1 << 22);      /* nPOWER */
	/*      value &= ~(1 << 23);*/    /* JACK_nINT */
	value &= ~(1 << 24);      /* KBR(0) */
	value &= ~(1 << 25);      /* KBR(1) */
	/*      value &= ~(1 << 28);*/    /* T-Flash */
	writel(value, S5PC110_EINT_WAKEUP_MASK);
	value = readl(S5PC110_EINT_WAKEUP_MASK);
	for (i = 0; i < 4; i++)
		value = readl(0xE0200F40 + i * 4);

	s5pc110_save_regs();

	board_sleep_init_late();

	writel((unsigned long) s5pc110_cpu_resume, S5PC110_INFORM0);

	value = readl(S5PC110_SLEEP_CFG);
	value &= ~(1 << 0); /* OSC_EN off */
	value &= ~(1 << 1); /* USBOSC_EN off */
	writel(value, S5PC110_SLEEP_CFG);

	value = readl(S5PC110_PWR_CFG);
	value &= ~S5PC110_CFG_STANDBYWFI_MASK;
	if (mode == SLEEP_WFI) {
		if (s5pc1xx_get_cpu_rev() == 0) {
			puts("ERRATA MODE\n");
			value |= S5PC110_CFG_STANDBYWFI_IGNORE;
		} else {
			value |= S5PC110_CFG_STANDBYWFI_SLEEP;
		}
	} else {
		value |= S5PC110_CFG_STANDBYWFI_IGNORE;
	}

	writel(value, S5PC110_PWR_CFG);

	/* F2000000: VICIRQSTATUS-irq0 */
	writel(0xffffffff, 0xF2000000 + 0x14); /* VIC_INT_ENABLE_CLEAR */
	writel(0xffffffff, 0xF2100000 + 0x14);
	writel(0xffffffff, 0xF2200000 + 0x14);
	writel(0xffffffff, 0xF2300000 + 0x14);
	writel(0xffffffff, 0xF2000000 + 0x1c); /* VIC_INT_SOFT_CLEAR */
	writel(0xffffffff, 0xF2100000 + 0x1c);
	writel(0xffffffff, 0xF2200000 + 0x1c);
	writel(0xffffffff, 0xF2300000 + 0x1c);

	/* Clear all EINT PENDING bit */
	writel(0xff, 0xE0200000 + 0xF40);
	value = readl(0xE0200000 + 0xF40);
	writel(0xff, 0xE0200000 + 0xF44);
	value = readl(0xE0200000 + 0xF44);
	writel(0xff, 0xE0200000 + 0xF48);
	value = readl(0xE0200000 + 0xF48);
	writel(0xff, 0xE0200000 + 0xF4C);
	value = readl(0xE0200000 + 0xF4C);

	value = readl(S5PC110_WAKEUP_STAT);
	writel(value, S5PC110_WAKEUP_STAT);


	value = readl(S5PC110_OTHERS);
	value |= S5PC110_OTHERS_SYSCON_INT_DISABLE;
	writel(value, S5PC110_OTHERS);

	s5pc110_sleep_save_phys = (unsigned int) regs_save;

	value = readl(S5PC110_OTHERS);
	value |= 1;
	writel(value, S5PC110_OTHERS);

	/* cache flush */
	asm ("mcr p15, 0, %0, c7, c5, 0": :"r" (0));
	l2_cache_disable();
	invalidate_dcache(get_device_type());

	if (s5pc110_cpu_save(regs_save) == 0) {
		/* cache flush */
		asm ("mcr p15, 0, %0, c7, c5, 0": :"r" (0));
		l2_cache_disable();
		invalidate_dcache(get_device_type());

		if (mode == SLEEP_WFI) {
			if (s5pc1xx_get_cpu_rev() == 0) {
				puts("Warn: Entering SLEEP_WFI mode with"
					"EVT0_ERRATA. \n");
				puts("Warn: This sleep will probably fail\n");
			}

			value = readl(S5PC110_PWR_CFG);
			value &= ~S5PC110_CFG_STANDBYWFI_MASK;
			value |= S5PC110_CFG_STANDBYWFI_SLEEP;
			writel(value, S5PC110_PWR_CFG);

			asm ("b	1f\n\t"
				".align 5\n\t"
				"1:\n\t"
				"mcr p15, 0, %0, c7, c10, 5\n\t"
				"mcr p15, 0, %0, c7, c10, 4\n\t"
				".word 0xe320f003" :: "r" (value));

		} else { /* SLEEP_REGISTER */
			value = (1 << 2);
			writel(value, S5PC110_PWR_MODE);

			while (1)
				;
		}
	}


	s5pc110_wakeup();

#if 0
	writel(0, S5PC110_EINT_WAKEUP_MASK);
	readl(S5PC110_EINT_WAKEUP_MASK);
#endif

	for (i = 0; i < 4; i++)
		readl(0xE0200F40 + i * 4);

	value = readl(S5PC110_WAKEUP_STAT);
	writel(0xFFFF & value, S5PC110_WAKEUP_STAT);
	readl(S5PC110_WAKEUP_STAT);

	board_sleep_resume();
	return value;
}

int do_sleep(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
{
	int mode = SLEEP_WFI;

	if (argc >= 2) {
		int arg = argv[1][0]-'0';

		switch(arg) {
		case 0:
			break;
		case 1:
			mode = SLEEP_REGISTER;
			break;
		}
	}

	if (cpu_is_s5pc110())
		return s5pc110_sleep(mode);

	cmd_usage(cmdtp);
	return 1;
}

U_BOOT_CMD(
	sleep,		CONFIG_SYS_MAXARGS,	1, do_sleep,
	"S5PC110 sleep",
	"0 - Sleep with SLEEP_WFI mode\n"
	"sleep 1 - Sleep with SLEEP_REGISTER mode\n"
);
