// Seed: 3065768882
module module_0 #(
    parameter id_3 = 32'd43
) (
    input tri1 id_0
);
  wire id_2, _id_3;
  wire [id_3 : -1] id_4;
  wire id_5, id_6;
  logic id_7;
  ;
  always #id_8 id_8 <= 1'd0 - 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd26,
    parameter id_12 = 32'd32
) (
    output supply1 id_0,
    input wire _id_1
    , id_14,
    input tri1 id_2,
    output wire id_3,
    output wire id_4,
    output uwire id_5[id_12 : id_1],
    input tri1 id_6,
    output tri1 id_7,
    output wor id_8,
    input wor id_9,
    output uwire id_10,
    input tri1 id_11,
    input supply1 _id_12
);
  parameter id_15 = -1'b0;
  wire [id_1 : 1] id_16;
  parameter id_17 = 1;
  parameter id_18 = id_17;
  assign id_8 = 1'd0 - id_17;
  wire id_19, id_20, id_21, id_22;
  module_0 modCall_1 (id_2);
endmodule
