// Seed: 3221356817
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2, id_3, id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_10;
  reg id_11, id_12, id_13;
  wire id_14;
  always id_11 <= -1;
  assign id_13 = {id_13{id_10}};
  module_0 modCall_1 (
      id_8,
      id_4,
      id_1,
      id_9
  );
  wire id_15, id_16;
  always id_12 = {-1 == id_12};
endmodule
