0.7
2020.1.1
Aug  5 2020
23:19:43
C:/Users/Student/project_12/project_12.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sim_1/imports/final/tb_control_path.v,1726056876,verilog,,,,tb_top,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/add_4.v,1726043684,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/adder.v,,add_4,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/adder.v,1726043684,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/and_gate.v,,adder;adder_32_bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/and_gate.v,1726043684,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/div.v,,and_gate;and_gate_32_bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/div.v,1726043684,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/full_adder_1_bit.v,,div,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/full_adder_1_bit.v,1726043684,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/full_subtractor_1_bit.v,,full_adder_1_bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/full_subtractor_1_bit.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/identity_gate.v,,full_subtractor_1_bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/identity_gate.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/final/interfacing.v,,identity_gate;identity_gate_32_bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/left_shift_logical.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mult.v,,left_shift_logical_32bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mult.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mux16.v,,mult,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mux16.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mux2.v,,mux16,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mux2.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mux32.v,,mux2,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mux32.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mux4.v,,mux32,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mux4.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mux8.v,,mux4,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/mux8.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/not_gate.v,,mux8,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/not_gate.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/or_gate.v,,not_gate;not_gate_32_bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/or_gate.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/final/register_bank.v,,or_gate;or_gate_32_bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/shift_right_arithmetic.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/shift_right_logical.v,,shift_right_arithmetic_32bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/shift_right_logical.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/sub_4.v,,right_shift_logical_32bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/sub_4.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/subtract.v,,subtract_4,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/subtract.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/top_module.v,,subtract;subtract_32_bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/top_module.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/xor_gate.v,,K_ALU,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/xor_gate.v,1726043685,verilog,,C:/Users/Student/project_12/project_12.srcs/sim_1/imports/final/tb_control_path.v,,xor_gate;xor_gate_32_bit,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/final/interfacing.v,1726055150,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/left_shift_logical.v,,toplevel,,,,,,,,
C:/Users/Student/project_12/project_12.srcs/sources_1/imports/final/register_bank.v,1726055086,verilog,,C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/shift_right_arithmetic.v,,reg_bank,,,,,,,,
