Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado4/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e497d7f149e04e768136bfaaf265d245 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ropuf_testbench_behav xil_defaultlib.ropuf_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ropuf
Compiling module xil_defaultlib.ropuf_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ropuf_testbench_behav
