## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Mon Dec 08 03:10:55 PM EST 2014
##
vlib work
vlog +acc  "qmult.v"
vlog +acc  "qadd.v"
vlog +acc  "serial_peak_finder.v"
vlog +acc  "scale_lut.v"
vcom -explicit  -93 "ram36x512.vhd"
vlog +acc  "note_lut.v"
vlog +acc  "freq_estimator.v"
vcom -explicit  -93 "cordic.vhd"
vlog +acc  "main_fsm.v"
vlog +acc  "main_fsm_test.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work main_fsm_test glbl
do {main_fsm_test_wave.fdo}
view wave
view structure
view signals
run 2000ns
do {main_fsm_test.udo}
