// Seed: 3022453229
module module_0 (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3
    , id_27,
    output supply1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input wire id_9,
    input tri id_10,
    input supply0 id_11
    , id_28,
    output tri id_12,
    output tri0 id_13,
    input tri id_14,
    input tri0 id_15,
    output wire id_16,
    output tri id_17,
    input supply1 id_18,
    output tri0 id_19,
    output wand id_20,
    input supply1 id_21,
    output tri0 id_22,
    input tri id_23,
    output tri1 id_24,
    output wand id_25
);
  logic id_29;
  wire  id_30;
endmodule
module module_1 #(
    parameter id_4 = 32'd77
) (
    output tri0 id_0,
    input supply1 id_1
    , _id_4,
    output supply1 id_2
);
  wire [1 : 1  -  id_4] id_5 = id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_20 = 0;
endmodule
