<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="calculateLayer3" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="Layer2_Neurons_CPU" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1014">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1014" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="Layer2_Weights_CPU" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="7800">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="Layer2_Weights_CPU" hw_bitwidth="32" hw_size_or_depth="7800" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="w" src_name="Layer3_Neurons_CPU" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1250">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1250" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="8192"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
