$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 32 # data_in [31:0] $end
  $var wire 6 $ pos_out [5:0] $end
  $scope module head_detect $end
   $var wire 32 # data_in [31:0] $end
   $var wire 6 $ pos_out [5:0] $end
   $var wire 32 % i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b11110001111100011111000111111000 #
b000000 $
b00000000000000000000000000000000 %
#2
b01110010111100011111000110000000 #
b000001 $
b00000000000000000000000000000001 %
#3
b00010010111100011111000111110000 #
b000011 $
b00000000000000000000000000000011 %
#4
b00000010111100011111000000000000 #
b000110 $
b00000000000000000000000000000110 %
#5
