%toc 目录

----
==== SharkLS SPEC ====
[[local:files/SharkLS AP System Design Spec.doc|SharkLS AP System Design Spec.doc]]</BR>

----
==== arm7 deep后访问其iram ====
{{{
将0x402e0124设置为0，然后ap就可以访问arm7了
但有个弊端，设置后arm7不响应任何中断
}}}

----
==== INTC中断 ====
| GIC Num | INTC NO | Interrupt Controller | Interrupt Source      | Description       |
| 127     | 31      | INT3(0x71700000)     | Reserved.             |                   |
| 126     | 30      |                      | Int_req_zipenc        |                   |
| 125     | 29      |                      | Int_req_zipdec        |                   |
| 124     | 28      |                      | Int_req_ca7_wdg       |                   |
| 123     | 27      |                      | Int_req_ap_wdg        |                   |
| 122     | 26      |                      | Int_req_avs           |                   |
| 121     | 25      |                      | Int_req_ap_tmr4       |                   |
| 120     | 24      |                      | Int_req_ap_tmr3       |                   |
| 119     | 23      |                      | Int_req_ap_tmr2       |                   |
| 118     | 22      |                      | Int_req_ap_tmr1       |                   |
| 117     | 21      |                      | ncntpsirq_o[3]        |                   |
| 116     | 20      |                      | ncntpsirq_o[2]        |                   |
| 115     | 19      |                      | ncntpsirq_o[1]        |                   |
| 114     | 18      |                      | ncntpsirq_o[0]        |                   |
| 113     | 17      |                      | ncntpnsirq_o[3]       |                   |
| 112     | 16      |                      | ncntpnsirq_o[2]       |                   |
| 111     | 15      |                      | ncntpnsirq_o[1]       |                   |
| 110     | 14      |                      | ncntpnsirq_o[0]       |                   |
| 109     | 13      |                      | ncnthpirq_o[3]        |                   |
| 108     | 12      |                      | ncnthpirq_o[2]        |                   |
| 107     | 11      |                      | ncnthpirq_o[1]        |                   |
| 106     | 10      |                      | ncnthpirq_o[0]        |                   |
| 105     | 9       |                      | ncntvirq_o[3]         |                   |
| 104     | 8       |                      | ncntvirq_o[2]         |                   |
| 103     | 7       |                      | ncntvirq_o[1]         |                   |
| 102     | 6       |                      | ncntvirq_o[0]         |                   |
| 101     | 5       |                      | ca7_commtx[3]         | ca7_commrx[3]     |
| 100     | 4       |                      | ca7_commtx[2]         | ca7_commrx[2]     |
| 99      | 3       |                      | ca7_commtx[1]         | ca7_commrx[1]     |
| 98      | 2       |                      | ca7_commtx[0]         | ca7_commrx[0]     |
| 97      | 1       |                      |                       |                   |
| 96      | 0       |                      |                       |                   |
| 95      | 31      | INTC2(0x71600000)    | npmuirq_o[3]          |                   |
| 94      | 30      |                      | npmuirq_o[2]          |                   |
| 93      | 29      |                      | npmuirq_o[1]          |                   |
| 92      | 28      |                      | npmuirq_o[0]          |                   |
| 91      | 27      |                      | nctiirq_o[3]          |                   |
| 90      | 26      |                      | nctiirq_o[2]          |                   |
| 89      | 25      |                      | nctiirq_o[1]          |                   |
| 88      | 24      |                      | nctiirq_o[0]          |                   |
| 87      | 23      |                      | int_req_ca7_axierr    |                   |
| 86      | 22      |                      | int_req_pub_busmon    |                   |
| 85      | 21      |                      |                       |                   |
| 84      | 20      |                      | Int_req_cp1_wdg       |                   |
| 83      | 19      |                      | Int_req_cp0_wdg       |                   |
| 82      | 18      |                      |                       |                   |
| 81      | 17      |                      |                       |                   |
| 80      | 16      |                      |                       |                   |
| 79      | 15      |                      |                       |                   |
| 78      | 14      |                      |                       |                   |
| 77      | 13      |                      |                       |                   |
| 76      | 12      |                      |                       |                   |
| 75      | 11      |                      |                       |                   |
| 74      | 10      |                      |                       |                   |
| 73      | 9       |                      |                       |                   |
| 72      | 8       |                      |                       |                   |
| 71      | 7       |                      |                       |                   |
| 70      | 6       |                      | Int_req_aon_dma       |                   |
| 69      | 5       |                      | Int_req_mbox_tar_ap   |                   |
| 68      | 4       |                      | Int_req_mbox_src_ap   |                   |
| 67      | 3       |                      | Int_req_djtag         |                   |
| 66      | 2       |                      | int_req_drm           |                   |
| 65      | 1       |                      |                       | Forbidden by INTC |
| 64      | 0       |                      |                       | Forbidden by INTC |
| 63      | 31      | INTC1(0x71500000)    | int_req_busmon2       |                   |
| 62      | 30      |                      | int_req_busmon1       |                   |
| 61      | 29      |                      | int_req_busmon0       |                   |
| 60      | 28      |                      | int_req_emmc          |                   |
| 59      | 27      |                      | int_req_sdio2         |                   |
| 58      | 26      |                      | int_req_sdio1         |                   |
| 57      | 25      |                      | int_req_sdio0         |                   |
| 56      | 24      |                      | int_req_nfc           |                   |
| 55      | 23      |                      | int_req_usb           |                   |
| 54      | 22      |                      | int_req_hsic          |                   |
| 53      | 21      |                      |                       |                   |
| 52      | 20      |                      |                       |                   |
| 51      | 19      |                      | int_req_gsp           |                   |
| 50      | 18      |                      | int_req_dma           |                   |
| 49      | 17      |                      | int_req_dsi[1]        |                   |
| 48      | 16      |                      | int_req_dsi[0]        |                   |
| 47      | 15      |                      |                       |                   |
| 46      | 14      |                      | int_req_dispc         |                   |
| 45      | 13      |                      | int_req_dcam          |                   |
| 44      | 12      |                      | int_req_isp           |                   |
| 43      | 11      |                      | int_req_vsp           |                   |
| 42      | 10      |                      | int_req_jpg           |                   |
| 41      | 9       |                      | int_req_csi2_r2       |                   |
| 40      | 8       |                      | int_req_csi2_r1       |                   |
| 39      | 7       |                      | int_req_gpu           |                   |
| 38      | 6       |                      | int_req_ana           |                   |
| 37      | 5       |                      | int_req_eic           |                   |
| 36      | 4       |                      | int_req_kpd           |                   |
| 35      | 3       |                      | int_req_gpio          |                   |
| 34      | 2       |                      | int_req_aon_i2c       |                   |
| 33      | 1       |                      |                       | Forbidden by INTC |
| 32      | 0       |                      |                       | Forbidden by INTC |
| 31      | 31      | INTC0(0x71400000)    | int_req_ap_syst       |                   |
| 30      | 30      |                      | int_req_aon_syst      |                   |
| 29      | 29      |                      | int_req_ap_tmr0       |                   |
| 28      | 28      |                      | int_req_aon_tmr       |                   |
| 27      | 27      |                      |                       |                   |
| 26      | 26      |                      | int_req_thm           |                   |
| 25      | 25      |                      | int_req_adi           |                   |
| 24      | 24      |                      | int_req_vbc_ad23      |                   |
| 23      | 23      |                      | int_req_vbc_ad01      |                   |
| 22      | 22      |                      | int_req_vbc_da        |                   |
| 21      | 21      |                      | int_req_vbc_afifo_err |                   |
| 20      | 20      |                      | int_req_aud           |                   |
| 19      | 19      |                      | int_req_iis3          |                   |
| 18      | 18      |                      | int_req_iis2          |                   |
| 17      | 17      |                      | int_req_iis1          |                   |
| 16      | 16      |                      | int_req_iis0          |                   |
| 15      | 15      |                      | int_req_i2c4          |                   |
| 14      | 14      |                      | int_req_i2c3          |                   |
| 13      | 13      |                      | int_req_i2c2          |                   |
| 12      | 12      |                      | int_req_i2c1          |                   |
| 11      | 11      |                      | int_req_i2c0          |                   |
| 10      | 10      |                      | int_req_sim           |                   |
| 9       | 9       |                      | int_req_spi2          |                   |
| 8       | 8       |                      | int_req_spi1          |                   |
| 7       | 7       |                      | int_req_spi0          |                   |
| 6       | 6       |                      | int_req_uart4         |                   |
| 5       | 5       |                      | int_req_uart3         |                   |
| 4       | 4       |                      | int_req_uart2         |                   |
| 3       | 3       |                      | int_req_uart1         |                   |
| 2       | 2       |                      | int_req_uart0         |                   |
| 1       | 1       |                      |                       | Forbidden by INTC |
| 0       | 0       |                      |                       | Forbidden by INTC |

==== AON INTC ====
0x4020_0000
| Interrupt Controller | Interrupt Source                                                                                                                                      | Description       |
| 31                   | int_req_eic                                                                                                                                           |                   |
| 30-13                |                                                                                                                                                       | 　Reserved        |
| 12                   | Int_req_mbox_tar_ap                                                                                                                                   |                   |
| 11                   | Int_req_mbox_tar_arm7                                                                                                                                 |                   |
| 10                   | int_req_pub_busmon                                                                                                                                    |                   |
| 9                    | int_req_avs<BR>int_req_thm                                                                                                                            |                   |
| 8                    | int_req_ca7_wdg<BR>int_req_ap_wdg                                                                                                                     |                   |
| 7                    | int_req_cp0_wdg<BR>int_req_cp1_wdg                                                                                                                    |                   |
| 6                    | int_req_gpu                                                                                                                                           |                   |
| 5                    | int_req_dcam<BR>int_req_isp<BR>int_req_vsp<BR>int_req_jpg<BR>int_req_csi2_r1<BR>int_req_csi2_r2                                                       |                   |
| 4                    | int_req_aon_i2c<BR>int_req_aud<BR>int_req_adi<BR>int_req_ana<BR>int_req_kpd<BR>int_req_gpio<BR>int_req_lvds_trx<BR>int_req_mdar                       |                   |
| 3                    | int_req_vbc_ad01<BR>int_req_vbc_ad23<BR>int_req_vbc_da<BR>int_req_vbc_afifo_err                                                                       |                   |
| 2                    | int_req_ap_tmr0<BR>int_req_ap_tmr1<BR>int_req_ap_tmr2<BR>int_req_ap_tmr3<BR>int_req_ap_tmr4<BR>int_req_aon_tmr<BR>int_req_ap_syst<BR>int_req_aon_syst |                   |
| 1                    |                                                                                                                                                       | Forbidden by INTC |
| 0                    |                                                                                                                                                       | Forbidden by INTC |

==== ANA INTC ====
0x4003_8380
| Interrupt Source                | Interrupt Controller | Description                                                                            |
|                                 | [31:11]              | Reserved                                                                               |
| DCDCOTP_INT_MASK_STATUS         | [10]                 | This interrupt is masked from DCDCOTP_INT_RAW_STATUS by DCDCOTP_INT_EN                 |
|                                 | [9]                  | Reserved                                                                               |
| THM_INT_MASK_STATUS             | [8]                  | This interrupt is masked from THM_INT_RAW_STATUS by THM_INT_EN                         |
| AUD_PROTECT_INT_MASK_STATUS     | [7]                  | This interrupt is masked from AUD_PROTECT_INT_RAW_STATUS by AUD_PROTECT_INT_EN         |
| AUD_HEAD_BUTTON_INT_MASK_STATUS | [6]                  | This interrupt is masked from AUD_HEAD_BUTTON_INT_RAW_STATUS by AUD_HEAD_BUTTON_INT_EN |
| EIC_INT_MASK_STATUS             | [5]                  | This interrupt is masked from EIC_INT_RAW_STATUS by EIC_INT_EN                         |
| FGU_INT_MASK_STATUS             | [4]                  | This interrupt is masked from FGU_INT_RAW_STATUS by FGU_INT_EN                         |
| WDG_INT_MASK_STATUS             | [3]                  | This interrupt is masked from WDG_INT_RAW_STATUS by WDG_INT_EN                         |
| RTC_INT_MASK_STATUS             | [2]                  | This interrupt is masked from RTC_INT_RAW_STATUS by RTC_INT_EN                         |
| GPIO_INT_MASK_STATUS            | [1]                  | This interrupt is masked from GPIO_INT_RAW_STATUS by GPIO_INT_EN                       |
| ADC_INT_MASK_STATUS             | [0]                  | This interrupt is masked from ADC_INT_RAW_STATUS by ADC_INT_EN                         |

----
==== SharkLS Address Map ====
| Addr Range                | Addr Map Description                       |
| 0x0000_0000 ~ 0x0000_FFFF | Internal On Chip RAM Space (8KB Avaliable) |
| 0x0001_0000 ~ 0x00FF_FFFF | Reserved.                                  |
| 0x0100_0000 ~ 0x0FFF_FFFF | CoreSight STM                              |
| 0x1000_0000 ~ 0x103F_FFFF | CoreSight Components (4MB)                 |
| 0x1200_0000 ~ 0x1200_1FFF | Cortex A7 Peripheral Components (8KB)      |
| 0x1040_2000 ~ 0x104F_FFFF | Reserved                                   |
| 0x1050_0000 ~ 0x1050_FFFF | Reserved                                   |
| 0x1051_0000 ~ 0x105F_FFFF | Reserved                                   |
| 0x1060_0000 ~ 0x106F_FFFF | Reserved                                   |
| 0x1070_0000 ~ 0x107F_FFFF | Reserved                                   |
| 0x1080_0000 ~ 0x1080_0FFF | Reserved                                   |
| 0x1080_1000 ~ 0x1FFF_FFFF | Reserved                                   |
| 0x2000_0000 ~ 0x200F_FFFF | Function Test Vector                       |
| 0x2010_0000 ~ 0x201F_FFFF | DMA Control Register                       |
| 0x2020_0000 ~ 0x202F_FFFF | USB 2.0 OTG Control Register               |
| 0x2030_0000 ~ 0x203F_FFFF | SDIO0 Control Register                     |
| 0x2040_0000 ~ 0x204F_FFFF | SDIO1 Control Register                     |
| 0x2050_0000 ~ 0x205F_FFFF | SDIO2 Control Register                     |
| 0x2060_0000 ~ 0x206F_FFFF | eMMC Control Register                      |
| 0x2070_2000 ~ 0x207F_FFFF | DRM Control Register                       |
| 0x2080_0000 ~ 0x2080_FFFF | Disp0 Control Register                     |
| 0x2090_0000 ~ 0x209F_FFFF | Reserved                                   |
| 0x20A0_0000 ~ 0x20AF_FFFF | GSP Reg                                    |
| 0x20B0_0000 ~ 0x20BF_FFFF | GSP MMU Reg                                |
| 0x20C0_0000 ~ 0x20CF_FFFF | NFC Control Register                       |
| 0x20D0_0000 ~ 0x20DF_FFFF | SpinLock Control Register                  |
| 0x20E0_0000 ~ 0x20EF_FFFF | AHB Control Register                       |
| 0x20F0_0000 ~ 0x20FF_FFFF | BUSMON0 Control Register                   |
| 0x2100_0000 ~ 0x210F_FFFF | BUSMON 1 Control Register                  |
| 0x2110_0000 ~ 0x211F_FFFF | BUSMON 2 Control Register                  |
| 0x2120_0000 ~ 0x212F_FFFF | ZIP Enc Reg                                |
| 0x2130_0000 ~ 0x213F_FFFF | ZIP Dec Reg                                |
| 0x2140_0000 ~ 0x214F_FFFF | USB HSIC Control Register                  |
| 0x2150_0000 ~ 0x215F_FFFF | AP CKG Reg                                 |
| 0x2160_0000 ~ 0x217F_FFFF | Reserved                                   |
| 0x2180_0000 ~ 0x218F_FFFF | DSI Control Register                       |
| 0x2190_0000 ~ 0x2FFF_FFFF | Reserved                                   |
| 0x3000_0000 ~ 0x3000_FFFF | LPDDR2 Controller (64KB)                   |
| 0x3001_0000 ~ 0x3001_FFFF | LPDDR2 PHY PUBL (64KB)                     |
| 0x3002_0000 ~ 0x3002_FFFF | PUB REG (64KB)                             |
| 0x3003_0000 ~ 0x3003_FFFF | Reserved                                   |
| 0x3004_0000 ~ 0x3004_FFFF | PUB AXI BUSMON0 (64KB)                     |
| 0x3005_0000 ~ 0x3005_FFFF | PUB AXI BUSMON1 (64KB)                     |
| 0x3006_0000 ~ 0x3006_FFFF | PUB AXI BUSMON2 (64KB)                     |
| 0x3007_0000 ~ 0x3007_FFFF | PUB AXI BUSMON3 (64KB)                     |
| 0x3008_0000 ~ 0x3008_FFFF | PUB AXI BUSMON4 (64KB)                     |
| 0x3009_0000 ~ 0x3009_FFFF | PUB AXI BUSMON5 (64KB)                     |
| 0x300A_0000 ~ 0x300A_FFFF | PUB AXI BUSMON6 (64KB)                     |
| 0x300B_0000 ~ 0x300B_FFFF | PUB AXI BUSMON7 (64KB)                     |
| 0x300C_0000 ~ 0x300C_FFFF | PUB AXI BUSMON8 (64KB)                     |
| 0x300D_0000 ~ 0x300D_FFFF | PUB AXI BUSMON9 (64KB)                     |
| 0x300E_0000 ~ 0x3FFF_FFFF | Reserved                                   |
| 0x4000_0000 ~ 0x4000_FFFF | Audio (64KB - Protected)                   |
| 0x4001_0000 ~ 0x4001_FFFF | Audio IF (64KB Avaliable - Protected)      |
| 0x4002_0000 ~ 0x4002_FFFF | VBC (64KB - Protected)                     |
| 0x4003_0000 ~ 0x4003_FFFF | ADI Master (64KB - Protected)              |
| 0x4004_0000 ~ 0x4004_FFFF | AON System Timer - FRT (64KB)              |
| 0x4005_0000 ~ 0x4005_FFFF | AON Timer (64KB)                           |
| 0x4006_0000 ~ 0x4006_FFFF | SpinLock Reg (64K)                         |
| 0x4007_0000 ~ 0x4007_FFFF | MDAR (64K)                                 |
| 0x4008_0000 ~ 0x4008_FFFF | I2C (64K)                                  |
| 0x4009_0000 ~ 0x4009_FFFF | LVDS (64K)                                 |
| 0x400A_0000 ~ 0x400A_FFFF | MBOX (64K)                                 |
| 0x400B_0000 ~ 0x400E_FFFF | Reserved                                   |
| 0x400F_0000 ~ 0x400F_FFFF | DEF (64K)                                  |
| 0x4010_0000 ~ 0x4010_FFFF | DMA (64K)                                  |
| 0x4011_0000 ~ 0x401F_FFFF | AON func test                              |
| 0x4020_0000 ~ 0x4020_FFFF | AON INT (64KB)                             |
| 0x4021_0000 ~ 0x4021_FFFF | EIC (64KB)                                 |
| 0x4022_0000 ~ 0x4022_FFFF | AP Timer0 (64KB)                           |
| 0x4023_0000 ~ 0x4023_FFFF | AP System Timer (64KB)                     |
| 0x4024_0000 ~ 0x4024_FFFF | UID-Efuse (64KB)                           |
| 0x4025_0000 ~ 0x4025_FFFF | Keypad (64KB)                              |
| 0x4026_0000 ~ 0x4026_FFFF | PMW (64KB)                                 |
| 0x4027_0000 ~ 0x4027_FFFF |                                            |
| 0x4028_0000 ~ 0x4028_FFFF | GPIO (64KB)                                |
| 0x4029_0000 ~ 0x4029_FFFF | AP WDG (64K)                               |
| 0x402A_0000 ~ 0x402A_FFFF | PIN Reg (64KB)                             |
| 0x402B_0000 ~ 0x402B_FFFF | PMU (64KB)                                 |
| 0x402C_0000 ~ 0x402C_FFFF |                                            |
| 0x402D_0000 ~ 0x402D_FFFF | AON CKG (64K)                              |
| 0x402E_0000 ~ 0x402E_FFFF | AON APB Reg (64K)                          |
| 0x402F_0000 ~ 0x402F_FFFF | THM Reg (64K)                              |
| 0x4030_0000 ~ 0x4030_FFFF | AVS CA7 (64KB)                             |
| 0x4031_0000 ~ 0x4031_FFFF | CA7 WDG (64K)                              |
| 0x4032_0000 ~ 0x4032_FFFF | AP Timer1 (64KB)                           |
| 0x4033_0000 ~ 0x4033_FFFF | AP Timer2 (64KB)                           |
| 0x4034_0000 ~ 0x4034_FFFF | DJTAG (64KB)                               |
| 0x4035_0000 ~ 0x403F_FFFF | Reserved                                   |
| 0x4040_0000 ~ 0x4040_FFFF | CA7 TS0 Reg (64K)                          |
| 0x4041_0000 ~ 0x4041_FFFF | CA7 TS1 Reg (64K)                          |
| 0x4042_0000 ~ 0x4FFF_FFFF | Reserved                                   |
| 0x5000_0000 ~ 0x507F_FFFF | Share RAM with CPs (46KB - Protected);     |
| 0x5080_0000 ~ 0x5FFF_FFFF | AON ARM7 System Addr Mapping               |
| 0x6000_0000 ~ 0x600F_FFFF | MALI Control Register(64KB)                |
| 0x6010_0000 ~ 0x601F_FFFF | GPU APB REG(64KB)                          |
| 0x6020_0000 ~ 0x607F_FFFF | Reserved                                   |
| 0x6080_0000 ~ 0x6080_FFFF | DCAM Controller Register                   |
| 0x6090_0000 ~ 0x609F_FFFF | VSP Control Register                       |
| 0x60A0_0000 ~ 0x60AF_FFFF | ISP Control Register                       |
| 0x60B0_0000 ~ 0x60BF_FFFF | JPG Control Register                       |
| 0x60C0_0000 ~ 0x60CF_FFFF | CSI-2 Controller Register;                 |
| 0x60D0_0000 ~ 0x60DF_FFFF | MM AHB Reg                                 |
| 0x60E0_0000 ~ 0x60EF_FFFF | MM CKG                                     |
| 0x60F0_0000 ~ 0x60EF_FFFF | MM MMU                                     |
| 0x6100_0000 ~ 0x610F_FFFF | VPP Control Register                       |
| 0x6200_0000 ~ 0x620F_FFFF | CODEC AHB Reg                              |
| 0x6210_0000 ~ 0x621F_FFFF | CODA7 Reg                                  |
| 0x6220_0000 ~ 0x6FFF_FFFF | Reserved                                   |
| 0x7000_0000 ~ 0x700F_FFFF | UART0                                      |
| 0x7010_0000 ~ 0x701F_FFFF | UART1                                      |
| 0x7020_0000 ~ 0x702F_FFFF | UART2                                      |
| 0x7030_0000 ~ 0x703F_FFFF | UART3                                      |
| 0x7040_0000 ~ 0x704F_FFFF | UART4                                      |
| 0x7050_0000 ~ 0x705F_FFFF | I2C0                                       |
| 0x7060_0000 ~ 0x706F_FFFF | I2C1                                       |
| 0x7070_0000 ~ 0x707F_FFFF | I2C2                                       |
| 0x7080_0000 ~ 0x708F_FFFF | I2C3                                       |
| 0x7090_0000 ~ 0x709F_FFFF | I2C4                                       |
| 0x70A0_0000 ~ 0x70AF_FFFF | SPI0                                       |
| 0x70B0_0000 ~ 0x70BF_FFFF | SPI1                                       |
| 0x70C0_0000 ~ 0x70CF_FFFF | SPI2                                       |
| 0x70D0_0000 ~ 0x70DF_FFFF | IIS0                                       |
| 0x70E0_0000 ~ 0x70EF_FFFF | IIS1                                       |
| 0x70F0_0000 ~ 0x70FF_FFFF | IIS2                                       |
| 0x7100_0000 ~ 0x710F_FFFF | IIS3                                       |
| 0x7110_0000 ~ 0x711F_FFFF | SIM0                                       |
| 0x7120_0000 ~ 0x712F_FFFF | Reserved                                   |
| 0x7130_0000 ~ 0x713F_FFFF | APB REG                                    |
| 0x7140_0000 ~ 0x714F_FFFF | INTC 0                                     |
| 0x7150_0000 ~ 0x715F_FFFF | INTC 1                                     |
| 0x7160_0000 ~ 0x716F_FFFF | INTC 2                                     |
| 0x7170_0000 ~ 0x717F_FFFF | INTC 3                                     |
| 0x7180_0000 - 0x7FFF_FFFF | Reserved                                   |
| 0x8000_0000 ~ 0x8FFF_FFFF | External Memory Space (256 MB)             |
| 0x9000_0000 ~ 0x9FFF_FFFF | External Memory Space (256 MB)             |
| 0xA000_0000 ~ 0xAFFF_FFFF | External Memory Space (256 MB)             |
| 0xB000_0000 ~ 0xBFFF_FFFF | External Memory Space (256 MB)             |
| 0xC000_0000 ~ 0xCFFF_FFFF | External Memory Space (256 MB)             |
| 0xD000_0000 ~ 0xDFFF_FFFF | External Memory Space (256 MB)             |
| 0xE000_0000 ~ 0xEFFF_FFFF | External Memory Space (256 MB)             |
| 0xF000_0000 ~ 0xFFDF_FFFF | External Memory Space (254 MB)             |
| 0xFFE0_0000 ~ 0xFFFE_FFFF | Reserved                                   |
| 0xFFFF_0000 ~ 0xFFFF_FFFF | Internal On Chip ROM Space (32KB)          |

==== 2723 Address Map ====
| Base Address              | APB Slave | Description                  |
| 0x4003_8000 ~ 0x4003_801F | IMPD ADC  | impd adc                     |
| 0x4003_8020 ~ 0x4003_803F | PWM       | PWM controller               |
| 0x4003_8040 ~ 0x4003_807F | WDG       | Watch dog controller         |
| 0x4003_8080 ~ 0x4003_80FF | RTC       | Real time controller         |
| 0x4003_8100 ~ 0x4003_817F | EIC       | Extra interrupt controller.  |
| 0x4003_8180 ~ 0x4003_81FF | Pin reg   | Adie pin control register.   |
| 0x4003_8200 ~ 0x4003_827F | EFS       | EFS                          |
| 0x4003_8280 ~ 0x4003_82FF | THM       | Thermal monitor              |
| 0x4003_8300 ~ 0x4003_837F | ADC       | Auxiliary ADC controller.    |
| 0x4003_8380 ~ 0x4003_83BF | INTC      | Interrupt controller.        |
| 0x4003_83C0 ~ 0x4003_83FF | CAL       | OSC calibration              |
| 0x4003_8400 ~ 0x4003_843F | AUD IFA   | Audio interface with Shark.  |
| 0x4003_8440 ~ 0x4003_84FF | BLTC      | Breathing light controller   |
| 0x4003_8500 ~ 0x4003_85FF | FGU       | Coulombmeter controller      |
| 0x4003_8600 ~ 0x4003_86FF | AUD CFGA  | Audio codec control register |
| 0x4003_8700 ~ 0x4003_87FF | HDT       | Audio HDT control register   |
| 0x4003_8800 ~ 0x4003_8FFF | GLB Reg   | Global Register              |


==== DFS变频场景 ====
{{{
数据业务关闭，W Call/待机   192MHz；
数据业务开，待机/低速率384 MHz
数据业务开高速率640MHz
}}}

