// Seed: 1540510979
module module_0 (
    input  wor  id_0,
    input  tri0 id_1,
    output wire id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    inout tri1 id_6
);
  wire [-1 : 1] id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
endmodule
module module_3 #(
    parameter id_11 = 32'd4,
    parameter id_16 = 32'd48,
    parameter id_23 = 32'd11,
    parameter id_5  = 32'd22,
    parameter id_6  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  inout wire id_12;
  inout wire _id_11;
  inout logic [7:0] id_10;
  module_2 modCall_1 (
      id_2,
      id_9,
      id_9,
      id_9
  );
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire _id_6;
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  localparam id_13 = 1;
  parameter id_14 = id_13;
  assign id_4 = id_12;
  logic [7:0][-1 : id_5] id_15;
  localparam id_16 = id_14;
  assign id_4  = id_5;
  assign id_12 = id_15[id_16];
  logic [1 : 1] id_17;
  logic [  7:0] id_18;
  assign id_9  = id_9;
  assign id_10 = id_9;
  wire id_19;
  wire [-1 : 1  +  id_11] id_20;
  assign id_18[-1 : id_5] = 1;
  wire id_21;
  ;
  localparam id_22 = id_13[id_16];
  wire _id_23;
  assign id_11 = id_10[id_6<->id_23];
endmodule
