#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 24 22:50:37 2023
# Process ID: 666663
# Current directory: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/synth_1
# Command line: vivado -log mayo_add_oil.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mayo_add_oil.tcl
# Log file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/synth_1/mayo_add_oil.vds
# Journal file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mayo_add_oil.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_axi_litev3/mayo_axi_litev3_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo-axi/Mayo_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/TRNG_project/TRNG_project.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/shake128'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top mayo_add_oil -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 667049
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2324.672 ; gain = 0.000 ; free physical = 16245 ; free virtual = 27160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mayo_add_oil' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Signing/MAYO_Add_Oil.vhd:42]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Signing/MAYO_Add_Oil.vhd:156]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Signing/MAYO_Add_Oil.vhd:157]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Signing/MAYO_Add_Oil.vhd:199]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Signing/MAYO_Add_Oil.vhd:204]
INFO: [Synth 8-226] default block is never used [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Signing/MAYO_Add_Oil.vhd:282]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Signing/MAYO_Add_Oil.vhd:334]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Signing/MAYO_Add_Oil.vhd:335]
INFO: [Synth 8-226] default block is never used [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Signing/MAYO_Add_Oil.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'mayo_add_oil' (1#1) [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Signing/MAYO_Add_Oil.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2324.672 ; gain = 0.000 ; free physical = 16097 ; free virtual = 27033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2324.672 ; gain = 0.000 ; free physical = 16786 ; free virtual = 27723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2324.672 ; gain = 0.000 ; free physical = 16786 ; free virtual = 27723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2324.672 ; gain = 0.000 ; free physical = 16811 ; free virtual = 27748
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc]
WARNING: [Vivado 12-584] No ports matched 'LD0'. [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD4'. [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD5'. [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc:13]
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mayo_add_oil_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mayo_add_oil_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.578 ; gain = 0.000 ; free physical = 16743 ; free virtual = 27682
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.578 ; gain = 0.000 ; free physical = 16743 ; free virtual = 27682
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16828 ; free virtual = 27763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16828 ; free virtual = 27763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16828 ; free virtual = 27763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16795 ; free virtual = 27748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 6     
	   2 Input   31 Bit       Adders := 2     
	   3 Input   31 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	               4x32  Multipliers := 1     
	               7x32  Multipliers := 1     
	               4x31  Multipliers := 1     
	               7x31  Multipliers := 2     
+---Muxes : 
	  34 Input   48 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 5     
	  34 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	  34 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	  34 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  34 Input    2 Bit        Muxes := 3     
	  34 Input    1 Bit        Muxes := 18    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16754 ; free virtual = 27717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+-------------------+---------------+----------------+
|Module Name  | RTL Object        | Depth x Width | Implemented As | 
+-------------+-------------------+---------------+----------------+
|mayo_add_oil | bram0a[o][o_addr] | 64x1          | LUT            | 
|mayo_add_oil | bram0a[o][o_en]   | 64x1          | LUT            | 
|mayo_add_oil | bram0b[o][o_en]   | 64x1          | LUT            | 
|mayo_add_oil | bram0a[o][o_addr] | 64x1          | LUT            | 
|mayo_add_oil | bram0a[o][o_en]   | 64x1          | LUT            | 
|mayo_add_oil | bram0b[o][o_en]   | 64x1          | LUT            | 
+-------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16648 ; free virtual = 27604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16648 ; free virtual = 27604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16635 ; free virtual = 27596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16642 ; free virtual = 27603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16642 ; free virtual = 27603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16642 ; free virtual = 27603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16642 ; free virtual = 27603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16642 ; free virtual = 27603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16642 ; free virtual = 27603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   281|
|3     |LUT1   |   196|
|4     |LUT2   |   753|
|5     |LUT3   |   246|
|6     |LUT4   |   300|
|7     |LUT5   |   189|
|8     |LUT6   |   374|
|9     |MUXF7  |     9|
|10    |FDRE   |   447|
|11    |IBUF   |    99|
|12    |OBUF   |   211|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16642 ; free virtual = 27603
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2388.578 ; gain = 0.000 ; free physical = 16700 ; free virtual = 27661
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2388.578 ; gain = 63.906 ; free physical = 16700 ; free virtual = 27661
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.578 ; gain = 0.000 ; free physical = 16776 ; free virtual = 27742
INFO: [Netlist 29-17] Analyzing 290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mayo_add_oil' is not ideal for floorplanning, since the cellview 'mayo_add_oil' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.578 ; gain = 0.000 ; free physical = 16711 ; free virtual = 27686
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2388.578 ; gain = 64.031 ; free physical = 16851 ; free virtual = 27827
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/synth_1/mayo_add_oil.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mayo_add_oil_utilization_synth.rpt -pb mayo_add_oil_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 22:51:09 2023...
