Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  4 21:49:14 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (746)
5. checking no_input_delay (23)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_disparity_generator/state_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (746)
--------------------------------------------------
 There are 746 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.751        0.000                      0                  990        0.011        0.000                      0                  990        3.000        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            24.570        0.000                      0                  542        0.243        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                     3.765        0.000                      0                  358        0.128        0.000                      0                  358        4.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin              1.751        0.000                      0                  182        0.011        0.000                      0                  182  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.570ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.499ns  (logic 5.803ns (40.024%)  route 8.696ns (59.976%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=26, routed)          2.438     4.447    U_vga_controller/U_Pixel_Counter/v_counter[8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.360     5.931    U_qvga_addr_decoder/D[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[9])
                                                      5.070    11.001 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=2, routed)           1.196    12.197    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.153    12.350 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_7/O
                         net (fo=12, routed)          3.701    16.051    U_FrameBufferLeft/mem_reg_0_10_4[9]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.008    41.501    
                         clock uncertainty           -0.106    41.395    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.773    40.622    U_FrameBufferLeft/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.622    
                         arrival time                         -16.051    
  -------------------------------------------------------------------
                         slack                                 24.570    

Slack (MET) :             24.662ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.609ns  (logic 5.774ns (39.523%)  route 8.835ns (60.477%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=26, routed)          2.438     4.447    U_vga_controller/U_Pixel_Counter/v_counter[8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.360     5.931    U_qvga_addr_decoder/D[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[13])
                                                      5.070    11.001 r  U_qvga_addr_decoder/qvga_addr10/P[13]
                         net (fo=2, routed)           0.886    11.887    U_vga_controller/U_Pixel_Counter/P[13]
    SLICE_X52Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.011 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7__0/O
                         net (fo=20, routed)          4.150    16.162    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.008    41.496    
                         clock uncertainty           -0.106    41.390    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.824    U_FrameBufferLeft/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.824    
                         arrival time                         -16.162    
  -------------------------------------------------------------------
                         slack                                 24.662    

Slack (MET) :             24.732ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_11/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.542ns  (logic 5.774ns (39.707%)  route 8.768ns (60.293%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=26, routed)          2.438     4.447    U_vga_controller/U_Pixel_Counter/v_counter[8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.360     5.931    U_qvga_addr_decoder/D[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[7])
                                                      5.070    11.001 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.024    12.025    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.124    12.149 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0/O
                         net (fo=20, routed)          3.945    16.094    U_FrameBufferRight/ADDRBWRADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.490    41.490    U_FrameBufferRight/vga_clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                         clock pessimism              0.008    41.498    
                         clock uncertainty           -0.106    41.392    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    40.826    U_FrameBufferRight/mem_reg_0_11
  -------------------------------------------------------------------
                         required time                         40.826    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                 24.732    

Slack (MET) :             24.907ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.145ns  (logic 5.767ns (40.769%)  route 8.378ns (59.231%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=26, routed)          2.438     4.447    U_vga_controller/U_Pixel_Counter/v_counter[8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.360     5.931    U_qvga_addr_decoder/D[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[11])
                                                      5.070    11.001 r  U_qvga_addr_decoder/qvga_addr10/P[11]
                         net (fo=2, routed)           0.804    11.805    U_vga_controller/U_Pixel_Counter/P[11]
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.117    11.922 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_5/O
                         net (fo=12, routed)          3.776    15.698    U_FrameBufferLeft/mem_reg_0_10_4[11]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.008    41.501    
                         clock uncertainty           -0.106    41.395    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.790    40.605    U_FrameBufferLeft/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.605    
                         arrival time                         -15.698    
  -------------------------------------------------------------------
                         slack                                 24.907    

Slack (MET) :             24.907ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.161ns  (logic 5.803ns (40.979%)  route 8.358ns (59.021%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=26, routed)          2.438     4.447    U_vga_controller/U_Pixel_Counter/v_counter[8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.360     5.931    U_qvga_addr_decoder/D[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[9])
                                                      5.070    11.001 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=2, routed)           1.196    12.197    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.153    12.350 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_7/O
                         net (fo=12, routed)          3.363    15.713    U_FrameBufferLeft/mem_reg_0_10_4[9]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.492    41.492    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.008    41.500    
                         clock uncertainty           -0.106    41.394    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.773    40.621    U_FrameBufferLeft/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.621    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                 24.907    

Slack (MET) :             24.939ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.129ns  (logic 5.799ns (41.043%)  route 8.330ns (58.957%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=26, routed)          2.438     4.447    U_vga_controller/U_Pixel_Counter/v_counter[8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.360     5.931    U_qvga_addr_decoder/D[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[7])
                                                      5.070    11.001 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.024    12.025    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.149    12.174 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_9/O
                         net (fo=12, routed)          3.508    15.682    U_FrameBufferLeft/mem_reg_0_10_4[7]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.008    41.501    
                         clock uncertainty           -0.106    41.395    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774    40.621    U_FrameBufferLeft/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.621    
                         arrival time                         -15.682    
  -------------------------------------------------------------------
                         slack                                 24.939    

Slack (MET) :             25.066ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.204ns  (logic 5.774ns (40.652%)  route 8.430ns (59.348%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=26, routed)          2.438     4.447    U_vga_controller/U_Pixel_Counter/v_counter[8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.360     5.931    U_qvga_addr_decoder/D[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[7])
                                                      5.070    11.001 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.024    12.025    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.124    12.149 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0/O
                         net (fo=20, routed)          3.607    15.756    U_FrameBufferRight/ADDRBWRADDR[7]
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.486    41.486    U_FrameBufferRight/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.008    41.494    
                         clock uncertainty           -0.106    41.388    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    40.822    U_FrameBufferRight/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.822    
                         arrival time                         -15.756    
  -------------------------------------------------------------------
                         slack                                 25.066    

Slack (MET) :             25.095ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 5.774ns (40.716%)  route 8.407ns (59.284%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=26, routed)          2.438     4.447    U_vga_controller/U_Pixel_Counter/v_counter[8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.360     5.931    U_qvga_addr_decoder/D[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[5])
                                                      5.070    11.001 r  U_qvga_addr_decoder/qvga_addr10/P[5]
                         net (fo=2, routed)           1.168    12.169    U_vga_controller/U_Pixel_Counter/P[5]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.293 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_11/O
                         net (fo=12, routed)          3.440    15.734    U_FrameBufferLeft/mem_reg_0_10_4[5]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.008    41.501    
                         clock uncertainty           -0.106    41.395    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.829    U_FrameBufferLeft/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.829    
                         arrival time                         -15.734    
  -------------------------------------------------------------------
                         slack                                 25.095    

Slack (MET) :             25.232ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.837ns  (logic 5.803ns (41.938%)  route 8.034ns (58.062%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=26, routed)          2.438     4.447    U_vga_controller/U_Pixel_Counter/v_counter[8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.360     5.931    U_qvga_addr_decoder/D[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070    11.001 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           1.035    12.036    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X52Y26         LUT5 (Prop_lut5_I4_O)        0.153    12.189 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_13/O
                         net (fo=12, routed)          3.200    15.389    U_FrameBufferLeft/mem_reg_0_10_4[3]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.008    41.501    
                         clock uncertainty           -0.106    41.395    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.773    40.622    U_FrameBufferLeft/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.622    
                         arrival time                         -15.389    
  -------------------------------------------------------------------
                         slack                                 25.232    

Slack (MET) :             25.244ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.807ns  (logic 5.767ns (41.767%)  route 8.040ns (58.233%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=26, routed)          2.438     4.447    U_vga_controller/U_Pixel_Counter/v_counter[8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.360     5.931    U_qvga_addr_decoder/D[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_D[1]_P[11])
                                                      5.070    11.001 r  U_qvga_addr_decoder/qvga_addr10/P[11]
                         net (fo=2, routed)           0.804    11.805    U_vga_controller/U_Pixel_Counter/P[11]
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.117    11.922 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_5/O
                         net (fo=12, routed)          3.438    15.360    U_FrameBufferLeft/mem_reg_0_10_4[11]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.492    41.492    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.008    41.500    
                         clock uncertainty           -0.106    41.394    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.790    40.604    U_FrameBufferLeft/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.604    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                 25.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.738%)  route 0.108ns (32.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.554     0.554    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.128     0.682 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=27, routed)          0.108     0.790    U_vga_controller/U_Pixel_Counter/v_counter[7]
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.099     0.889 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.889    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.821     0.821    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X48Y26         FDCE (Hold_fdce_C_D)         0.092     0.646    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.591%)  route 0.177ns (48.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.556     0.556    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.177     0.874    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I3_O)        0.048     0.922 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.922    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.821     0.821    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.107     0.674    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (66.057%)  route 0.117ns (33.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.554     0.554    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.128     0.682 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/Q
                         net (fo=9, routed)           0.117     0.798    U_vga_controller/U_Pixel_Counter/v_counter[3]
    SLICE_X49Y26         LUT6 (Prop_lut6_I4_O)        0.099     0.897 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.897    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.821     0.821    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.092     0.646    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.665%)  route 0.181ns (49.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.556     0.556    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=20, routed)          0.181     0.878    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.923    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X48Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824     0.824    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X48Y28         FDCE (Hold_fdce_C_D)         0.092     0.662    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.191%)  route 0.177ns (48.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.556     0.556    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.177     0.874    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.919 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.919    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.821     0.821    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.091     0.658    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.647%)  route 0.181ns (49.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.556     0.556    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.181     0.878    U_vga_controller/U_Pixel_Counter/h_counter[8]
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.923 r  U_vga_controller/U_Pixel_Counter/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.923    U_vga_controller/U_Pixel_Counter/h_counter_0[8]
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823     0.823    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X48Y27         FDCE (Hold_fdce_C_D)         0.092     0.648    U_vga_controller/U_Pixel_Counter/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.554     0.554    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=9, routed)           0.195     0.889    U_vga_controller/U_Pixel_Counter/v_counter[1]
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.934 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.934    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.821     0.821    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.092     0.646    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.232ns (58.444%)  route 0.165ns (41.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.554     0.554    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.128     0.682 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=27, routed)          0.165     0.847    U_vga_controller/U_Pixel_Counter/v_counter[9]
    SLICE_X49Y26         LUT4 (Prop_lut4_I1_O)        0.104     0.951 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.951    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.821     0.821    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.107     0.661    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.556     0.556    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=12, routed)          0.196     0.893    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.938 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.938    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X48Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824     0.824    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X48Y28         FDCE (Hold_fdce_C_D)         0.091     0.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.687%)  route 0.204ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.554     0.554    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.128     0.682 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=27, routed)          0.204     0.885    U_vga_controller/U_Pixel_Counter/v_counter[7]
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.099     0.984 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.984    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X49Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823     0.823    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X49Y27         FDCE (Hold_fdce_C_D)         0.091     0.660    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0      U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y28     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y28     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y28     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y28     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y28     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y26     U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y26     U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y26     U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y26     U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y26     U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26     U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26     U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26     U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y26     U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y29     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.994ns (16.891%)  route 4.891ns (83.109%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           1.257     6.851    U_disparity_generator/read_en_reg
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.148     6.999 r  U_disparity_generator/mem_L[0][1][5]_i_3/O
                         net (fo=9, routed)           1.432     8.431    U_vga_controller/U_Pixel_Counter/mem_L_reg[1][1][1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.328     8.759 r  U_vga_controller/U_Pixel_Counter/mem_L[2][1][5]_i_1/O
                         net (fo=10, routed)          2.202    10.961    U_disparity_generator/mem_L_reg[2][1][1]_0[0]
    SLICE_X32Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.437    14.778    U_disparity_generator/clk
    SLICE_X32Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][1][1]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.726    U_disparity_generator/mem_L_reg[2][1][1]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.994ns (17.247%)  route 4.769ns (82.753%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           1.257     6.851    U_disparity_generator/read_en_reg
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.148     6.999 r  U_disparity_generator/mem_L[0][1][5]_i_3/O
                         net (fo=9, routed)           1.153     8.152    U_vga_controller/U_Pixel_Counter/mem_L_reg[1][1][1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.328     8.480 r  U_vga_controller/U_Pixel_Counter/mem_L[1][2][4]_i_1/O
                         net (fo=10, routed)          2.360    10.840    U_disparity_generator/mem_L_reg[1][2][0]_0[0]
    SLICE_X31Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.779    U_disparity_generator/clk
    SLICE_X31Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][0]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X31Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.727    U_disparity_generator/mem_L_reg[1][2][0]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.994ns (17.247%)  route 4.769ns (82.753%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           1.257     6.851    U_disparity_generator/read_en_reg
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.148     6.999 r  U_disparity_generator/mem_L[0][1][5]_i_3/O
                         net (fo=9, routed)           1.153     8.152    U_vga_controller/U_Pixel_Counter/mem_L_reg[1][1][1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.328     8.480 r  U_vga_controller/U_Pixel_Counter/mem_L[1][2][4]_i_1/O
                         net (fo=10, routed)          2.360    10.840    U_disparity_generator/mem_L_reg[1][2][0]_0[0]
    SLICE_X31Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.779    U_disparity_generator/clk
    SLICE_X31Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][3]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X31Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.727    U_disparity_generator/mem_L_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[2][1][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.994ns (17.352%)  route 4.734ns (82.648%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           1.257     6.851    U_disparity_generator/read_en_reg
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.148     6.999 r  U_disparity_generator/mem_L[0][1][5]_i_3/O
                         net (fo=9, routed)           1.432     8.431    U_vga_controller/U_Pixel_Counter/mem_L_reg[1][1][1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.328     8.759 r  U_vga_controller/U_Pixel_Counter/mem_L[2][1][5]_i_1/O
                         net (fo=10, routed)          2.046    10.805    U_disparity_generator/mem_L_reg[2][1][1]_0[0]
    SLICE_X34Y32         FDRE                                         r  U_disparity_generator/mem_R_reg[2][1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.436    14.777    U_disparity_generator/clk
    SLICE_X34Y32         FDRE                                         r  U_disparity_generator/mem_R_reg[2][1][5]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.761    U_disparity_generator/mem_R_reg[2][1][5]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.994ns (17.594%)  route 4.656ns (82.406%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           1.257     6.851    U_disparity_generator/read_en_reg
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.148     6.999 r  U_disparity_generator/mem_L[0][1][5]_i_3/O
                         net (fo=9, routed)           1.432     8.431    U_vga_controller/U_Pixel_Counter/mem_L_reg[1][1][1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.328     8.759 r  U_vga_controller/U_Pixel_Counter/mem_L[2][1][5]_i_1/O
                         net (fo=10, routed)          1.967    10.726    U_disparity_generator/mem_L_reg[2][1][1]_0[0]
    SLICE_X31Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.437    14.778    U_disparity_generator/clk
    SLICE_X31Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][1][2]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.726    U_disparity_generator/mem_L_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][1][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.994ns (17.594%)  route 4.656ns (82.406%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           1.257     6.851    U_disparity_generator/read_en_reg
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.148     6.999 r  U_disparity_generator/mem_L[0][1][5]_i_3/O
                         net (fo=9, routed)           1.432     8.431    U_vga_controller/U_Pixel_Counter/mem_L_reg[1][1][1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.328     8.759 r  U_vga_controller/U_Pixel_Counter/mem_L[2][1][5]_i_1/O
                         net (fo=10, routed)          1.967    10.726    U_disparity_generator/mem_L_reg[2][1][1]_0[0]
    SLICE_X31Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.437    14.778    U_disparity_generator/clk
    SLICE_X31Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][1][3]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.726    U_disparity_generator/mem_L_reg[2][1][3]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][1][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.994ns (17.594%)  route 4.656ns (82.406%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           1.257     6.851    U_disparity_generator/read_en_reg
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.148     6.999 r  U_disparity_generator/mem_L[0][1][5]_i_3/O
                         net (fo=9, routed)           1.432     8.431    U_vga_controller/U_Pixel_Counter/mem_L_reg[1][1][1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.328     8.759 r  U_vga_controller/U_Pixel_Counter/mem_L[2][1][5]_i_1/O
                         net (fo=10, routed)          1.967    10.726    U_disparity_generator/mem_L_reg[2][1][1]_0[0]
    SLICE_X31Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.437    14.778    U_disparity_generator/clk
    SLICE_X31Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][1][4]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.726    U_disparity_generator/mem_L_reg[2][1][4]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][1][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.994ns (17.594%)  route 4.656ns (82.406%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           1.257     6.851    U_disparity_generator/read_en_reg
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.148     6.999 r  U_disparity_generator/mem_L[0][1][5]_i_3/O
                         net (fo=9, routed)           1.432     8.431    U_vga_controller/U_Pixel_Counter/mem_L_reg[1][1][1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.328     8.759 r  U_vga_controller/U_Pixel_Counter/mem_L[2][1][5]_i_1/O
                         net (fo=10, routed)          1.967    10.726    U_disparity_generator/mem_L_reg[2][1][1]_0[0]
    SLICE_X31Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.437    14.778    U_disparity_generator/clk
    SLICE_X31Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][1][5]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.726    U_disparity_generator/mem_L_reg[2][1][5]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.994ns (17.646%)  route 4.639ns (82.354%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           1.257     6.851    U_disparity_generator/read_en_reg
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.148     6.999 r  U_disparity_generator/mem_L[0][1][5]_i_3/O
                         net (fo=9, routed)           1.482     8.482    U_vga_controller/U_Pixel_Counter/mem_L_reg[1][1][1]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.328     8.810 r  U_vga_controller/U_Pixel_Counter/mem_L[1][0][5]_i_1/O
                         net (fo=10, routed)          1.900    10.709    U_disparity_generator/mem_L_reg[1][0][1]_0[0]
    SLICE_X40Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[1][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.439    14.780    U_disparity_generator/clk
    SLICE_X40Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[1][0][1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X40Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.800    U_disparity_generator/mem_L_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.994ns (17.646%)  route 4.639ns (82.354%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           1.257     6.851    U_disparity_generator/read_en_reg
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.148     6.999 r  U_disparity_generator/mem_L[0][1][5]_i_3/O
                         net (fo=9, routed)           1.482     8.482    U_vga_controller/U_Pixel_Counter/mem_L_reg[1][1][1]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.328     8.810 r  U_vga_controller/U_Pixel_Counter/mem_L[1][0][5]_i_1/O
                         net (fo=10, routed)          1.900    10.709    U_disparity_generator/mem_L_reg[1][0][1]_0[0]
    SLICE_X40Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[1][0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.439    14.780    U_disparity_generator/clk
    SLICE_X40Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[1][0][3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X40Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.800    U_disparity_generator/mem_L_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  4.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB/clk_div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/clk_div_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.661     1.545    U_SCCB_final_R/U_SCCB/clk
    SLICE_X7Y124         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  U_SCCB_final_R/U_SCCB/clk_div_reg[4]/Q
                         net (fo=5, routed)           0.076     1.762    U_SCCB_final_R/U_SCCB/clk_div_reg[4]_0[2]
    SLICE_X6Y124         LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  U_SCCB_final_R/U_SCCB/clk_div[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    U_SCCB_final_R/U_SCCB/clk_div[5]
    SLICE_X6Y124         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.932     2.060    U_SCCB_final_R/U_SCCB/clk
    SLICE_X6Y124         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_div_reg[5]/C
                         clock pessimism             -0.502     1.558    
    SLICE_X6Y124         FDCE (Hold_fdce_C_D)         0.121     1.679    U_SCCB_final_R/U_SCCB/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.670     1.554    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X5Y134         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.059     1.754    U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr[7]
    SLICE_X4Y134         LUT4 (Prop_lut4_I1_O)        0.045     1.799 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/shift_reg_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.799    U_SCCB_final_R/U_SCCB/D[5]
    SLICE_X4Y134         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.942     2.070    U_SCCB_final_R/U_SCCB/clk
    SLICE_X4Y134         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[7]/C
                         clock pessimism             -0.503     1.567    
    SLICE_X4Y134         FDCE (Hold_fdce_C_D)         0.092     1.659    U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/clk_div_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.565     1.448    U_SCCB_final_L/U_SCCB/clk
    SLICE_X55Y97         FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_SCCB_final_L/U_SCCB/clk_div_reg[4]/Q
                         net (fo=5, routed)           0.100     1.690    U_SCCB_final_L/U_SCCB/clk_div_reg[4]_0[2]
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.735 r  U_SCCB_final_L/U_SCCB/clk_div[5]_i_1/O
                         net (fo=1, routed)           0.000     1.735    U_SCCB_final_L/U_SCCB/clk_div[5]
    SLICE_X54Y97         FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.835     1.963    U_SCCB_final_L/U_SCCB/clk
    SLICE_X54Y97         FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_div_reg[5]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y97         FDCE (Hold_fdce_C_D)         0.120     1.581    U_SCCB_final_L/U_SCCB/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.475    U_SCCB_final_L/U_SCCB_CONTROLUNIT/clk
    SLICE_X58Y93         FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.087     1.703    U_SCCB_final_L/U_SCCB_CONTROLUNIT/reg_addr[5]
    SLICE_X59Y93         LUT4 (Prop_lut4_I1_O)        0.045     1.748 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/shift_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.748    U_SCCB_final_L/U_SCCB/D[4]
    SLICE_X59Y93         FDCE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.861     1.989    U_SCCB_final_L/U_SCCB/clk
    SLICE_X59Y93         FDCE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[5]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y93         FDCE (Hold_fdce_C_D)         0.092     1.580    U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.670     1.554    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X5Y134         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[0]/Q
                         net (fo=1, routed)           0.097     1.791    U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr[0]
    SLICE_X4Y134         LUT4 (Prop_lut4_I1_O)        0.045     1.836 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/shift_reg_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    U_SCCB_final_R/U_SCCB/D[0]
    SLICE_X4Y134         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.942     2.070    U_SCCB_final_R/U_SCCB/clk
    SLICE_X4Y134         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[0]/C
                         clock pessimism             -0.503     1.567    
    SLICE_X4Y134         FDCE (Hold_fdce_C_D)         0.091     1.658    U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.670     1.554    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X6Y135         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDCE (Prop_fdce_C_Q)         0.164     1.718 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.110     1.828    U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr[5]
    SLICE_X6Y134         LUT4 (Prop_lut4_I1_O)        0.045     1.873 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/shift_reg_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    U_SCCB_final_R/U_SCCB/D[4]
    SLICE_X6Y134         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.942     2.070    U_SCCB_final_R/U_SCCB/clk
    SLICE_X6Y134         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[5]/C
                         clock pessimism             -0.502     1.568    
    SLICE_X6Y134         FDCE (Hold_fdce_C_D)         0.121     1.689    U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.475    U_SCCB_final_L/U_SCCB_CONTROLUNIT/clk
    SLICE_X61Y93         FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[2]/Q
                         net (fo=1, routed)           0.140     1.756    U_SCCB_final_L/U_SCCB_CONTROLUNIT/data[2]
    SLICE_X60Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/shift_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_SCCB_final_L/U_SCCB/D[1]
    SLICE_X60Y93         FDCE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.861     1.989    U_SCCB_final_L/U_SCCB/clk
    SLICE_X60Y93         FDCE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y93         FDCE (Hold_fdce_C_D)         0.120     1.608    U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.835%)  route 0.147ns (44.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.666     1.550    U_SCCB_final_R/U_SCCB/clk
    SLICE_X3Y129         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          0.147     1.838    U_SCCB_final_R/U_SCCB/Q[0]
    SLICE_X2Y129         LUT6 (Prop_lut6_I2_O)        0.045     1.883 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.883    U_SCCB_final_R/U_SCCB/state_next__0[4]
    SLICE_X2Y129         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.939     2.067    U_SCCB_final_R/U_SCCB/clk
    SLICE_X2Y129         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/C
                         clock pessimism             -0.504     1.563    
    SLICE_X2Y129         FDCE (Hold_fdce_C_D)         0.121     1.684    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.692%)  route 0.120ns (39.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.670     1.554    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X4Y136         FDPE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDPE (Prop_fdpe_C_Q)         0.141     1.695 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.120     1.815    U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr[4]
    SLICE_X4Y134         LUT4 (Prop_lut4_I1_O)        0.045     1.860 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/shift_reg_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    U_SCCB_final_R/U_SCCB/D[3]
    SLICE_X4Y134         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.942     2.070    U_SCCB_final_R/U_SCCB/clk
    SLICE_X4Y134         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[4]/C
                         clock pessimism             -0.502     1.568    
    SLICE_X4Y134         FDCE (Hold_fdce_C_D)         0.092     1.660    U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.565%)  route 0.149ns (44.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.673     1.557    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X3Y138         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[6]/Q
                         net (fo=16, routed)          0.149     1.846    U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg[6]
    SLICE_X2Y136         LUT4 (Prop_lut4_I2_O)        0.045     1.891 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.891    U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg[2]_i_1__0_n_0
    SLICE_X2Y136         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.945     2.073    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X2Y136         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg_reg[2]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X2Y136         FDCE (Hold_fdce_C_D)         0.120     1.690    U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y97   U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y97   U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y98   U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y98   U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y97   U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   U_SCCB_final_L/U_SCCB/ack_error_out_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y96   U_SCCB_final_L/U_SCCB/ack_error_reg_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y94   U_SCCB_final_L/U_SCCB/bit_cnt_reg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y95   U_SCCB_final_L/U_SCCB/bit_cnt_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124   U_SCCB_final_R/U_SCCB/clk_100k_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124   U_SCCB_final_R/U_SCCB/clk_100k_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   U_SCCB_final_R/U_SCCB/clk_div_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   U_SCCB_final_R/U_SCCB/clk_div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   U_SCCB_final_R/U_SCCB/clk_div_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   U_SCCB_final_L/U_SCCB/ack_error_out_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y96   U_SCCB_final_L/U_SCCB/ack_error_reg_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y94   U_SCCB_final_L/U_SCCB/bit_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   U_SCCB_final_L/U_SCCB/bit_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   U_SCCB_final_L/U_SCCB/bit_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   U_SCCB_final_L/U_SCCB/bit_cnt_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y96   U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.033ns  (logic 1.306ns (11.837%)  route 9.727ns (88.163%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=28, routed)          2.022     4.031    U_vga_controller/U_Pixel_Counter/v_counter[5]
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.152     4.183 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_59/O
                         net (fo=2, routed)           0.899     5.081    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_59_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.326     5.407 r  U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_9/O
                         net (fo=2, routed)           1.016     6.423    U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_9_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.547 r  U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_8/O
                         net (fo=2, routed)           1.651     8.198    U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_8_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.322 r  U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_5/O
                         net (fo=9, routed)           1.779    10.102    U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.226 r  U_vga_controller/U_Pixel_Counter/mem_L[1][2][4]_i_1/O
                         net (fo=10, routed)          2.360    12.585    U_disparity_generator/mem_L_reg[1][2][0]_0[0]
    SLICE_X31Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.779    U_disparity_generator/clk
    SLICE_X31Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][0]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.238    14.541    
    SLICE_X31Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.336    U_disparity_generator/mem_L_reg[1][2][0]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.033ns  (logic 1.306ns (11.837%)  route 9.727ns (88.163%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=28, routed)          2.022     4.031    U_vga_controller/U_Pixel_Counter/v_counter[5]
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.152     4.183 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_59/O
                         net (fo=2, routed)           0.899     5.081    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_59_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.326     5.407 r  U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_9/O
                         net (fo=2, routed)           1.016     6.423    U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_9_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.547 r  U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_8/O
                         net (fo=2, routed)           1.651     8.198    U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_8_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.322 r  U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_5/O
                         net (fo=9, routed)           1.779    10.102    U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.226 r  U_vga_controller/U_Pixel_Counter/mem_L[1][2][4]_i_1/O
                         net (fo=10, routed)          2.360    12.585    U_disparity_generator/mem_L_reg[1][2][0]_0[0]
    SLICE_X31Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.779    U_disparity_generator/clk
    SLICE_X31Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][3]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.238    14.541    
    SLICE_X31Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.336    U_disparity_generator/mem_L_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.849ns  (logic 5.567ns (51.311%)  route 5.282ns (48.689%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.614     1.614    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.068 r  U_FrameBufferLeft/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           2.081     6.149    U_FrameBufferLeft/rData[5]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.273 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.273    U_rgb2gray_L/mem_L_reg[0][1][3]_i_7_0[1]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.671 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.671    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.984 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.607     7.591    U_FrameBufferLeft/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.332     7.923 r  U_FrameBufferLeft/i___21_carry__0_i_2/O
                         net (fo=2, routed)           0.645     8.568    U_FrameBufferLeft/mem_reg_0_10_0[1]
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.332     8.900 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.900    U_rgb2gray_L/mem_L_reg[2][1][3]_0[2]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.298 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.772    10.405    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.708 r  U_rgb2gray_L/mem_L[0][1][3]_i_3/O
                         net (fo=1, routed)           0.000    10.708    U_rgb2gray_L/mem_L[0][1][3]_i_3_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.109 r  U_rgb2gray_L/mem_L_reg[0][1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.109    U_rgb2gray_L/mem_L_reg[0][1][3]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.287 r  U_rgb2gray_L/mem_L_reg[0][1][5]_i_2/CO[1]
                         net (fo=9, routed)           1.177    12.463    U_disparity_generator/D[0]
    SLICE_X42Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.439    14.780    U_disparity_generator/clk
    SLICE_X42Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][0][5]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.238    14.542    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)       -0.250    14.292    U_disparity_generator/mem_L_reg[2][0][5]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.786ns  (logic 5.624ns (52.141%)  route 5.162ns (47.859%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.614     1.614    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.068 r  U_FrameBufferLeft/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           2.081     6.149    U_FrameBufferLeft/rData[5]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.273 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.273    U_rgb2gray_L/mem_L_reg[0][1][3]_i_7_0[1]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.671 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.671    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.984 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.607     7.591    U_FrameBufferLeft/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.332     7.923 r  U_FrameBufferLeft/i___21_carry__0_i_2/O
                         net (fo=2, routed)           0.645     8.568    U_FrameBufferLeft/mem_reg_0_10_0[1]
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.332     8.900 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.900    U_rgb2gray_L/mem_L_reg[2][1][3]_0[2]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.298 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.772    10.405    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.708 r  U_rgb2gray_L/mem_L[0][1][3]_i_3/O
                         net (fo=1, routed)           0.000    10.708    U_rgb2gray_L/mem_L[0][1][3]_i_3_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.109 r  U_rgb2gray_L/mem_L_reg[0][1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.109    U_rgb2gray_L/mem_L_reg[0][1][3]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.344 r  U_rgb2gray_L/mem_L_reg[0][1][5]_i_2/O[0]
                         net (fo=9, routed)           1.056    12.400    U_disparity_generator/D[4]
    SLICE_X40Y30         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.436    14.777    U_disparity_generator/clk
    SLICE_X40Y30         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2][4]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.238    14.539    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)       -0.283    14.256    U_disparity_generator/mem_L_reg[0][2][4]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 5.567ns (51.790%)  route 5.182ns (48.210%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.614     1.614    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.068 r  U_FrameBufferLeft/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           2.081     6.149    U_FrameBufferLeft/rData[5]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.273 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.273    U_rgb2gray_L/mem_L_reg[0][1][3]_i_7_0[1]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.671 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.671    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.984 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.607     7.591    U_FrameBufferLeft/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.332     7.923 r  U_FrameBufferLeft/i___21_carry__0_i_2/O
                         net (fo=2, routed)           0.645     8.568    U_FrameBufferLeft/mem_reg_0_10_0[1]
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.332     8.900 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.900    U_rgb2gray_L/mem_L_reg[2][1][3]_0[2]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.298 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.772    10.405    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.708 r  U_rgb2gray_L/mem_L[0][1][3]_i_3/O
                         net (fo=1, routed)           0.000    10.708    U_rgb2gray_L/mem_L[0][1][3]_i_3_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.109 r  U_rgb2gray_L/mem_L_reg[0][1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.109    U_rgb2gray_L/mem_L_reg[0][1][3]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.287 r  U_rgb2gray_L/mem_L_reg[0][1][5]_i_2/CO[1]
                         net (fo=9, routed)           1.076    12.363    U_disparity_generator/D[0]
    SLICE_X31Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.779    U_disparity_generator/clk
    SLICE_X31Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][0]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.238    14.541    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)       -0.308    14.233    U_disparity_generator/mem_L_reg[1][2][0]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.792ns  (logic 5.624ns (52.115%)  route 5.168ns (47.885%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.614     1.614    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.068 r  U_FrameBufferLeft/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           2.081     6.149    U_FrameBufferLeft/rData[5]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.273 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.273    U_rgb2gray_L/mem_L_reg[0][1][3]_i_7_0[1]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.671 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.671    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.984 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.607     7.591    U_FrameBufferLeft/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.332     7.923 r  U_FrameBufferLeft/i___21_carry__0_i_2/O
                         net (fo=2, routed)           0.645     8.568    U_FrameBufferLeft/mem_reg_0_10_0[1]
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.332     8.900 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.900    U_rgb2gray_L/mem_L_reg[2][1][3]_0[2]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.298 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.772    10.405    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.708 r  U_rgb2gray_L/mem_L[0][1][3]_i_3/O
                         net (fo=1, routed)           0.000    10.708    U_rgb2gray_L/mem_L[0][1][3]_i_3_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.109 r  U_rgb2gray_L/mem_L_reg[0][1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.109    U_rgb2gray_L/mem_L_reg[0][1][3]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.344 r  U_rgb2gray_L/mem_L_reg[0][1][5]_i_2/O[0]
                         net (fo=9, routed)           1.062    12.405    U_disparity_generator/D[4]
    SLICE_X31Y31         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.435    14.776    U_disparity_generator/clk
    SLICE_X31Y31         FDRE                                         r  U_disparity_generator/mem_L_reg[1][2][4]/C
                         clock pessimism              0.000    14.776    
                         clock uncertainty           -0.238    14.538    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)       -0.256    14.282    U_disparity_generator/mem_L_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.766ns  (logic 5.567ns (51.710%)  route 5.199ns (48.290%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.614     1.614    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.068 r  U_FrameBufferLeft/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           2.081     6.149    U_FrameBufferLeft/rData[5]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.273 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.273    U_rgb2gray_L/mem_L_reg[0][1][3]_i_7_0[1]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.671 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.671    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.984 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.607     7.591    U_FrameBufferLeft/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.332     7.923 r  U_FrameBufferLeft/i___21_carry__0_i_2/O
                         net (fo=2, routed)           0.645     8.568    U_FrameBufferLeft/mem_reg_0_10_0[1]
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.332     8.900 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.900    U_rgb2gray_L/mem_L_reg[2][1][3]_0[2]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.298 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.772    10.405    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.708 r  U_rgb2gray_L/mem_L[0][1][3]_i_3/O
                         net (fo=1, routed)           0.000    10.708    U_rgb2gray_L/mem_L[0][1][3]_i_3_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.109 r  U_rgb2gray_L/mem_L_reg[0][1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.109    U_rgb2gray_L/mem_L_reg[0][1][3]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.287 r  U_rgb2gray_L/mem_L_reg[0][1][5]_i_2/CO[1]
                         net (fo=9, routed)           1.093    12.380    U_disparity_generator/D[0]
    SLICE_X41Y35         FDRE                                         r  U_disparity_generator/mem_L_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.442    14.783    U_disparity_generator/clk
    SLICE_X41Y35         FDRE                                         r  U_disparity_generator/mem_L_reg[1][0][5]/C
                         clock pessimism              0.000    14.783    
                         clock uncertainty           -0.238    14.545    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)       -0.286    14.259    U_disparity_generator/mem_L_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.747ns  (logic 5.624ns (52.330%)  route 5.123ns (47.670%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.614     1.614    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.068 r  U_FrameBufferLeft/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           2.081     6.149    U_FrameBufferLeft/rData[5]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.273 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.273    U_rgb2gray_L/mem_L_reg[0][1][3]_i_7_0[1]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.671 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.671    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.984 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.607     7.591    U_FrameBufferLeft/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.332     7.923 r  U_FrameBufferLeft/i___21_carry__0_i_2/O
                         net (fo=2, routed)           0.645     8.568    U_FrameBufferLeft/mem_reg_0_10_0[1]
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.332     8.900 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.900    U_rgb2gray_L/mem_L_reg[2][1][3]_0[2]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.298 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.772    10.405    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.708 r  U_rgb2gray_L/mem_L[0][1][3]_i_3/O
                         net (fo=1, routed)           0.000    10.708    U_rgb2gray_L/mem_L[0][1][3]_i_3_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.109 r  U_rgb2gray_L/mem_L_reg[0][1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.109    U_rgb2gray_L/mem_L_reg[0][1][3]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.344 r  U_rgb2gray_L/mem_L_reg[0][1][5]_i_2/O[0]
                         net (fo=9, routed)           1.017    12.361    U_disparity_generator/D[4]
    SLICE_X37Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.779    U_disparity_generator/clk
    SLICE_X37Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[1][1][4]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.238    14.541    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)       -0.280    14.261    U_disparity_generator/mem_L_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.748ns  (logic 5.567ns (51.795%)  route 5.181ns (48.205%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        3.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.614     1.614    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.068 r  U_FrameBufferLeft/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           2.081     6.149    U_FrameBufferLeft/rData[5]
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.273 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.273    U_rgb2gray_L/mem_L_reg[0][1][3]_i_7_0[1]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.671 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.671    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.984 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.607     7.591    U_FrameBufferLeft/gray1_inferred__0/i___21_carry__0[1]
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.332     7.923 r  U_FrameBufferLeft/i___21_carry__0_i_2/O
                         net (fo=2, routed)           0.645     8.568    U_FrameBufferLeft/mem_reg_0_10_0[1]
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.332     8.900 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.900    U_rgb2gray_L/mem_L_reg[2][1][3]_0[2]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.298 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.772    10.405    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.708 r  U_rgb2gray_L/mem_L[0][1][3]_i_3/O
                         net (fo=1, routed)           0.000    10.708    U_rgb2gray_L/mem_L[0][1][3]_i_3_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.109 r  U_rgb2gray_L/mem_L_reg[0][1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.109    U_rgb2gray_L/mem_L_reg[0][1][3]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.287 r  U_rgb2gray_L/mem_L_reg[0][1][5]_i_2/CO[1]
                         net (fo=9, routed)           1.075    12.362    U_disparity_generator/D[0]
    SLICE_X33Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.437    14.778    U_disparity_generator/clk
    SLICE_X33Y32         FDRE                                         r  U_disparity_generator/mem_L_reg[2][2][0]/C
                         clock pessimism              0.000    14.778    
                         clock uncertainty           -0.238    14.540    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)       -0.272    14.268    U_disparity_generator/mem_L_reg[2][2][0]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[1][2][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.872ns  (logic 1.306ns (12.013%)  route 9.566ns (87.987%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.552     1.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X49Y26         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.456     2.008 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=28, routed)          2.022     4.031    U_vga_controller/U_Pixel_Counter/v_counter[5]
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.152     4.183 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_59/O
                         net (fo=2, routed)           0.899     5.081    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_59_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.326     5.407 r  U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_9/O
                         net (fo=2, routed)           1.016     6.423    U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_9_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.547 r  U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_8/O
                         net (fo=2, routed)           1.651     8.198    U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_8_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.322 r  U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_5/O
                         net (fo=9, routed)           1.779    10.102    U_vga_controller/U_Pixel_Counter/mem_L[0][1][5]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.226 r  U_vga_controller/U_Pixel_Counter/mem_L[1][2][4]_i_1/O
                         net (fo=10, routed)          2.199    12.424    U_disparity_generator/mem_L_reg[1][2][0]_0[0]
    SLICE_X36Y33         FDRE                                         r  U_disparity_generator/mem_R_reg[1][2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.779    U_disparity_generator/clk
    SLICE_X36Y33         FDRE                                         r  U_disparity_generator/mem_R_reg[1][2][5]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.238    14.541    
    SLICE_X36Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.336    U_disparity_generator/mem_R_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  1.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.567ns (13.443%)  route 3.651ns (86.557%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.076ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.437     1.437    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.367     1.804 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          2.157     3.961    U_vga_controller/U_Pixel_Counter/h_counter[8]
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.100     4.061 f  U_vga_controller/U_Pixel_Counter/state_reg_i_2/O
                         net (fo=2, routed)           1.494     5.555    U_disparity_generator/read_en_reg_reg_1
    SLICE_X46Y30         LUT3 (Prop_lut3_I0_O)        0.100     5.655 r  U_disparity_generator/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000     5.655    U_disparity_generator/read_en_reg_i_1_n_0
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.076    U_disparity_generator/clk
    SLICE_X46Y30         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
                         clock pessimism              0.000     5.076    
                         clock uncertainty            0.238     5.315    
    SLICE_X46Y30         FDPE (Hold_fdpe_C_D)         0.330     5.645    U_disparity_generator/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.645    
                         arrival time                           5.655    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.567ns (13.417%)  route 3.659ns (86.583%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.437     1.437    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.367     1.804 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          2.157     3.961    U_vga_controller/U_Pixel_Counter/h_counter[8]
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.100     4.061 r  U_vga_controller/U_Pixel_Counter/state_reg_i_2/O
                         net (fo=2, routed)           1.502     5.563    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_0
    SLICE_X46Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.663 r  U_vga_controller/U_Pixel_Counter/state_reg_i_1/O
                         net (fo=1, routed)           0.000     5.663    U_disparity_generator/state_reg_reg_2
    SLICE_X46Y29         FDCE                                         r  U_disparity_generator/state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554     5.075    U_disparity_generator/clk
    SLICE_X46Y29         FDCE                                         r  U_disparity_generator/state_reg_reg/C
                         clock pessimism              0.000     5.075    
                         clock uncertainty            0.238     5.314    
    SLICE_X46Y29         FDCE (Hold_fdce_C_D)         0.330     5.644    U_disparity_generator/state_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.644    
                         arrival time                           5.663    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 2.156ns (51.479%)  route 2.032ns (48.521%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493     1.493    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.846 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.032     4.878    U_rgb2gray_L/rData[1]
    SLICE_X40Y31         LUT4 (Prop_lut4_I3_O)        0.100     4.978 r  U_rgb2gray_L/mem_L[0][1][3]_i_16/O
                         net (fo=1, routed)           0.000     4.978    U_rgb2gray_L/mem_L[0][1][3]_i_16_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.397 r  U_rgb2gray_L/mem_L_reg[0][1][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.397    U_rgb2gray_L/mem_L_reg[0][1][3]_i_7_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.489 r  U_rgb2gray_L/mem_L_reg[0][1][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.489    U_rgb2gray_L/mem_L_reg[0][1][3]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.681 r  U_rgb2gray_L/mem_L_reg[0][1][3]_i_1/O[2]
                         net (fo=9, routed)           0.000     5.681    U_disparity_generator/D[2]
    SLICE_X40Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.558     5.079    U_disparity_generator/clk
    SLICE_X40Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[0][0][2]/C
                         clock pessimism              0.000     5.079    
                         clock uncertainty            0.238     5.318    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.287     5.605    U_disparity_generator/mem_L_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -5.605    
                         arrival time                           5.681    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][0][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.467ns (11.762%)  route 3.503ns (88.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.437     1.437    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.367     1.804 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=20, routed)          2.219     4.024    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.100     4.124 r  U_vga_controller/U_Pixel_Counter/mem_L[2][0][5]_i_1/O
                         net (fo=10, routed)          1.284     5.408    U_disparity_generator/mem_L_reg[2][0][1]_0[0]
    SLICE_X42Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[2][0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.558     5.079    U_disparity_generator/clk
    SLICE_X42Y33         FDRE                                         r  U_disparity_generator/mem_L_reg[2][0][4]/C
                         clock pessimism              0.000     5.079    
                         clock uncertainty            0.238     5.318    
    SLICE_X42Y33         FDRE (Hold_fdre_C_CE)        0.001     5.319    U_disparity_generator/mem_L_reg[2][0][4]
  -------------------------------------------------------------------
                         required time                         -5.319    
                         arrival time                           5.408    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[2][0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.467ns (11.762%)  route 3.503ns (88.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.437     1.437    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.367     1.804 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=20, routed)          2.219     4.024    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.100     4.124 r  U_vga_controller/U_Pixel_Counter/mem_L[2][0][5]_i_1/O
                         net (fo=10, routed)          1.284     5.408    U_disparity_generator/mem_L_reg[2][0][1]_0[0]
    SLICE_X42Y33         FDRE                                         r  U_disparity_generator/mem_R_reg[2][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.558     5.079    U_disparity_generator/clk
    SLICE_X42Y33         FDRE                                         r  U_disparity_generator/mem_R_reg[2][0][1]/C
                         clock pessimism              0.000     5.079    
                         clock uncertainty            0.238     5.318    
    SLICE_X42Y33         FDRE (Hold_fdre_C_CE)        0.001     5.319    U_disparity_generator/mem_R_reg[2][0][1]
  -------------------------------------------------------------------
                         required time                         -5.319    
                         arrival time                           5.408    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[2][0][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.467ns (11.762%)  route 3.503ns (88.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.437     1.437    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.367     1.804 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=20, routed)          2.219     4.024    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.100     4.124 r  U_vga_controller/U_Pixel_Counter/mem_L[2][0][5]_i_1/O
                         net (fo=10, routed)          1.284     5.408    U_disparity_generator/mem_L_reg[2][0][1]_0[0]
    SLICE_X42Y33         FDRE                                         r  U_disparity_generator/mem_R_reg[2][0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.558     5.079    U_disparity_generator/clk
    SLICE_X42Y33         FDRE                                         r  U_disparity_generator/mem_R_reg[2][0][2]/C
                         clock pessimism              0.000     5.079    
                         clock uncertainty            0.238     5.318    
    SLICE_X42Y33         FDRE (Hold_fdre_C_CE)        0.001     5.319    U_disparity_generator/mem_R_reg[2][0][2]
  -------------------------------------------------------------------
                         required time                         -5.319    
                         arrival time                           5.408    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[2][0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.467ns (11.762%)  route 3.503ns (88.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.437     1.437    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.367     1.804 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=20, routed)          2.219     4.024    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.100     4.124 r  U_vga_controller/U_Pixel_Counter/mem_L[2][0][5]_i_1/O
                         net (fo=10, routed)          1.284     5.408    U_disparity_generator/mem_L_reg[2][0][1]_0[0]
    SLICE_X42Y33         FDRE                                         r  U_disparity_generator/mem_R_reg[2][0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.558     5.079    U_disparity_generator/clk
    SLICE_X42Y33         FDRE                                         r  U_disparity_generator/mem_R_reg[2][0][3]/C
                         clock pessimism              0.000     5.079    
                         clock uncertainty            0.238     5.318    
    SLICE_X42Y33         FDRE (Hold_fdre_C_CE)        0.001     5.319    U_disparity_generator/mem_R_reg[2][0][3]
  -------------------------------------------------------------------
                         required time                         -5.319    
                         arrival time                           5.408    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 2.156ns (51.275%)  route 2.049ns (48.725%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.487     1.487    U_FrameBufferRight/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.840 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.049     4.889    U_rgb2gray_R/buffer2[1]
    SLICE_X41Y28         LUT4 (Prop_lut4_I3_O)        0.100     4.989 r  U_rgb2gray_R/mem_R[2][2][3]_i_16/O
                         net (fo=1, routed)           0.000     4.989    U_rgb2gray_R/mem_R[2][2][3]_i_16_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.408 r  U_rgb2gray_R/mem_R_reg[2][2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.408    U_rgb2gray_R/mem_R_reg[2][2][3]_i_7_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.500 r  U_rgb2gray_R/mem_R_reg[2][2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.500    U_rgb2gray_R/mem_R_reg[2][2][3]_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.692 r  U_rgb2gray_R/mem_R_reg[2][2][3]_i_1/O[2]
                         net (fo=9, routed)           0.000     5.692    U_disparity_generator/mem_R_reg[1][0][5]_0[1]
    SLICE_X41Y30         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554     5.075    U_disparity_generator/clk
    SLICE_X41Y30         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][2]/C
                         clock pessimism              0.000     5.075    
                         clock uncertainty            0.238     5.314    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.287     5.601    U_disparity_generator/mem_R_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -5.601    
                         arrival time                           5.692    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[1][0][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.467ns (11.876%)  route 3.465ns (88.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.437     1.437    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.367     1.804 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=20, routed)          2.285     4.090    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.100     4.190 r  U_vga_controller/U_Pixel_Counter/mem_L[1][0][5]_i_1/O
                         net (fo=10, routed)          1.180     5.370    U_disparity_generator/mem_L_reg[1][0][1]_0[0]
    SLICE_X44Y34         FDRE                                         r  U_disparity_generator/mem_R_reg[1][0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.560     5.081    U_disparity_generator/clk
    SLICE_X44Y34         FDRE                                         r  U_disparity_generator/mem_R_reg[1][0][2]/C
                         clock pessimism              0.000     5.081    
                         clock uncertainty            0.238     5.320    
    SLICE_X44Y34         FDRE (Hold_fdre_C_CE)       -0.045     5.275    U_disparity_generator/mem_R_reg[1][0][2]
  -------------------------------------------------------------------
                         required time                         -5.275    
                         arrival time                           5.370    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[1][0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.467ns (11.876%)  route 3.465ns (88.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.437     1.437    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X48Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.367     1.804 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=20, routed)          2.285     4.090    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.100     4.190 r  U_vga_controller/U_Pixel_Counter/mem_L[1][0][5]_i_1/O
                         net (fo=10, routed)          1.180     5.370    U_disparity_generator/mem_L_reg[1][0][1]_0[0]
    SLICE_X44Y34         FDRE                                         r  U_disparity_generator/mem_R_reg[1][0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.560     5.081    U_disparity_generator/clk
    SLICE_X44Y34         FDRE                                         r  U_disparity_generator/mem_R_reg[1][0][3]/C
                         clock pessimism              0.000     5.081    
                         clock uncertainty            0.238     5.320    
    SLICE_X44Y34         FDRE (Hold_fdre_C_CE)       -0.045     5.275    U_disparity_generator/mem_R_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         -5.275    
                         arrival time                           5.370    
  -------------------------------------------------------------------
                         slack                                  0.095    





