

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Thu Dec 12 12:28:20 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  279809|  1117793|  279809|  1117793|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+---------+---------------+-----------+-----------+---------+----------+
        |                         |      Latency     |   Iteration   |  Initiation Interval  |   Trip  |          |
        |        Loop Name        |   min  |   max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+--------+---------+---------------+-----------+-----------+---------+----------+
        |- Loop 1                 |  279808|  1117792| 17488 ~ 69862 |          -|          -|       16|    no    |
        | + Loop 1.1              |   17486|    69860|  1249 ~ 2495  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1          |    1246|     2492|             89|          -|          -| 14 ~ 28 |    no    |
        |   +++ Loop 1.1.1.1      |      84|       84|             28|          -|          -|        3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      24|       24|              8|          -|          -|        3|    no    |
        +-------------------------+--------+---------+---------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      0|       0|    427|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    178|
|Register         |        -|      -|     354|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     354|    605|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_3_1_U23  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_417_p2       |     *    |      0|  0|  51|           7|           9|
    |tmp3_fu_329_p2       |     *    |      0|  0|  51|           9|           6|
    |buffer_6_fu_493_p2   |     +    |      0|  0|  23|          16|          16|
    |k_h_1_fu_359_p2      |     +    |      0|  0|  10|           2|           1|
    |k_w_1_fu_428_p2      |     +    |      0|  0|  10|           2|           1|
    |next_mul3_fu_258_p2  |     +    |      0|  0|  15|           9|           9|
    |next_mul_fu_263_p2   |     +    |      0|  0|  15|           9|           9|
    |out_d_4_fu_274_p2    |     +    |      0|  0|  15|           5|           1|
    |out_h_4_fu_310_p2    |     +    |      0|  0|  15|           5|           1|
    |out_w_4_fu_343_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp2_fu_320_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp4_fu_387_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp5_fu_438_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp6_fu_409_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp7_fu_444_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_61_fu_393_p2     |     +    |      0|  0|  19|          14|          14|
    |tmp_64_fu_453_p2     |     +    |      0|  0|  19|          14|          14|
    |tmp_66_fu_461_p2     |     +    |      0|  0|  15|           9|           9|
    |tmp_fu_403_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_63_fu_381_p2     |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_353_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_338_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond3_fu_305_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond4_fu_268_p2  |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_422_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 427|         174|         160|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  97|         20|    1|         20|
    |buffer6_reg_193   |   9|          2|   16|         32|
    |buffer_1_reg_215  |   9|          2|   16|         32|
    |k_h_reg_204       |   9|          2|    2|          4|
    |k_w_reg_227       |   9|          2|    2|          4|
    |out_d_reg_133     |   9|          2|    5|         10|
    |out_h_reg_169     |   9|          2|    5|         10|
    |out_w_reg_181     |   9|          2|    5|         10|
    |phi_mul2_reg_157  |   9|          2|    9|         18|
    |phi_mul_reg_145   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 178|         38|   70|        158|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  19|   0|   19|          0|
    |bias_addr_reg_557      |   4|   0|    4|          0|
    |buffer6_reg_193        |  16|   0|   16|          0|
    |buffer_1_reg_215       |  16|   0|   16|          0|
    |buffer_reg_593         |  16|   0|   16|          0|
    |input_load_reg_679     |  16|   0|   16|          0|
    |k_h_1_reg_606          |   2|   0|    2|          0|
    |k_h_reg_204            |   2|   0|    2|          0|
    |k_w_1_reg_644          |   2|   0|    2|          0|
    |k_w_reg_227            |   2|   0|    2|          0|
    |kernel_0_load_reg_684  |  16|   0|   16|          0|
    |next_mul3_reg_539      |   9|   0|    9|          0|
    |next_mul_reg_544       |   9|   0|    9|          0|
    |out_d_4_reg_552        |   5|   0|    5|          0|
    |out_d_reg_133          |   5|   0|    5|          0|
    |out_h_4_reg_570        |   5|   0|    5|          0|
    |out_h_reg_169          |   5|   0|    5|          0|
    |out_w_4_reg_588        |   5|   0|    5|          0|
    |out_w_reg_181          |   5|   0|    5|          0|
    |p_shl_cast_reg_562     |   4|   0|    9|          5|
    |phi_mul2_reg_157       |   9|   0|    9|          0|
    |phi_mul_reg_145        |   9|   0|    9|          0|
    |tmp1_reg_636           |  14|   0|   14|          0|
    |tmp2_reg_575           |   9|   0|    9|          0|
    |tmp3_reg_580           |  14|   0|   14|          0|
    |tmp4_reg_616           |   5|   0|    5|          0|
    |tmp5_reg_649           |   5|   0|    5|          0|
    |tmp6_reg_631           |   9|   0|    9|          0|
    |tmp7_reg_654           |   5|   0|    5|          0|
    |tmp_104_cast_reg_598   |   5|   0|   14|          9|
    |tmp_61_reg_621         |  14|   0|   14|          0|
    |tmp_63_reg_611         |   5|   0|    5|          0|
    |tmp_64_reg_659         |  14|   0|   14|          0|
    |tmp_66_reg_664         |   9|   0|    9|          0|
    |tmp_68_reg_699         |  30|   0|   30|          0|
    |tmp_95_cast_reg_524    |   7|   0|   14|          7|
    |tmp_96_cast_reg_529    |   6|   0|    9|          3|
    |tmp_97_cast_reg_534    |   6|   0|   14|          8|
    |tmp_cast_reg_519       |   7|   0|    9|          2|
    |tmp_reg_626            |   9|   0|    9|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 354|   0|  388|         34|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

