Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 54AA44CCF4
	for <lists+qemu-devel@lfdr.de>; Thu, 20 Jun 2019 13:34:31 +0200 (CEST)
Received: from localhost ([::1]:46478 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.86_2)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hdvKo-0005Be-IZ
	for lists+qemu-devel@lfdr.de; Thu, 20 Jun 2019 07:34:30 -0400
Received: from eggs.gnu.org ([209.51.188.92]:52813)
 by lists.gnu.org with esmtp (Exim 4.86_2)
 (envelope-from <philmd@redhat.com>) id 1hdv4K-0004HM-G3
 for qemu-devel@nongnu.org; Thu, 20 Jun 2019 07:17:30 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <philmd@redhat.com>) id 1hduyy-0002d9-EE
 for qemu-devel@nongnu.org; Thu, 20 Jun 2019 07:11:58 -0400
Received: from mail-wm1-f67.google.com ([209.85.128.67]:40668)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <philmd@redhat.com>) id 1hduyy-0002ci-8K
 for qemu-devel@nongnu.org; Thu, 20 Jun 2019 07:11:56 -0400
Received: by mail-wm1-f67.google.com with SMTP id v19so2727225wmj.5
 for <qemu-devel@nongnu.org>; Thu, 20 Jun 2019 04:11:55 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:subject:to:cc:references:from:openpgp:message-id
 :date:user-agent:mime-version:in-reply-to:content-language
 :content-transfer-encoding;
 bh=vvXmHYX4j03lYE2sO6dzllTHKxql00tsqZdF+Ke+oS8=;
 b=paey4DMgXY7qdDYW+7/w/lP14fhHHjl+mg+nxX++8wlWFrppdb5gBPVeOk/mkbP/YA
 W3FzPb/A36eVEtCG0nK5FccRwIjhSnn/+CyA6ia4i1pww2i6YlC+kLneHI9LaI3fWKYN
 s6cgFaIb5whPEXn+CEJ973FEm4oK7VHoA89qKAClsMPQXJpR9GxO6SL141+F/qQ1k2SH
 tlNTj1oMLouTofsN48bFU0PTYwdXsl+No0hHK4BbL9hycoN65ReZs+TBqf3tAXBa4Aap
 M3hxeLBh8MnLxiHbcqp/vNS5Tt7pJJmZSlTobOLkUfTWgjbK2sG6oO6UUHFBO6stgYMI
 Dabg==
X-Gm-Message-State: APjAAAXFF1PmNO23uT4fujAckZiTv8rtCPDddwllp86Zn+g4aUZcsM6S
 U4Yiy6CPSHMFoiqYQyxEFGRyFg==
X-Google-Smtp-Source: APXvYqwB0HxCQPCMpmyk5t3cIonZKLW0oUO6EIWXL2w7JTVG/dnQ/zJE70JYuM6NLsw6F5HqknIuPA==
X-Received: by 2002:a05:600c:204c:: with SMTP id
 p12mr2467888wmg.121.1561029114855; 
 Thu, 20 Jun 2019 04:11:54 -0700 (PDT)
Received: from [192.168.1.38] (183.red-88-21-202.staticip.rima-tde.net.
 [88.21.202.183])
 by smtp.gmail.com with ESMTPSA id u25sm4241657wmc.3.2019.06.20.04.11.53
 (version=TLS1_3 cipher=AEAD-AES128-GCM-SHA256 bits=128/128);
 Thu, 20 Jun 2019 04:11:54 -0700 (PDT)
To: Aleksandar Markovic <aleksandar.markovic@rt-rk.com>, qemu-devel@nongnu.org
References: <1561022396-20649-1-git-send-email-aleksandar.markovic@rt-rk.com>
 <1561022396-20649-5-git-send-email-aleksandar.markovic@rt-rk.com>
From: =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <philmd@redhat.com>
Openpgp: id=89C1E78F601EE86C867495CBA2A3FD6EDEADC0DE;
 url=http://pgp.mit.edu/pks/lookup?op=get&search=0xA2A3FD6EDEADC0DE
Message-ID: <a1ac2dbf-9c7e-24a2-d17b-99cbe08d6640@redhat.com>
Date: Thu, 20 Jun 2019 13:11:53 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.6.1
MIME-Version: 1.0
In-Reply-To: <1561022396-20649-5-git-send-email-aleksandar.markovic@rt-rk.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 209.85.128.67
Subject: Re: [Qemu-devel] [PATCH 4/4] target/mips: Fix if-else arms
 checkpatch errors in translate.c
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: arikalo@wavecomp.com, amarkovic@wavecomp.com
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On 6/20/19 11:19 AM, Aleksandar Markovic wrote:
> From: Aleksandar Markovic <amarkovic@wavecomp.com>
> 
> Remove if-else-arms-related checkpatch errors.
> 
> Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>

Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>

> ---
>  target/mips/translate.c | 106 ++++++++++++++++++++++++++++++------------------
>  1 file changed, 66 insertions(+), 40 deletions(-)
> 
> diff --git a/target/mips/translate.c b/target/mips/translate.c
> index 324b32a..3558b2e 100644
> --- a/target/mips/translate.c
> +++ b/target/mips/translate.c
> @@ -2619,16 +2619,18 @@ static const char * const mxuregnames[] = {
>  /* General purpose registers moves. */
>  static inline void gen_load_gpr(TCGv t, int reg)
>  {
> -    if (reg == 0)
> +    if (reg == 0) {
>          tcg_gen_movi_tl(t, 0);
> -    else
> +    } else {
>          tcg_gen_mov_tl(t, cpu_gpr[reg]);
> +    }
>  }
>  
>  static inline void gen_store_gpr(TCGv t, int reg)
>  {
> -    if (reg != 0)
> +    if (reg != 0) {
>          tcg_gen_mov_tl(cpu_gpr[reg], t);
> +    }
>  }
>  
>  /* Moves to/from shadow registers. */
> @@ -2636,9 +2638,9 @@ static inline void gen_load_srsgpr(int from, int to)
>  {
>      TCGv t0 = tcg_temp_new();
>  
> -    if (from == 0)
> +    if (from == 0) {
>          tcg_gen_movi_tl(t0, 0);
> -    else {
> +    } else {
>          TCGv_i32 t2 = tcg_temp_new_i32();
>          TCGv_ptr addr = tcg_temp_new_ptr();
>  
> @@ -2841,10 +2843,11 @@ static void gen_store_fpr64(DisasContext *ctx, TCGv_i64 t, int reg)
>  
>  static inline int get_fp_bit(int cc)
>  {
> -    if (cc)
> +    if (cc) {
>          return 24 + cc;
> -    else
> +    } else {
>          return 23;
> +    }
>  }
>  
>  /* Addresses computation */
> @@ -2908,14 +2911,16 @@ static inline void gen_move_high32(TCGv ret, TCGv_i64 arg)
>  
>  static inline void check_cp0_enabled(DisasContext *ctx)
>  {
> -    if (unlikely(!(ctx->hflags & MIPS_HFLAG_CP0)))
> +    if (unlikely(!(ctx->hflags & MIPS_HFLAG_CP0))) {
>          generate_exception_err(ctx, EXCP_CpU, 0);
> +    }
>  }
>  
>  static inline void check_cp1_enabled(DisasContext *ctx)
>  {
> -    if (unlikely(!(ctx->hflags & MIPS_HFLAG_FPU)))
> +    if (unlikely(!(ctx->hflags & MIPS_HFLAG_FPU))) {
>          generate_exception_err(ctx, EXCP_CpU, 1);
> +    }
>  }
>  
>  /* Verify that the processor is running with COP1X instructions enabled.
> @@ -2924,8 +2929,9 @@ static inline void check_cp1_enabled(DisasContext *ctx)
>  
>  static inline void check_cop1x(DisasContext *ctx)
>  {
> -    if (unlikely(!(ctx->hflags & MIPS_HFLAG_COP1X)))
> +    if (unlikely(!(ctx->hflags & MIPS_HFLAG_COP1X))) {
>          generate_exception_end(ctx, EXCP_RI);
> +    }
>  }
>  
>  /* Verify that the processor is running with 64-bit floating-point
> @@ -2933,8 +2939,9 @@ static inline void check_cop1x(DisasContext *ctx)
>  
>  static inline void check_cp1_64bitmode(DisasContext *ctx)
>  {
> -    if (unlikely(~ctx->hflags & (MIPS_HFLAG_F64 | MIPS_HFLAG_COP1X)))
> +    if (unlikely(~ctx->hflags & (MIPS_HFLAG_F64 | MIPS_HFLAG_COP1X))) {
>          generate_exception_end(ctx, EXCP_RI);
> +    }
>  }
>  
>  /*
> @@ -2950,8 +2957,9 @@ static inline void check_cp1_64bitmode(DisasContext *ctx)
>   */
>  static inline void check_cp1_registers(DisasContext *ctx, int regs)
>  {
> -    if (unlikely(!(ctx->hflags & MIPS_HFLAG_F64) && (regs & 1)))
> +    if (unlikely(!(ctx->hflags & MIPS_HFLAG_F64) && (regs & 1))) {
>          generate_exception_end(ctx, EXCP_RI);
> +    }
>  }
>  
>  /* Verify that the processor is running with DSP instructions enabled.
> @@ -3040,8 +3048,9 @@ static inline void check_ps(DisasContext *ctx)
>     instructions are not enabled. */
>  static inline void check_mips_64(DisasContext *ctx)
>  {
> -    if (unlikely(!(ctx->hflags & MIPS_HFLAG_64)))
> +    if (unlikely(!(ctx->hflags & MIPS_HFLAG_64))) {
>          generate_exception_end(ctx, EXCP_RI);
> +    }
>  }
>  #endif
>  
> @@ -3131,8 +3140,7 @@ static inline void check_nms_dl_il_sl_tl_l2c(DisasContext *ctx)
>          !(ctx->CP0_Config1 & (1 << CP0C1_IL)) &&
>          !(ctx->CP0_Config2 & (1 << CP0C2_SL)) &&
>          !(ctx->CP0_Config2 & (1 << CP0C2_TL)) &&
> -        !(ctx->CP0_Config5 & (1 << CP0C5_L2C)))
> -    {
> +        !(ctx->CP0_Config5 & (1 << CP0C5_L2C))) {
>          generate_exception_end(ctx, EXCP_RI);
>      }
>  }
> @@ -3882,22 +3890,25 @@ static void gen_logic_imm(DisasContext *ctx, uint32_t opc,
>      uimm = (uint16_t)imm;
>      switch (opc) {
>      case OPC_ANDI:
> -        if (likely(rs != 0))
> +        if (likely(rs != 0)) {
>              tcg_gen_andi_tl(cpu_gpr[rt], cpu_gpr[rs], uimm);
> -        else
> +        } else {
>              tcg_gen_movi_tl(cpu_gpr[rt], 0);
> +        }
>          break;
>      case OPC_ORI:
> -        if (rs != 0)
> +        if (rs != 0) {
>              tcg_gen_ori_tl(cpu_gpr[rt], cpu_gpr[rs], uimm);
> -        else
> +        } else {
>              tcg_gen_movi_tl(cpu_gpr[rt], uimm);
> +        }
>          break;
>      case OPC_XORI:
> -        if (likely(rs != 0))
> +        if (likely(rs != 0)) {
>              tcg_gen_xori_tl(cpu_gpr[rt], cpu_gpr[rs], uimm);
> -        else
> +        } else {
>              tcg_gen_movi_tl(cpu_gpr[rt], uimm);
> +        }
>          break;
>      case OPC_LUI:
>          if (rs != 0 && (ctx->insn_flags & ISA_MIPS32R6)) {
> @@ -6060,8 +6071,9 @@ static void gen_compute_branch (DisasContext *ctx, uint32_t opc,
>      }
>  
>   out:
> -    if (insn_bytes == 2)
> +    if (insn_bytes == 2) {
>          ctx->hflags |= MIPS_HFLAG_B16;
> +    }
>      tcg_temp_free(t0);
>      tcg_temp_free(t1);
>  }
> @@ -6708,8 +6720,9 @@ static void gen_mfc0(DisasContext *ctx, TCGv arg, int reg, int sel)
>  {
>      const char *register_name = "invalid";
>  
> -    if (sel != 0)
> +    if (sel != 0) {
>          check_insn(ctx, ISA_MIPS32);
> +    }
>  
>      switch (reg) {
>      case CP0_REGISTER_00:
> @@ -7464,8 +7477,9 @@ static void gen_mtc0(DisasContext *ctx, TCGv arg, int reg, int sel)
>  {
>      const char *register_name = "invalid";
>  
> -    if (sel != 0)
> +    if (sel != 0) {
>          check_insn(ctx, ISA_MIPS32);
> +    }
>  
>      if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
>          gen_io_start();
> @@ -8210,8 +8224,9 @@ static void gen_dmfc0(DisasContext *ctx, TCGv arg, int reg, int sel)
>  {
>      const char *register_name = "invalid";
>  
> -    if (sel != 0)
> +    if (sel != 0) {
>          check_insn(ctx, ISA_MIPS64);
> +    }
>  
>      switch (reg) {
>      case CP0_REGISTER_00:
> @@ -8920,8 +8935,9 @@ static void gen_dmtc0(DisasContext *ctx, TCGv arg, int reg, int sel)
>  {
>      const char *register_name = "invalid";
>  
> -    if (sel != 0)
> +    if (sel != 0) {
>          check_insn(ctx, ISA_MIPS64);
> +    }
>  
>      if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
>          gen_io_start();
> @@ -10162,8 +10178,9 @@ static void gen_cp0(CPUMIPSState *env, DisasContext *ctx, uint32_t opc,
>          break;
>      case OPC_TLBWI:
>          opn = "tlbwi";
> -        if (!env->tlb->helper_tlbwi)
> +        if (!env->tlb->helper_tlbwi) {
>              goto die;
> +        }
>          gen_helper_tlbwi(cpu_env);
>          break;
>      case OPC_TLBINV:
> @@ -10186,20 +10203,23 @@ static void gen_cp0(CPUMIPSState *env, DisasContext *ctx, uint32_t opc,
>          break;
>      case OPC_TLBWR:
>          opn = "tlbwr";
> -        if (!env->tlb->helper_tlbwr)
> +        if (!env->tlb->helper_tlbwr) {
>              goto die;
> +        }
>          gen_helper_tlbwr(cpu_env);
>          break;
>      case OPC_TLBP:
>          opn = "tlbp";
> -        if (!env->tlb->helper_tlbp)
> +        if (!env->tlb->helper_tlbp) {
>              goto die;
> +        }
>          gen_helper_tlbp(cpu_env);
>          break;
>      case OPC_TLBR:
>          opn = "tlbr";
> -        if (!env->tlb->helper_tlbr)
> +        if (!env->tlb->helper_tlbr) {
>              goto die;
> +        }
>          gen_helper_tlbr(cpu_env);
>          break;
>      case OPC_ERET: /* OPC_ERETNC */
> @@ -10273,8 +10293,9 @@ static void gen_compute_branch1(DisasContext *ctx, uint32_t op,
>          goto out;
>      }
>  
> -    if (cc != 0)
> +    if (cc != 0) {
>          check_insn(ctx, ISA_MIPS4 | ISA_MIPS32);
> +    }
>  
>      btarget = ctx->base.pc_next + 4 + offset;
>  
> @@ -10728,10 +10749,11 @@ static void gen_movci(DisasContext *ctx, int rd, int rs, int cc, int tf)
>          return;
>      }
>  
> -    if (tf)
> +    if (tf) {
>          cond = TCG_COND_EQ;
> -    else
> +    } else {
>          cond = TCG_COND_NE;
> +    }
>  
>      l1 = gen_new_label();
>      t0 = tcg_temp_new_i32();
> @@ -10753,10 +10775,11 @@ static inline void gen_movcf_s(DisasContext *ctx, int fs, int fd, int cc,
>      TCGv_i32 t0 = tcg_temp_new_i32();
>      TCGLabel *l1 = gen_new_label();
>  
> -    if (tf)
> +    if (tf) {
>          cond = TCG_COND_EQ;
> -    else
> +    } else {
>          cond = TCG_COND_NE;
> +    }
>  
>      tcg_gen_andi_i32(t0, fpu_fcr31, 1 << get_fp_bit(cc));
>      tcg_gen_brcondi_i32(cond, t0, 0, l1);
> @@ -10774,10 +10797,11 @@ static inline void gen_movcf_d(DisasContext *ctx, int fs, int fd, int cc,
>      TCGv_i64 fp0;
>      TCGLabel *l1 = gen_new_label();
>  
> -    if (tf)
> +    if (tf) {
>          cond = TCG_COND_EQ;
> -    else
> +    } else {
>          cond = TCG_COND_NE;
> +    }
>  
>      tcg_gen_andi_i32(t0, fpu_fcr31, 1 << get_fp_bit(cc));
>      tcg_gen_brcondi_i32(cond, t0, 0, l1);
> @@ -10797,10 +10821,11 @@ static inline void gen_movcf_ps(DisasContext *ctx, int fs, int fd,
>      TCGLabel *l1 = gen_new_label();
>      TCGLabel *l2 = gen_new_label();
>  
> -    if (tf)
> +    if (tf) {
>          cond = TCG_COND_EQ;
> -    else
> +    } else {
>          cond = TCG_COND_NE;
> +    }
>  
>      tcg_gen_andi_i32(t0, fpu_fcr31, 1 << get_fp_bit(cc));
>      tcg_gen_brcondi_i32(cond, t0, 0, l1);
> @@ -12096,8 +12121,9 @@ static void gen_farith(DisasContext *ctx, enum fopcode op1,
>              TCGLabel *l1 = gen_new_label();
>              TCGv_i64 fp0;
>  
> -            if (ft != 0)
> +            if (ft != 0) {
>                  tcg_gen_brcondi_tl(TCG_COND_NE, cpu_gpr[ft], 0, l1);
> +            }
>              fp0 = tcg_temp_new_i64();
>              gen_load_fpr64(ctx, fp0, fs);
>              gen_store_fpr64(ctx, fp0, fd);
> 

