#include "RVVToEmitCInternal.h"
#include "Weft/Conversion/RVV/RVVToEmitCSupport.h"
#include "Weft/Dialect/Exec/IR/ExecOps.h"
#include "Weft/Dialect/RVV/IR/RVVDialect.h"

#include "mlir/Dialect/EmitC/IR/EmitC.h"
#include "mlir/IR/Builders.h"
#include "mlir/IR/BuiltinOps.h"
#include "mlir/IR/MLIRContext.h"
#include "mlir/Transforms/DialectConversion.h"
#include "llvm/ADT/DenseMap.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/ADT/StringRef.h"
#include "llvm/Support/raw_ostream.h"

#include <optional>
#include <string>
#include <utility>

namespace weft {
namespace conversion {
namespace rvv {
namespace detail {

// VariantToEmitCFunc grid-codebook emit methods: iq2_xxs/iq2_xs/iq2_s and
// iq3_xxs/iq3_s (grid + sign-plane decode). Split out of RVVToEmitC.cpp as a
// pure code move; the emitted C is byte-identical.

// M-FLAT iq2_xxs super-block GRID-of-8 byte-exact SHARED body anchor. Extracted from
// the (now-retired) monolith emitIQ2XXSQ8KBlockDot as a pure code move (the emitted C
// is byte-identical) so the front-door-constructed typed super-block SCALAR-grid loop
// (fold_model "scalar_delta_grid", stride 66) lowers byte-identically by construction:
// same per-super-block body, same facts, same order. It emits ONE super-block's body
// at the current insertion point INSIDE an already-open super-block loop whose
// per-super-block bases xb/yb are provided (the grid/signs64 decls, the sumf/nb setup,
// the ONCE grid64 + signs64 i64 views, the outer loop, and the trailing `*s =
// 0.125f*sumf` store live in the wrapper). The emitc element/pointer types + the load
// helpers are re-derived here from the MLIRContext (uniqued -> the SAME Type instances)
// so the emit is byte-identical to the monolith's inline body. The coreLmul is the
// Win-A gearbox anchor (m2 default / m1 at VLEN256) carried on the grid-core brick; the
// dot wide LMUL is 2*core (i16m4 at m2 / i16m2 at m1); the u16 index EMUL = (16/64)*core
// (mf2 at m2 / mf4 at m1). The whole body is byte-exact for any legal anchor.
void VariantToEmitCFunc::emitIQ2XXSSuperBlockGridBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    const IQ2XXSGridBodyContext &cx, mlir::Value xb, mlir::Value yb,
    mlir::TypedValue<emitc::LValueType> sumfVar) const {
    mlir::MLIRContext *ctx = rewriter.getContext();
    llvm::StringRef opName = cx.opName;
    llvm::StringRef role = cx.role;
    mlir::Type sizeType = cx.sizeType;
    mlir::Type weightPtrType = cx.weightPtrType;
    mlir::Type activationPtrType = cx.activationPtrType;
    int64_t weightDOffset = cx.weightDOffset;          //   0
    int64_t qsOffset = cx.qsOffset;                    //   2
    int64_t activationDOffset = cx.activationDOffset;  //   0
    int64_t q8Offset = cx.q8Offset;                    //   4
    int64_t numSubBlocks = cx.numSubBlocks;            //   8
    int64_t numGroups = cx.numGroups;                  //   4
    llvm::StringRef coreLmul = cx.coreLmul;
    mlir::Value gridName = cx.gridName;
    mlir::Value signs64 = cx.signs64;

    mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
    mlir::Type i32Type = emitc::OpaqueType::get(ctx, "int32_t");
    mlir::Type intType = emitc::OpaqueType::get(ctx, "int");
    // aux1 + the scale `ls = 2*(aux1>>28)+1` + the sign selector `(aux1>>7*l)&127` must
    // be computed in the UNSIGNED domain (ggml reads aux32[1] as a uint32_t) so the >>
    // is a LOGICAL shift -- a signed `int` aux1 with bit 31 set would arithmetic-shift
    // and corrupt the scale/selector.
    mlir::Type uintType = emitc::OpaqueType::get(ctx, "uint32_t");

    // The per-sub-block dot wide LMUL is 2*core (FLIPS with the anchor, NOT always m4).
    // The batched gather widths (2*core + its u16 index EMUL) are derived per-pair below.
    llvm::StringRef wideLmul = (coreLmul == "m2") ? "m4" : "m2";
    mlir::Type i32m1Type = emitc::OpaqueType::get(ctx, "vint32m1_t");
    int64_t subBlockLanes = 32; // 4 grid entries * 8 i8 = one 32-lane sub-block
    mlir::Type i8WideType =
        emitc::OpaqueType::get(ctx, ("vint8" + coreLmul + "_t").str());
    mlir::Type i16WidestType =
        emitc::OpaqueType::get(ctx, ("vint16" + wideLmul + "_t").str());
    mlir::Type u16ElemType = emitc::OpaqueType::get(ctx, "uint16_t");
    mlir::Type u16PtrTypeMut =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "uint16_t"));

    auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
    auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };

    mlir::Type i8PtrType =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const int8_t"));
    mlir::Type u8PtrType =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const uint8_t"));
    mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
    mlir::Type constFloatType = emitc::OpaqueType::get(ctx, "const float");
    mlir::Type constFloatPtrType = emitc::PointerType::get(constFloatType);
    llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";

    // The aux1 / scale / sign-selector bitwise ops run in the UNSIGNED domain (uint32_t)
    // so the >> is a LOGICAL shift (ggml's aux32[1] is uint32_t).
    auto uAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, uintType, a, b); };
    auto uOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, uintType, a, b); };
    auto uShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, uintType, a, b); };
    auto uShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, uintType, a, b); };
    auto uintLit = [&](int64_t v) { return emitUintLit(rewriter, loc, uintType, v); };
    auto loadByteAsUint = [&](mlir::Value ptr, int64_t i) {
      return emitLoadByteAsUint(rewriter, loc, constU8Type, uintType, ptr, i);
    };
    // int x = (int)a[i];  -- alignment-safe byte load then cast to int, emitted by
    // the shared emitLoadByteAsInt(constU8Type, intType) helper.

    // d = (float)*(const _Float16 *)(xb + 0) * *(const float *)(yb + 0);  (ONCE per
    // super-block; the fp16 weight scale times the fp32 q8_K scale).
    mlir::Value dxAddr = xb;
    if (weightDOffset != 0)
      dxAddr = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                             sizeLit(weightDOffset));
    mlir::Value dx = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                    mlir::ValueRange{dxAddr}, opName, role,
                                    llvm::StringRef("fcvt.s.h"));
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fold_activation_d"));
    mlir::Value dyAddr = yb;
    if (activationDOffset != 0)
      dyAddr = rewriter.create<emitc::AddOp>(loc, activationPtrType, yb,
                                             sizeLit(activationDOffset));
    mlir::Value dyPtr =
        rewriter.create<emitc::CastOp>(loc, constFloatPtrType, dyAddr)
            .getResult();
    mlir::Value dyIndex0 =
        rewriter.create<emitc::LiteralOp>(loc, rewriter.getIndexType(), "0");
    mlir::Value dyElem =
        rewriter
            .create<emitc::SubscriptOp>(
                loc, llvm::cast<mlir::TypedValue<emitc::PointerType>>(dyPtr),
                dyIndex0)
            .getResult();
    mlir::Value dy =
        rewriter.create<emitc::LoadOp>(loc, constFloatType, dyElem).getResult();
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fold_scale_d"));
    mlir::Value d =
        rewriter.create<emitc::MulOp>(loc, floatType, dx, dy).getResult();

    // const uint8_t *qs = xb + 2;  const int8_t *q8 = yb + 4;
    mlir::Value qsBase0 = xb;
    if (qsOffset != 0)
      qsBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                              sizeLit(qsOffset));
    mlir::Value qsBase =
        rewriter.create<emitc::CastOp>(loc, u8PtrType, qsBase0).getResult();
    mlir::Value q8Base0 = yb;
    if (q8Offset != 0)
      q8Base0 = rewriter.create<emitc::AddOp>(loc, activationPtrType, yb,
                                              sizeLit(q8Offset));
    mlir::Value q8Base =
        rewriter.create<emitc::CastOp>(loc, i8PtrType, q8Base0).getResult();

    // int32_t bsum = 0;  (the integer super-block accumulator, reset per super-block;
    // ggml's per-super-block bsum).
    rewriter.create<emitc::VerbatimOp>(
        loc, localVariableComment("bsum", opName, role));
    auto bsumVar = rewriter.create<emitc::VariableOp>(
        loc, emitc::LValueType::get(i32Type), emitc::OpaqueAttr::get(ctx, ""));
    rewriter.create<emitc::AssignOp>(
        loc, bsumVar, rewriter.create<emitc::LiteralOp>(loc, i32Type, "0"));

    // The per-sub-block dot is BATCHED into PAIRS (pair = 0..numSubBlocks/2-1): each
    // pair decodes TWO sub-blocks (s0 = 2*pair, s1 = 2*pair+1) with ONE wider
    // i64<2*core> grid gather + ONE wider signs64 gather (8 index slots), ONE wider
    // i8<2*core> q8 load, and ONE wider i8<2*core> vmul sign-fold. The per-sub-block
    // signed widening product + vwredsum are then recovered from each 32-lane half via a
    // register-group vget (i8<2*core> -> i8<core>), so the integer dot per sub-block is
    // BYTE-IDENTICAL to the unbatched body while the gather + vsetvli config are hoisted
    // to the super-block pair (16 gathers -> 8, halved vle16/vle8/vmul + config churn).
    // bsum still accumulates in STRICT ascending sub-block order (s0 then s1), each with
    // its own `ls`; the vwmul/vwredsum stay at the Win-A wide<->core LMUL gearbox widths.
    int64_t pairLanes = 2 * subBlockLanes;     // 64 = two 32-lane sub-blocks
    int64_t numGroupsPair = 2 * numGroups;     // 8 i64 grid/sign entries per pair
    // 2*core (the wide gather/load/fold LMUL) and its u16 index EMUL (16/64)*(2*core).
    llvm::StringRef pairLmul = (coreLmul == "m2") ? "m4" : "m2";
    llvm::StringRef pairIdxLmul = (coreLmul == "m2") ? "m1" : "mf2";
    mlir::Type i8PairType =
        emitc::OpaqueType::get(ctx, ("vint8" + pairLmul + "_t").str());
    mlir::Type i64PairType =
        emitc::OpaqueType::get(ctx, ("vint64" + pairLmul + "_t").str());
    mlir::Type u16IdxPairType =
        emitc::OpaqueType::get(ctx, ("vuint16" + pairIdxLmul + "_t").str());
    mlir::Type idxArrayPairType = emitc::ArrayType::get({8}, u16ElemType);
    std::string vgetCallee =
        ("__riscv_vget_v_i8" + pairLmul + "_i8" + coreLmul).str();

    for (int64_t pair = 0; pair < numSubBlocks / 2; ++pair) {
      // Decode BOTH sub-blocks of the pair up front: the per-sub-block scale ls[half]
      // and the 8-slot grid/sign byte-offset index arrays (slots [half*4 + l]). These
      // are pure integer decode ops -- reordering the two halves' decode changes no
      // value; the gather reads the fully-filled arrays.
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "sub_block_aux_scale"));
      rewriter.create<emitc::VerbatimOp>(
          loc, localVariableComment("gridoff", opName, role));
      auto gridOffVar = rewriter.create<emitc::VariableOp>(
          loc, idxArrayPairType, emitc::OpaqueAttr::get(ctx, ""));
      auto gridOffArray =
          llvm::cast<mlir::TypedValue<emitc::ArrayType>>(gridOffVar.getResult());
      rewriter.create<emitc::VerbatimOp>(
          loc, localVariableComment("signoff", opName, role));
      auto signOffVar = rewriter.create<emitc::VariableOp>(
          loc, idxArrayPairType, emitc::OpaqueAttr::get(ctx, ""));
      auto signOffArray =
          llvm::cast<mlir::TypedValue<emitc::ArrayType>>(signOffVar.getResult());
      auto storeU16 = [&](mlir::TypedValue<emitc::ArrayType> arr, int64_t slot,
                          mlir::Value byteOff) {
        mlir::Value byteOffU16 =
            rewriter.create<emitc::CastOp>(loc, u16ElemType, byteOff).getResult();
        mlir::Value slotIdx = rewriter.create<emitc::LiteralOp>(
            loc, rewriter.getIndexType(), std::to_string(slot));
        mlir::Value slotElem =
            rewriter
                .create<emitc::SubscriptOp>(loc, arr, mlir::ValueRange{slotIdx})
                .getResult();
        rewriter.create<emitc::AssignOp>(
            loc, llvm::cast<mlir::TypedValue<emitc::LValueType>>(slotElem),
            byteOffU16);
      };

      mlir::Value lsPair[2];
      for (int64_t half = 0; half < 2; ++half) {
        int64_t ib32 = 2 * pair + half;
        // const uint8_t *a = qs + ib32*8;  (the 8 aux bytes for this sub-block).
        mlir::Value aBase =
            (ib32 == 0)
                ? qsBase
                : rewriter
                      .create<emitc::AddOp>(loc, u8PtrType, qsBase,
                                            sizeLit(ib32 * 8))
                      .getResult();
        // uint32_t aux1 = a[4] | a[5]<<8 | a[6]<<16 | a[7]<<24;  (little-endian, uint
        // domain -> logical >>).
        mlir::Value aux1 = loadByteAsUint(aBase, 4);
        aux1 = uOr(aux1, uShl(loadByteAsUint(aBase, 5), uintLit(8)));
        aux1 = uOr(aux1, uShl(loadByteAsUint(aBase, 6), uintLit(16)));
        aux1 = uOr(aux1, uShl(loadByteAsUint(aBase, 7), uintLit(24)));
        // int ls = 2*(aux1 >> 28) + 1;  (the per-sub-block 4-bit scale, [1,31]).
        mlir::Value lsTop =
            rewriter.create<emitc::CastOp>(loc, intType, uShr(aux1, uintLit(28)))
                .getResult();
        lsPair[half] =
            rewriter
                .create<emitc::AddOp>(
                    loc, intType,
                    rewriter.create<emitc::MulOp>(loc, intType, lsTop, intLit(2))
                        .getResult(),
                    intLit(1))
                .getResult();
        // Fill slots [half*4 + l]: 4 grid byte-offsets a[l]*8 + 4 sign byte-offsets
        // ((aux1>>7l)&127)*8 (the shift is logical in the uint32 domain).
        for (int64_t l = 0; l < numGroups; ++l) {
          mlir::Value idx = emitLoadByteAsInt(rewriter, loc, constU8Type, intType, aBase, l);
          mlir::Value gridByteOff =
              rewriter.create<emitc::MulOp>(loc, intType, idx, intLit(8))
                  .getResult();
          storeU16(gridOffArray, half * numGroups + l, gridByteOff);
          mlir::Value sel =
              rewriter
                  .create<emitc::CastOp>(
                      loc, intType,
                      uAnd(uShr(aux1, uintLit(7 * l)), uintLit(127)))
                  .getResult();
          mlir::Value signByteOff =
              rewriter.create<emitc::MulOp>(loc, intType, sel, intLit(8))
                  .getResult();
          storeU16(signOffArray, half * numGroups + l, signByteOff);
        }
      }

      // The BATCHED vluxei16 IQ-gather: ONE wider gather over the whole PAIR. vle16 the
      // 8 u16 grid/sign indices ((2*core) EMUL), TWO __riscv_vluxei16_v_i64<2*core>
      // gathers over grid64 + signs64, each reinterpreted to i8<2*core> (64 grid bytes /
      // 64 +-1 sign bytes), ONE wider vle8_v_i8<2*core> q8 pair load + ONE vmul-onto-grid
      // sign fold. The gather/config are hoisted to the pair; the per-sub-block dot below
      // is byte-identical.
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "grid_sign_subblock"));
      auto loadIdxPair =
          [&](mlir::TypedValue<emitc::ArrayType> arr) -> mlir::Value {
        mlir::Value base0 =
            rewriter.create<emitc::LiteralOp>(loc, rewriter.getIndexType(), "0");
        mlir::Value baseElem =
            rewriter
                .create<emitc::SubscriptOp>(loc, arr, mlir::ValueRange{base0})
                .getResult();
        mlir::Value basePtr =
            rewriter.create<emitc::ApplyOp>(loc, u16PtrTypeMut, "&", baseElem)
                .getResult();
        std::string idxLoadCallee =
            riscvIntrinsicName("vle", 16, pairIdxLmul, "u16");
        return emitOpaqueCallBuilt(
            rewriter, loc, u16IdxPairType, idxLoadCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {basePtr, sizeLit(numGroupsPair)};
            });
      };
      mlir::Value vGridOff = loadIdxPair(gridOffArray);
      mlir::Value vSignOff = loadIdxPair(signOffArray);

      std::string gridGatherCallee =
          riscvIndexedMemoryIntrinsicName("vluxei", 16, "i64", pairLmul);
      mlir::Value gridGathered = emitOpaqueCallBuilt(
          rewriter, loc, i64PairType, gridGatherCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridName, vGridOff, sizeLit(numGroupsPair)};
          });
      std::string gridReinterpretCallee =
          ("__riscv_vreinterpret_v_i64" + pairLmul + "_i8" + pairLmul).str();
      mlir::Value gridPairV = emitOpaqueCall(rewriter, loc, i8PairType,
                                             gridReinterpretCallee,
                                             mlir::ValueRange{gridGathered},
                                             opName, role);

      std::string signGatherCallee =
          riscvIndexedMemoryIntrinsicName("vluxei", 16, "i64", pairLmul);
      mlir::Value signGathered = emitOpaqueCallBuilt(
          rewriter, loc, i64PairType, signGatherCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {signs64, vSignOff, sizeLit(numGroupsPair)};
          });
      std::string signReinterpretCallee =
          ("__riscv_vreinterpret_v_i64" + pairLmul + "_i8" + pairLmul).str();
      mlir::Value signsPairV = emitOpaqueCall(rewriter, loc, i8PairType,
                                              signReinterpretCallee,
                                              mlir::ValueRange{signGathered},
                                              opName, role);

      // const int8_t *q8pair = q8 + pair*64;  vint8<2*core> q8v = vle8(q8pair, 64).
      mlir::Value q8PairBase =
          (pair == 0)
              ? q8Base
              : rewriter
                    .create<emitc::AddOp>(loc, i8PtrType, q8Base,
                                          sizeLit(pair * pairLanes))
                    .getResult();
      std::string i8PairLoadCallee =
          riscvIntrinsicName("vle", 8, pairLmul, "i8");
      mlir::Value q8PairV = emitOpaqueCallBuilt(
          rewriter, loc, i8PairType, i8PairLoadCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {q8PairBase, sizeLit(pairLanes)};
          });

      // vint8<2*core> gs = vmul_vv_i8<2*core>(grid, signs, 64) -- sign folded onto the
      // GRID (not q8; q8 can be -128 and vmul(-128,-1) wraps).
      std::string signMulCallee = ("__riscv_vmul_vv_i8" + pairLmul).str();
      mlir::Value gridSignedPair = emitOpaqueCallBuilt(
          rewriter, loc, i8PairType, signMulCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridPairV, signsPairV, sizeLit(pairLanes)};
          });

      // Per-sub-block dot: recover each 32-lane half via a register-group vget, then the
      // SAME i8<core> -> i16<wide> vwmul + vwredsum + extract as the unbatched body, in
      // STRICT s0-then-s1 order with each half's own `ls`.
      for (int64_t half = 0; half < 2; ++half) {
        mlir::Value gridSigned = emitOpaqueCall(
            rewriter, loc, i8WideType, vgetCallee,
            mlir::ValueRange{gridSignedPair, sizeLit(half)}, opName, role);
        mlir::Value q8V = emitOpaqueCall(rewriter, loc, i8WideType, vgetCallee,
                                         mlir::ValueRange{q8PairV, sizeLit(half)},
                                         opName, role);

        // p = vwmul_vv_i16<wide>(gridSigned, q8v, 32);  (each lane <= 43*127 < 32767).
        std::string wmulCallee = ("__riscv_vwmul_vv_i16" + wideLmul).str();
        mlir::Value product = emitOpaqueCallBuilt(
            rewriter, loc, i16WidestType, wmulCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {gridSigned, q8V, sizeLit(subBlockLanes)};
            });
        // int32_t sumi = vmv_x_s(vwredsum(p, vmv_v_x(0,1), 32));  ONE reduction/sub-block.
        std::string seedCallee = riscvIntrinsicName("vmv_v_x", 32, "m1", "i32");
        mlir::Value sumiAcc = emitOpaqueCallBuilt(
            rewriter, loc, i32m1Type, seedCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              mlir::Value zeroSeed =
                  rewriter.create<emitc::LiteralOp>(loc, i32Type, "0")
                      .getResult();
              return {zeroSeed, sizeLit(1)};
            });
        std::string reduceCallee =
            ("__riscv_vwredsum_vs_i16" + wideLmul + "_i32m1").str();
        sumiAcc = emitOpaqueCallBuilt(
            rewriter, loc, i32m1Type, reduceCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {product, sumiAcc, sizeLit(subBlockLanes)};
            });
        std::string extractCallee = "__riscv_vmv_x_s_i32m1_i32";
        mlir::Value sumi =
            emitOpaqueCall(rewriter, loc, i32Type, extractCallee,
                           mlir::ValueRange{sumiAcc}, opName, role);

        // bsum = bsum + sumi * ls;  (integer accumulation; strict s0-then-s1 order).
        rewriter.create<emitc::VerbatimOp>(
            loc, stepComment(opName, role, "bsum_accumulate"));
        mlir::Value bsumCur =
            rewriter.create<emitc::LoadOp>(loc, i32Type, bsumVar).getResult();
        mlir::Value lsI32 =
            rewriter.create<emitc::CastOp>(loc, i32Type, lsPair[half])
                .getResult();
        mlir::Value sumiLs =
            rewriter.create<emitc::MulOp>(loc, i32Type, sumi, lsI32).getResult();
        mlir::Value bsumNext =
            rewriter.create<emitc::AddOp>(loc, i32Type, bsumCur, sumiLs)
                .getResult();
        rewriter.create<emitc::VerbatimOp>(
            loc, assignComment("bsum", opName, role));
        rewriter.create<emitc::AssignOp>(loc, bsumVar, bsumNext);
      }
    }

    // sumf = sumf + d * (float)bsum;  -- ONE emitc.expression so it renders as ggml's
    // single C statement and the compiler fuses the SAME FMA under -ffp-contract on/
    // default. Invoked in STRICT ascending super-block order.
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fp32_accumulate"));
    mlir::Value bsumFinal =
        rewriter.create<emitc::LoadOp>(loc, i32Type, bsumVar).getResult();
    mlir::Value sumfCur =
        rewriter.create<emitc::LoadOp>(loc, floatType, sumfVar).getResult();
    auto accumExpr = rewriter.create<emitc::ExpressionOp>(
        loc, floatType, /*do_not_inline=*/false);
    {
      mlir::OpBuilder::InsertionGuard exprGuard(rewriter);
      mlir::Block *exprBlock = rewriter.createBlock(&accumExpr.getRegion());
      rewriter.setInsertionPointToStart(exprBlock);
      mlir::Value bsumFloat =
          rewriter.create<emitc::CastOp>(loc, floatType, bsumFinal).getResult();
      mlir::Value blockTerm =
          rewriter.create<emitc::MulOp>(loc, floatType, d, bsumFloat)
              .getResult();
      mlir::Value sumfNext =
          rewriter.create<emitc::AddOp>(loc, floatType, sumfCur, blockTerm)
              .getResult();
      rewriter.create<emitc::YieldOp>(loc, sumfNext);
    }
    rewriter.create<emitc::VerbatimOp>(
        loc, assignComment("sumf", opName, role));
    rewriter.create<emitc::AssignOp>(loc, sumfVar, accumExpr.getResult());
  }

// M-FLAT iq3_xxs super-block GRID-of-4 byte-exact SHARED body anchor. Extracted from
// the (now-retired) monolith emitIQ3XXSQ8KBlockDot as a pure code move (the emitted C
// is byte-identical) so the front-door-constructed typed super-block SCALAR-grid loop
// (fold_model "scalar_delta_grid", stride 98) lowers byte-identically by construction:
// same per-super-block body, same facts, same order. It emits ONE super-block's body
// at the current insertion point INSIDE an already-open super-block loop whose
// per-super-block bases xb/yb are provided (the grid/ksigns/kmask decls, the sumf/nb
// setup, the ONCE 8-lane kmask load + grid32 view, the outer loop, and the trailing
// `*s = 0.25f*sumf` store live in the wrapper). The emitc element/pointer types + the
// load helpers are re-derived here from the MLIRContext (uniqued -> the SAME Type
// instances) so the emit is byte-identical to the monolith's inline body.
void VariantToEmitCFunc::emitIQ3XXSSuperBlockGridBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    const IQ3XXSGridBodyContext &cx, mlir::Value xb, mlir::Value yb,
    mlir::TypedValue<emitc::LValueType> sumfVar) const {
    mlir::MLIRContext *ctx = rewriter.getContext();
    llvm::StringRef opName = cx.opName;
    llvm::StringRef role = cx.role;
    mlir::Type sizeType = cx.sizeType;
    mlir::Type weightPtrType = cx.weightPtrType;
    mlir::Type activationPtrType = cx.activationPtrType;
    int64_t weightDOffset = cx.weightDOffset;          //   0
    int64_t qsOffset = cx.qsOffset;                    //   2
    int64_t gasOffset = cx.gasOffset;                  //  66
    int64_t activationDOffset = cx.activationDOffset;  //   0
    int64_t q8Offset = cx.q8Offset;                    //   4
    int64_t subBlock = cx.subBlock;                    //  32
    int64_t numSubBlocks = cx.numSubBlocks;            //   8
    int64_t numGroups = cx.numGroups;                  //   4
    int64_t indicesPerSubBlock = cx.indicesPerSubBlock;//   8
    mlir::Value grid32 = cx.grid32;
    mlir::Value kmask = cx.kmask;

    mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
    mlir::Type i32Type = emitc::OpaqueType::get(ctx, "int32_t");
    mlir::Type intType = emitc::OpaqueType::get(ctx, "int");
    // aux32 + the scale `ls = 2*(aux32>>28)+1` + the sign selector `(aux32>>7*l)&127`
    // must be computed in the UNSIGNED domain (ggml reads aux32 as a uint32_t) so the
    // >> is a LOGICAL shift -- a signed `int` aux32 with bit 31 set would arithmetic-
    // shift and corrupt the scale/selector (the iq2_xxs hardware-bisected bug).
    mlir::Type uintType = emitc::OpaqueType::get(ctx, "uint32_t");

    llvm::StringRef coreLmul = "m1";
    llvm::StringRef wideLmul = "m2";
    mlir::Type i8CoreType = emitc::OpaqueType::get(ctx, "vint8m1_t");
    mlir::Type u8CoreType = emitc::OpaqueType::get(ctx, "vuint8m1_t");
    mlir::Type maskType = emitc::OpaqueType::get(ctx, "vbool8_t");
    mlir::Type i16WideType = emitc::OpaqueType::get(ctx, "vint16m2_t");
    mlir::Type i32m1Type = emitc::OpaqueType::get(ctx, "vint32m1_t");
    int64_t groupLanes = 8;    // 8 grid lanes per sign group (the two old 4-lane passes)
    mlir::Type u16ElemType = emitc::OpaqueType::get(ctx, "uint16_t");
    mlir::Type u16PtrTypeMut =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "uint16_t"));

    auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
    auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };

    mlir::Type i8PtrType =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const int8_t"));
    mlir::Type u8PtrType =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const uint8_t"));
    mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
    mlir::Type constFloatType = emitc::OpaqueType::get(ctx, "const float");
    mlir::Type constFloatPtrType = emitc::PointerType::get(constFloatType);
    llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";

    // The aux32 / scale / sign-selector bitwise ops run in the UNSIGNED domain
    // (uint32_t) so the >> is a LOGICAL shift (ggml's aux32 is uint32_t).
    auto uAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, uintType, a, b); };
    auto uOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, uintType, a, b); };
    auto uShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, uintType, a, b); };
    auto uShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, uintType, a, b); };
    auto uintLit = [&](int64_t v) { return emitUintLit(rewriter, loc, uintType, v); };
    // uint32_t x = (uint32_t)a[i];  -- a structured byte load from a `const uint8_t
    // *` then a cast to uint32_t (used to reassemble aux32 from the 2-aligned gas
    // stream alignment-safely; NO `*(uint32_t*)`).
    auto loadByteAsUint = [&](mlir::Value ptr, int64_t i) {
      return emitLoadByteAsUint(rewriter, loc, constU8Type, uintType, ptr, i);
    };
    // int x = (int)a[i];  -- a structured byte load from a `const uint8_t *` then a
    // cast to int (used to read each grid index from the q3 stream alignment-safely).
    // Emitted by the shared emitLoadByteAsInt(constU8Type, intType) helper.

    // ONE grid-of-4 DOT: the per-group sign-fold + signed widening dot, fed a
    // PRE-GATHERED gridV (this group's 8 signed grid bytes in lanes 0..7, recovered by a
    // register-group vget from the SUPER-BLOCK-PAIR-batched vluxei16 gather emitted in the
    // pair loop below). The sign-fold ops (vmv/vand/vmsne/vneg/vmerge), the widening
    // product, and the chained vwredsum are BYTE-IDENTICAL to the unbatched body -- only
    // the per-group vl=2 __riscv_vluxei16_v_i32m1 grid gather (the fractional-LMUL
    // 2-element scalarization) is hoisted out. Lane mapping is UNCHANGED: lanes 0..3 =
    // grid1/q8[0..3]/kmask{1,2,4,8} (old pass A), lanes 4..7 = grid2/q8[4..7]/kmask{16,32,
    // 64,128} (old pass B), so the per-lane product is byte-identical; the i32 reduction
    // is order-free.
    auto gridOf4Dot = [&](mlir::Value gridV, mlir::Value signs, mlir::Value q8Ptr,
                          mlir::Value sumiAcc) -> mlir::Value {

      // vint8m1_t q8v = __riscv_vle8_v_i8m1(q8Ptr, 8);  (the 8 group activations.)
      std::string i8LoadCallee = riscvIntrinsicName("vle", 8, coreLmul, "i8");
      mlir::Value q8V = emitOpaqueCallBuilt(
          rewriter, loc, i8CoreType, i8LoadCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {q8Ptr, sizeLit(groupLanes)};
          });

      // sign-bit mask: m = vmsne(vand(vmv(signs), kmask), 0).  (UNCHANGED ops, vl=8,
      // full 8-bit kmask -- the same signs byte masked with all 8 selector bits.)
      std::string bcastCallee = "__riscv_vmv_v_x_u8m1";
      mlir::Value signsBcast = emitOpaqueCallBuilt(
          rewriter, loc, u8CoreType, bcastCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {signs, sizeLit(groupLanes)};
          });
      std::string andCallee = "__riscv_vand_vv_u8m1";
      mlir::Value signBits = emitOpaqueCallBuilt(
          rewriter, loc, u8CoreType, andCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {signsBcast, kmask, sizeLit(groupLanes)};
          });
      std::string msneCallee =
          riscvMaskNonzeroIntrinsicName(8, coreLmul, "u8", 8);
      mlir::Value signMask = emitOpaqueCallBuilt(
          rewriter, loc, maskType, msneCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {signBits, intLit(0), sizeLit(groupLanes)};
          });

      // g = vmerge(grid, vneg(grid), m);  (apply the per-lane sign.)
      std::string negCallee = "__riscv_vneg_v_i8m1";
      mlir::Value gridNeg = emitOpaqueCallBuilt(
          rewriter, loc, i8CoreType, negCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridV, sizeLit(groupLanes)};
          });
      std::string mergeCallee = riscvIntrinsicName("vmerge", 8, coreLmul, "i8");
      mlir::Value gridSigned = emitOpaqueCallBuilt(
          rewriter, loc, i8CoreType, mergeCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridV, gridNeg, signMask, sizeLit(groupLanes)};
          });

      // p = vwmul_i16m2(gridSigned, q8_v);  (signed widening product, each lane
      // <= 62*127 = 7874 < 32767, fits i16.)
      std::string wmulCallee = ("__riscv_vwmul_vv_i16" + wideLmul).str();
      mlir::Value product = emitOpaqueCallBuilt(
          rewriter, loc, i16WideType, wmulCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridSigned, q8V, sizeLit(groupLanes)};
          });

      // sumiAcc = vwredsum(product, sumiAcc, 8);  (chain the i32 reduction;
      // integer add is order-free.)
      std::string reduceCallee =
          ("__riscv_vwredsum_vs_i16" + wideLmul + "_i32m1").str();
      return emitOpaqueCallBuilt(
          rewriter, loc, i32m1Type, reduceCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {product, sumiAcc, sizeLit(groupLanes)};
          });
    };

    // d = (float)*(const _Float16 *)(xb + 0) * *(const float *)(yb + 0);  (ONCE
    // per super-block; the fp16 weight scale times the fp32 q8_K scale).
    mlir::Value dxAddr = xb;
    if (weightDOffset != 0)
      dxAddr = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                             sizeLit(weightDOffset));
    mlir::Value dx = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                    mlir::ValueRange{dxAddr}, opName, role,
                                    llvm::StringRef("fcvt.s.h"));
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fold_activation_d"));
    mlir::Value dyAddr = yb;
    if (activationDOffset != 0)
      dyAddr = rewriter.create<emitc::AddOp>(loc, activationPtrType, yb,
                                             sizeLit(activationDOffset));
    mlir::Value dyPtr =
        rewriter.create<emitc::CastOp>(loc, constFloatPtrType, dyAddr)
            .getResult();
    mlir::Value dyIndex0 =
        rewriter.create<emitc::LiteralOp>(loc, rewriter.getIndexType(), "0");
    mlir::Value dyElem =
        rewriter
            .create<emitc::SubscriptOp>(
                loc, llvm::cast<mlir::TypedValue<emitc::PointerType>>(dyPtr),
                dyIndex0)
            .getResult();
    mlir::Value dy =
        rewriter.create<emitc::LoadOp>(loc, constFloatType, dyElem).getResult();
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fold_scale_d"));
    mlir::Value d =
        rewriter.create<emitc::MulOp>(loc, floatType, dx, dy).getResult();

    // const uint8_t *q3 = xb + 2;  const uint8_t *gas = xb + 66;  const int8_t
    // *q8 = yb + 4;  (q3 = the 64 grid index bytes, gas = the 32 aux bytes -- the
    // iq3_xxs SEPARATE qs[96] regions, unlike iq2_xxs's interleaved aux pair).
    mlir::Value q3Base0 = xb;
    if (qsOffset != 0)
      q3Base0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                              sizeLit(qsOffset));
    mlir::Value q3Base =
        rewriter.create<emitc::CastOp>(loc, u8PtrType, q3Base0).getResult();
    mlir::Value gasBase0 = xb;
    if (gasOffset != 0)
      gasBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                               sizeLit(gasOffset));
    mlir::Value gasBase =
        rewriter.create<emitc::CastOp>(loc, u8PtrType, gasBase0).getResult();
    mlir::Value q8Base0 = yb;
    if (q8Offset != 0)
      q8Base0 = rewriter.create<emitc::AddOp>(loc, activationPtrType, yb,
                                              sizeLit(q8Offset));
    mlir::Value q8Base =
        rewriter.create<emitc::CastOp>(loc, i8PtrType, q8Base0).getResult();

    // int32_t bsum = 0;  (the integer super-block accumulator, reset per
    // super-block; ggml's per-super-block bsum).
    rewriter.create<emitc::VerbatimOp>(
        loc, localVariableComment("bsum", opName, role));
    auto bsumVar = rewriter.create<emitc::VariableOp>(
        loc, emitc::LValueType::get(i32Type), emitc::OpaqueAttr::get(ctx, ""));
    rewriter.create<emitc::AssignOp>(
        loc, bsumVar, rewriter.create<emitc::LiteralOp>(loc, i32Type, "0"));

    // === PAIR-BATCHED grid gather (the AVL=2 fractional-LMUL fix) ===
    // The 32 per-group vl=2 __riscv_vluxei16_v_i32m1 gathers -- each preceded by a vl=2
    // u16mf2 index load, the fractional-LMUL 2-element scalarization storm -- are HOISTED
    // to ONE wide gather per SUB-BLOCK PAIR. A pair = 2 sub-blocks = 8 sign groups = 16
    // grid u32 indices. The pair index array is laid out 4 u16 slots PER GROUP (2 real
    // idx*4 byte-offsets + 2 zero pads) so that -- after the i32m8 -> i8m8 reinterpret --
    // each group's 2 gathered grid u32 entries (8 bytes) occupy lanes 0..7 of a DISTINCT
    // i8m1 register, recovered by a register-group vget (the pads fill lanes 8..15, which
    // the old per-group vl=2 gather also left unread). ONE vle16_v_u16m4 + ONE
    // vluxei16_v_i32m8 replace 8 vl=2 loads + 8 vl=2 gathers per pair; the per-group
    // sign-fold + widening dot is BYTE-IDENTICAL, and bsum accumulates in STRICT ascending
    // (sub-block, group) order.
    int64_t numPairs = numSubBlocks / 2;       // 4
    int64_t groupsPerPair = 2 * numGroups;     // 8
    int64_t pairIdxSlots = 4 * groupsPerPair;  // 32 (4 slots/group: 2 real + 2 pad)
    int64_t groupElems = subBlock / numGroups; // 32/4 = 8 q8 activations per group
    llvm::StringRef pairGatherLmul = "m8";
    llvm::StringRef pairIdxLmul = "m4";
    mlir::Type i32PairType = emitc::OpaqueType::get(ctx, "vint32m8_t");
    mlir::Type i8PairType = emitc::OpaqueType::get(ctx, "vint8m8_t");
    mlir::Type u16IdxPairType = emitc::OpaqueType::get(ctx, "vuint16m4_t");
    mlir::Type idxArrayPairType =
        emitc::ArrayType::get({pairIdxSlots}, u16ElemType);
    std::string vgetCallee = "__riscv_vget_v_i8m8_i8m1";

    for (int64_t pair = 0; pair < numPairs; ++pair) {
      // --- decode BOTH sub-blocks' aux32/ls and FILL the pair grid-index array ---
      rewriter.create<emitc::VerbatimOp>(
          loc, localVariableComment("gridoff", opName, role));
      auto gridOffVar = rewriter.create<emitc::VariableOp>(
          loc, idxArrayPairType, emitc::OpaqueAttr::get(ctx, ""));
      auto gridOffArray =
          llvm::cast<mlir::TypedValue<emitc::ArrayType>>(gridOffVar.getResult());
      auto storeU16 = [&](int64_t slot, mlir::Value u16Val) {
        mlir::Value slotIdx = rewriter.create<emitc::LiteralOp>(
            loc, rewriter.getIndexType(), std::to_string(slot));
        mlir::Value slotElem =
            rewriter
                .create<emitc::SubscriptOp>(loc, gridOffArray,
                                            mlir::ValueRange{slotIdx})
                .getResult();
        rewriter.create<emitc::AssignOp>(
            loc, llvm::cast<mlir::TypedValue<emitc::LValueType>>(slotElem),
            u16Val);
      };
      auto storeIdxOff = [&](int64_t slot, mlir::Value idx) {
        mlir::Value byteOff =
            rewriter
                .create<emitc::BitwiseLeftShiftOp>(loc, intType, idx, intLit(2))
                .getResult();
        mlir::Value byteOffU16 =
            rewriter.create<emitc::CastOp>(loc, u16ElemType, byteOff).getResult();
        storeU16(slot, byteOffU16);
      };
      mlir::Value u16Zero =
          rewriter.create<emitc::CastOp>(loc, u16ElemType, intLit(0)).getResult();

      mlir::Value lsPair[2];
      mlir::Value aux32Pair[2];
      for (int64_t half = 0; half < 2; ++half) {
        int64_t ib32 = 2 * pair + half;
        rewriter.create<emitc::VerbatimOp>(
            loc, stepComment(opName, role, "sub_block_aux_scale"));
        // const uint8_t *a = gas + ib32*4;  (the 4 aux bytes for this sub-block).
        mlir::Value aBase =
            (ib32 == 0)
                ? gasBase
                : rewriter
                      .create<emitc::AddOp>(loc, u8PtrType, gasBase,
                                            sizeLit(ib32 * 4))
                      .getResult();
        // uint32_t aux32 = a[0] | a[1]<<8 | a[2]<<16 | a[3]<<24;  (little-endian,
        // uint domain -> logical >>).
        mlir::Value aux32 = loadByteAsUint(aBase, 0);
        aux32 = uOr(aux32, uShl(loadByteAsUint(aBase, 1), uintLit(8)));
        aux32 = uOr(aux32, uShl(loadByteAsUint(aBase, 2), uintLit(16)));
        aux32 = uOr(aux32, uShl(loadByteAsUint(aBase, 3), uintLit(24)));
        aux32Pair[half] = aux32;
        // int ls = 2*(aux32 >> 28) + 1;  (the per-sub-block 4-bit scale, [1,31]).
        mlir::Value lsTop =
            rewriter.create<emitc::CastOp>(loc, intType, uShr(aux32, uintLit(28)))
                .getResult();
        lsPair[half] =
            rewriter
                .create<emitc::AddOp>(
                    loc, intType,
                    rewriter.create<emitc::MulOp>(loc, intType, lsTop, intLit(2))
                        .getResult(),
                    intLit(1))
                .getResult();
        // const uint8_t *qg = q3 + ib32*8;  (8 grid index bytes; 2 per sign group).
        // Fill slots [g*4+{0,1}] with the two idx*4 byte-offsets, [g*4+{2,3}] with zero
        // pads (g = half*numGroups + l), so each group aligns to an i8m1 register.
        mlir::Value qgBase =
            (ib32 == 0)
                ? q3Base
                : rewriter
                      .create<emitc::AddOp>(loc, u8PtrType, q3Base,
                                            sizeLit(ib32 * indicesPerSubBlock))
                      .getResult();
        for (int64_t l = 0; l < numGroups; ++l) {
          int64_t g = half * numGroups + l;
          mlir::Value idx1 = emitLoadByteAsInt(rewriter, loc, constU8Type, intType, qgBase, 2 * l + 0);
          mlir::Value idx2 = emitLoadByteAsInt(rewriter, loc, constU8Type, intType, qgBase, 2 * l + 1);
          storeIdxOff(g * 4 + 0, idx1);
          storeIdxOff(g * 4 + 1, idx2);
          storeU16(g * 4 + 2, u16Zero);
          storeU16(g * 4 + 3, u16Zero);
        }
      }

      // --- ONE wide vluxei16 gather over the whole pair (16 real + 16 pad slots) ---
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "grid_sign_subblock"));
      mlir::Value idxBaseIndex0 =
          rewriter.create<emitc::LiteralOp>(loc, rewriter.getIndexType(), "0");
      mlir::Value idxBaseElem0 =
          rewriter
              .create<emitc::SubscriptOp>(loc, gridOffArray,
                                          mlir::ValueRange{idxBaseIndex0})
              .getResult();
      mlir::Value idxBase =
          rewriter
              .create<emitc::ApplyOp>(loc, u16PtrTypeMut, "&", idxBaseElem0)
              .getResult();
      std::string idxLoadCallee =
          riscvIntrinsicName("vle", 16, pairIdxLmul, "u16");
      mlir::Value vGridOff = emitOpaqueCallBuilt(
          rewriter, loc, u16IdxPairType, idxLoadCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {idxBase, sizeLit(pairIdxSlots)};
          });
      std::string gatherCallee =
          riscvIndexedMemoryIntrinsicName("vluxei", 16, "i32", pairGatherLmul);
      mlir::Value gridGathered = emitOpaqueCallBuilt(
          rewriter, loc, i32PairType, gatherCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {grid32, vGridOff, sizeLit(pairIdxSlots)};
          });
      std::string reinterpretCallee = "__riscv_vreinterpret_v_i32m8_i8m8";
      mlir::Value gridPairV =
          emitOpaqueCall(rewriter, loc, i8PairType, reinterpretCallee,
                         mlir::ValueRange{gridGathered}, opName, role);

      // --- per-sub-block integer dot (STRICT ascending (sub-block, group) order) ---
      for (int64_t half = 0; half < 2; ++half) {
        int64_t ib32 = 2 * pair + half;
        // int32_t sumi seed (chained i32m1 reduction over the 4 groups; order-free).
        std::string seedCallee = riscvIntrinsicName("vmv_v_x", 32, "m1", "i32");
        mlir::Value sumiAcc = emitOpaqueCallBuilt(
            rewriter, loc, i32m1Type, seedCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              mlir::Value zeroSeed =
                  rewriter.create<emitc::LiteralOp>(loc, i32Type, "0")
                      .getResult();
              return {zeroSeed, sizeLit(1)};
            });
        mlir::Value q8Group =
            (ib32 == 0)
                ? q8Base
                : rewriter
                      .create<emitc::AddOp>(loc, i8PtrType, q8Base,
                                            sizeLit(ib32 * subBlock))
                      .getResult();
        for (int64_t l = 0; l < numGroups; ++l) {
          int64_t g = half * numGroups + l;
          rewriter.create<emitc::VerbatimOp>(
              loc, stepComment(opName, role, "grid_sign_group"));
          // int signs = weft_iq3xxs_ksigns[(aux32 >> 7*l) & 127];  (the shift is
          // logical in the uint32_t domain; cast the [0,127] selector to int for the
          // table subscript). REUSES the ksigns sign plane.
          mlir::Value signSel =
              rewriter
                  .create<emitc::CastOp>(
                      loc, intType,
                      uAnd(uShr(aux32Pair[half], uintLit(7 * l)), uintLit(127)))
                  .getResult();
          mlir::Value ksignsName = rewriter.create<emitc::LiteralOp>(
              loc, u8PtrType, "weft_iq3xxs_ksigns");
          mlir::Value signsElem =
              rewriter
                  .create<emitc::SubscriptOp>(
                      loc,
                      llvm::cast<mlir::TypedValue<emitc::PointerType>>(
                          ksignsName),
                      signSel)
                  .getResult();
          mlir::Value signsU8 =
              rewriter.create<emitc::LoadOp>(loc, constU8Type, signsElem)
                  .getResult();
          mlir::Value signs =
              rewriter.create<emitc::CastOp>(loc, intType, signsU8).getResult();

          // gridV = vget(gridPairV, g)  -- this group's 8 signed grid bytes in lanes
          // 0..7 (byte-identical to the old per-group vl=2 gather + reinterpret).
          mlir::Value gridV = emitOpaqueCall(
              rewriter, loc, i8CoreType, vgetCallee,
              mlir::ValueRange{gridPairV, sizeLit(g)}, opName, role);
          sumiAcc = gridOf4Dot(gridV, signs, q8Group, sumiAcc);

          // q8Group += 8 (advance to the next group's 8 activations).
          q8Group =
              rewriter
                  .create<emitc::AddOp>(loc, i8PtrType, q8Group,
                                        sizeLit(groupElems))
                  .getResult();
        }

        // int32_t sumi = __riscv_vmv_x_s_i32m1_i32(sumiAcc);  (the sub-block dot).
        std::string extractCallee = "__riscv_vmv_x_s_i32m1_i32";
        mlir::Value sumi =
            emitOpaqueCall(rewriter, loc, i32Type, extractCallee,
                           mlir::ValueRange{sumiAcc}, opName, role);

        // bsum = bsum + sumi * ls;  (integer accumulation; strict order).
        rewriter.create<emitc::VerbatimOp>(
            loc, stepComment(opName, role, "bsum_accumulate"));
        mlir::Value bsumCur =
            rewriter.create<emitc::LoadOp>(loc, i32Type, bsumVar).getResult();
        mlir::Value lsI32 =
            rewriter.create<emitc::CastOp>(loc, i32Type, lsPair[half])
                .getResult();
        mlir::Value sumiLs =
            rewriter.create<emitc::MulOp>(loc, i32Type, sumi, lsI32).getResult();
        mlir::Value bsumNext =
            rewriter.create<emitc::AddOp>(loc, i32Type, bsumCur, sumiLs)
                .getResult();
        rewriter.create<emitc::VerbatimOp>(
            loc, assignComment("bsum", opName, role));
        rewriter.create<emitc::AssignOp>(loc, bsumVar, bsumNext);
      }
    }

    // sumf = sumf + d * (float)bsum;  -- ONE emitc.expression so it renders as
    // ggml's single C statement and the compiler fuses the SAME FMA under
    // -ffp-contract=on/default. Invoked in STRICT ascending super-block order.
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fp32_accumulate"));
    mlir::Value bsumFinal =
        rewriter.create<emitc::LoadOp>(loc, i32Type, bsumVar).getResult();
    mlir::Value sumfCur =
        rewriter.create<emitc::LoadOp>(loc, floatType, sumfVar).getResult();
    auto accumExpr = rewriter.create<emitc::ExpressionOp>(
        loc, floatType, /*do_not_inline=*/false);
    {
      mlir::OpBuilder::InsertionGuard exprGuard(rewriter);
      mlir::Block *exprBlock = rewriter.createBlock(&accumExpr.getRegion());
      rewriter.setInsertionPointToStart(exprBlock);
      mlir::Value bsumFloat =
          rewriter.create<emitc::CastOp>(loc, floatType, bsumFinal).getResult();
      mlir::Value blockTerm =
          rewriter.create<emitc::MulOp>(loc, floatType, d, bsumFloat)
              .getResult();
      mlir::Value sumfNext =
          rewriter.create<emitc::AddOp>(loc, floatType, sumfCur, blockTerm)
              .getResult();
      rewriter.create<emitc::YieldOp>(loc, sumfNext);
    }
    rewriter.create<emitc::VerbatimOp>(
        loc, assignComment("sumf", opName, role));
    rewriter.create<emitc::AssignOp>(loc, sumfVar, accumExpr.getResult());
  }

// M-FLAT iq3_s super-block GRID-of-4 EXPLICIT-SIGNS byte-exact SHARED body anchor.
// Extracted from the (now-retired) monolith emitIQ3SQ8KBlockDot as a pure code move (the
// emitted C is byte-identical) so the front-door-constructed typed super-block SCALAR-grid
// loop (fold_model "scalar_delta_grid", stride 110) lowers byte-identically by
// construction: same per-super-block body, same facts, same order. It emits ONE
// super-block's body at the current insertion point INSIDE an already-open super-block loop
// whose per-super-block bases xb/yb are provided (the grid/kmask decls, the sumf/nb setup,
// the ONCE 8-lane kmask load + grid32 view, the outer loop, and the trailing `*s = sumf`
// store -- iq3_s applies NO trailing factor -- live in the wrapper). The emitc element/
// pointer types + the load helpers are re-derived here from the MLIRContext (uniqued -> the
// SAME Type instances) so the emit is byte-identical to the monolith's inline body. iq3_s is
// the iq3_xxs GRID-of-4 sibling with the qh 9th-bit inject + explicit per-sub-block signs
// region + explicit two-nibble scales swapped in.
void VariantToEmitCFunc::emitIQ3SSuperBlockGridBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    const IQ3SGridBodyContext &cx, mlir::Value xb, mlir::Value yb,
    mlir::TypedValue<emitc::LValueType> sumfVar) const {
    mlir::MLIRContext *ctx = rewriter.getContext();
    llvm::StringRef opName = cx.opName;
    llvm::StringRef role = cx.role;
    mlir::Type sizeType = cx.sizeType;
    mlir::Type weightPtrType = cx.weightPtrType;
    mlir::Type activationPtrType = cx.activationPtrType;
    int64_t weightDOffset = cx.weightDOffset;          //   0
    int64_t qsOffset = cx.qsOffset;                    //   2
    int64_t qhOffset = cx.qhOffset;                    //  66
    int64_t signsOffset = cx.signsOffset;              //  74
    int64_t scalesOffset = cx.scalesOffset;            // 106
    int64_t activationDOffset = cx.activationDOffset;  //   0
    int64_t q8Offset = cx.q8Offset;                    //   4
    int64_t subBlock = cx.subBlock;                    //  32
    int64_t numSubBlocks = cx.numSubBlocks;            //   8
    int64_t numGroups = cx.numGroups;                  //   4
    int64_t indicesPerSubBlock = cx.indicesPerSubBlock;//   8
    int64_t signsPerSubBlock = cx.signsPerSubBlock;    //   4
    mlir::Value grid32 = cx.grid32;
    mlir::Value kmask = cx.kmask;

    mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
    mlir::Type i32Type = emitc::OpaqueType::get(ctx, "int32_t");
    mlir::Type intType = emitc::OpaqueType::get(ctx, "int");

    llvm::StringRef coreLmul = "m1";
    llvm::StringRef wideLmul = "m2";
    mlir::Type i8CoreType = emitc::OpaqueType::get(ctx, "vint8m1_t");
    mlir::Type u8CoreType = emitc::OpaqueType::get(ctx, "vuint8m1_t");
    mlir::Type maskType = emitc::OpaqueType::get(ctx, "vbool8_t");
    mlir::Type i16WideType = emitc::OpaqueType::get(ctx, "vint16m2_t");
    mlir::Type i32m1Type = emitc::OpaqueType::get(ctx, "vint32m1_t");
    int64_t groupLanes = 8;    // 8 grid lanes per sign group (the two old 4-lane passes)
    mlir::Type u16ElemType = emitc::OpaqueType::get(ctx, "uint16_t");
    mlir::Type u16PtrTypeMut =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "uint16_t"));

    auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
    auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };

    mlir::Type i8PtrType =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const int8_t"));
    mlir::Type u8PtrType =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const uint8_t"));
    mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
    mlir::Type constFloatType = emitc::OpaqueType::get(ctx, "const float");
    mlir::Type constFloatPtrType = emitc::PointerType::get(constFloatType);
    llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";

    // int x = (int)a[i];  -- a structured byte load from a `const uint8_t *` then a
    // cast to int (used for each grid index byte, qh byte, sign byte, and scale byte;
    // alignment-safe and the values are small/positive so no sign-extension hazard).
    // Emitted by the shared emitLoadByteAsInt(constU8Type, intType) helper.

    // ONE grid-of-4 DOT: the per-group sign-fold + signed widening dot, fed a
    // PRE-GATHERED gridV (this group's 8 signed grid bytes in lanes 0..7, recovered by a
    // register-group vget from the SUPER-BLOCK-PAIR-batched vluxei16 gather emitted in the
    // pair loop below -- the qh injection that assembles the two grid indices is done
    // OUTSIDE this helper, during the index-array fill). The sign-fold ops (vmv/vand/vmsne/
    // vneg/vmerge), the widening product, and the chained vwredsum are BYTE-IDENTICAL to
    // the unbatched body -- only the per-group vl=2 __riscv_vluxei16_v_i32m1 grid gather
    // (the fractional-LMUL 2-element scalarization) is hoisted out. Lane mapping UNCHANGED:
    // lanes 0..3 = grid1/q8[0..3]/kmask{1,2,4,8} (old pass A), lanes 4..7 = grid2/q8[4..7]/
    // kmask{16,32,64,128} (old pass B); per-lane product byte-identical, reduction order-free.
    auto gridOf4Dot = [&](mlir::Value gridV, mlir::Value signs, mlir::Value q8Ptr,
                          mlir::Value sumiAcc) -> mlir::Value {

      // vint8m1_t q8v = __riscv_vle8_v_i8m1(q8Ptr, 8);  (the 8 group activations.)
      std::string i8LoadCallee = riscvIntrinsicName("vle", 8, coreLmul, "i8");
      mlir::Value q8V = emitOpaqueCallBuilt(
          rewriter, loc, i8CoreType, i8LoadCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {q8Ptr, sizeLit(groupLanes)};
          });

      // sign-bit mask: m = vmsne(vand(vmv(signs), kmask), 0).  (UNCHANGED ops, vl=8.)
      std::string bcastCallee = "__riscv_vmv_v_x_u8m1";
      mlir::Value signsBcast = emitOpaqueCallBuilt(
          rewriter, loc, u8CoreType, bcastCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {signs, sizeLit(groupLanes)};
          });
      std::string andCallee = "__riscv_vand_vv_u8m1";
      mlir::Value signBits = emitOpaqueCallBuilt(
          rewriter, loc, u8CoreType, andCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {signsBcast, kmask, sizeLit(groupLanes)};
          });
      std::string msneCallee =
          riscvMaskNonzeroIntrinsicName(8, coreLmul, "u8", 8);
      mlir::Value signMask = emitOpaqueCallBuilt(
          rewriter, loc, maskType, msneCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {signBits, intLit(0), sizeLit(groupLanes)};
          });

      // g = vmerge(grid, vneg(grid), m);  (apply the per-lane sign.)
      std::string negCallee = "__riscv_vneg_v_i8m1";
      mlir::Value gridNeg = emitOpaqueCallBuilt(
          rewriter, loc, i8CoreType, negCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridV, sizeLit(groupLanes)};
          });
      std::string mergeCallee = riscvIntrinsicName("vmerge", 8, coreLmul, "i8");
      mlir::Value gridSigned = emitOpaqueCallBuilt(
          rewriter, loc, i8CoreType, mergeCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridV, gridNeg, signMask, sizeLit(groupLanes)};
          });

      // p = vwmul_i16m2(gridSigned, q8_v);  (signed widening product, each lane
      // <= 15*127 = 1905 < 32767, fits i16.)
      std::string wmulCallee = ("__riscv_vwmul_vv_i16" + wideLmul).str();
      mlir::Value product = emitOpaqueCallBuilt(
          rewriter, loc, i16WideType, wmulCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridSigned, q8V, sizeLit(groupLanes)};
          });

      // sumiAcc = vwredsum(product, sumiAcc, 8);  (chain the i32 reduction;
      // integer add is order-free.)
      std::string reduceCallee =
          ("__riscv_vwredsum_vs_i16" + wideLmul + "_i32m1").str();
      return emitOpaqueCallBuilt(
          rewriter, loc, i32m1Type, reduceCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {product, sumiAcc, sizeLit(groupLanes)};
          });
    };

      // d = (float)*(const _Float16 *)(xb + 0) * *(const float *)(yb + 0);  (ONCE
      // per super-block; the fp16 weight scale times the fp32 q8_K scale).
      mlir::Value dxAddr = xb;
      if (weightDOffset != 0)
        dxAddr = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                               sizeLit(weightDOffset));
      mlir::Value dx = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                      mlir::ValueRange{dxAddr}, opName, role,
                                      llvm::StringRef("fcvt.s.h"));
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "fold_activation_d"));
      mlir::Value dyAddr = yb;
      if (activationDOffset != 0)
        dyAddr = rewriter.create<emitc::AddOp>(loc, activationPtrType, yb,
                                               sizeLit(activationDOffset));
      mlir::Value dyPtr =
          rewriter.create<emitc::CastOp>(loc, constFloatPtrType, dyAddr)
              .getResult();
      mlir::Value dyIndex0 =
          rewriter.create<emitc::LiteralOp>(loc, rewriter.getIndexType(), "0");
      mlir::Value dyElem =
          rewriter
              .create<emitc::SubscriptOp>(
                  loc, llvm::cast<mlir::TypedValue<emitc::PointerType>>(dyPtr),
                  dyIndex0)
              .getResult();
      mlir::Value dy =
          rewriter.create<emitc::LoadOp>(loc, constFloatType, dyElem).getResult();
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "fold_scale_d"));
      mlir::Value d =
          rewriter.create<emitc::MulOp>(loc, floatType, dx, dy).getResult();

      // const uint8_t *qs = xb + 2;  (64 grid index bytes)  const uint8_t *qh =
      // xb + 66;  const uint8_t *sgn = xb + 74;  const uint8_t *sc = xb + 106;
      // const int8_t *q8 = yb + 4;  -- the iq3_s SEPARATE regions (signs is a
      // dedicated 32-byte array, NOT inside qs, unlike iq2_s).
      mlir::Value qsBase0 = xb;
      if (qsOffset != 0)
        qsBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                                sizeLit(qsOffset));
      mlir::Value qsBase =
          rewriter.create<emitc::CastOp>(loc, u8PtrType, qsBase0).getResult();
      mlir::Value qhBase0 = xb;
      if (qhOffset != 0)
        qhBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                                sizeLit(qhOffset));
      mlir::Value qhBase =
          rewriter.create<emitc::CastOp>(loc, u8PtrType, qhBase0).getResult();
      mlir::Value sgnBase0 = xb;
      if (signsOffset != 0)
        sgnBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                                 sizeLit(signsOffset));
      mlir::Value sgnBase =
          rewriter.create<emitc::CastOp>(loc, u8PtrType, sgnBase0).getResult();
      mlir::Value scBase0 = xb;
      if (scalesOffset != 0)
        scBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                                sizeLit(scalesOffset));
      mlir::Value scBase =
          rewriter.create<emitc::CastOp>(loc, u8PtrType, scBase0).getResult();
      mlir::Value q8Base0 = yb;
      if (q8Offset != 0)
        q8Base0 = rewriter.create<emitc::AddOp>(loc, activationPtrType, yb,
                                                sizeLit(q8Offset));
      mlir::Value q8Base =
          rewriter.create<emitc::CastOp>(loc, i8PtrType, q8Base0).getResult();

      // int32_t bsum = 0;  (the integer super-block accumulator, reset per
      // super-block; ggml's per-super-block bsum).
      rewriter.create<emitc::VerbatimOp>(
          loc, localVariableComment("bsum", opName, role));
      auto bsumVar = rewriter.create<emitc::VariableOp>(
          loc, emitc::LValueType::get(i32Type), emitc::OpaqueAttr::get(ctx, ""));
      rewriter.create<emitc::AssignOp>(
          loc, bsumVar, rewriter.create<emitc::LiteralOp>(loc, i32Type, "0"));

      // === PAIR-BATCHED grid gather (the AVL=2 fractional-LMUL qh fix) ===
      // The 32 per-group vl=2 __riscv_vluxei16_v_i32m1 gathers of qh-injected grid
      // indices -- each preceded by a vl=2 u16mf2 index load, the fractional-LMUL
      // 2-element scalarization storm (iq3_s's heaviest gap) -- are HOISTED to ONE wide
      // gather per SUB-BLOCK PAIR. A pair = 2 sub-blocks = 8 sign groups = 16 qh-injected
      // grid u32 indices. The pair index array is laid out 4 u16 slots PER GROUP (2 real
      // idx*4 byte-offsets + 2 zero pads) so that -- after the i32m8 -> i8m8 reinterpret
      // -- each group's 2 gathered grid u32 entries (8 bytes) occupy lanes 0..7 of a
      // DISTINCT i8m1 register, recovered by a register-group vget (the pads fill the
      // unread lanes 8..15). ONE vle16_v_u16m4 + ONE vluxei16_v_i32m8 replace 8 vl=2
      // loads + 8 vl=2 gathers per pair; the qh injection and the per-group explicit-sign
      // fold + widening dot are BYTE-IDENTICAL, and bsum accumulates in STRICT ascending
      // (sub-block, group) order.
      int64_t numPairs = numSubBlocks / 2;       // 4
      int64_t groupsPerPair = 2 * numGroups;     // 8
      int64_t pairIdxSlots = 4 * groupsPerPair;  // 32 (4 slots/group: 2 real + 2 pad)
      int64_t groupElems = subBlock / numGroups; // 32/4 = 8 q8 activations per group
      llvm::StringRef pairGatherLmul = "m8";
      llvm::StringRef pairIdxLmul = "m4";
      mlir::Type i32PairType = emitc::OpaqueType::get(ctx, "vint32m8_t");
      mlir::Type i8PairType = emitc::OpaqueType::get(ctx, "vint8m8_t");
      mlir::Type u16IdxPairType = emitc::OpaqueType::get(ctx, "vuint16m4_t");
      mlir::Type idxArrayPairType =
          emitc::ArrayType::get({pairIdxSlots}, u16ElemType);
      std::string vgetCallee = "__riscv_vget_v_i8m8_i8m1";

      for (int64_t pair = 0; pair < numPairs; ++pair) {
        // --- decode BOTH sub-blocks' scale + qh and FILL the pair grid-index array ---
        rewriter.create<emitc::VerbatimOp>(
            loc, localVariableComment("gridoff", opName, role));
        auto gridOffVar = rewriter.create<emitc::VariableOp>(
            loc, idxArrayPairType, emitc::OpaqueAttr::get(ctx, ""));
        auto gridOffArray = llvm::cast<mlir::TypedValue<emitc::ArrayType>>(
            gridOffVar.getResult());
        auto storeU16 = [&](int64_t slot, mlir::Value u16Val) {
          mlir::Value slotIdx = rewriter.create<emitc::LiteralOp>(
              loc, rewriter.getIndexType(), std::to_string(slot));
          mlir::Value slotElem =
              rewriter
                  .create<emitc::SubscriptOp>(loc, gridOffArray,
                                              mlir::ValueRange{slotIdx})
                  .getResult();
          rewriter.create<emitc::AssignOp>(
              loc, llvm::cast<mlir::TypedValue<emitc::LValueType>>(slotElem),
              u16Val);
        };
        auto storeIdxOff = [&](int64_t slot, mlir::Value idx) {
          mlir::Value byteOff =
              rewriter
                  .create<emitc::BitwiseLeftShiftOp>(loc, intType, idx,
                                                     intLit(2))
                  .getResult();
          mlir::Value byteOffU16 =
              rewriter.create<emitc::CastOp>(loc, u16ElemType, byteOff)
                  .getResult();
          storeU16(slot, byteOffU16);
        };
        mlir::Value u16Zero =
            rewriter.create<emitc::CastOp>(loc, u16ElemType, intLit(0))
                .getResult();

        mlir::Value lsPair[2];
        for (int64_t half = 0; half < 2; ++half) {
          int64_t ib32 = 2 * pair + half;
          rewriter.create<emitc::VerbatimOp>(
              loc, stepComment(opName, role, "sub_block_explicit_scale"));
          // int sc = sc_base[ib32/2];  ls = ib32 even ? 2*(sc&0xf)+1 : 2*(sc>>4)+1.
          mlir::Value scByte = emitLoadByteAsInt(rewriter, loc, constU8Type, intType, scBase, ib32 / 2);
          mlir::Value nibble =
              (ib32 % 2 == 0)
                  ? rewriter
                        .create<emitc::BitwiseAndOp>(loc, intType, scByte,
                                                     intLit(15))
                        .getResult()
                  : rewriter
                        .create<emitc::BitwiseRightShiftOp>(loc, intType, scByte,
                                                            intLit(4))
                        .getResult();
          lsPair[half] =
              rewriter
                  .create<emitc::AddOp>(
                      loc, intType,
                      rewriter
                          .create<emitc::MulOp>(loc, intType, nibble, intLit(2))
                          .getResult(),
                      intLit(1))
                  .getResult();

          // int qhb = qh[ib32];  (the per-sub-block qh-bit plane byte; its bits inject
          // bit 8 of each of the 8 grid indices in this sub-block).
          rewriter.create<emitc::VerbatimOp>(
              loc, stepComment(opName, role, "qh_plane_byte"));
          mlir::Value qhByte = emitLoadByteAsInt(rewriter, loc, constU8Type, intType, qhBase, ib32);

          // Fill slots [g*4+{0,1}] with the two qh-injected idx*4 byte-offsets,
          // [g*4+{2,3}] with zero pads (g = half*numGroups + l):
          //   idx1 = qs[ib32*8 + 2l+0] | ((qhb << (8-2l)) & 256);  (pass A)
          //   idx2 = qs[ib32*8 + 2l+1] | ((qhb << (7-2l)) & 256);  (pass B)
          for (int64_t l = 0; l < numGroups; ++l) {
            int64_t g = half * numGroups + l;
            mlir::Value qsByte1 =
                emitLoadByteAsInt(rewriter, loc, constU8Type, intType, qsBase, ib32 * indicesPerSubBlock + 2 * l + 0);
            mlir::Value qhShift1 =
                rewriter
                    .create<emitc::BitwiseLeftShiftOp>(loc, intType, qhByte,
                                                       intLit(8 - 2 * l))
                    .getResult();
            mlir::Value qhBit1 =
                rewriter
                    .create<emitc::BitwiseAndOp>(loc, intType, qhShift1,
                                                 intLit(256))
                    .getResult();
            mlir::Value idx1 =
                rewriter
                    .create<emitc::BitwiseOrOp>(loc, intType, qsByte1, qhBit1)
                    .getResult();

            mlir::Value qsByte2 =
                emitLoadByteAsInt(rewriter, loc, constU8Type, intType, qsBase, ib32 * indicesPerSubBlock + 2 * l + 1);
            mlir::Value qhShift2 =
                rewriter
                    .create<emitc::BitwiseLeftShiftOp>(loc, intType, qhByte,
                                                       intLit(7 - 2 * l))
                    .getResult();
            mlir::Value qhBit2 =
                rewriter
                    .create<emitc::BitwiseAndOp>(loc, intType, qhShift2,
                                                 intLit(256))
                    .getResult();
            mlir::Value idx2 =
                rewriter
                    .create<emitc::BitwiseOrOp>(loc, intType, qsByte2, qhBit2)
                    .getResult();

            storeIdxOff(g * 4 + 0, idx1);
            storeIdxOff(g * 4 + 1, idx2);
            storeU16(g * 4 + 2, u16Zero);
            storeU16(g * 4 + 3, u16Zero);
          }
        }

        // --- ONE wide vluxei16 gather over the whole pair (16 real + 16 pad slots) ---
        rewriter.create<emitc::VerbatimOp>(
            loc, stepComment(opName, role, "grid_sign_subblock"));
        mlir::Value idxBaseIndex0 =
            rewriter.create<emitc::LiteralOp>(loc, rewriter.getIndexType(), "0");
        mlir::Value idxBaseElem0 =
            rewriter
                .create<emitc::SubscriptOp>(loc, gridOffArray,
                                            mlir::ValueRange{idxBaseIndex0})
                .getResult();
        mlir::Value idxBase =
            rewriter
                .create<emitc::ApplyOp>(loc, u16PtrTypeMut, "&", idxBaseElem0)
                .getResult();
        std::string idxLoadCallee =
            riscvIntrinsicName("vle", 16, pairIdxLmul, "u16");
        mlir::Value vGridOff = emitOpaqueCallBuilt(
            rewriter, loc, u16IdxPairType, idxLoadCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {idxBase, sizeLit(pairIdxSlots)};
            });
        std::string gatherCallee = riscvIndexedMemoryIntrinsicName(
            "vluxei", 16, "i32", pairGatherLmul);
        mlir::Value gridGathered = emitOpaqueCallBuilt(
            rewriter, loc, i32PairType, gatherCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {grid32, vGridOff, sizeLit(pairIdxSlots)};
            });
        std::string reinterpretCallee = "__riscv_vreinterpret_v_i32m8_i8m8";
        mlir::Value gridPairV =
            emitOpaqueCall(rewriter, loc, i8PairType, reinterpretCallee,
                           mlir::ValueRange{gridGathered}, opName, role);

        // --- per-sub-block integer dot (STRICT ascending (sub-block, group) order) ---
        for (int64_t half = 0; half < 2; ++half) {
          int64_t ib32 = 2 * pair + half;
          // int32_t sumi seed (chained i32m1 reduction over the 4 groups; order-free).
          std::string seedCallee = riscvIntrinsicName("vmv_v_x", 32, "m1", "i32");
          mlir::Value sumiAcc = emitOpaqueCallBuilt(
              rewriter, loc, i32m1Type, seedCallee, opName, role,
              [&](mlir::OpBuilder &b,
                  mlir::Location l) -> llvm::SmallVector<mlir::Value> {
                mlir::Value zeroSeed =
                    rewriter.create<emitc::LiteralOp>(loc, i32Type, "0")
                        .getResult();
                return {zeroSeed, sizeLit(1)};
              });
          mlir::Value q8Group =
              (ib32 == 0)
                  ? q8Base
                  : rewriter
                        .create<emitc::AddOp>(loc, i8PtrType, q8Base,
                                              sizeLit(ib32 * subBlock))
                        .getResult();
          for (int64_t l = 0; l < numGroups; ++l) {
            int64_t g = half * numGroups + l;
            rewriter.create<emitc::VerbatimOp>(
                loc, stepComment(opName, role, "grid_sign_group"));
            // int signs = sgn[ib32*4 + l];  (the EXPLICIT sign byte read DIRECTLY
            // from the signs region at xb+74 -- NO ksigns lookup).
            mlir::Value signs =
                emitLoadByteAsInt(rewriter, loc, constU8Type, intType, sgnBase, ib32 * signsPerSubBlock + l);

            // gridV = vget(gridPairV, g)  -- this group's 8 signed grid bytes in
            // lanes 0..7 (byte-identical to the old per-group vl=2 gather + reinterpret).
            mlir::Value gridV = emitOpaqueCall(
                rewriter, loc, i8CoreType, vgetCallee,
                mlir::ValueRange{gridPairV, sizeLit(g)}, opName, role);
            sumiAcc = gridOf4Dot(gridV, signs, q8Group, sumiAcc);

            // q8Group += 8 (advance to the next group's 8 activations).
            q8Group =
                rewriter
                    .create<emitc::AddOp>(loc, i8PtrType, q8Group,
                                          sizeLit(groupElems))
                    .getResult();
          }

          // int32_t sumi = __riscv_vmv_x_s_i32m1_i32(sumiAcc);  (the sub-block dot).
          std::string extractCallee = "__riscv_vmv_x_s_i32m1_i32";
          mlir::Value sumi =
              emitOpaqueCall(rewriter, loc, i32Type, extractCallee,
                             mlir::ValueRange{sumiAcc}, opName, role);

          // bsum = bsum + sumi * ls;  (integer accumulation; strict order).
          rewriter.create<emitc::VerbatimOp>(
              loc, stepComment(opName, role, "bsum_accumulate"));
          mlir::Value bsumCur =
              rewriter.create<emitc::LoadOp>(loc, i32Type, bsumVar).getResult();
          mlir::Value lsI32 =
              rewriter.create<emitc::CastOp>(loc, i32Type, lsPair[half])
                  .getResult();
          mlir::Value sumiLs =
              rewriter.create<emitc::MulOp>(loc, i32Type, sumi, lsI32)
                  .getResult();
          mlir::Value bsumNext =
              rewriter.create<emitc::AddOp>(loc, i32Type, bsumCur, sumiLs)
                  .getResult();
          rewriter.create<emitc::VerbatimOp>(
              loc, assignComment("bsum", opName, role));
          rewriter.create<emitc::AssignOp>(loc, bsumVar, bsumNext);
        }
      }

      // sumf = sumf + d * (float)bsum;  -- ONE emitc.expression so it renders as
      // ggml's single C statement and the compiler fuses the SAME FMA under
      // -ffp-contract=on/default. Invoked in STRICT ascending super-block order.
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "fp32_accumulate"));
      mlir::Value bsumFinal =
          rewriter.create<emitc::LoadOp>(loc, i32Type, bsumVar).getResult();
      mlir::Value sumfCur =
          rewriter.create<emitc::LoadOp>(loc, floatType, sumfVar).getResult();
      auto accumExpr = rewriter.create<emitc::ExpressionOp>(
          loc, floatType, /*do_not_inline=*/false);
      {
        mlir::OpBuilder::InsertionGuard exprGuard(rewriter);
        mlir::Block *exprBlock = rewriter.createBlock(&accumExpr.getRegion());
        rewriter.setInsertionPointToStart(exprBlock);
        mlir::Value bsumFloat =
            rewriter.create<emitc::CastOp>(loc, floatType, bsumFinal).getResult();
        mlir::Value blockTerm =
            rewriter.create<emitc::MulOp>(loc, floatType, d, bsumFloat)
                .getResult();
        mlir::Value sumfNext =
            rewriter.create<emitc::AddOp>(loc, floatType, sumfCur, blockTerm)
                .getResult();
        rewriter.create<emitc::YieldOp>(loc, sumfNext);
      }
      rewriter.create<emitc::VerbatimOp>(
          loc, assignComment("sumf", opName, role));
      rewriter.create<emitc::AssignOp>(loc, sumfVar, accumExpr.getResult());
}

// M-FLAT iq2_xs super-block per-half-scale GRID byte-exact SHARED body anchor. Extracted
// from the (now-retired) monolith emitIQ2XSQ8KBlockDot as a pure code move (the emitted C
// is byte-identical) so the front-door-constructed typed super-block SCALAR-grid loop
// (fold_model "scalar_delta_grid", stride 74) lowers byte-identically by construction:
// same per-super-block body, same facts, same order. It emits ONE super-block's body at
// the current insertion point INSIDE an already-open super-block loop whose per-super-block
// bases xb/yb are provided (the grid/signs64 decls, the sumf/nb setup, the ONCE grid64 +
// signs64 i64 views, the outer loop, and the trailing `*s = 0.125f*sumf` store live in the
// wrapper). The emitc element/pointer types + the load helpers are re-derived here from the
// MLIRContext (uniqued -> the SAME Type instances) so the emit is byte-identical to the
// monolith's inline body. UNLIKE iq2_xxs there is NO integer_core_lmul gearbox: the per-half
// body runs at a FIXED 16-lane shape (i64m1 gather + i8m1 view + i16m2 widen + u16mf4 index)
// because the two distinct per-half scales ls1/ls2 force the 16-lane (not 32-lane) collapse.
void VariantToEmitCFunc::emitIQ2XSSuperBlockGridBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    const IQ2XSGridBodyContext &cx, mlir::Value xb, mlir::Value yb,
    mlir::TypedValue<emitc::LValueType> sumfVar) const {
    mlir::MLIRContext *ctx = rewriter.getContext();
    llvm::StringRef opName = cx.opName;
    llvm::StringRef role = cx.role;
    mlir::Type sizeType = cx.sizeType;
    mlir::Type weightPtrType = cx.weightPtrType;
    mlir::Type activationPtrType = cx.activationPtrType;
    int64_t weightDOffset = cx.weightDOffset;          //   0
    int64_t qsOffset = cx.qsOffset;                    //   2
    int64_t scalesOffset = cx.scalesOffset;            //  66
    int64_t activationDOffset = cx.activationDOffset;  //   0
    int64_t q8Offset = cx.q8Offset;                    //   4
    int64_t subBlock = cx.subBlock;                    //  32
    int64_t numSubBlocks = cx.numSubBlocks;            //   8
    int64_t numGroupsPerHalf = cx.numGroupsPerHalf;    //   2
    mlir::Value gridName = cx.gridName;
    mlir::Value signs64 = cx.signs64;

    mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
    mlir::Type i32Type = emitc::OpaqueType::get(ctx, "int32_t");
    mlir::Type intType = emitc::OpaqueType::get(ctx, "int");
    // The 9-bit index `w & 511` and the sign selector `w >> 9` must be computed in
    // the UNSIGNED domain (ggml reads q2[l] as a uint16_t) so the >> is a LOGICAL
    // shift -- a signed `int` w with bit 15 set would arithmetic-shift and corrupt
    // the sign selector.
    mlir::Type uintType = emitc::OpaqueType::get(ctx, "uint32_t");

    // The per-half DOT runs at a FIXED 16-lane shape (the two distinct per-half scales
    // ls1/ls2 force the 16-lane collapse -- NOT 32-lane like iq2_xxs): the product widens
    // to i16m2 and the reduction is i16m2 -> i32m1. The GATHER, however, is BATCHED per
    // SUB-BLOCK PAIR (2 sub-blocks = 4 halves = 64 lanes): ONE i64m4 grid gather + ONE
    // i64m4 sign gather (8 u64 entries = 8 groups) + ONE i8m4 q8 pair load + ONE i8m4
    // vmul sign-fold, then each 16-lane half is recovered VLEN-AGNOSTICALLY (vslidedown the
    // wide register by the LITERAL element offset 16*ph so the half lands at lane 0, then
    // vget(.,0) the low i8m1 register) and fed to the UNCHANGED per-half vwmul_vv_i16m2 +
    // vwredsum. The pair u16 index EMUL is (16/64)*m4 = m1. (Half ph occupies element window
    // [16*ph,16*ph+16) of the wide i8m4; the raw vget(.,ph) register-subgroup reads
    // [ph*VLEN/8,...) = the WRONG lanes at VLEN>=256, so the slide is REQUIRED for VLEN256
    // byte-exactness -- ISSUE-120. The per-half dot itself stays AVL=16.)
    int64_t halfLanes = 16; // 2 grid entries * 8 i8 = one 16-lane half
    mlir::Type i8WideType = emitc::OpaqueType::get(ctx, "vint8m1_t");
    mlir::Type i16WidestType = emitc::OpaqueType::get(ctx, "vint16m2_t");
    mlir::Type u16ElemType = emitc::OpaqueType::get(ctx, "uint16_t");
    mlir::Type u16PtrTypeMut =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "uint16_t"));
    mlir::Type i32m1Type = emitc::OpaqueType::get(ctx, "vint32m1_t");
    // The batched pair gather/fold register types: the 2*core = m4 wide gather/load/fold
    // and its u16 index EMUL m1; the vget recovers each 16-lane half as an i8m1.
    mlir::Type i8PairType = emitc::OpaqueType::get(ctx, "vint8m4_t");
    mlir::Type i64PairType = emitc::OpaqueType::get(ctx, "vint64m4_t");
    mlir::Type u16IdxPairType = emitc::OpaqueType::get(ctx, "vuint16m1_t");

    auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
    auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };

    mlir::Type i8PtrType =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const int8_t"));
    mlir::Type u8PtrType =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const uint8_t"));
    mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
    mlir::Type constFloatType = emitc::OpaqueType::get(ctx, "const float");
    mlir::Type constFloatPtrType = emitc::PointerType::get(constFloatType);
    llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";

    // The 9-bit index / sign-selector bitwise ops run in the UNSIGNED domain
    // (uint32_t) so the >> is a LOGICAL shift (ggml's q2[l] is uint16_t).
    auto uAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, uintType, a, b); };
    auto uOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, uintType, a, b); };
    auto uShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, uintType, a, b); };
    auto uShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, uintType, a, b); };
    auto uintLit = [&](int64_t v) { return emitUintLit(rewriter, loc, uintType, v); };
    // uint32_t x = (uint32_t)a[i];  -- a structured byte load from a `const uint8_t
    // *` then a cast to uint32_t (used to reassemble the uint16 weight word from the
    // 2-aligned qs stream alignment-safely; NO `*(uint16_t*)`).
    auto loadByteAsUint = [&](mlir::Value ptr, int64_t i) {
      return emitLoadByteAsUint(rewriter, loc, constU8Type, uintType, ptr, i);
    };
    // int x = (int)a[i];  -- a structured byte load from a `const uint8_t *` then a
    // cast to int (used to read the explicit scale byte sc[ib32] from the scales[]
    // stream alignment-safely).
    // Emitted by the shared emitLoadByteAsInt(constU8Type, intType) helper.

    // d = (float)*(const _Float16 *)(xb + 0) * *(const float *)(yb + 0);  (ONCE
    // per super-block; the fp16 weight scale times the fp32 q8_K scale).
    mlir::Value dxAddr = xb;
    if (weightDOffset != 0)
      dxAddr = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                             sizeLit(weightDOffset));
    mlir::Value dx = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                    mlir::ValueRange{dxAddr}, opName, role,
                                    llvm::StringRef("fcvt.s.h"));
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fold_activation_d"));
    mlir::Value dyAddr = yb;
    if (activationDOffset != 0)
      dyAddr = rewriter.create<emitc::AddOp>(loc, activationPtrType, yb,
                                             sizeLit(activationDOffset));
    mlir::Value dyPtr =
        rewriter.create<emitc::CastOp>(loc, constFloatPtrType, dyAddr)
            .getResult();
    mlir::Value dyIndex0 =
        rewriter.create<emitc::LiteralOp>(loc, rewriter.getIndexType(), "0");
    mlir::Value dyElem =
        rewriter
            .create<emitc::SubscriptOp>(
                loc, llvm::cast<mlir::TypedValue<emitc::PointerType>>(dyPtr),
                dyIndex0)
            .getResult();
    mlir::Value dy =
        rewriter.create<emitc::LoadOp>(loc, constFloatType, dyElem).getResult();
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fold_scale_d"));
    mlir::Value d =
        rewriter.create<emitc::MulOp>(loc, floatType, dx, dy).getResult();

    // const uint8_t *qs = xb + 2;  const uint8_t *sc = xb + 66;  const int8_t *q8 = yb + 4;
    mlir::Value qsBase0 = xb;
    if (qsOffset != 0)
      qsBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                              sizeLit(qsOffset));
    mlir::Value qsBase =
        rewriter.create<emitc::CastOp>(loc, u8PtrType, qsBase0).getResult();
    mlir::Value scBase0 = xb;
    if (scalesOffset != 0)
      scBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                              sizeLit(scalesOffset));
    mlir::Value scBase =
        rewriter.create<emitc::CastOp>(loc, u8PtrType, scBase0).getResult();
    mlir::Value q8Base0 = yb;
    if (q8Offset != 0)
      q8Base0 = rewriter.create<emitc::AddOp>(loc, activationPtrType, yb,
                                              sizeLit(q8Offset));
    mlir::Value q8Base =
        rewriter.create<emitc::CastOp>(loc, i8PtrType, q8Base0).getResult();

    // int32_t bsum = 0;  (the integer super-block accumulator, reset per
    // super-block; ggml's per-super-block bsum).
    rewriter.create<emitc::VerbatimOp>(
        loc, localVariableComment("bsum", opName, role));
    auto bsumVar = rewriter.create<emitc::VariableOp>(
        loc, emitc::LValueType::get(i32Type), emitc::OpaqueAttr::get(ctx, ""));
    rewriter.create<emitc::AssignOp>(
        loc, bsumVar, rewriter.create<emitc::LiteralOp>(loc, i32Type, "0"));

    // The per-sub-block dot is BATCHED into PAIRS (pair = 0..numSubBlocks/2-1): each pair
    // decodes TWO sub-blocks (s0 = 2*pair, s1 = 2*pair+1) -- FOUR 16-lane halves -- with ONE
    // wider i64m4 grid gather + ONE wider signs64 gather (8 index slots = 8 groups), ONE
    // wider i8m4 q8 pair load, and ONE wider i8m4 vmul sign-fold. Each 16-lane half is then
    // recovered VLEN-AGNOSTICALLY (vslidedown by the LITERAL element offset 16*ph then
    // vget(.,0) the low i8m1 register -- the raw vget(.,ph) folded the WRONG lanes at
    // VLEN>=256), so the
    // per-half signed widening product + vwredsum stay BYTE-IDENTICAL to the unbatched body
    // (still i16m2 at AVL=16 -- the ls1/ls2 per-half split forbids a 32-lane collapse) while
    // the gather + vsetvli config are hoisted to the super-block pair (16 gathers -> 8,
    // halved vle16/vle8/vmul + config churn). bsum still accumulates in STRICT ascending
    // (sub-block, half) order, each half with its own explicit ls.
    int64_t pairHalves = 4;            // 2 sub-blocks * 2 halves
    int64_t pairLanes = 2 * subBlock;  // 64 continuous q8 activations per pair
    int64_t numGroupsPair = pairHalves * numGroupsPerHalf; // 8 i64 grid/sign entries
    mlir::Type idxArrayPairType = emitc::ArrayType::get({8}, u16ElemType);
    std::string vgetCallee = "__riscv_vget_v_i8m4_i8m1";
    std::string slideCallee = "__riscv_vslidedown_vx_i8m4";

    for (int64_t pair = 0; pair < numSubBlocks / 2; ++pair) {
      // Decode BOTH sub-blocks of the pair up front: the per-half explicit scales (ls1/ls2
      // per sub-block -> lsPair[0..3]) and the 8-slot grid/sign byte-offset index arrays
      // (slots [ph*numGroupsPerHalf + lInHalf]). These are pure integer decode ops --
      // reordering across the two halves changes no value; the gather reads the fully-filled
      // arrays.
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "sub_block_explicit_scales"));
      // uint16_t gridoff[8] = { (uint16_t)((w&511)*8), ... };  the 8 grid byte-offsets
      // (idx*8 into the 512-entry u64 grid; max 511*8=4088 < 65535), 4 slots per sub-block.
      rewriter.create<emitc::VerbatimOp>(
          loc, localVariableComment("gridoff", opName, role));
      auto gridOffVar = rewriter.create<emitc::VariableOp>(
          loc, idxArrayPairType, emitc::OpaqueAttr::get(ctx, ""));
      auto gridOffArray =
          llvm::cast<mlir::TypedValue<emitc::ArrayType>>(gridOffVar.getResult());
      // uint16_t signoff[8] = { (uint16_t)((w>>9)*8), ... };  the 8 sign byte-offsets
      // (sel*8 into the 128-entry u64 signs64; max 127*8=1016).
      rewriter.create<emitc::VerbatimOp>(
          loc, localVariableComment("signoff", opName, role));
      auto signOffVar = rewriter.create<emitc::VariableOp>(
          loc, idxArrayPairType, emitc::OpaqueAttr::get(ctx, ""));
      auto signOffArray =
          llvm::cast<mlir::TypedValue<emitc::ArrayType>>(signOffVar.getResult());
      auto storeU16 = [&](mlir::TypedValue<emitc::ArrayType> arr, int64_t slot,
                          mlir::Value byteOff) {
        mlir::Value byteOffU16 =
            rewriter.create<emitc::CastOp>(loc, u16ElemType, byteOff).getResult();
        mlir::Value slotIdx = rewriter.create<emitc::LiteralOp>(
            loc, rewriter.getIndexType(), std::to_string(slot));
        mlir::Value slotElem =
            rewriter
                .create<emitc::SubscriptOp>(loc, arr, mlir::ValueRange{slotIdx})
                .getResult();
        rewriter.create<emitc::AssignOp>(
            loc, llvm::cast<mlir::TypedValue<emitc::LValueType>>(slotElem),
            byteOffU16);
      };
      auto buildScale = [&](mlir::Value nibble) -> mlir::Value {
        // ls = 2*nibble + 1, in the int domain.
        return rewriter
            .create<emitc::AddOp>(
                loc, intType,
                rewriter.create<emitc::MulOp>(loc, intType, nibble, intLit(2))
                    .getResult(),
                intLit(1))
            .getResult();
      };

      mlir::Value lsPair[4];
      for (int64_t s = 0; s < 2; ++s) {
        int64_t ib32 = 2 * pair + s;
        // const uint8_t *a = qs + ib32*8;  (the 4 uint16 words = 8 bytes for this
        // sub-block).
        mlir::Value aBase =
            (ib32 == 0)
                ? qsBase
                : rewriter
                      .create<emitc::AddOp>(loc, u8PtrType, qsBase,
                                            sizeLit(ib32 * 8))
                      .getResult();
        // DELTA(c): int sc = sc_base[ib32];  ls1 = 2*(sc & 0xf)+1;  ls2 = 2*(sc>>4)+1.
        mlir::Value scByte = emitLoadByteAsInt(rewriter, loc, constU8Type, intType, scBase, ib32);
        mlir::Value scLow =
            rewriter
                .create<emitc::BitwiseAndOp>(loc, intType, scByte, intLit(15))
                .getResult();
        mlir::Value scHigh =
            rewriter
                .create<emitc::BitwiseRightShiftOp>(loc, intType, scByte,
                                                    intLit(4))
                .getResult();
        lsPair[2 * s + 0] = buildScale(scLow);
        lsPair[2 * s + 1] = buildScale(scHigh);
        // Two halves per sub-block (ph = 2*s + hh): h=0 -> groups l=0,1 scaled by ls1;
        // h=1 -> groups l=2,3 by ls2. Each half's 2 groups decode the uint16 word `w`,
        // pack idx*8 / sel*8 byte-offsets into slots [ph*2 + lInHalf].
        for (int64_t hh = 0; hh < 2; ++hh) {
          int64_t ph = 2 * s + hh;
          for (int64_t lInHalf = 0; lInHalf < numGroupsPerHalf; ++lInHalf) {
            int64_t l = 2 * hh + lInHalf;  // group index 0..3 within the sub-block
            // DELTA(b): uint16_t w = a[2*l] | a[2*l+1]<<8;  (2 LE byte loads from the
            // 2-aligned qs stream -- alignment-safe, unsigned so the >> is logical).
            mlir::Value w = loadByteAsUint(aBase, 2 * l);
            w = uOr(w, uShl(loadByteAsUint(aBase, 2 * l + 1), uintLit(8)));
            // DELTA(a): int idx = w & 511;  grid byte-offset = idx*8.
            mlir::Value idx =
                rewriter
                    .create<emitc::CastOp>(loc, intType, uAnd(w, uintLit(511)))
                    .getResult();
            mlir::Value gridByteOff =
                rewriter.create<emitc::MulOp>(loc, intType, idx, intLit(8))
                    .getResult();
            storeU16(gridOffArray, ph * numGroupsPerHalf + lInHalf, gridByteOff);
            // int sel = w >> 9;  sign byte-offset = sel*8 (the shift is logical in the
            // uint32_t domain). signs64[sel*8..] = the OLD ksigns[sel] expanded to +-1.
            mlir::Value sel =
                rewriter
                    .create<emitc::CastOp>(loc, intType, uShr(w, uintLit(9)))
                    .getResult();
            mlir::Value signByteOff =
                rewriter.create<emitc::MulOp>(loc, intType, sel, intLit(8))
                    .getResult();
            storeU16(signOffArray, ph * numGroupsPerHalf + lInHalf, signByteOff);
          }
        }
      }

      // The BATCHED vluxei16 IQ-gather over the whole PAIR: vle16 the 8 u16 grid/sign
      // indices (u16m1 EMUL = (16/64)*m4), TWO __riscv_vluxei16_v_i64m4 gathers over grid64
      // + signs64 (8 u64 entries = both sub-blocks), each reinterpreted to i8m4 (64 grid /
      // 64 +-1 sign bytes), ONE wider vle8_v_i8m4 q8 pair load (CONTINUOUS across the 4
      // halves) + ONE vmul-onto-grid i8m4 sign fold. The gather/config are hoisted to the
      // pair; the per-half dot below is byte-identical.
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "grid_sign_half"));
      auto loadIdxPair =
          [&](mlir::TypedValue<emitc::ArrayType> arr) -> mlir::Value {
        mlir::Value base0 =
            rewriter.create<emitc::LiteralOp>(loc, rewriter.getIndexType(), "0");
        mlir::Value baseElem =
            rewriter
                .create<emitc::SubscriptOp>(loc, arr, mlir::ValueRange{base0})
                .getResult();
        mlir::Value basePtr =
            rewriter.create<emitc::ApplyOp>(loc, u16PtrTypeMut, "&", baseElem)
                .getResult();
        std::string idxLoadCallee = riscvIntrinsicName("vle", 16, "m1", "u16");
        return emitOpaqueCallBuilt(
            rewriter, loc, u16IdxPairType, idxLoadCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {basePtr, sizeLit(numGroupsPair)};
            });
      };
      mlir::Value vGridOff = loadIdxPair(gridOffArray);
      mlir::Value vSignOff = loadIdxPair(signOffArray);

      // vint64m4_t g64 = __riscv_vluxei16_v_i64m4(grid64, vgridoff, 8);  -- the HARDWARE
      // indexed gather of the 8 u64 grid entries, reinterpreted to i8m4 = the 64 signed
      // grid bytes.
      std::string gridGatherCallee =
          riscvIndexedMemoryIntrinsicName("vluxei", 16, "i64", "m4");
      mlir::Value gridGathered = emitOpaqueCallBuilt(
          rewriter, loc, i64PairType, gridGatherCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridName, vGridOff, sizeLit(numGroupsPair)};
          });
      std::string gridReinterpretCallee = "__riscv_vreinterpret_v_i64m4_i8m4";
      mlir::Value gridPairV = emitOpaqueCall(rewriter, loc, i8PairType,
                                             gridReinterpretCallee,
                                             mlir::ValueRange{gridGathered},
                                             opName, role);

      // vint64m4_t s64 = __riscv_vluxei16_v_i64m4(signs64, vsignoff, 8);  -- the HARDWARE
      // indexed gather of the 8 u64 sign entries (= keven_signs_q2xs), reinterpreted to
      // i8m4 = the 64 +-1 sign bytes (lane->byte mapping identical to the unbatched fold).
      std::string signGatherCallee =
          riscvIndexedMemoryIntrinsicName("vluxei", 16, "i64", "m4");
      mlir::Value signGathered = emitOpaqueCallBuilt(
          rewriter, loc, i64PairType, signGatherCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {signs64, vSignOff, sizeLit(numGroupsPair)};
          });
      std::string signReinterpretCallee = "__riscv_vreinterpret_v_i64m4_i8m4";
      mlir::Value signsPairV = emitOpaqueCall(rewriter, loc, i8PairType,
                                              signReinterpretCallee,
                                              mlir::ValueRange{signGathered},
                                              opName, role);

      // const int8_t *q8pair = q8 + pair*64;  vint8m4_t q8v = vle8(q8pair, 64) -- the 64
      // activations of this pair's 4 halves; q8 is CONTINUOUS across the sub-block/half
      // boundaries (ggml never resets q8).
      mlir::Value q8PairBase =
          (pair == 0)
              ? q8Base
              : rewriter
                    .create<emitc::AddOp>(loc, i8PtrType, q8Base,
                                          sizeLit(pair * pairLanes))
                    .getResult();
      std::string i8PairLoadCallee = riscvIntrinsicName("vle", 8, "m4", "i8");
      mlir::Value q8PairV = emitOpaqueCallBuilt(
          rewriter, loc, i8PairType, i8PairLoadCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {q8PairBase, sizeLit(pairLanes)};
          });

      // vint8m4_t gs = __riscv_vmul_vv_i8m4(grid, signs, 64);  (apply the per-lane +-1 sign
      // to the GRID, NOT q8 -- byte-identical to the unbatched vmul fold. CRITICAL: the sign
      // MUST fold onto the grid, not q8, because the i8 product wraps: q8 can be -128, and
      // vmul(-128,-1) = 128 wraps to -128 (wrong sign) -- whereas grid in [8,43] so
      // grid*(+-1) in [-43,43] never overflows.)
      std::string signMulCallee = "__riscv_vmul_vv_i8m4";
      mlir::Value gridSignedPair = emitOpaqueCallBuilt(
          rewriter, loc, i8PairType, signMulCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridPairV, signsPairV, sizeLit(pairLanes)};
          });

      // Per-half dot: recover each 16-lane half VLEN-AGNOSTICALLY, then the SAME i8m1 ->
      // i16m2 vwmul + vwredsum + extract as the unbatched body, in STRICT (s0-h0, s0-h1,
      // s1-h0, s1-h1) order with each half's own explicit ls. Half ph occupies element
      // window [16*ph, 16*ph+16) of the wide i8m4 register -- NOT the ph-th vget register-
      // subgroup (lane count = VLEN/8 = 16 at VLEN128 but 32 at VLEN256, so the raw
      // vget(.,ph) reads [ph*VLEN/8,...) = the WRONG lanes at VLEN>=256 -- ISSUE-120). We
      // vslidedown the wide register by the LITERAL element offset 16*ph (ph = 1..3) so
      // element 16*ph+l lands at lane l, then vget(.,0) extracts the low i8m1 register
      // (lanes [0,16), always the half at every VLEN); ph=0 needs no slide. Slide offset
      // max 16*3=48 (reads [48,64), a subset of the 64 written lanes). Byte-identical to the
      // old body at VLEN128 (slide-then-get0 == get(.,ph) there); correct at VLEN256+.
      for (int64_t ph = 0; ph < pairHalves; ++ph) {
        mlir::Value gridWide = gridSignedPair;
        mlir::Value q8Wide = q8PairV;
        if (ph != 0) {
          gridWide = emitOpaqueCallBuilt(
              rewriter, loc, i8PairType, slideCallee, opName, role,
              [&](mlir::OpBuilder &b,
                  mlir::Location l) -> llvm::SmallVector<mlir::Value> {
                return {gridSignedPair, sizeLit(halfLanes * ph),
                        sizeLit(halfLanes)};
              });
          q8Wide = emitOpaqueCallBuilt(
              rewriter, loc, i8PairType, slideCallee, opName, role,
              [&](mlir::OpBuilder &b,
                  mlir::Location l) -> llvm::SmallVector<mlir::Value> {
                return {q8PairV, sizeLit(halfLanes * ph), sizeLit(halfLanes)};
              });
        }
        mlir::Value gridSigned = emitOpaqueCall(
            rewriter, loc, i8WideType, vgetCallee,
            mlir::ValueRange{gridWide, sizeLit(0)}, opName, role);
        mlir::Value q8V = emitOpaqueCall(rewriter, loc, i8WideType, vgetCallee,
                                         mlir::ValueRange{q8Wide, sizeLit(0)},
                                         opName, role);

        // p = __riscv_vwmul_vv_i16m2(gridSigned, q8v, 16);  (signed widening product,
        // each lane <= 43*127 = 5461 < 32767, fits i16).
        std::string wmulCallee = "__riscv_vwmul_vv_i16m2";
        mlir::Value product = emitOpaqueCallBuilt(
            rewriter, loc, i16WidestType, wmulCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {gridSigned, q8V, sizeLit(halfLanes)};
            });

        // int32_t sumi = __riscv_vmv_x_s_i32m1_i32(__riscv_vwredsum_vs_i16m2_i32m1(
        //   p, vmv_v_x_i32m1(0,1), 16));  -- ONE reduction per half (the i32 sum is
        // order-free so byte-exact).
        std::string seedCallee =
            riscvIntrinsicName("vmv_v_x", 32, "m1", "i32");
        mlir::Value sumiAcc = emitOpaqueCallBuilt(
            rewriter, loc, i32m1Type, seedCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              mlir::Value zeroSeed =
                  rewriter.create<emitc::LiteralOp>(loc, i32Type, "0")
                      .getResult();
              return {zeroSeed, sizeLit(1)};
            });
        std::string reduceCallee = "__riscv_vwredsum_vs_i16m2_i32m1";
        sumiAcc = emitOpaqueCallBuilt(
            rewriter, loc, i32m1Type, reduceCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {product, sumiAcc, sizeLit(halfLanes)};
            });
        std::string extractCallee = "__riscv_vmv_x_s_i32m1_i32";
        mlir::Value sumi = emitOpaqueCall(rewriter, loc, i32Type, extractCallee,
                                          mlir::ValueRange{sumiAcc}, opName,
                                          role);

        // bsum = bsum + sumi * lsPair[ph];  (integer accumulation; strict half order;
        // DELTA(c): the explicit per-half scale).
        rewriter.create<emitc::VerbatimOp>(
            loc, stepComment(opName, role, "bsum_accumulate"));
        mlir::Value bsumCur =
            rewriter.create<emitc::LoadOp>(loc, i32Type, bsumVar).getResult();
        mlir::Value lsI32 =
            rewriter.create<emitc::CastOp>(loc, i32Type, lsPair[ph])
                .getResult();
        mlir::Value sumiLs =
            rewriter.create<emitc::MulOp>(loc, i32Type, sumi, lsI32)
                .getResult();
        mlir::Value bsumNext =
            rewriter.create<emitc::AddOp>(loc, i32Type, bsumCur, sumiLs)
                .getResult();
        rewriter.create<emitc::VerbatimOp>(
            loc, assignComment("bsum", opName, role));
        rewriter.create<emitc::AssignOp>(loc, bsumVar, bsumNext);
      }
    }

    // sumf = sumf + d * (float)bsum;  -- ONE emitc.expression so it renders as
    // ggml's single C statement and the compiler fuses the SAME FMA under
    // -ffp-contract=on/default. Invoked in STRICT ascending super-block order.
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fp32_accumulate"));
    mlir::Value bsumFinal =
        rewriter.create<emitc::LoadOp>(loc, i32Type, bsumVar).getResult();
    mlir::Value sumfCur =
        rewriter.create<emitc::LoadOp>(loc, floatType, sumfVar).getResult();
    auto accumExpr = rewriter.create<emitc::ExpressionOp>(
        loc, floatType, /*do_not_inline=*/false);
    {
      mlir::OpBuilder::InsertionGuard exprGuard(rewriter);
      mlir::Block *exprBlock = rewriter.createBlock(&accumExpr.getRegion());
      rewriter.setInsertionPointToStart(exprBlock);
      mlir::Value bsumFloat =
          rewriter.create<emitc::CastOp>(loc, floatType, bsumFinal).getResult();
      mlir::Value blockTerm =
          rewriter.create<emitc::MulOp>(loc, floatType, d, bsumFloat)
              .getResult();
      mlir::Value sumfNext =
          rewriter.create<emitc::AddOp>(loc, floatType, sumfCur, blockTerm)
              .getResult();
      rewriter.create<emitc::YieldOp>(loc, sumfNext);
    }
    rewriter.create<emitc::VerbatimOp>(
        loc, assignComment("sumf", opName, role));
    rewriter.create<emitc::AssignOp>(loc, sumfVar, accumExpr.getResult());
  }

// M-FLAT iq2_s super-block per-half-scale GRID byte-exact SHARED body anchor. Extracted
// from the (now-retired) monolith emitIQ2SQ8KBlockDot as a pure code move (the emitted C
// is byte-identical) so the front-door-constructed typed super-block SCALAR-grid loop
// (fold_model "scalar_delta_grid", stride 82) lowers byte-identically by construction:
// same per-super-block body, same facts, same order. It emits ONE super-block's body at
// the current insertion point INSIDE an already-open super-block loop whose per-super-block
// bases xb/yb are provided (the grid/signs256 decls, the sumf/nb setup, the ONCE grid64 +
// signs256 i64 views, the outer loop, and the trailing `*s = 0.125f*sumf` store live in the
// wrapper). The emitc element/pointer types + the load helpers are re-derived here from the
// MLIRContext (uniqued -> the SAME Type instances) so the emit is byte-identical to the
// monolith's inline body. Like iq2_xs there is NO integer_core_lmul gearbox: the per-half
// body runs at a FIXED 16-lane shape (i64m1 gather + i8m1 view + i16m2 widen + u16mf4 index)
// because the two distinct per-half scales ls1/ls2 force the 16-lane (not 32-lane) collapse.
void VariantToEmitCFunc::emitIQ2SSuperBlockGridBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    const IQ2SGridBodyContext &cx, mlir::Value xb, mlir::Value yb,
    mlir::TypedValue<emitc::LValueType> sumfVar) const {
    mlir::MLIRContext *ctx = rewriter.getContext();
    llvm::StringRef opName = cx.opName;
    llvm::StringRef role = cx.role;
    mlir::Type sizeType = cx.sizeType;
    mlir::Type weightPtrType = cx.weightPtrType;
    mlir::Type activationPtrType = cx.activationPtrType;
    int64_t weightDOffset = cx.weightDOffset;          //   0
    int64_t qsOffset = cx.qsOffset;                    //   2
    int64_t signsOffset = cx.signsOffset;              //  34
    int64_t qhOffset = cx.qhOffset;                    //  66
    int64_t scalesOffset = cx.scalesOffset;            //  74
    int64_t activationDOffset = cx.activationDOffset;  //   0
    int64_t q8Offset = cx.q8Offset;                    //   4
    int64_t subBlock = cx.subBlock;                    //  32
    int64_t numSubBlocks = cx.numSubBlocks;            //   8
    int64_t groupsPerSub = cx.groupsPerSub;            //   4
    int64_t numGroupsPerHalf = cx.numGroupsPerHalf;    //   2
    mlir::Value gridName = cx.gridName;
    mlir::Value signs256 = cx.signs256;

    mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
    mlir::Type i32Type = emitc::OpaqueType::get(ctx, "int32_t");
    mlir::Type intType = emitc::OpaqueType::get(ctx, "int");

    // The per-half DOT runs at a FIXED 16-lane shape (the two distinct per-half scales
    // ls1/ls2 force the 16-lane collapse -- NOT 32-lane like iq2_xxs): the product widens
    // to i16m2 and the reduction is i16m2 -> i32m1. The GATHER, however, is BATCHED per
    // SUB-BLOCK PAIR (2 sub-blocks = 4 halves = 64 lanes): ONE i64m4 grid gather + ONE
    // i64m4 sign gather (8 u64 entries = 8 groups) + ONE i8m4 q8 pair load + ONE i8m4
    // vmul sign-fold, then each 16-lane half is recovered VLEN-AGNOSTICALLY (vslidedown the
    // wide register by the LITERAL element offset 16*ph so the half lands at lane 0, then
    // vget(.,0) the low i8m1 register) and fed to the UNCHANGED per-half vwmul_vv_i16m2 +
    // vwredsum. The pair u16 index EMUL is (16/64)*m4 = m1. (Half ph occupies element window
    // [16*ph,16*ph+16) of the wide i8m4; the raw vget(.,ph) register-subgroup reads
    // [ph*VLEN/8,...) = the WRONG lanes at VLEN>=256, so the slide is REQUIRED for VLEN256
    // byte-exactness -- ISSUE-120. The per-half dot itself stays AVL=16.)
    int64_t halfLanes = 16; // 2 grid entries * 8 i8 = one 16-lane half
    mlir::Type i8WideType = emitc::OpaqueType::get(ctx, "vint8m1_t");
    mlir::Type i16WidestType = emitc::OpaqueType::get(ctx, "vint16m2_t");
    mlir::Type u16ElemType = emitc::OpaqueType::get(ctx, "uint16_t");
    mlir::Type u16PtrTypeMut =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "uint16_t"));
    mlir::Type i32m1Type = emitc::OpaqueType::get(ctx, "vint32m1_t");
    // The batched pair gather/fold register types: the 2*core = m4 wide gather/load/fold
    // and its u16 index EMUL m1; the vget recovers each 16-lane half as an i8m1.
    mlir::Type i8PairType = emitc::OpaqueType::get(ctx, "vint8m4_t");
    mlir::Type i64PairType = emitc::OpaqueType::get(ctx, "vint64m4_t");
    mlir::Type u16IdxPairType = emitc::OpaqueType::get(ctx, "vuint16m1_t");

    auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
    auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };

    mlir::Type i8PtrType =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const int8_t"));
    mlir::Type u8PtrType =
        emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const uint8_t"));
    mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
    mlir::Type constFloatType = emitc::OpaqueType::get(ctx, "const float");
    mlir::Type constFloatPtrType = emitc::PointerType::get(constFloatType);
    llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";

    // int x = (int)a[i];  -- a structured byte load from a `const uint8_t *` then a
    // cast to int (used to read the single qs index byte, the explicit sign byte,
    // the qh-plane byte, and the explicit scale byte alignment-safely).
    // Emitted by the shared emitLoadByteAsInt(constU8Type, intType) helper.

    // d = (float)*(const _Float16 *)(xb + 0) * *(const float *)(yb + 0);  (ONCE
    // per super-block; the fp16 weight scale times the fp32 q8_K scale).
    mlir::Value dxAddr = xb;
    if (weightDOffset != 0)
      dxAddr = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                             sizeLit(weightDOffset));
    mlir::Value dx = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                    mlir::ValueRange{dxAddr}, opName, role,
                                    llvm::StringRef("fcvt.s.h"));
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fold_activation_d"));
    mlir::Value dyAddr = yb;
    if (activationDOffset != 0)
      dyAddr = rewriter.create<emitc::AddOp>(loc, activationPtrType, yb,
                                             sizeLit(activationDOffset));
    mlir::Value dyPtr =
        rewriter.create<emitc::CastOp>(loc, constFloatPtrType, dyAddr)
            .getResult();
    mlir::Value dyIndex0 =
        rewriter.create<emitc::LiteralOp>(loc, rewriter.getIndexType(), "0");
    mlir::Value dyElem =
        rewriter
            .create<emitc::SubscriptOp>(
                loc, llvm::cast<mlir::TypedValue<emitc::PointerType>>(dyPtr),
                dyIndex0)
            .getResult();
    mlir::Value dy =
        rewriter.create<emitc::LoadOp>(loc, constFloatType, dyElem).getResult();
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fold_scale_d"));
    mlir::Value d =
        rewriter.create<emitc::MulOp>(loc, floatType, dx, dy).getResult();

    // const uint8_t *qs = xb + 2;  const uint8_t *sgn = xb + 34;
    // const uint8_t *qh = xb + 66;  const uint8_t *sc = xb + 74;
    // const int8_t *q8 = yb + 4;
    mlir::Value qsBase0 = xb;
    if (qsOffset != 0)
      qsBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                              sizeLit(qsOffset));
    mlir::Value qsBase =
        rewriter.create<emitc::CastOp>(loc, u8PtrType, qsBase0).getResult();
    mlir::Value sgnBase0 = xb;
    if (signsOffset != 0)
      sgnBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                               sizeLit(signsOffset));
    mlir::Value sgnBase =
        rewriter.create<emitc::CastOp>(loc, u8PtrType, sgnBase0).getResult();
    mlir::Value qhBase0 = xb;
    if (qhOffset != 0)
      qhBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                              sizeLit(qhOffset));
    mlir::Value qhBase =
        rewriter.create<emitc::CastOp>(loc, u8PtrType, qhBase0).getResult();
    mlir::Value scBase0 = xb;
    if (scalesOffset != 0)
      scBase0 = rewriter.create<emitc::AddOp>(loc, weightPtrType, xb,
                                              sizeLit(scalesOffset));
    mlir::Value scBase =
        rewriter.create<emitc::CastOp>(loc, u8PtrType, scBase0).getResult();
    mlir::Value q8Base0 = yb;
    if (q8Offset != 0)
      q8Base0 = rewriter.create<emitc::AddOp>(loc, activationPtrType, yb,
                                              sizeLit(q8Offset));
    mlir::Value q8Base =
        rewriter.create<emitc::CastOp>(loc, i8PtrType, q8Base0).getResult();

    // int32_t bsum = 0;  (the integer super-block accumulator, reset per
    // super-block; ggml's per-super-block bsum).
    rewriter.create<emitc::VerbatimOp>(
        loc, localVariableComment("bsum", opName, role));
    auto bsumVar = rewriter.create<emitc::VariableOp>(
        loc, emitc::LValueType::get(i32Type), emitc::OpaqueAttr::get(ctx, ""));
    rewriter.create<emitc::AssignOp>(
        loc, bsumVar, rewriter.create<emitc::LiteralOp>(loc, i32Type, "0"));

    // The per-sub-block dot is BATCHED into PAIRS (pair = 0..numSubBlocks/2-1): each pair
    // decodes TWO sub-blocks (s0 = 2*pair, s1 = 2*pair+1) -- FOUR 16-lane halves -- with ONE
    // wider i64m4 grid gather + ONE wider signs256 gather (8 index slots = 8 groups), ONE
    // wider i8m4 q8 pair load, and ONE wider i8m4 vmul sign-fold. Each 16-lane half is then
    // recovered VLEN-AGNOSTICALLY (vslidedown by the LITERAL element offset 16*ph then
    // vget(.,0) the low i8m1 register -- the raw vget(.,ph) folded the WRONG lanes at
    // VLEN>=256), so the
    // per-half signed widening product + vwredsum stay BYTE-IDENTICAL to the unbatched body
    // (still i16m2 at AVL=16 -- the ls1/ls2 per-half split forbids a 32-lane collapse) while
    // the gather + vsetvli config are hoisted to the super-block pair (16 gathers -> 8,
    // halved vle16/vle8/vmul + config churn). bsum still accumulates in STRICT ascending
    // (sub-block, half) order, each half with its own explicit ls.
    int64_t pairHalves = 4;            // 2 sub-blocks * 2 halves
    int64_t pairLanes = 2 * subBlock;  // 64 continuous q8 activations per pair
    int64_t numGroupsPair = pairHalves * numGroupsPerHalf; // 8 i64 grid/sign entries
    mlir::Type idxArrayPairType = emitc::ArrayType::get({8}, u16ElemType);
    std::string vgetCallee = "__riscv_vget_v_i8m4_i8m1";
    std::string slideCallee = "__riscv_vslidedown_vx_i8m4";

    for (int64_t pair = 0; pair < numSubBlocks / 2; ++pair) {
      // Decode BOTH sub-blocks of the pair up front: the per-half explicit scales (ls1/ls2
      // per sub-block -> lsPair[0..3]), the per-sub-block qh-plane byte, and the 8-slot
      // grid/sign byte-offset index arrays (slots [ph*numGroupsPerHalf + lInHalf]). These
      // are pure integer decode ops -- reordering across the two halves changes no value;
      // the gather reads the fully-filled arrays.
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "sub_block_explicit_scales"));
      // uint16_t gridoff[8] = { (uint16_t)(idx*8), ... };  the 8 grid byte-offsets (idx*8
      // into the 1024-entry u64 grid; max 1023*8=8184 < 65535), 4 slots per sub-block.
      rewriter.create<emitc::VerbatimOp>(
          loc, localVariableComment("gridoff", opName, role));
      auto gridOffVar = rewriter.create<emitc::VariableOp>(
          loc, idxArrayPairType, emitc::OpaqueAttr::get(ctx, ""));
      auto gridOffArray =
          llvm::cast<mlir::TypedValue<emitc::ArrayType>>(gridOffVar.getResult());
      // uint16_t signoff[8] = { (uint16_t)(signByte*8), ... };  the 8 sign byte-offsets
      // (signByte*8 into the 256-entry u64 signs256; max 255*8=2040).
      rewriter.create<emitc::VerbatimOp>(
          loc, localVariableComment("signoff", opName, role));
      auto signOffVar = rewriter.create<emitc::VariableOp>(
          loc, idxArrayPairType, emitc::OpaqueAttr::get(ctx, ""));
      auto signOffArray =
          llvm::cast<mlir::TypedValue<emitc::ArrayType>>(signOffVar.getResult());
      auto storeU16 = [&](mlir::TypedValue<emitc::ArrayType> arr, int64_t slot,
                          mlir::Value byteOff) {
        mlir::Value byteOffU16 =
            rewriter.create<emitc::CastOp>(loc, u16ElemType, byteOff).getResult();
        mlir::Value slotIdx = rewriter.create<emitc::LiteralOp>(
            loc, rewriter.getIndexType(), std::to_string(slot));
        mlir::Value slotElem =
            rewriter
                .create<emitc::SubscriptOp>(loc, arr, mlir::ValueRange{slotIdx})
                .getResult();
        rewriter.create<emitc::AssignOp>(
            loc, llvm::cast<mlir::TypedValue<emitc::LValueType>>(slotElem),
            byteOffU16);
      };
      auto buildScale = [&](mlir::Value nibble) -> mlir::Value {
        // ls = 2*nibble + 1, in the int domain.
        return rewriter
            .create<emitc::AddOp>(
                loc, intType,
                rewriter.create<emitc::MulOp>(loc, intType, nibble, intLit(2))
                    .getResult(),
                intLit(1))
            .getResult();
      };

      mlir::Value lsPair[4];
      for (int64_t s = 0; s < 2; ++s) {
        int64_t ib32 = 2 * pair + s;
        // int sc = sc_base[ib32];  ls1 = 2*(sc & 0xf)+1;  ls2 = 2*(sc>>4)+1.
        mlir::Value scByte = emitLoadByteAsInt(rewriter, loc, constU8Type, intType, scBase, ib32);
        mlir::Value scLow =
            rewriter
                .create<emitc::BitwiseAndOp>(loc, intType, scByte, intLit(15))
                .getResult();
        mlir::Value scHigh =
            rewriter
                .create<emitc::BitwiseRightShiftOp>(loc, intType, scByte,
                                                    intLit(4))
                .getResult();
        lsPair[2 * s + 0] = buildScale(scLow);
        lsPair[2 * s + 1] = buildScale(scHigh);

        // DELTA(b): int qhb = qh[ib32];  (the per-sub-block qh-bit plane byte; its
        // 2-bit fields inject the high bits of each group's 10-bit grid index).
        rewriter.create<emitc::VerbatimOp>(
            loc, stepComment(opName, role, "qh_plane_byte"));
        mlir::Value qhByte = emitLoadByteAsInt(rewriter, loc, constU8Type, intType, qhBase, ib32);

        // Two halves per sub-block (ph = 2*s + hh): h=0 -> groups l=0,1 scaled by ls1;
        // h=1 -> groups l=2,3 by ls2. Each half's 2 groups decode idx (qs|qh-high-bits)
        // + the explicit sign byte, packing idx*8 / signByte*8 into slots [ph*2 + lInHalf].
        for (int64_t hh = 0; hh < 2; ++hh) {
          int64_t ph = 2 * s + hh;
          for (int64_t lInHalf = 0; lInHalf < numGroupsPerHalf; ++lInHalf) {
            int64_t l = 2 * hh + lInHalf;  // group index 0..3 within the sub-block
            // DELTA(a)+(b): idx = qs[ib32*4 + l] | ((qhb << (8-2*l)) & 0x300).
            // The low 8 bits are a single qs index byte; the high 2 bits are the
            // (8-2*l)-shifted qh-plane field masked to bits [8,9]. shift = 8,6,4,2
            // for l = 0,1,2,3. The index is computed in the int domain (`qs[]`/`qh[]`
            // are uint8, shift small/positive, result in [0,1023]). grid off = idx*8.
            mlir::Value qsIdxByte =
                emitLoadByteAsInt(rewriter, loc, constU8Type, intType, qsBase, ib32 * groupsPerSub + l);
            mlir::Value qhShifted =
                rewriter
                    .create<emitc::BitwiseLeftShiftOp>(loc, intType, qhByte,
                                                       intLit(8 - 2 * l))
                    .getResult();
            mlir::Value qhHighBits =
                rewriter
                    .create<emitc::BitwiseAndOp>(loc, intType, qhShifted,
                                                 intLit(0x300))
                    .getResult();
            mlir::Value idx =
                rewriter
                    .create<emitc::BitwiseOrOp>(loc, intType, qsIdxByte,
                                                qhHighBits)
                    .getResult();
            mlir::Value gridByteOff =
                rewriter.create<emitc::MulOp>(loc, intType, idx, intLit(8))
                    .getResult();
            storeU16(gridOffArray, ph * numGroupsPerHalf + lInHalf, gridByteOff);
            // DELTA(c): int signByte = sgn[ib32*4 + l];  (the EXPLICIT sign byte read
            // DIRECTLY from the sign region at qs+32 -- NO ksigns lookup). signs256[
            // signByte*8..] = that sign byte expanded to +-1. sign off = signByte*8.
            mlir::Value signByte =
                emitLoadByteAsInt(rewriter, loc, constU8Type, intType, sgnBase, ib32 * groupsPerSub + l);
            mlir::Value signByteOff =
                rewriter.create<emitc::MulOp>(loc, intType, signByte, intLit(8))
                    .getResult();
            storeU16(signOffArray, ph * numGroupsPerHalf + lInHalf, signByteOff);
          }
        }
      }

      // The BATCHED vluxei16 IQ-gather over the whole PAIR: vle16 the 8 u16 grid/sign
      // indices (u16m1 EMUL = (16/64)*m4), TWO __riscv_vluxei16_v_i64m4 gathers over grid64
      // + signs256 (8 u64 entries = both sub-blocks), each reinterpreted to i8m4 (64 grid /
      // 64 +-1 sign bytes), ONE wider vle8_v_i8m4 q8 pair load (CONTINUOUS across the 4
      // halves) + ONE vmul-onto-grid i8m4 sign fold. The gather/config are hoisted to the
      // pair; the per-half dot below is byte-identical.
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "grid_sign_half"));
      auto loadIdxPair =
          [&](mlir::TypedValue<emitc::ArrayType> arr) -> mlir::Value {
        mlir::Value base0 =
            rewriter.create<emitc::LiteralOp>(loc, rewriter.getIndexType(), "0");
        mlir::Value baseElem =
            rewriter
                .create<emitc::SubscriptOp>(loc, arr, mlir::ValueRange{base0})
                .getResult();
        mlir::Value basePtr =
            rewriter.create<emitc::ApplyOp>(loc, u16PtrTypeMut, "&", baseElem)
                .getResult();
        std::string idxLoadCallee = riscvIntrinsicName("vle", 16, "m1", "u16");
        return emitOpaqueCallBuilt(
            rewriter, loc, u16IdxPairType, idxLoadCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {basePtr, sizeLit(numGroupsPair)};
            });
      };
      mlir::Value vGridOff = loadIdxPair(gridOffArray);
      mlir::Value vSignOff = loadIdxPair(signOffArray);

      // vint64m4_t g64 = __riscv_vluxei16_v_i64m4(grid64, vgridoff, 8);  -- the HARDWARE
      // indexed gather of the 8 u64 grid entries, reinterpreted to i8m4 = the 64 signed
      // grid bytes.
      std::string gridGatherCallee =
          riscvIndexedMemoryIntrinsicName("vluxei", 16, "i64", "m4");
      mlir::Value gridGathered = emitOpaqueCallBuilt(
          rewriter, loc, i64PairType, gridGatherCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridName, vGridOff, sizeLit(numGroupsPair)};
          });
      std::string gridReinterpretCallee = "__riscv_vreinterpret_v_i64m4_i8m4";
      mlir::Value gridPairV = emitOpaqueCall(rewriter, loc, i8PairType,
                                             gridReinterpretCallee,
                                             mlir::ValueRange{gridGathered},
                                             opName, role);

      // vint64m4_t s64 = __riscv_vluxei16_v_i64m4(signs256, vsignoff, 8);  -- the HARDWARE
      // indexed gather of the 8 u64 sign entries, reinterpreted to i8m4 = the 64 +-1 sign
      // bytes (lane->byte mapping identical to the unbatched fold).
      std::string signGatherCallee =
          riscvIndexedMemoryIntrinsicName("vluxei", 16, "i64", "m4");
      mlir::Value signGathered = emitOpaqueCallBuilt(
          rewriter, loc, i64PairType, signGatherCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {signs256, vSignOff, sizeLit(numGroupsPair)};
          });
      std::string signReinterpretCallee = "__riscv_vreinterpret_v_i64m4_i8m4";
      mlir::Value signsPairV = emitOpaqueCall(rewriter, loc, i8PairType,
                                              signReinterpretCallee,
                                              mlir::ValueRange{signGathered},
                                              opName, role);

      // const int8_t *q8pair = q8 + pair*64;  vint8m4_t q8v = vle8(q8pair, 64) -- the 64
      // activations of this pair's 4 halves; q8 is CONTINUOUS across the sub-block/half
      // boundaries (ggml never resets q8).
      mlir::Value q8PairBase =
          (pair == 0)
              ? q8Base
              : rewriter
                    .create<emitc::AddOp>(loc, i8PtrType, q8Base,
                                          sizeLit(pair * pairLanes))
                    .getResult();
      std::string i8PairLoadCallee = riscvIntrinsicName("vle", 8, "m4", "i8");
      mlir::Value q8PairV = emitOpaqueCallBuilt(
          rewriter, loc, i8PairType, i8PairLoadCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {q8PairBase, sizeLit(pairLanes)};
          });

      // vint8m4_t gs = __riscv_vmul_vv_i8m4(grid, signs, 64);  (apply the per-lane +-1 sign
      // to the GRID, NOT q8 -- byte-identical to the unbatched vmul fold. CRITICAL: the sign
      // MUST fold onto the grid, not q8, because the i8 product wraps: q8 can be -128, and
      // vmul(-128,-1) = 128 wraps to -128 (wrong sign) -- whereas grid in [8,43] so
      // grid*(+-1) in [-43,43] never overflows.)
      std::string signMulCallee = "__riscv_vmul_vv_i8m4";
      mlir::Value gridSignedPair = emitOpaqueCallBuilt(
          rewriter, loc, i8PairType, signMulCallee, opName, role,
          [&](mlir::OpBuilder &b,
              mlir::Location l) -> llvm::SmallVector<mlir::Value> {
            return {gridPairV, signsPairV, sizeLit(pairLanes)};
          });

      // Per-half dot: recover each 16-lane half VLEN-AGNOSTICALLY, then the SAME i8m1 ->
      // i16m2 vwmul + vwredsum + extract as the unbatched body, in STRICT (s0-h0, s0-h1,
      // s1-h0, s1-h1) order with each half's own explicit ls. Half ph occupies element
      // window [16*ph, 16*ph+16) of the wide i8m4 register -- NOT the ph-th vget register-
      // subgroup (lane count = VLEN/8 = 16 at VLEN128 but 32 at VLEN256, so the raw
      // vget(.,ph) reads [ph*VLEN/8,...) = the WRONG lanes at VLEN>=256 -- ISSUE-120). We
      // vslidedown the wide register by the LITERAL element offset 16*ph (ph = 1..3) so
      // element 16*ph+l lands at lane l, then vget(.,0) extracts the low i8m1 register
      // (lanes [0,16), always the half at every VLEN); ph=0 needs no slide. Slide offset
      // max 16*3=48 (reads [48,64), a subset of the 64 written lanes). Byte-identical to the
      // old body at VLEN128 (slide-then-get0 == get(.,ph) there); correct at VLEN256+.
      for (int64_t ph = 0; ph < pairHalves; ++ph) {
        mlir::Value gridWide = gridSignedPair;
        mlir::Value q8Wide = q8PairV;
        if (ph != 0) {
          gridWide = emitOpaqueCallBuilt(
              rewriter, loc, i8PairType, slideCallee, opName, role,
              [&](mlir::OpBuilder &b,
                  mlir::Location l) -> llvm::SmallVector<mlir::Value> {
                return {gridSignedPair, sizeLit(halfLanes * ph),
                        sizeLit(halfLanes)};
              });
          q8Wide = emitOpaqueCallBuilt(
              rewriter, loc, i8PairType, slideCallee, opName, role,
              [&](mlir::OpBuilder &b,
                  mlir::Location l) -> llvm::SmallVector<mlir::Value> {
                return {q8PairV, sizeLit(halfLanes * ph), sizeLit(halfLanes)};
              });
        }
        mlir::Value gridSigned = emitOpaqueCall(
            rewriter, loc, i8WideType, vgetCallee,
            mlir::ValueRange{gridWide, sizeLit(0)}, opName, role);
        mlir::Value q8V = emitOpaqueCall(rewriter, loc, i8WideType, vgetCallee,
                                         mlir::ValueRange{q8Wide, sizeLit(0)},
                                         opName, role);

        // p = __riscv_vwmul_vv_i16m2(gridSigned, q8v, 16);  (signed widening product,
        // each lane <= 43*127 = 5461 < 32767, fits i16).
        std::string wmulCallee = "__riscv_vwmul_vv_i16m2";
        mlir::Value product = emitOpaqueCallBuilt(
            rewriter, loc, i16WidestType, wmulCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {gridSigned, q8V, sizeLit(halfLanes)};
            });

        // int32_t sumi = __riscv_vmv_x_s_i32m1_i32(__riscv_vwredsum_vs_i16m2_i32m1(
        //   p, vmv_v_x_i32m1(0,1), 16));  -- ONE reduction per half (the i32 sum is
        // order-free so byte-exact).
        std::string seedCallee =
            riscvIntrinsicName("vmv_v_x", 32, "m1", "i32");
        mlir::Value sumiAcc = emitOpaqueCallBuilt(
            rewriter, loc, i32m1Type, seedCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              mlir::Value zeroSeed =
                  rewriter.create<emitc::LiteralOp>(loc, i32Type, "0")
                      .getResult();
              return {zeroSeed, sizeLit(1)};
            });
        std::string reduceCallee = "__riscv_vwredsum_vs_i16m2_i32m1";
        sumiAcc = emitOpaqueCallBuilt(
            rewriter, loc, i32m1Type, reduceCallee, opName, role,
            [&](mlir::OpBuilder &b,
                mlir::Location l) -> llvm::SmallVector<mlir::Value> {
              return {product, sumiAcc, sizeLit(halfLanes)};
            });
        std::string extractCallee = "__riscv_vmv_x_s_i32m1_i32";
        mlir::Value sumi = emitOpaqueCall(rewriter, loc, i32Type, extractCallee,
                                          mlir::ValueRange{sumiAcc}, opName,
                                          role);

        // bsum = bsum + sumi * lsPair[ph];  (integer accumulation; strict half order;
        // the explicit per-half scale).
        rewriter.create<emitc::VerbatimOp>(
            loc, stepComment(opName, role, "bsum_accumulate"));
        mlir::Value bsumCur =
            rewriter.create<emitc::LoadOp>(loc, i32Type, bsumVar).getResult();
        mlir::Value lsI32 =
            rewriter.create<emitc::CastOp>(loc, i32Type, lsPair[ph])
                .getResult();
        mlir::Value sumiLs =
            rewriter.create<emitc::MulOp>(loc, i32Type, sumi, lsI32)
                .getResult();
        mlir::Value bsumNext =
            rewriter.create<emitc::AddOp>(loc, i32Type, bsumCur, sumiLs)
                .getResult();
        rewriter.create<emitc::VerbatimOp>(
            loc, assignComment("bsum", opName, role));
        rewriter.create<emitc::AssignOp>(loc, bsumVar, bsumNext);
      }
    }

    // sumf = sumf + d * (float)bsum;  -- ONE emitc.expression so it renders as
    // ggml's single C statement and the compiler fuses the SAME FMA under
    // -ffp-contract=on/default. Invoked in STRICT ascending super-block order.
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "fp32_accumulate"));
    mlir::Value bsumFinal =
        rewriter.create<emitc::LoadOp>(loc, i32Type, bsumVar).getResult();
    mlir::Value sumfCur =
        rewriter.create<emitc::LoadOp>(loc, floatType, sumfVar).getResult();
    auto accumExpr = rewriter.create<emitc::ExpressionOp>(
        loc, floatType, /*do_not_inline=*/false);
    {
      mlir::OpBuilder::InsertionGuard exprGuard(rewriter);
      mlir::Block *exprBlock = rewriter.createBlock(&accumExpr.getRegion());
      rewriter.setInsertionPointToStart(exprBlock);
      mlir::Value bsumFloat =
          rewriter.create<emitc::CastOp>(loc, floatType, bsumFinal).getResult();
      mlir::Value blockTerm =
          rewriter.create<emitc::MulOp>(loc, floatType, d, bsumFloat)
              .getResult();
      mlir::Value sumfNext =
          rewriter.create<emitc::AddOp>(loc, floatType, sumfCur, blockTerm)
              .getResult();
      rewriter.create<emitc::YieldOp>(loc, sumfNext);
    }
    rewriter.create<emitc::VerbatimOp>(
        loc, assignComment("sumf", opName, role));
    rewriter.create<emitc::AssignOp>(loc, sumfVar, accumExpr.getResult());
  }

// ===========================================================================
// PR-31 / candidate ② · The OWNED iq3_xxs dequantize_row leaf in the OPPONENT
// SHAPE (裁决3 / ISSUE-107 candidate ②): SCALAR grid-codebook index loads
// grid32[qg[s]] into a stack gstage[8] + ONE unit-stride vle32, and the 4
// per-group sign bytes SCALAR-spread into a stack sigstage[32] + ONE unit-stride
// vle8 -- NO __riscv_vluxei/vlox indexed HARDWARE gather anywhere (objdump the
// deployed dequantize_row_iq3_xxs: HW_GATHER=0, scalar loads + unit-stride
// vector arithmetic). The sign fold (vand/vmsne/vneg/vmerge) + the int->float
// convert (vsext_vf4 + vfcvt_f_x_v) + the runtime `db` scale (vfmul_vf) + the
// unit store (vse32) are the SAME full-LMUL vector arithmetic. No reduction, no
// q8 activation. This is an OWNED emit -- the emitter DETERMINES the scalar-load
// structure (de-lottery [L-8]); the vector content is the emitter's, not host
// autovec codegen-lottery (the ISSUE-001 reverse: OWNED __riscv_v intrinsics >>
// 2). Byte-exact to dequantize_row_iq3_xxs by construction: gstage[s] ==
// grid32[qg[s]] (== the gathered lane) and sigstage[l*8+j] == the l-th sign byte
// (== the gathered spread) -- only the transport into the vector registers
// differs from the grid HW-gather variant (which hit the 0.36 vluxei gather
// ceiling, ISSUE-107). db*(float)grid is the only rounding; the sign fold
// multiplies by EXACT +-1.0f; all grid bytes < 128 so the signed i8 view ==
// ggml's (const uint8_t *) read.
// ===========================================================================
mlir::LogicalResult VariantToEmitCFunc::emitDequantizeRowIQ3XXSVectorBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    mlir::Value input, mlir::Value output, mlir::Value avlArg,
    mlir::Type sizeType, llvm::StringRef opName, llvm::StringRef role) const {
  mlir::MLIRContext *ctx = rewriter.getContext();

  mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
  mlir::Type intType = emitc::OpaqueType::get(ctx, "int");
  mlir::Type uintType = emitc::OpaqueType::get(ctx, "uint32_t");
  mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
  mlir::Type u8PtrType = emitc::PointerType::get(constU8Type);
  mlir::Type inputPtrType = input.getType();   // const uint8_t *
  mlir::Type outputPtrType = output.getType(); // float *
  mlir::Type floatPtrType = emitc::PointerType::get(floatType);
  mlir::Type u32PtrType =
      emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const uint32_t"));

  // The FIXED iq3_xxs grid-of-4 x 2 geometry: a sign group = 8 grid bytes (2 grid u32
  // entries), a sub-block = 4 sign groups = 32 grid bytes, and `db` is CONSTANT across
  // a sub-block. W4 schedule-lock rewrite (supersedes candidate 2's wide gstage[8]+vle32
  // staging, which clang -O3 SLP-recognised as a vluxei16 gather idiom and capped the
  // cell at 0.36): each of the sub-block's 8 grid entries is decoded by ONE narrow OWNED
  // pipeline over its 4 contiguous grid bytes -- a SCALAR-computed grid pointer
  // (gridb + idx*4, a sh2add) + a unit-stride vle8 (vl=4, NO indexed gather) + i8
  // sign-fold + vsext_vf4->i32m1 + vfcvt + vfmul(db) + vse32. The narrow-LMUL pipeline is
  // byte-identical to the wide fold but (a) never materialises the wide grid vector clang
  // re-gathers and (b) uses cheap m1 widening instead of the m8 vsext/vfcvt -- board-
  // proven 0.36 -> 1.36 @rvv vs the deployed dequantize_row_iq3_xxs (autovec-lottery
  // opponent, scalar-class tier). All LMULs (i8mf4/i32m1/f32m1, u8mf4 for the {1<<j}
  // selector) are DERIVED from the 4-lane grid entry width, NOT tunable knobs.
  const int64_t groupLanes = 8;
  const int64_t numGroups = 4;
  const int64_t subBlockLanes = groupLanes * numGroups; // 32
  mlir::Type u8ScalarType = emitc::OpaqueType::get(ctx, "uint8_t");
  mlir::Type i8NarrowType = emitc::OpaqueType::get(ctx, "vint8mf4_t");
  mlir::Type u8NarrowType = emitc::OpaqueType::get(ctx, "vuint8mf4_t");
  mlir::Type i32NarrowType = emitc::OpaqueType::get(ctx, "vint32m1_t");
  mlir::Type f32NarrowType = emitc::OpaqueType::get(ctx, "vfloat32m1_t");
  mlir::Type maskNarrowType = emitc::OpaqueType::get(ctx, "vbool32_t");
  mlir::Type constI8Type = emitc::OpaqueType::get(ctx, "const int8_t");
  mlir::Type i8PtrType = emitc::PointerType::get(constI8Type);

  llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";

  auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
  auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };
  auto floatLit = [&](llvm::StringRef s) -> mlir::Value {
    return rewriter.create<emitc::LiteralOp>(loc, floatType, s);
  };
  auto uintLit = [&](int64_t v) { return emitUintLit(rewriter, loc, uintType, v); };
  // The aux32 / scale / sign-selector bit ops run in the UNSIGNED domain so the >>
  // is a LOGICAL shift (ggml's aux32 is uint32_t).
  auto uAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, uintType, a, b); };
  auto uOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, uintType, a, b); };
  auto uShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, uintType, a, b); };
  auto uShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, uintType, a, b); };
  auto loadByteAsUint = [&](mlir::Value ptr, int64_t i) {
    return emitLoadByteAsUint(rewriter, loc, constU8Type, uintType, ptr, i);
  };

  rewriter.create<emitc::VerbatimOp>(loc, routeSourceComment(opName, role));

  // ---- static grid / ksigns decls + the two 4-lane {1<<j} sign selectors (ONCE) ----
  emitIQ3XXSCanonicalGridTableDecl(rewriter, loc);
  emitIQ3XXSCanonicalKsignsTableDecl(rewriter, loc);
  rewriter.create<emitc::VerbatimOp>(
      loc, "static const uint8_t weft_iq3xxs_kmask_lo[4] = {1, 2, 4, 8};");
  rewriter.create<emitc::VerbatimOp>(
      loc, "static const uint8_t weft_iq3xxs_kmask_hi[4] = {16, 32, 64, 128};");

  // size_t nb = k / 256;
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "super_block_count"));
  mlir::Value nb =
      rewriter.create<emitc::DivOp>(loc, sizeType, avlArg, sizeLit(256));

  // vuint8mf4_t klo = vle8(weft_iq3xxs_kmask_lo, 4);  khi = vle8(..._hi, 4);  (ONCE)
  std::string u8NarrowLoad = riscvIntrinsicName("vle", 8, "mf4", "u8");
  mlir::Value klo = emitOpaqueCallBuilt(
      rewriter, loc, u8NarrowType, u8NarrowLoad, opName, role,
      [&](mlir::OpBuilder &b, mlir::Location l) -> llvm::SmallVector<mlir::Value> {
        mlir::Value nm = rewriter.create<emitc::LiteralOp>(
            loc, u8PtrType, "weft_iq3xxs_kmask_lo");
        return {nm, sizeLit(4)};
      },
      llvm::StringRef("kmask_lo_load"));
  mlir::Value khi = emitOpaqueCallBuilt(
      rewriter, loc, u8NarrowType, u8NarrowLoad, opName, role,
      [&](mlir::OpBuilder &b, mlir::Location l) -> llvm::SmallVector<mlir::Value> {
        mlir::Value nm = rewriter.create<emitc::LiteralOp>(
            loc, u8PtrType, "weft_iq3xxs_kmask_hi");
        return {nm, sizeLit(4)};
      },
      llvm::StringRef("kmask_hi_load"));

  // const uint8_t *gridb = (const uint8_t *)weft_iq3xxs_grid;  (byte view for the
  // SCALAR-computed grid entry pointers gridb + idx*4 -- NO indexed gather.)
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "grid_table_u8_view"));
  mlir::Value gridArrayName =
      rewriter.create<emitc::LiteralOp>(loc, u32PtrType, "weft_iq3xxs_grid");
  mlir::Value gridb =
      rewriter.create<emitc::CastOp>(loc, u8PtrType, gridArrayName).getResult();

  // ---- for (size_t ib = 0; ib < nb; ib += 1) -------------------------------
  auto blockFor = rewriter.create<emitc::ForOp>(loc, sizeLit(0), nb, sizeLit(1),
                                                /*bodyBuilder=*/nullptr);
  mlir::Value ib = blockFor.getInductionVar();
  {
    mlir::OpBuilder::InsertionGuard bodyGuard(rewriter);
    rewriter.setInsertionPointToStart(blockFor.getBody());

    // const uint8_t *xb = x + ib*98;   float *yb = y + ib*256;
    rewriter.create<emitc::VerbatimOp>(loc, stepComment(opName, role, "xb"));
    mlir::Value xb =
        rewriter
            .create<emitc::AddOp>(
                loc, inputPtrType, input,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(98)))
            .getResult();
    mlir::Value ybRaw =
        rewriter
            .create<emitc::AddOp>(
                loc, outputPtrType, output,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(256)))
            .getResult();
    mlir::Value yb =
        rewriter.create<emitc::CastOp>(loc, floatPtrType, ybRaw).getResult();

    // float d = (float)*(const _Float16 *)(xb + 0);
    mlir::Value d = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                   mlir::ValueRange{xb}, opName, role,
                                   llvm::StringRef("fcvt.s.h"));

    // const uint8_t *q3 = xb + 2;  const uint8_t *gas = xb + 66;
    mlir::Value q3Base =
        rewriter
            .create<emitc::CastOp>(
                loc, u8PtrType,
                rewriter.create<emitc::AddOp>(loc, inputPtrType, xb, sizeLit(2)))
            .getResult();
    mlir::Value gasBase =
        rewriter
            .create<emitc::CastOp>(
                loc, u8PtrType,
                rewriter.create<emitc::AddOp>(loc, inputPtrType, xb, sizeLit(66)))
            .getResult();

    for (int64_t ib32 = 0; ib32 < 8; ++ib32) {
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "sub_block_aux_scale"));
      // const uint8_t *a = gas + ib32*4;
      mlir::Value aBase =
          (ib32 == 0)
              ? gasBase
              : rewriter
                    .create<emitc::AddOp>(loc, u8PtrType, gasBase,
                                          sizeLit(ib32 * 4))
                    .getResult();
      // uint32_t aux = a[0] | a[1]<<8 | a[2]<<16 | a[3]<<24;  (LE, uint domain.)
      mlir::Value aux = loadByteAsUint(aBase, 0);
      aux = uOr(aux, uShl(loadByteAsUint(aBase, 1), uintLit(8)));
      aux = uOr(aux, uShl(loadByteAsUint(aBase, 2), uintLit(16)));
      aux = uOr(aux, uShl(loadByteAsUint(aBase, 3), uintLit(24)));
      // float db = d * (0.5f + (float)(aux >> 28)) * 0.5f;
      mlir::Value auxTop =
          rewriter.create<emitc::CastOp>(loc, intType, uShr(aux, uintLit(28)))
              .getResult();
      mlir::Value db = rewriter.create<emitc::MulOp>(
          loc, floatType,
          rewriter.create<emitc::MulOp>(
              loc, floatType, d,
              rewriter.create<emitc::AddOp>(
                  loc, floatType, floatLit("0.5f"),
                  rewriter.create<emitc::CastOp>(loc, floatType, auxTop)
                      .getResult()))
              .getResult(),
          floatLit("0.5f"))
                           .getResult();

      // const uint8_t *qg = q3 + ib32*8;
      mlir::Value qgBase =
          (ib32 == 0)
              ? q3Base
              : rewriter
                    .create<emitc::AddOp>(loc, u8PtrType, q3Base,
                                          sizeLit(ib32 * 8))
                    .getResult();

      // ===== W4 narrow per-entry OWNED decode (gather-free; 0.36 -> 1.36) =========
      // float *yg = yb + ib32*32; per sign group l (0..3) the ksigns byte is scalar,
      // and per grid entry h (0..1) ONE 4-lane pipeline decodes its 4 grid bytes.
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "grid_sign_subblock"));
      mlir::Value yg =
          (ib32 == 0)
              ? yb
              : rewriter
                    .create<emitc::AddOp>(loc, floatPtrType, yb,
                                          sizeLit(ib32 * subBlockLanes))
                    .getResult();
      for (int64_t l = 0; l < numGroups; ++l) {
        // uint8_t signs = weft_iq3xxs_ksigns[(aux >> 7*l) & 127];  (scalar, per group)
        mlir::Value signSel =
            rewriter
                .create<emitc::CastOp>(
                    loc, intType, uAnd(uShr(aux, uintLit(7 * l)), uintLit(127)))
                .getResult();
        mlir::Value ksignsName = rewriter.create<emitc::LiteralOp>(
            loc, u8PtrType, "weft_iq3xxs_ksigns");
        mlir::Value signsElem =
            rewriter
                .create<emitc::SubscriptOp>(
                    loc,
                    llvm::cast<mlir::TypedValue<emitc::PointerType>>(ksignsName),
                    signSel)
                .getResult();
        mlir::Value signsU8 =
            rewriter.create<emitc::LoadOp>(loc, constU8Type, signsElem)
                .getResult();
        mlir::Value signsScalar =
            rewriter.create<emitc::CastOp>(loc, u8ScalarType, signsU8).getResult();
        for (int64_t h = 0; h < 2; ++h) {
          // const int8_t *gp = (const int8_t *)(gridb + qg[2*l+h]*4);  (SCALAR ptr /
          // sh2add -- the following contiguous vle8 is NOT an indexed gather.)
          mlir::Value idx = emitLoadByteAsInt(rewriter, loc, constU8Type, intType,
                                              qgBase, 2 * l + h);
          mlir::Value idxSz =
              rewriter.create<emitc::CastOp>(loc, sizeType, idx).getResult();
          mlir::Value off =
              rewriter.create<emitc::MulOp>(loc, sizeType, idxSz, sizeLit(4))
                  .getResult();
          mlir::Value gpU8 =
              rewriter.create<emitc::AddOp>(loc, u8PtrType, gridb, off)
                  .getResult();
          mlir::Value gp =
              rewriter.create<emitc::CastOp>(loc, i8PtrType, gpU8).getResult();
          // vint8mf4_t gv = vle8(gp, 4);  (4 contiguous grid bytes.)
          mlir::Value gv = emitOpaqueCall(
              rewriter, loc, i8NarrowType,
              riscvIntrinsicName("vle", 8, "mf4", "i8"),
              mlir::ValueRange{gp, sizeLit(4)}, opName, role);
          // sign fold in the i8 domain (i8mf4 ratio == f32m1 ratio = vbool32):
          // sb = vand_vx(km, signs); m = vmsne(sb, 0); gs = vmerge(gv, vneg gv, m).
          mlir::Value km = (h ? khi : klo);
          mlir::Value sb = emitOpaqueCall(
              rewriter, loc, u8NarrowType, "__riscv_vand_vx_u8mf4",
              mlir::ValueRange{km, signsScalar, sizeLit(4)}, opName, role);
          std::string msneCallee =
              riscvMaskNonzeroIntrinsicName(8, "mf4", "u8", 32);
          mlir::Value m = emitOpaqueCall(
              rewriter, loc, maskNarrowType, msneCallee,
              mlir::ValueRange{sb, intLit(0), sizeLit(4)}, opName, role);
          mlir::Value gneg = emitOpaqueCall(
              rewriter, loc, i8NarrowType, "__riscv_vneg_v_i8mf4",
              mlir::ValueRange{gv, sizeLit(4)}, opName, role);
          mlir::Value gs = emitOpaqueCall(
              rewriter, loc, i8NarrowType, "__riscv_vmerge_vvm_i8mf4",
              mlir::ValueRange{gv, gneg, m, sizeLit(4)}, opName, role);
          // int->float: vsext_vf4 -> i32m1; vfcvt -> f32m1; * db; store 4 floats.
          mlir::Value g32 = emitOpaqueCall(
              rewriter, loc, i32NarrowType, "__riscv_vsext_vf4_i32m1",
              mlir::ValueRange{gs, sizeLit(4)}, opName, role);
          mlir::Value gf = emitOpaqueCall(
              rewriter, loc, f32NarrowType,
              riscvIntrinsicName("vfcvt_f_x_v", 32, "m1", "f32"),
              mlir::ValueRange{g32, sizeLit(4)}, opName, role);
          mlir::Value r = emitOpaqueCall(
              rewriter, loc, f32NarrowType,
              riscvIntrinsicName("vfmul_vf", 32, "m1", "f32"),
              mlir::ValueRange{gf, db, sizeLit(4)}, opName, role);
          int64_t outOff = l * groupLanes + h * 4;
          mlir::Value yptr =
              (outOff == 0)
                  ? yg
                  : rewriter
                        .create<emitc::AddOp>(loc, floatPtrType, yg,
                                              sizeLit(outOff))
                        .getResult();
          emitOpaqueCallVoid(rewriter, loc,
                             riscvIntrinsicName("vse", 32, "m1", "f32"),
                             mlir::ValueRange{yptr, r, sizeLit(4)}, opName, role);
        }
      }
    }
  }

  return mlir::success();
}

// ===========================================================================
// R5.1-C · The OWNED iq3_s dequantize_row leaf in the OPPONENT SHAPE (grid family
// de-lottery · iq3_xxs sibling fan-out). iq3_s dequant had NO owned vector body: the
// deployed emit is a SCALAR AoS super-block loop left to clang's codegen-lottery (the
// on-board clang -O3 autovec explodes the scalar decode into 32 vluxei16 HW gathers +
// 320 vslidedown + 321 vsetvli = 11488 bytes, the ISSUE-001/002 exposure). This body
// ports the W4 iq3_xxs narrow-per-entry lever (0.36 -> 1.4) to iq3_s's grid-of-4
// EXPLICIT-SIGNS geometry: each 4-byte grid entry is decoded by ONE narrow OWNED pipeline
// over its 4 CONTIGUOUS grid bytes -- a SCALAR-computed grid pointer (gridb + idx*4, a
// sh2add; idx = q | ((qh << k) & 256) merges the 9th index bit from qh) + a unit-stride
// vle8 (vl=4, NO indexed gather) + an i8 sign fold (the EXPLICIT sign byte, one per
// entry-pair: entry1 = bits 0-3 = kmask_lo{1,2,4,8}, entry2 = bits 4-7 = kmask_hi{16,32,
// 64,128}) + vsext_vf4->i32m1 + vfcvt + vfmul(db) + vse32. db = d*(1+2*scale). Board-proven
// gather-free (vlux=0, vslidedown=0) ~2x the deployed scalar-lottery leaf and beats ggml's
// dequantize_row_iq3_s (ratio 1.44-2.08 @rvv, 7 seeds). Byte-exact to dequantize_row_iq3_s
// by construction (only rounding db*(float)grid; sign fold is EXACT +-1.0f; grid bytes < 16
// so the signed i8 view == ggml's (const uint8_t *) read). All LMULs (i8mf4/i32m1/f32m1,
// u8mf4 selector) DERIVED from the 4-lane grid entry width, NOT tunable knobs.
// ===========================================================================
mlir::LogicalResult VariantToEmitCFunc::emitDequantizeRowIQ3SVectorBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    mlir::Value input, mlir::Value output, mlir::Value avlArg,
    mlir::Type sizeType, llvm::StringRef opName, llvm::StringRef role,
    int64_t entryLanes) const {
  mlir::MLIRContext *ctx = rewriter.getContext();

  mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
  mlir::Type intType = emitc::OpaqueType::get(ctx, "int");
  mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
  mlir::Type u8PtrType = emitc::PointerType::get(constU8Type);
  mlir::Type inputPtrType = input.getType();   // const uint8_t *
  mlir::Type outputPtrType = output.getType(); // float *
  mlir::Type floatPtrType = emitc::PointerType::get(floatType);
  mlir::Type u32PtrType =
      emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const uint32_t"));

  // The FIXED iq3_s grid-of-4 geometry: a grid entry = 4 grid bytes (1 grid u32), a
  // sub-group l holds a grid-entry PAIR (entry1 low signs / entry2 high signs) sharing one
  // explicit sign byte, an outer group g = 4 sub-groups x 2 passes, and there are 4 outer
  // groups. `db` is CONSTANT across a pass. Every LMUL (i8mf4/i32m1/f32m1, u8mf4 selector)
  // is DERIVED from the 4-lane grid entry width. `entryLanes` (= 4 for iq3_s) arrives from
  // the codebook_entry_lanes descriptor the dequant-stream front door stamps on the decode
  // core brick -- the g-axis grid geometry is READ, NOT baked into this mechanism body
  // (律2); the caller fails closed if the descriptor is absent (no value_or self-supply).
  mlir::Type u8ScalarType = emitc::OpaqueType::get(ctx, "uint8_t");
  mlir::Type i8NarrowType = emitc::OpaqueType::get(ctx, "vint8mf4_t");
  mlir::Type u8NarrowType = emitc::OpaqueType::get(ctx, "vuint8mf4_t");
  mlir::Type i32NarrowType = emitc::OpaqueType::get(ctx, "vint32m1_t");
  mlir::Type f32NarrowType = emitc::OpaqueType::get(ctx, "vfloat32m1_t");
  mlir::Type maskNarrowType = emitc::OpaqueType::get(ctx, "vbool32_t");
  mlir::Type constI8Type = emitc::OpaqueType::get(ctx, "const int8_t");
  mlir::Type i8PtrType = emitc::PointerType::get(constI8Type);

  llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";
  auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
  auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };
  auto floatLit = [&](llvm::StringRef s) -> mlir::Value {
    return rewriter.create<emitc::LiteralOp>(loc, floatType, s);
  };
  // The iq3_s index / scale bit ops run in the INT domain (ggml reads qs[l]/qh/scales as
  // `int`; the shifted 9th index bit and the 2*nibble+1 scale are all non-negative).
  auto iAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, intType, a, b); };
  auto iOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, intType, a, b); };
  auto iShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, intType, a, b); };
  auto iShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, intType, a, b); };
  auto iAdd = [&](mlir::Value a, mlir::Value b) { return rewriter.create<emitc::AddOp>(loc, intType, a, b).getResult(); };
  auto iMul = [&](mlir::Value a, mlir::Value b) { return rewriter.create<emitc::MulOp>(loc, intType, a, b).getResult(); };
  auto loadByteAsInt = [&](mlir::Value ptr, int64_t i) {
    return emitLoadByteAsInt(rewriter, loc, constU8Type, intType, ptr, i);
  };

  rewriter.create<emitc::VerbatimOp>(loc, routeSourceComment(opName, role));

  // ---- static grid decl + the two 4-lane {1<<j} explicit-sign selectors (ONCE) ----
  emitIQ3SCanonicalGridTableDecl(rewriter, loc);
  rewriter.create<emitc::VerbatimOp>(
      loc, "static const uint8_t weft_iq3s_kmask_lo[4] = {1, 2, 4, 8};");
  rewriter.create<emitc::VerbatimOp>(
      loc, "static const uint8_t weft_iq3s_kmask_hi[4] = {16, 32, 64, 128};");

  // size_t nb = k / 256;
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "super_block_count"));
  mlir::Value nb =
      rewriter.create<emitc::DivOp>(loc, sizeType, avlArg, sizeLit(256));

  // vuint8mf4_t klo = vle8(weft_iq3s_kmask_lo, 4);  khi = vle8(..._hi, 4);  (ONCE)
  std::string u8NarrowLoad = riscvIntrinsicName("vle", 8, "mf4", "u8");
  mlir::Value klo = emitOpaqueCallBuilt(
      rewriter, loc, u8NarrowType, u8NarrowLoad, opName, role,
      [&](mlir::OpBuilder &b, mlir::Location l) -> llvm::SmallVector<mlir::Value> {
        mlir::Value nm = rewriter.create<emitc::LiteralOp>(
            loc, u8PtrType, "weft_iq3s_kmask_lo");
        return {nm, sizeLit(4)};
      },
      llvm::StringRef("kmask_lo_load"));
  mlir::Value khi = emitOpaqueCallBuilt(
      rewriter, loc, u8NarrowType, u8NarrowLoad, opName, role,
      [&](mlir::OpBuilder &b, mlir::Location l) -> llvm::SmallVector<mlir::Value> {
        mlir::Value nm = rewriter.create<emitc::LiteralOp>(
            loc, u8PtrType, "weft_iq3s_kmask_hi");
        return {nm, sizeLit(4)};
      },
      llvm::StringRef("kmask_hi_load"));

  // const uint8_t *gridb = (const uint8_t *)weft_iq3s_grid;  (byte view for the
  // SCALAR-computed grid entry pointers gridb + idx*4 -- NO indexed gather.)
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "grid_table_u8_view"));
  mlir::Value gridArrayName =
      rewriter.create<emitc::LiteralOp>(loc, u32PtrType, "weft_iq3s_grid");
  mlir::Value gridb =
      rewriter.create<emitc::CastOp>(loc, u8PtrType, gridArrayName).getResult();

  // ---- for (size_t ib = 0; ib < nb; ib += 1) -------------------------------
  auto blockFor = rewriter.create<emitc::ForOp>(loc, sizeLit(0), nb, sizeLit(1),
                                                /*bodyBuilder=*/nullptr);
  mlir::Value ib = blockFor.getInductionVar();
  {
    mlir::OpBuilder::InsertionGuard bodyGuard(rewriter);
    rewriter.setInsertionPointToStart(blockFor.getBody());

    // const uint8_t *xb = x + ib*110;   float *yb = (float *)(y + ib*256);
    rewriter.create<emitc::VerbatimOp>(loc, stepComment(opName, role, "xb"));
    mlir::Value xbRaw =
        rewriter
            .create<emitc::AddOp>(
                loc, inputPtrType, input,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(110)))
            .getResult();
    mlir::Value xb =
        rewriter.create<emitc::CastOp>(loc, u8PtrType, xbRaw).getResult();
    mlir::Value ybRaw =
        rewriter
            .create<emitc::AddOp>(
                loc, outputPtrType, output,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(256)))
            .getResult();
    mlir::Value yb =
        rewriter.create<emitc::CastOp>(loc, floatPtrType, ybRaw).getResult();

    // float d = (float)*(const _Float16 *)(xb + 0);
    mlir::Value d = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                   mlir::ValueRange{xb}, opName, role,
                                   llvm::StringRef("fcvt.s.h"));

    for (int64_t g = 0; g < 4; ++g) {
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "group_scale"));
      // int sc = xb[106 + g];  db1 = d*(1+2*(sc & 0xf));  db2 = d*(1+2*(sc >> 4));
      mlir::Value scByte = loadByteAsInt(xb, 106 + g);
      auto buildDb = [&](mlir::Value nibble) -> mlir::Value {
        mlir::Value ls = iAdd(intLit(1), iMul(intLit(2), nibble));
        return rewriter
            .create<emitc::MulOp>(
                loc, floatType, d,
                rewriter.create<emitc::CastOp>(loc, floatType, ls).getResult())
            .getResult();
      };
      mlir::Value db1 = buildDb(iAnd(scByte, intLit(0xf)));
      mlir::Value db2 = buildDb(iShr(scByte, intLit(4)));
      // int qh0 = xb[66 + 2*g];  int qh1 = xb[66 + 2*g + 1];
      mlir::Value qh0 = loadByteAsInt(xb, 66 + 2 * g + 0);
      mlir::Value qh1 = loadByteAsInt(xb, 66 + 2 * g + 1);

      for (int64_t p = 0; p < 2; ++p) {
        mlir::Value qh = (p == 0) ? qh0 : qh1;
        mlir::Value db = (p == 0) ? db1 : db2;
        int64_t qsBase = 2 + 16 * g + 8 * p;    // qs bytes for this pass (8 bytes)
        int64_t sgBase = 74 + 8 * g + 4 * p;    // 4 explicit sign bytes for this pass
        int64_t outStart = g * 64 + 32 * p;     // 32 outputs for this pass
        rewriter.create<emitc::VerbatimOp>(
            loc, stepComment(opName, role, "grid_sign_pass"));
        for (int64_t l = 0; l < 4; ++l) {
          // int idx1 = qs[2l] | ((qh << (8-2l)) & 256);  idx2 uses (7-2l).
          mlir::Value q1 = loadByteAsInt(xb, qsBase + 2 * l + 0);
          mlir::Value q2 = loadByteAsInt(xb, qsBase + 2 * l + 1);
          mlir::Value idx1 =
              iOr(q1, iAnd(iShl(qh, intLit(8 - 2 * l)), intLit(256)));
          mlir::Value idx2 =
              iOr(q2, iAnd(iShl(qh, intLit(7 - 2 * l)), intLit(256)));
          // uint8_t signByte = xb[sgBase + l];  (one explicit byte per entry-pair.)
          mlir::Value signByte =
              rewriter
                  .create<emitc::CastOp>(loc, u8ScalarType,
                                         loadByteAsInt(xb, sgBase + l))
                  .getResult();
          int64_t outBase = outStart + l * 8;
          // Each entry decoded by ONE narrow OWNED pipeline; h=0 low signs (klo), h=1 high
          // signs (khi). NO indexed gather: the grid pointer is a SCALAR sh2add.
          for (int64_t h = 0; h < 2; ++h) {
            mlir::Value idx = (h == 0) ? idx1 : idx2;
            mlir::Value km = (h == 0) ? klo : khi;
            mlir::Value idxSz =
                rewriter.create<emitc::CastOp>(loc, sizeType, idx).getResult();
            mlir::Value off =
                rewriter.create<emitc::MulOp>(loc, sizeType, idxSz, sizeLit(4))
                    .getResult();
            mlir::Value gpU8 =
                rewriter.create<emitc::AddOp>(loc, u8PtrType, gridb, off)
                    .getResult();
            mlir::Value gp =
                rewriter.create<emitc::CastOp>(loc, i8PtrType, gpU8).getResult();
            // vint8mf4_t gv = vle8(gp, 4);  (4 contiguous grid bytes.)
            mlir::Value gv = emitOpaqueCall(
                rewriter, loc, i8NarrowType,
                riscvIntrinsicName("vle", 8, "mf4", "i8"),
                mlir::ValueRange{gp, sizeLit(entryLanes)}, opName, role);
            // sign fold in the i8 domain: sb = vand_vx(km, signByte); m = vmsne(sb, 0);
            // gs = vmerge(gv, vneg gv, m).  km = klo (bits 0-3) for h=0, khi (bits 4-7) h=1.
            mlir::Value sb = emitOpaqueCall(
                rewriter, loc, u8NarrowType, "__riscv_vand_vx_u8mf4",
                mlir::ValueRange{km, signByte, sizeLit(entryLanes)}, opName, role);
            std::string msneCallee =
                riscvMaskNonzeroIntrinsicName(8, "mf4", "u8", 32);
            mlir::Value m = emitOpaqueCall(
                rewriter, loc, maskNarrowType, msneCallee,
                mlir::ValueRange{sb, intLit(0), sizeLit(entryLanes)}, opName, role);
            mlir::Value gneg = emitOpaqueCall(
                rewriter, loc, i8NarrowType, "__riscv_vneg_v_i8mf4",
                mlir::ValueRange{gv, sizeLit(entryLanes)}, opName, role);
            mlir::Value gs = emitOpaqueCall(
                rewriter, loc, i8NarrowType, "__riscv_vmerge_vvm_i8mf4",
                mlir::ValueRange{gv, gneg, m, sizeLit(entryLanes)}, opName, role);
            // int->float: vsext_vf4 -> i32m1; vfcvt -> f32m1; * db; store 4 floats.
            mlir::Value g32 = emitOpaqueCall(
                rewriter, loc, i32NarrowType, "__riscv_vsext_vf4_i32m1",
                mlir::ValueRange{gs, sizeLit(entryLanes)}, opName, role);
            mlir::Value gf = emitOpaqueCall(
                rewriter, loc, f32NarrowType,
                riscvIntrinsicName("vfcvt_f_x_v", 32, "m1", "f32"),
                mlir::ValueRange{g32, sizeLit(entryLanes)}, opName, role);
            mlir::Value r = emitOpaqueCall(
                rewriter, loc, f32NarrowType,
                riscvIntrinsicName("vfmul_vf", 32, "m1", "f32"),
                mlir::ValueRange{gf, db, sizeLit(entryLanes)}, opName, role);
            int64_t outOff = outBase + h * 4;
            mlir::Value yptr =
                (outOff == 0)
                    ? yb
                    : rewriter
                          .create<emitc::AddOp>(loc, floatPtrType, yb,
                                                sizeLit(outOff))
                          .getResult();
            emitOpaqueCallVoid(rewriter, loc,
                               riscvIntrinsicName("vse", 32, "m1", "f32"),
                               mlir::ValueRange{yptr, r, sizeLit(entryLanes)},
                               opName, role);
          }
        }
      }
    }
  }

  return mlir::success();
}

// ===========================================================================
// R5.1-D · The OWNED iq2_xs dequantize_row leaf in the OPPONENT SHAPE (扩 iq2 面 · grid
// family de-lottery · the iq3_xxs/iq3_s dequant sibling fan-out). iq2_xs dequant had NO
// owned vector body: the deployed emit is a SCALAR AoS super-block loop left to clang's
// codegen-lottery -- the on-board clang -O3 autovec explodes the scalar decode into 32
// vluxei HW gathers + 96 vslidedown + 385 vsetvli = 13424 bytes, the SAME ISSUE-001/002
// codegen-STRUCTURE explosion iq3_s dequant showed (pre-check objdump verified). This body
// ports the W4 iq3_xxs narrow-per-entry lever to iq2_xs's grid-of-8 (int64, 512-entry)
// geometry: each 8-value grid entry is decoded by ONE narrow OWNED pipeline over its 8
// CONTIGUOUS grid bytes -- a SCALAR-computed grid pointer (gridb + (q&511)*8, NO indexed
// gather) + a unit-stride vle8 (vl=8) + the per-lane +-1 sign applied by an INTEGER
// vmul_vv against the SAME expanded signs64 +-1 plane the iq2_xs block-dot vec_dot uses
// (sign selector q>>9; 8 CONTIGUOUS +-1 bytes, also a unit-stride vle8, NO gather) +
// vsext_vf4->i32m2 + vfcvt + vfmul(db) + vse32. db = d*(0.5+scale_nibble)*0.25. Byte-exact
// to dequantize_row_iq2_xs by construction: grid[j]*sign is EXACT integer (grid bytes in
// [8,43], sign +-1, product fits i8), and float(grid*sign)*db == (db*float(grid))*(+-1)
// because a float sign-flip and a mul-by-+-1 are bitwise-exact under round-to-nearest-even;
// all grid bytes < 128 so the signed i8 view == ggml's (const uint8_t *) read. All LMULs
// (i8mf2/i32m2/f32m2) are DERIVED from the 8-lane grid entry width (VLEN128: i8mf2 VLMAX 8
// == the 8-value iq2 grid entry, i32m2 VLMAX 8), NOT tunable knobs. OWNED __riscv_
// intrinsics (the ISSUE-001 reverse), gather-free (vlux=0, vslidedown=0). The lever = the
// SAME W4 (a) gather-free assembly [necessary] here dominant (the deployed leaf's 32-gather
// / 96-slide explosion IS the wall) + (b) narrow per-entry m1/m2 widening.
// ===========================================================================
mlir::LogicalResult VariantToEmitCFunc::emitDequantizeRowIQ2XSVectorBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    mlir::Value input, mlir::Value output, mlir::Value avlArg,
    mlir::Type sizeType, llvm::StringRef opName, llvm::StringRef role,
    int64_t entryLanes) const {
  mlir::MLIRContext *ctx = rewriter.getContext();

  mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
  mlir::Type intType = emitc::OpaqueType::get(ctx, "int");
  mlir::Type uintType = emitc::OpaqueType::get(ctx, "uint32_t");
  mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
  mlir::Type u8PtrType = emitc::PointerType::get(constU8Type);
  mlir::Type inputPtrType = input.getType();   // const uint8_t *
  mlir::Type outputPtrType = output.getType(); // float *
  mlir::Type floatPtrType = emitc::PointerType::get(floatType);
  mlir::Type i64PtrType =
      emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const int64_t"));

  // The FIXED iq2_xs grid-of-8 geometry: a grid entry = 8 grid bytes (1 grid int64 / 8
  // grid values), a sub-block ib32 holds 4 grid entries, `sc` (one byte per ib32) carries
  // two 4-bit scales (l<2 -> low nibble, l>=2 -> high nibble). Every LMUL (i8mf2/i32m2/
  // f32m2) is DERIVED from the 8-lane grid entry width. `entryLanes` (= 8 for iq2_xs)
  // arrives from the codebook_entry_lanes descriptor the dequant-stream front door stamps
  // on the decode core brick -- the g-axis grid geometry is READ, NOT baked into this
  // mechanism body (律2); the caller fails closed if the descriptor is absent (no value_or
  // self-supply).
  mlir::Type i8NarrowType = emitc::OpaqueType::get(ctx, "vint8mf2_t");
  mlir::Type i32Type = emitc::OpaqueType::get(ctx, "vint32m2_t");
  mlir::Type f32Type = emitc::OpaqueType::get(ctx, "vfloat32m2_t");
  mlir::Type constI8Type = emitc::OpaqueType::get(ctx, "const int8_t");
  mlir::Type i8PtrType = emitc::PointerType::get(constI8Type);

  llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";
  auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
  auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };
  auto floatLit = [&](llvm::StringRef s) -> mlir::Value {
    return rewriter.create<emitc::LiteralOp>(loc, floatType, s);
  };
  auto uintLit = [&](int64_t v) { return emitUintLit(rewriter, loc, uintType, v); };
  auto uAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, uintType, a, b); };
  auto uOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, uintType, a, b); };
  auto uShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, uintType, a, b); };
  auto uShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, uintType, a, b); };
  auto iAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, intType, a, b); };
  auto iShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, intType, a, b); };
  auto loadByteAsUint = [&](mlir::Value ptr, int64_t i) {
    return emitLoadByteAsUint(rewriter, loc, constU8Type, uintType, ptr, i);
  };
  auto loadByteAsInt = [&](mlir::Value ptr, int64_t i) {
    return emitLoadByteAsInt(rewriter, loc, constU8Type, intType, ptr, i);
  };
  auto i2f = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, floatType, v).getResult();
  };
  auto u2sz = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, sizeType, v).getResult();
  };
  auto fMul = [&](mlir::Value a, mlir::Value b) {
    return rewriter.create<emitc::MulOp>(loc, floatType, a, b).getResult();
  };
  auto fAdd = [&](mlir::Value a, mlir::Value b) {
    return rewriter.create<emitc::AddOp>(loc, floatType, a, b).getResult();
  };

  rewriter.create<emitc::VerbatimOp>(loc, routeSourceComment(opName, role));

  // ---- static grid (512 int64) + signs64 (+-1 plane) decls (ONCE) ----
  emitIQ2XSCanonicalGridTableDecl(rewriter, loc);
  emitIQ2XSCanonicalSigns64TableDecl(rewriter, loc);

  // size_t nb = k / 256;
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "super_block_count"));
  mlir::Value nb =
      rewriter.create<emitc::DivOp>(loc, sizeType, avlArg, sizeLit(256));

  // const uint8_t *gridb = (const uint8_t *)weft_iq2xs_grid;  const int8_t *signsb =
  // weft_iq2xs_signs64;  (byte views for the SCALAR-computed entry pointers -- NO gather.)
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "grid_sign_table_view"));
  mlir::Value gridArrayName =
      rewriter.create<emitc::LiteralOp>(loc, i64PtrType, "weft_iq2xs_grid");
  mlir::Value gridb =
      rewriter.create<emitc::CastOp>(loc, u8PtrType, gridArrayName).getResult();
  mlir::Value signsb =
      rewriter.create<emitc::LiteralOp>(loc, i8PtrType, "weft_iq2xs_signs64");

  // ---- for (size_t ib = 0; ib < nb; ib += 1) -------------------------------
  auto blockFor = rewriter.create<emitc::ForOp>(loc, sizeLit(0), nb, sizeLit(1),
                                                /*bodyBuilder=*/nullptr);
  mlir::Value ib = blockFor.getInductionVar();
  {
    mlir::OpBuilder::InsertionGuard bodyGuard(rewriter);
    rewriter.setInsertionPointToStart(blockFor.getBody());

    // const uint8_t *xb = x + ib*74;   float *yb = (float *)(y + ib*256);
    rewriter.create<emitc::VerbatimOp>(loc, stepComment(opName, role, "xb"));
    mlir::Value xb =
        rewriter
            .create<emitc::AddOp>(
                loc, inputPtrType, input,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(74)))
            .getResult();
    mlir::Value ybRaw =
        rewriter
            .create<emitc::AddOp>(
                loc, outputPtrType, output,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(256)))
            .getResult();
    mlir::Value yb =
        rewriter.create<emitc::CastOp>(loc, floatPtrType, ybRaw).getResult();

    // float d = (float)*(const _Float16 *)(xb + 0);
    mlir::Value d = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                   mlir::ValueRange{xb}, opName, role,
                                   llvm::StringRef("fcvt.s.h"));

    for (int64_t ib32 = 0; ib32 < 8; ++ib32) {
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "sub_block_scale"));
      // int sc = xb[66 + ib32];  db0 = d*(0.5+(sc&0xf))*0.25;  db1 = d*(0.5+(sc>>4))*0.25.
      mlir::Value scByte = loadByteAsInt(xb, 66 + ib32);
      auto buildDb = [&](mlir::Value nibble) -> mlir::Value {
        return fMul(fMul(d, fAdd(floatLit("0.5f"), i2f(nibble))),
                    floatLit("0.25f"));
      };
      mlir::Value db0 = buildDb(iAnd(scByte, intLit(0xf)));
      mlir::Value db1 = buildDb(iShr(scByte, intLit(4)));

      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "grid_sign_subblock"));
      for (int64_t l = 0; l < 4; ++l) {
        // uint16_t q = qs[4*ib32 + l];  (LE byte-assembled; qs starts at byte 2.)
        int64_t qoff = 2 + (4 * ib32 + l) * 2;
        mlir::Value q =
            uOr(loadByteAsUint(xb, qoff), uShl(loadByteAsUint(xb, qoff + 1), uintLit(8)));
        // const int8_t *gp = (const int8_t *)(gridb + (q & 511)*8);  (SCALAR ptr, NO gather.)
        mlir::Value goff =
            rewriter
                .create<emitc::MulOp>(loc, sizeType, u2sz(uAnd(q, uintLit(511))),
                                      sizeLit(8))
                .getResult();
        mlir::Value gpU8 =
            rewriter.create<emitc::AddOp>(loc, u8PtrType, gridb, goff).getResult();
        mlir::Value gp =
            rewriter.create<emitc::CastOp>(loc, i8PtrType, gpU8).getResult();
        // const int8_t *sp = signsb + (q >> 9)*8;  (8 CONTIGUOUS +-1 bytes, NO gather.)
        mlir::Value soff =
            rewriter
                .create<emitc::MulOp>(loc, sizeType, u2sz(uShr(q, uintLit(9))),
                                      sizeLit(8))
                .getResult();
        mlir::Value sp =
            rewriter.create<emitc::AddOp>(loc, i8PtrType, signsb, soff).getResult();
        // vint8mf2_t gv = vle8(gp, 8);  sv = vle8(sp, 8);  gs = vmul_vv(gv, sv, 8).
        mlir::Value gv = emitOpaqueCall(
            rewriter, loc, i8NarrowType, riscvIntrinsicName("vle", 8, "mf2", "i8"),
            mlir::ValueRange{gp, sizeLit(entryLanes)}, opName, role);
        mlir::Value sv = emitOpaqueCall(
            rewriter, loc, i8NarrowType, riscvIntrinsicName("vle", 8, "mf2", "i8"),
            mlir::ValueRange{sp, sizeLit(entryLanes)}, opName, role);
        mlir::Value gs = emitOpaqueCall(
            rewriter, loc, i8NarrowType, "__riscv_vmul_vv_i8mf2",
            mlir::ValueRange{gv, sv, sizeLit(entryLanes)}, opName, role);
        // int->float: vsext_vf4 -> i32m2; vfcvt -> f32m2; * db; store 8 floats.
        mlir::Value g32 = emitOpaqueCall(
            rewriter, loc, i32Type, "__riscv_vsext_vf4_i32m2",
            mlir::ValueRange{gs, sizeLit(entryLanes)}, opName, role);
        mlir::Value gf = emitOpaqueCall(
            rewriter, loc, f32Type,
            riscvIntrinsicName("vfcvt_f_x_v", 32, "m2", "f32"),
            mlir::ValueRange{g32, sizeLit(entryLanes)}, opName, role);
        mlir::Value db = (l < 2) ? db0 : db1;
        mlir::Value r = emitOpaqueCall(
            rewriter, loc, f32Type, riscvIntrinsicName("vfmul_vf", 32, "m2", "f32"),
            mlir::ValueRange{gf, db, sizeLit(entryLanes)}, opName, role);
        int64_t outOff = ib32 * 32 + l * 8;
        mlir::Value yptr =
            (outOff == 0)
                ? yb
                : rewriter
                      .create<emitc::AddOp>(loc, floatPtrType, yb, sizeLit(outOff))
                      .getResult();
        emitOpaqueCallVoid(rewriter, loc,
                           riscvIntrinsicName("vse", 32, "m2", "f32"),
                           mlir::ValueRange{yptr, r, sizeLit(entryLanes)}, opName,
                           role);
      }
    }
  }

  return mlir::success();
}

// ===========================================================================
// R5.1-D · The OWNED iq1_m dequantize_row leaf in the OPPONENT SHAPE (grid family de-
// lottery · iq1s_grid ternary sibling). UNLIKE iq2_xs/iq3_s, the deployed iq1_m scalar
// forwarder is ALREADY gather-free after clang -O3 autovec (pre-check objdump: vlux=0,
// vslidedown=0, only e32,m2 widening -- clang lands the good codegen because grid[j] for
// j=0..7 is a CONTIGUOUS int8 read off a scalar-computed pointer, exactly the narrow-per-
// entry shape). This OWNED body renders that SAME narrow-per-entry pipeline EXPLICITLY (de-
// lottery [L-8]: own the codegen instead of leaving it to clang), so board throughput is
// PARITY with the deployed leaf -- the W4 dominant lever (a gather / m8-wide widening to
// eliminate) has NOTHING to eliminate here, so this cell is a lever-N/A honest-null, kept
// as an OWNED body for de-lottery robustness only. Geometry: block_iq1_m stride 56 (qs[32]@
// 0, qh[16]@32, scales(u16)[4]@48), NO fp16 d field -- d is the packed iq1m_scale fp16
// reconstructed from the 4 scale words (scbits = (sc0>>12)|((sc1>>8)&0xf0)|((sc2>>4)&0xf00)|
// (sc3&0xf000)) read AS _Float16. Per inner group ib (0..7): dl1/dl2 = d*(2*((sc>>sh)&7)+1),
// idx[l] = qs[l] | ((qh<<sh)&0x700) (3 high bits from qh), delta[l] = (qh & bit)?-0.125:0.125.
// Each 8-value iq1s_grid entry (ternary int8, values -1/0/1) decoded by ONE narrow OWNED
// pipeline over its 8 CONTIGUOUS grid bytes: SCALAR grid pointer (gridb + idx*8, NO gather)
// + vle8 (vl=8, SIGNED read == ggml's (const int8_t *) read) + vsext_vf4->i32m2 + vfcvt +
// vfadd(delta) + vfmul(dl) + vse32. Byte-exact to dequantize_row_iq1_m by construction:
// dl*(float(grid)+delta) is one add + one mul, the SAME rounding order (no fma). LMULs
// (i8mf2/i32m2/f32m2) DERIVED from the 8-lane grid entry width, NOT tunable knobs.
// ===========================================================================
mlir::LogicalResult VariantToEmitCFunc::emitDequantizeRowIQ1MVectorBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    mlir::Value input, mlir::Value output, mlir::Value avlArg,
    mlir::Type sizeType, llvm::StringRef opName, llvm::StringRef role,
    int64_t entryLanes) const {
  mlir::MLIRContext *ctx = rewriter.getContext();

  mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
  mlir::Type intType = emitc::OpaqueType::get(ctx, "int");
  mlir::Type uintType = emitc::OpaqueType::get(ctx, "uint32_t");
  mlir::Type u16Type = emitc::OpaqueType::get(ctx, "uint16_t");
  mlir::Type u16LValuePtrType = emitc::PointerType::get(u16Type);
  mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
  mlir::Type u8PtrType = emitc::PointerType::get(constU8Type);
  mlir::Type inputPtrType = input.getType();   // const uint8_t *
  mlir::Type outputPtrType = output.getType(); // float *
  mlir::Type floatPtrType = emitc::PointerType::get(floatType);
  mlir::Type u64PtrType =
      emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const uint64_t"));

  // The FIXED iq1_m grid-of-8 geometry: a 2048-entry iq1s_grid entry = 8 contiguous
  // ternary grid bytes. `entryLanes` (= 8 for iq1_m) arrives from the
  // codebook_entry_lanes descriptor the dequant-stream front door stamps on the decode
  // core brick -- the g-axis grid geometry is READ, NOT baked into this mechanism body
  // (律2); the caller fails closed if the descriptor is absent (no value_or self-supply).
  mlir::Type i8NarrowType = emitc::OpaqueType::get(ctx, "vint8mf2_t");
  mlir::Type i32Type = emitc::OpaqueType::get(ctx, "vint32m2_t");
  mlir::Type f32Type = emitc::OpaqueType::get(ctx, "vfloat32m2_t");
  mlir::Type constI8Type = emitc::OpaqueType::get(ctx, "const int8_t");
  mlir::Type i8PtrType = emitc::PointerType::get(constI8Type);

  llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";
  auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
  auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };
  auto floatLit = [&](llvm::StringRef s) -> mlir::Value {
    return rewriter.create<emitc::LiteralOp>(loc, floatType, s);
  };
  auto uintLit = [&](int64_t v) { return emitUintLit(rewriter, loc, uintType, v); };
  auto uOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, uintType, a, b); };
  auto uAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, uintType, a, b); };
  auto uShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, uintType, a, b); };
  auto uShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, uintType, a, b); };
  auto iAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, intType, a, b); };
  auto iOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, intType, a, b); };
  auto iShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, intType, a, b); };
  auto iShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, intType, a, b); };
  auto iAdd = [&](mlir::Value a, mlir::Value b) { return rewriter.create<emitc::AddOp>(loc, intType, a, b).getResult(); };
  auto iMul = [&](mlir::Value a, mlir::Value b) { return rewriter.create<emitc::MulOp>(loc, intType, a, b).getResult(); };
  auto iSub = [&](mlir::Value a, mlir::Value b) { return rewriter.create<emitc::SubOp>(loc, intType, a, b).getResult(); };
  auto loadByteAsUint = [&](mlir::Value ptr, int64_t i) {
    return emitLoadByteAsUint(rewriter, loc, constU8Type, uintType, ptr, i);
  };
  auto loadByteAsInt = [&](mlir::Value ptr, int64_t i) {
    return emitLoadByteAsInt(rewriter, loc, constU8Type, intType, ptr, i);
  };
  auto i2f = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, floatType, v).getResult();
  };
  auto u2i = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, intType, v).getResult();
  };
  auto i2sz = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, sizeType, v).getResult();
  };
  auto fMul = [&](mlir::Value a, mlir::Value b) {
    return rewriter.create<emitc::MulOp>(loc, floatType, a, b).getResult();
  };

  rewriter.create<emitc::VerbatimOp>(loc, routeSourceComment(opName, role));

  // ---- static iq1m grid (2048 int64, ternary) decl (ONCE) ----
  emitIQ1MCanonicalGridTableDecl(rewriter, loc);

  // size_t nb = k / 256;
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "super_block_count"));
  mlir::Value nb =
      rewriter.create<emitc::DivOp>(loc, sizeType, avlArg, sizeLit(256));

  // const uint8_t *gridb = (const uint8_t *)weft_iq1m_grid;  (byte view; SIGNED read below.)
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "grid_table_view"));
  mlir::Value gridArrayName =
      rewriter.create<emitc::LiteralOp>(loc, u64PtrType, "weft_iq1m_grid");
  mlir::Value gridb =
      rewriter.create<emitc::CastOp>(loc, u8PtrType, gridArrayName).getResult();

  // ---- for (size_t ib = 0; ib < nb; ib += 1) -------------------------------
  auto blockFor = rewriter.create<emitc::ForOp>(loc, sizeLit(0), nb, sizeLit(1),
                                                /*bodyBuilder=*/nullptr);
  mlir::Value ib = blockFor.getInductionVar();
  {
    mlir::OpBuilder::InsertionGuard bodyGuard(rewriter);
    rewriter.setInsertionPointToStart(blockFor.getBody());

    // const uint8_t *xb = x + ib*56;   float *yb = (float *)(y + ib*256);
    rewriter.create<emitc::VerbatimOp>(loc, stepComment(opName, role, "xb"));
    mlir::Value xb =
        rewriter
            .create<emitc::AddOp>(
                loc, inputPtrType, input,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(56)))
            .getResult();
    mlir::Value ybRaw =
        rewriter
            .create<emitc::AddOp>(
                loc, outputPtrType, output,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(256)))
            .getResult();
    mlir::Value yb =
        rewriter.create<emitc::CastOp>(loc, floatPtrType, ybRaw).getResult();

    // ---- reconstruct the packed iq1m_scale fp16 d (scales(u16)[4] @ 48) ----
    rewriter.create<emitc::VerbatimOp>(
        loc, stepComment(opName, role, "iq1m_scale_reconstruct"));
    auto u16RdAt = [&](int64_t off) -> mlir::Value {
      return uOr(loadByteAsUint(xb, off),
                 uShl(loadByteAsUint(xb, off + 1), uintLit(8)));
    };
    mlir::Value sc0 = u16RdAt(48), sc1 = u16RdAt(50), sc2 = u16RdAt(52),
                sc3 = u16RdAt(54);
    // scbits = (sc0>>12)|((sc1>>8)&0xf0)|((sc2>>4)&0xf00)|(sc3&0xf000).
    mlir::Value scbits =
        uOr(uOr(uOr(uShr(sc0, uintLit(12)), uAnd(uShr(sc1, uintLit(8)), uintLit(0xf0))),
                uAnd(uShr(sc2, uintLit(4)), uintLit(0xf00))),
            uAnd(sc3, uintLit(0xf000)));
    auto scbitsVar = rewriter.create<emitc::VariableOp>(
        loc, emitc::LValueType::get(u16Type), emitc::OpaqueAttr::get(ctx, ""));
    mlir::Value scbitsU16 =
        rewriter.create<emitc::CastOp>(loc, u16Type, scbits).getResult();
    rewriter.create<emitc::AssignOp>(loc, scbitsVar, scbitsU16);
    mlir::Value scbitsAddr =
        rewriter
            .create<emitc::ApplyOp>(loc, u16LValuePtrType,
                                    rewriter.getStringAttr("&"), scbitsVar)
            .getResult();
    mlir::Value d = rewriter
                        .create<emitc::CallOpaqueOp>(
                            loc, mlir::TypeRange{floatType}, fp16ReadCallee,
                            mlir::ValueRange{scbitsAddr})
                        .getResult(0);

    mlir::Value scInt[4] = {u2i(sc0), u2i(sc1), u2i(sc2), u2i(sc3)};
    auto deltaOf = [&](mlir::Value qhByte, int64_t bit) -> mlir::Value {
      mlir::Value b = iAnd(iShr(qhByte, intLit(bit)), intLit(1));
      return fMul(i2f(iSub(intLit(1), iMul(intLit(2), b))), floatLit("0.125f"));
    };

    for (int64_t ibb = 0; ibb < 8; ++ibb) {
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "group_scale_idx_delta"));
      mlir::Value scv = scInt[ibb / 2];
      int64_t sh0 = 6 * (ibb % 2) + 0, sh3 = 6 * (ibb % 2) + 3;
      mlir::Value dl1 = fMul(
          d, i2f(iAdd(iMul(intLit(2), iAnd(iShr(scv, intLit(sh0)), intLit(7))),
                      intLit(1))));
      mlir::Value dl2 = fMul(
          d, i2f(iAdd(iMul(intLit(2), iAnd(iShr(scv, intLit(sh3)), intLit(7))),
                      intLit(1))));
      mlir::Value qh0 = loadByteAsInt(xb, 32 + 2 * ibb + 0);
      mlir::Value qh1 = loadByteAsInt(xb, 32 + 2 * ibb + 1);
      mlir::Value qsb[4] = {loadByteAsInt(xb, 4 * ibb + 0),
                            loadByteAsInt(xb, 4 * ibb + 1),
                            loadByteAsInt(xb, 4 * ibb + 2),
                            loadByteAsInt(xb, 4 * ibb + 3)};
      // idx[l] = qs[l] | ((qh_hi << shift) & 0x700).
      mlir::Value idx[4] = {
          iOr(qsb[0], iAnd(iShl(qh0, intLit(8)), intLit(0x700))),
          iOr(qsb[1], iAnd(iShl(qh0, intLit(4)), intLit(0x700))),
          iOr(qsb[2], iAnd(iShl(qh1, intLit(8)), intLit(0x700))),
          iOr(qsb[3], iAnd(iShl(qh1, intLit(4)), intLit(0x700)))};
      mlir::Value delta[4] = {deltaOf(qh0, 3), deltaOf(qh0, 7), deltaOf(qh1, 3),
                              deltaOf(qh1, 7)};
      for (int64_t l = 0; l < 4; ++l) {
        mlir::Value dl = (l < 2) ? dl1 : dl2;
        // const int8_t *gp = (const int8_t *)(gridb + idx[l]*8);  (SCALAR ptr, NO gather.)
        mlir::Value goff =
            rewriter
                .create<emitc::MulOp>(loc, sizeType, i2sz(idx[l]), sizeLit(8))
                .getResult();
        mlir::Value gpU8 =
            rewriter.create<emitc::AddOp>(loc, u8PtrType, gridb, goff).getResult();
        mlir::Value gp =
            rewriter.create<emitc::CastOp>(loc, i8PtrType, gpU8).getResult();
        // vint8mf2_t gv = vle8(gp, 8);  (SIGNED ternary grid == ggml's (int8_t *) read.)
        mlir::Value gv = emitOpaqueCall(
            rewriter, loc, i8NarrowType, riscvIntrinsicName("vle", 8, "mf2", "i8"),
            mlir::ValueRange{gp, sizeLit(entryLanes)}, opName, role);
        mlir::Value g32 = emitOpaqueCall(
            rewriter, loc, i32Type, "__riscv_vsext_vf4_i32m2",
            mlir::ValueRange{gv, sizeLit(entryLanes)}, opName, role);
        mlir::Value gf = emitOpaqueCall(
            rewriter, loc, f32Type,
            riscvIntrinsicName("vfcvt_f_x_v", 32, "m2", "f32"),
            mlir::ValueRange{g32, sizeLit(entryLanes)}, opName, role);
        // ga = vfadd_vf(gf, delta[l]);  r = vfmul_vf(ga, dl).  (one add + one mul == ggml.)
        mlir::Value ga = emitOpaqueCall(
            rewriter, loc, f32Type, "__riscv_vfadd_vf_f32m2",
            mlir::ValueRange{gf, delta[l], sizeLit(entryLanes)}, opName, role);
        mlir::Value r = emitOpaqueCall(
            rewriter, loc, f32Type, riscvIntrinsicName("vfmul_vf", 32, "m2", "f32"),
            mlir::ValueRange{ga, dl, sizeLit(entryLanes)}, opName, role);
        int64_t outOff = ibb * 32 + l * 8;
        mlir::Value yptr =
            (outOff == 0)
                ? yb
                : rewriter
                      .create<emitc::AddOp>(loc, floatPtrType, yb, sizeLit(outOff))
                      .getResult();
        emitOpaqueCallVoid(rewriter, loc,
                           riscvIntrinsicName("vse", 32, "m2", "f32"),
                           mlir::ValueRange{yptr, r, sizeLit(entryLanes)}, opName,
                           role);
      }
    }
  }

  return mlir::success();
}

// ===========================================================================
// W5 · The OWNED iq2_xxs dequantize_row leaf in the OPPONENT SHAPE (grid family de-lottery ·
// the iq2_xs grid-of-8 sibling completing the grid-family flip). block_iq2_xxs stride 66
// (fp16 d @0, qs[32] uint16 @2). Per ib32 the 8 aux bytes @(2+8*ib32) split into aux8[0..3]
// (the four grid INDICES) + aux32_1 (LE uint32 @+4): ONE scale db = d*(0.5+(aux32_1>>28))*
// 0.25 and, per l, sign selector (aux32_1>>7l)&127. Each 8-value grid entry (int64, 256-
// entry) is decoded by ONE narrow OWNED pipeline over its 8 CONTIGUOUS grid bytes -- a
// SCALAR-computed grid pointer (gridb + aux8[l]*8, NO indexed gather) + a unit-stride vle8
// (vl=8) + the per-lane +-1 sign applied by an INTEGER vmul_vv against the SAME expanded
// signs64 +-1 plane the iq2_xxs block-dot vec_dot uses (8 CONTIGUOUS +-1 bytes, also a unit-
// stride vle8, NO gather) + vsext_vf4->i32m2 + vfcvt + vfmul(db) + vse32. Byte-exact to
// dequantize_row_iq2_xxs by construction: grid[j]*sign is EXACT integer (grid bytes < 128,
// sign +-1, product fits i8), and float(grid*sign)*db == (db*float(grid))*(+-1) because a
// float sign-flip and a mul-by-+-1 are bitwise-exact under round-to-nearest-even; all grid
// bytes < 128 so the signed i8 view == ggml's (const uint8_t *) read. All LMULs (i8mf2/
// i32m2/f32m2) DERIVED from the 8-lane grid entry width (`entryLanes`, READ from the
// codebook_entry_lanes descriptor, NOT baked -- 律2). OWNED __riscv_ intrinsics, gather-free.
// The lever = the SAME W4 gather-free assembly + narrow per-entry widening (the deployed
// scalar forwarder rides clang's ISSUE-001/002 codegen-lottery gather explosion).
// ===========================================================================
mlir::LogicalResult VariantToEmitCFunc::emitDequantizeRowIQ2XXSVectorBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    mlir::Value input, mlir::Value output, mlir::Value avlArg,
    mlir::Type sizeType, llvm::StringRef opName, llvm::StringRef role,
    int64_t entryLanes) const {
  mlir::MLIRContext *ctx = rewriter.getContext();

  mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
  mlir::Type uintType = emitc::OpaqueType::get(ctx, "uint32_t");
  mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
  mlir::Type u8PtrType = emitc::PointerType::get(constU8Type);
  mlir::Type inputPtrType = input.getType();   // const uint8_t *
  mlir::Type outputPtrType = output.getType(); // float *
  mlir::Type floatPtrType = emitc::PointerType::get(floatType);
  mlir::Type i64PtrType =
      emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const int64_t"));

  mlir::Type i8NarrowType = emitc::OpaqueType::get(ctx, "vint8mf2_t");
  mlir::Type i32Type = emitc::OpaqueType::get(ctx, "vint32m2_t");
  mlir::Type f32Type = emitc::OpaqueType::get(ctx, "vfloat32m2_t");
  mlir::Type constI8Type = emitc::OpaqueType::get(ctx, "const int8_t");
  mlir::Type i8PtrType = emitc::PointerType::get(constI8Type);

  llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";
  auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
  auto floatLit = [&](llvm::StringRef s) -> mlir::Value {
    return rewriter.create<emitc::LiteralOp>(loc, floatType, s);
  };
  auto uintLit = [&](int64_t v) { return emitUintLit(rewriter, loc, uintType, v); };
  auto uAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, uintType, a, b); };
  auto uOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, uintType, a, b); };
  auto uShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, uintType, a, b); };
  auto uShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, uintType, a, b); };
  auto loadByteAsUint = [&](mlir::Value ptr, int64_t i) {
    return emitLoadByteAsUint(rewriter, loc, constU8Type, uintType, ptr, i);
  };
  auto i2f = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, floatType, v).getResult();
  };
  auto u2sz = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, sizeType, v).getResult();
  };
  auto fMul = [&](mlir::Value a, mlir::Value b) {
    return rewriter.create<emitc::MulOp>(loc, floatType, a, b).getResult();
  };
  auto fAdd = [&](mlir::Value a, mlir::Value b) {
    return rewriter.create<emitc::AddOp>(loc, floatType, a, b).getResult();
  };

  rewriter.create<emitc::VerbatimOp>(loc, routeSourceComment(opName, role));

  // ---- static grid (256 int64) + signs64 (+-1 plane) decls (ONCE) ----
  emitIQ2XXSCanonicalGridTableDecl(rewriter, loc);
  emitIQ2XXSCanonicalSigns64TableDecl(rewriter, loc);

  // size_t nb = k / 256;
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "super_block_count"));
  mlir::Value nb =
      rewriter.create<emitc::DivOp>(loc, sizeType, avlArg, sizeLit(256));

  // const uint8_t *gridb = (const uint8_t *)weft_iq2xxs_grid;  const int8_t *signsb =
  // weft_iq2xxs_signs64;  (byte views for the SCALAR-computed entry pointers -- NO gather.)
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "grid_sign_table_view"));
  mlir::Value gridArrayName =
      rewriter.create<emitc::LiteralOp>(loc, i64PtrType, "weft_iq2xxs_grid");
  mlir::Value gridb =
      rewriter.create<emitc::CastOp>(loc, u8PtrType, gridArrayName).getResult();
  mlir::Value signsb =
      rewriter.create<emitc::LiteralOp>(loc, i8PtrType, "weft_iq2xxs_signs64");

  // ---- for (size_t ib = 0; ib < nb; ib += 1) -------------------------------
  auto blockFor = rewriter.create<emitc::ForOp>(loc, sizeLit(0), nb, sizeLit(1),
                                                /*bodyBuilder=*/nullptr);
  mlir::Value ib = blockFor.getInductionVar();
  {
    mlir::OpBuilder::InsertionGuard bodyGuard(rewriter);
    rewriter.setInsertionPointToStart(blockFor.getBody());

    // const uint8_t *xb = x + ib*66;   float *yb = (float *)(y + ib*256);
    rewriter.create<emitc::VerbatimOp>(loc, stepComment(opName, role, "xb"));
    mlir::Value xb =
        rewriter
            .create<emitc::AddOp>(
                loc, inputPtrType, input,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(66)))
            .getResult();
    mlir::Value ybRaw =
        rewriter
            .create<emitc::AddOp>(
                loc, outputPtrType, output,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(256)))
            .getResult();
    mlir::Value yb =
        rewriter.create<emitc::CastOp>(loc, floatPtrType, ybRaw).getResult();

    // float d = (float)*(const _Float16 *)(xb + 0);
    mlir::Value d = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                   mlir::ValueRange{xb}, opName, role,
                                   llvm::StringRef("fcvt.s.h"));

    for (int64_t ib32 = 0; ib32 < 8; ++ib32) {
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "sub_block_scale"));
      int64_t base = 2 + 8 * ib32;
      // aux32_1 = LE uint32 @ (base + 4)  (the packed scale nibble + 4 sign selectors).
      mlir::Value aux =
          uOr(uOr(uOr(loadByteAsUint(xb, base + 4),
                      uShl(loadByteAsUint(xb, base + 5), uintLit(8))),
                  uShl(loadByteAsUint(xb, base + 6), uintLit(16))),
              uShl(loadByteAsUint(xb, base + 7), uintLit(24)));
      // db = d*(0.5 + (aux32_1>>28))*0.25   (ONE scale per ib32).
      mlir::Value db =
          fMul(fMul(d, fAdd(floatLit("0.5f"), i2f(uShr(aux, uintLit(28))))),
               floatLit("0.25f"));

      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "grid_sign_subblock"));
      for (int64_t l = 0; l < 4; ++l) {
        // const int8_t *gp = (const int8_t *)(gridb + aux8[l]*8);  aux8[l] = byte @(base+l).
        mlir::Value gridIdx = loadByteAsUint(xb, base + l);
        mlir::Value goff =
            rewriter
                .create<emitc::MulOp>(loc, sizeType, u2sz(gridIdx), sizeLit(8))
                .getResult();
        mlir::Value gpU8 =
            rewriter.create<emitc::AddOp>(loc, u8PtrType, gridb, goff).getResult();
        mlir::Value gp =
            rewriter.create<emitc::CastOp>(loc, i8PtrType, gpU8).getResult();
        // const int8_t *sp = signsb + ((aux32_1 >> 7*l) & 127)*8;  (8 CONTIGUOUS +-1 bytes.)
        mlir::Value sel =
            (l == 0) ? uAnd(aux, uintLit(127))
                     : uAnd(uShr(aux, uintLit(7 * l)), uintLit(127));
        mlir::Value soff =
            rewriter.create<emitc::MulOp>(loc, sizeType, u2sz(sel), sizeLit(8))
                .getResult();
        mlir::Value sp =
            rewriter.create<emitc::AddOp>(loc, i8PtrType, signsb, soff).getResult();
        // vint8mf2_t gv = vle8(gp, 8);  sv = vle8(sp, 8);  gs = vmul_vv(gv, sv, 8).
        mlir::Value gv = emitOpaqueCall(
            rewriter, loc, i8NarrowType, riscvIntrinsicName("vle", 8, "mf2", "i8"),
            mlir::ValueRange{gp, sizeLit(entryLanes)}, opName, role);
        mlir::Value sv = emitOpaqueCall(
            rewriter, loc, i8NarrowType, riscvIntrinsicName("vle", 8, "mf2", "i8"),
            mlir::ValueRange{sp, sizeLit(entryLanes)}, opName, role);
        mlir::Value gs = emitOpaqueCall(
            rewriter, loc, i8NarrowType, "__riscv_vmul_vv_i8mf2",
            mlir::ValueRange{gv, sv, sizeLit(entryLanes)}, opName, role);
        // int->float: vsext_vf4 -> i32m2; vfcvt -> f32m2; * db; store 8 floats.
        mlir::Value g32 = emitOpaqueCall(
            rewriter, loc, i32Type, "__riscv_vsext_vf4_i32m2",
            mlir::ValueRange{gs, sizeLit(entryLanes)}, opName, role);
        mlir::Value gf = emitOpaqueCall(
            rewriter, loc, f32Type,
            riscvIntrinsicName("vfcvt_f_x_v", 32, "m2", "f32"),
            mlir::ValueRange{g32, sizeLit(entryLanes)}, opName, role);
        mlir::Value r = emitOpaqueCall(
            rewriter, loc, f32Type, riscvIntrinsicName("vfmul_vf", 32, "m2", "f32"),
            mlir::ValueRange{gf, db, sizeLit(entryLanes)}, opName, role);
        int64_t outOff = ib32 * 32 + l * 8;
        mlir::Value yptr =
            (outOff == 0)
                ? yb
                : rewriter
                      .create<emitc::AddOp>(loc, floatPtrType, yb, sizeLit(outOff))
                      .getResult();
        emitOpaqueCallVoid(rewriter, loc,
                           riscvIntrinsicName("vse", 32, "m2", "f32"),
                           mlir::ValueRange{yptr, r, sizeLit(entryLanes)}, opName,
                           role);
      }
    }
  }

  return mlir::success();
}

// ===========================================================================
// W5 · The OWNED iq2_s dequantize_row leaf in the OPPONENT SHAPE (grid family de-lottery ·
// the iq2_xs grid-of-8 sibling with EXPLICIT sign bytes). block_iq2_s stride 82 (fp16 d @0,
// qs[64] uint8 @2, qh[8] @66, scales[8] @74; the sign region = qs+32 @34). Per ib32 the two
// 4-bit scales give db0/db1 = d*(0.5+(sc&0xf|sc>>4))*0.25; per l the 10-bit grid INDEX =
// qs[l] | ((qh[ib32]<<(8-2l)) & 0x300) into the 1024-entry (int64) grid, and the sign is an
// EXPLICIT 8-bit byte signs[l] read straight from the sign region (NO ksigns selector) that
// indexes the UNIVERSAL signs256 +-1 plane directly. Each 8-value grid entry decoded by ONE
// narrow OWNED pipeline over its 8 CONTIGUOUS grid bytes -- a SCALAR grid pointer (gridb +
// idx*8, NO gather) + vle8 + the per-lane +-1 sign vmul_vv against signs256 (8 CONTIGUOUS
// +-1 bytes, unit-stride vle8, NO gather) + vsext_vf4->i32m2 + vfcvt + vfmul(dl) + vse32.
// Byte-exact to dequantize_row_iq2_s by construction (grid[j]*sign EXACT integer, grid bytes
// < 128, float sign-flip bitwise-exact). LMULs DERIVED from `entryLanes` (READ, NOT baked --
// 律2). OWNED __riscv_ intrinsics, gather-free (the deployed scalar forwarder rides clang's
// codegen-lottery gather explosion).
// ===========================================================================
mlir::LogicalResult VariantToEmitCFunc::emitDequantizeRowIQ2SVectorBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    mlir::Value input, mlir::Value output, mlir::Value avlArg,
    mlir::Type sizeType, llvm::StringRef opName, llvm::StringRef role,
    int64_t entryLanes) const {
  mlir::MLIRContext *ctx = rewriter.getContext();

  mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
  mlir::Type intType = emitc::OpaqueType::get(ctx, "int");
  mlir::Type uintType = emitc::OpaqueType::get(ctx, "uint32_t");
  mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
  mlir::Type u8PtrType = emitc::PointerType::get(constU8Type);
  mlir::Type inputPtrType = input.getType();   // const uint8_t *
  mlir::Type outputPtrType = output.getType(); // float *
  mlir::Type floatPtrType = emitc::PointerType::get(floatType);
  mlir::Type i64PtrType =
      emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const int64_t"));

  mlir::Type i8NarrowType = emitc::OpaqueType::get(ctx, "vint8mf2_t");
  mlir::Type i32Type = emitc::OpaqueType::get(ctx, "vint32m2_t");
  mlir::Type f32Type = emitc::OpaqueType::get(ctx, "vfloat32m2_t");
  mlir::Type constI8Type = emitc::OpaqueType::get(ctx, "const int8_t");
  mlir::Type i8PtrType = emitc::PointerType::get(constI8Type);

  llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";
  auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
  auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };
  auto floatLit = [&](llvm::StringRef s) -> mlir::Value {
    return rewriter.create<emitc::LiteralOp>(loc, floatType, s);
  };
  auto uintLit = [&](int64_t v) { return emitUintLit(rewriter, loc, uintType, v); };
  auto uAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, uintType, a, b); };
  auto uOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, uintType, a, b); };
  auto uShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, uintType, a, b); };
  auto iAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, intType, a, b); };
  auto iShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, intType, a, b); };
  auto loadByteAsUint = [&](mlir::Value ptr, int64_t i) {
    return emitLoadByteAsUint(rewriter, loc, constU8Type, uintType, ptr, i);
  };
  auto loadByteAsInt = [&](mlir::Value ptr, int64_t i) {
    return emitLoadByteAsInt(rewriter, loc, constU8Type, intType, ptr, i);
  };
  auto i2f = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, floatType, v).getResult();
  };
  auto u2sz = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, sizeType, v).getResult();
  };
  auto fMul = [&](mlir::Value a, mlir::Value b) {
    return rewriter.create<emitc::MulOp>(loc, floatType, a, b).getResult();
  };
  auto fAdd = [&](mlir::Value a, mlir::Value b) {
    return rewriter.create<emitc::AddOp>(loc, floatType, a, b).getResult();
  };

  rewriter.create<emitc::VerbatimOp>(loc, routeSourceComment(opName, role));

  // ---- static grid (1024 int64) + universal signs256 (+-1 plane) decls (ONCE) ----
  emitIQ2SCanonicalGridTableDecl(rewriter, loc);
  emitIQ2SCanonicalSigns256TableDecl(rewriter, loc);

  // size_t nb = k / 256;
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "super_block_count"));
  mlir::Value nb =
      rewriter.create<emitc::DivOp>(loc, sizeType, avlArg, sizeLit(256));

  // const uint8_t *gridb = (const uint8_t *)weft_iq2s_grid;  const int8_t *signsb =
  // weft_iq2s_signs256;  (byte views for the SCALAR-computed entry pointers -- NO gather.)
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "grid_sign_table_view"));
  mlir::Value gridArrayName =
      rewriter.create<emitc::LiteralOp>(loc, i64PtrType, "weft_iq2s_grid");
  mlir::Value gridb =
      rewriter.create<emitc::CastOp>(loc, u8PtrType, gridArrayName).getResult();
  mlir::Value signsb =
      rewriter.create<emitc::LiteralOp>(loc, i8PtrType, "weft_iq2s_signs256");

  // ---- for (size_t ib = 0; ib < nb; ib += 1) -------------------------------
  auto blockFor = rewriter.create<emitc::ForOp>(loc, sizeLit(0), nb, sizeLit(1),
                                                /*bodyBuilder=*/nullptr);
  mlir::Value ib = blockFor.getInductionVar();
  {
    mlir::OpBuilder::InsertionGuard bodyGuard(rewriter);
    rewriter.setInsertionPointToStart(blockFor.getBody());

    // const uint8_t *xb = x + ib*82;   float *yb = (float *)(y + ib*256);
    rewriter.create<emitc::VerbatimOp>(loc, stepComment(opName, role, "xb"));
    mlir::Value xb =
        rewriter
            .create<emitc::AddOp>(
                loc, inputPtrType, input,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(82)))
            .getResult();
    mlir::Value ybRaw =
        rewriter
            .create<emitc::AddOp>(
                loc, outputPtrType, output,
                rewriter.create<emitc::MulOp>(loc, sizeType, ib, sizeLit(256)))
            .getResult();
    mlir::Value yb =
        rewriter.create<emitc::CastOp>(loc, floatPtrType, ybRaw).getResult();

    // float d = (float)*(const _Float16 *)(xb + 0);
    mlir::Value d = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                   mlir::ValueRange{xb}, opName, role,
                                   llvm::StringRef("fcvt.s.h"));

    for (int64_t ib32 = 0; ib32 < 8; ++ib32) {
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "sub_block_scale"));
      // int sc = xb[74 + ib32];  db0 = d*(0.5+(sc&0xf))*0.25;  db1 = d*(0.5+(sc>>4))*0.25.
      mlir::Value scByte = loadByteAsInt(xb, 74 + ib32);
      auto buildDb = [&](mlir::Value nibble) -> mlir::Value {
        return fMul(fMul(d, fAdd(floatLit("0.5f"), i2f(nibble))),
                    floatLit("0.25f"));
      };
      mlir::Value db0 = buildDb(iAnd(scByte, intLit(0xf)));
      mlir::Value db1 = buildDb(iShr(scByte, intLit(4)));
      // uint32_t qh = xb[66 + ib32];  (the 2-high-bit grid-index plane for this ib32.)
      mlir::Value qh = loadByteAsUint(xb, 66 + ib32);

      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "grid_sign_subblock"));
      for (int64_t l = 0; l < 4; ++l) {
        // uint32_t idx = qs[4*ib32+l] | ((qh << (8-2*l)) & 0x300);  qs starts @2.
        mlir::Value qs = loadByteAsUint(xb, 2 + 4 * ib32 + l);
        mlir::Value idx =
            uOr(qs, uAnd(uShl(qh, uintLit(8 - 2 * l)), uintLit(0x300)));
        // const int8_t *gp = (const int8_t *)(gridb + idx*8);  (SCALAR ptr, NO gather.)
        mlir::Value goff =
            rewriter.create<emitc::MulOp>(loc, sizeType, u2sz(idx), sizeLit(8))
                .getResult();
        mlir::Value gpU8 =
            rewriter.create<emitc::AddOp>(loc, u8PtrType, gridb, goff).getResult();
        mlir::Value gp =
            rewriter.create<emitc::CastOp>(loc, i8PtrType, gpU8).getResult();
        // const int8_t *sp = signsb + signs[l]*8;  signs = qs+32 @34, EXPLICIT byte idx.
        mlir::Value signByte = loadByteAsUint(xb, 34 + 4 * ib32 + l);
        mlir::Value soff =
            rewriter
                .create<emitc::MulOp>(loc, sizeType, u2sz(signByte), sizeLit(8))
                .getResult();
        mlir::Value sp =
            rewriter.create<emitc::AddOp>(loc, i8PtrType, signsb, soff).getResult();
        // vint8mf2_t gv = vle8(gp, 8);  sv = vle8(sp, 8);  gs = vmul_vv(gv, sv, 8).
        mlir::Value gv = emitOpaqueCall(
            rewriter, loc, i8NarrowType, riscvIntrinsicName("vle", 8, "mf2", "i8"),
            mlir::ValueRange{gp, sizeLit(entryLanes)}, opName, role);
        mlir::Value sv = emitOpaqueCall(
            rewriter, loc, i8NarrowType, riscvIntrinsicName("vle", 8, "mf2", "i8"),
            mlir::ValueRange{sp, sizeLit(entryLanes)}, opName, role);
        mlir::Value gs = emitOpaqueCall(
            rewriter, loc, i8NarrowType, "__riscv_vmul_vv_i8mf2",
            mlir::ValueRange{gv, sv, sizeLit(entryLanes)}, opName, role);
        mlir::Value g32 = emitOpaqueCall(
            rewriter, loc, i32Type, "__riscv_vsext_vf4_i32m2",
            mlir::ValueRange{gs, sizeLit(entryLanes)}, opName, role);
        mlir::Value gf = emitOpaqueCall(
            rewriter, loc, f32Type,
            riscvIntrinsicName("vfcvt_f_x_v", 32, "m2", "f32"),
            mlir::ValueRange{g32, sizeLit(entryLanes)}, opName, role);
        mlir::Value db = (l < 2) ? db0 : db1;
        mlir::Value r = emitOpaqueCall(
            rewriter, loc, f32Type, riscvIntrinsicName("vfmul_vf", 32, "m2", "f32"),
            mlir::ValueRange{gf, db, sizeLit(entryLanes)}, opName, role);
        int64_t outOff = ib32 * 32 + l * 8;
        mlir::Value yptr =
            (outOff == 0)
                ? yb
                : rewriter
                      .create<emitc::AddOp>(loc, floatPtrType, yb, sizeLit(outOff))
                      .getResult();
        emitOpaqueCallVoid(rewriter, loc,
                           riscvIntrinsicName("vse", 32, "m2", "f32"),
                           mlir::ValueRange{yptr, r, sizeLit(entryLanes)}, opName,
                           role);
      }
    }
  }

  return mlir::success();
}

// ===========================================================================
// W5 · The OWNED iq1_s dequantize_row leaf in the OPPONENT SHAPE (grid family de-lottery ·
// the iq1_m ternary sibling completing the ternary-grid flip). block_iq1_s stride 50 (fp16
// d @0, qs[32] @2, qh[8] uint16 @34). SIMPLER than iq1_m: d is read DIRECTLY @0 (no packed
// iq1m_scale reconstruct). Per group ib: ONE scale dl = d*(2*((qh[ib]>>12)&7)+1) and ONE
// delta = (qh[ib]&0x8000)?-0.125:0.125; per l the 11-bit grid INDEX = qs[l] |
// (((qh[ib]>>3l)&7)<<8) into the 2048-entry SIGNED ternary iq1s_grid (int8). Each 8-value
// grid entry decoded by ONE narrow OWNED pipeline over its 8 CONTIGUOUS grid bytes -- a
// SCALAR grid pointer (gridb + idx*8, NO gather) + vle8 (vl=8, SIGNED read == ggml's (const
// int8_t *) read) + vsext_vf4->i32m2 + vfcvt + vfadd(delta) + vfmul(dl) + vse32. Byte-exact
// to dequantize_row_iq1_s by construction: dl*(float(grid)+delta) is ONE add + ONE mul, the
// SAME rounding order (NO fused vfmacc -- two separate roundings preserved). LMULs DERIVED
// from `entryLanes` (READ, NOT baked -- 律2). OWNED __riscv_ intrinsics, gather-free.
// ===========================================================================
mlir::LogicalResult VariantToEmitCFunc::emitDequantizeRowIQ1SVectorBody(
    mlir::ConversionPatternRewriter &rewriter, mlir::Location loc,
    mlir::Value input, mlir::Value output, mlir::Value avlArg,
    mlir::Type sizeType, llvm::StringRef opName, llvm::StringRef role,
    int64_t entryLanes) const {
  mlir::MLIRContext *ctx = rewriter.getContext();

  mlir::Type floatType = emitc::OpaqueType::get(ctx, "float");
  mlir::Type intType = emitc::OpaqueType::get(ctx, "int");
  mlir::Type constU8Type = emitc::OpaqueType::get(ctx, "const uint8_t");
  mlir::Type u8PtrType = emitc::PointerType::get(constU8Type);
  mlir::Type inputPtrType = input.getType();   // const uint8_t *
  mlir::Type outputPtrType = output.getType(); // float *
  mlir::Type floatPtrType = emitc::PointerType::get(floatType);
  mlir::Type u64PtrType =
      emitc::PointerType::get(emitc::OpaqueType::get(ctx, "const uint64_t"));

  mlir::Type i8NarrowType = emitc::OpaqueType::get(ctx, "vint8mf2_t");
  mlir::Type i32Type = emitc::OpaqueType::get(ctx, "vint32m2_t");
  mlir::Type f32Type = emitc::OpaqueType::get(ctx, "vfloat32m2_t");
  mlir::Type constI8Type = emitc::OpaqueType::get(ctx, "const int8_t");
  mlir::Type i8PtrType = emitc::PointerType::get(constI8Type);

  llvm::StringRef fp16ReadCallee = "(float)*(const _Float16 *)";
  auto sizeLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, sizeType, v); };
  auto intLit = [&](int64_t v) { return emitSizeLit(rewriter, loc, intType, v); };
  auto floatLit = [&](llvm::StringRef s) -> mlir::Value {
    return rewriter.create<emitc::LiteralOp>(loc, floatType, s);
  };
  auto iAnd = [&](mlir::Value a, mlir::Value b) { return emitBitAnd(rewriter, loc, intType, a, b); };
  auto iOr = [&](mlir::Value a, mlir::Value b) { return emitBitOr(rewriter, loc, intType, a, b); };
  auto iShl = [&](mlir::Value a, mlir::Value b) { return emitBitShl(rewriter, loc, intType, a, b); };
  auto iShr = [&](mlir::Value a, mlir::Value b) { return emitBitShr(rewriter, loc, intType, a, b); };
  auto iAdd = [&](mlir::Value a, mlir::Value b) { return rewriter.create<emitc::AddOp>(loc, intType, a, b).getResult(); };
  auto iMul = [&](mlir::Value a, mlir::Value b) { return rewriter.create<emitc::MulOp>(loc, intType, a, b).getResult(); };
  auto iSub = [&](mlir::Value a, mlir::Value b) { return rewriter.create<emitc::SubOp>(loc, intType, a, b).getResult(); };
  auto loadByteAsInt = [&](mlir::Value ptr, int64_t i) {
    return emitLoadByteAsInt(rewriter, loc, constU8Type, intType, ptr, i);
  };
  auto i2f = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, floatType, v).getResult();
  };
  auto i2sz = [&](mlir::Value v) {
    return rewriter.create<emitc::CastOp>(loc, sizeType, v).getResult();
  };
  auto fMul = [&](mlir::Value a, mlir::Value b) {
    return rewriter.create<emitc::MulOp>(loc, floatType, a, b).getResult();
  };

  rewriter.create<emitc::VerbatimOp>(loc, routeSourceComment(opName, role));

  // ---- static iq1s grid (2048 uint64, SIGNED ternary bytes) decl (ONCE) ----
  emitIQ1SCanonicalGridTableDecl(rewriter, loc);

  // size_t nb = k / 256;
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "super_block_count"));
  mlir::Value nb =
      rewriter.create<emitc::DivOp>(loc, sizeType, avlArg, sizeLit(256));

  // const uint8_t *gridb = (const uint8_t *)weft_iq1s_grid;  (byte view; SIGNED read below.)
  rewriter.create<emitc::VerbatimOp>(
      loc, stepComment(opName, role, "grid_table_view"));
  mlir::Value gridArrayName =
      rewriter.create<emitc::LiteralOp>(loc, u64PtrType, "weft_iq1s_grid");
  mlir::Value gridb =
      rewriter.create<emitc::CastOp>(loc, u8PtrType, gridArrayName).getResult();

  // ---- for (size_t ib = 0; ib < nb; ib += 1) -------------------------------
  auto blockFor = rewriter.create<emitc::ForOp>(loc, sizeLit(0), nb, sizeLit(1),
                                                /*bodyBuilder=*/nullptr);
  mlir::Value ibBlock = blockFor.getInductionVar();
  {
    mlir::OpBuilder::InsertionGuard bodyGuard(rewriter);
    rewriter.setInsertionPointToStart(blockFor.getBody());

    // const uint8_t *xb = x + ib*50;   float *yb = (float *)(y + ib*256);
    rewriter.create<emitc::VerbatimOp>(loc, stepComment(opName, role, "xb"));
    mlir::Value xb =
        rewriter
            .create<emitc::AddOp>(
                loc, inputPtrType, input,
                rewriter.create<emitc::MulOp>(loc, sizeType, ibBlock, sizeLit(50)))
            .getResult();
    mlir::Value ybRaw =
        rewriter
            .create<emitc::AddOp>(
                loc, outputPtrType, output,
                rewriter.create<emitc::MulOp>(loc, sizeType, ibBlock, sizeLit(256)))
            .getResult();
    mlir::Value yb =
        rewriter.create<emitc::CastOp>(loc, floatPtrType, ybRaw).getResult();

    // float d = (float)*(const _Float16 *)(xb + 0);
    mlir::Value d = emitOpaqueCall(rewriter, loc, floatType, fp16ReadCallee,
                                   mlir::ValueRange{xb}, opName, role,
                                   llvm::StringRef("fcvt.s.h"));

    // delta = (qh & bit) ? -0.125 : 0.125  == (1 - 2*((qh>>bit)&1)) * 0.125.
    auto deltaOf = [&](mlir::Value qhWord, int64_t bit) -> mlir::Value {
      mlir::Value b = iAnd(iShr(qhWord, intLit(bit)), intLit(1));
      return fMul(i2f(iSub(intLit(1), iMul(intLit(2), b))), floatLit("0.125f"));
    };

    for (int64_t ib = 0; ib < 8; ++ib) {
      rewriter.create<emitc::VerbatimOp>(
          loc, stepComment(opName, role, "group_scale_idx_delta"));
      // uint16_t qh = LE u16 @ (34 + 2*ib)  (the per-group scale + 3-high-bit grid plane).
      mlir::Value qhWord = iOr(loadByteAsInt(xb, 34 + 2 * ib),
                               iShl(loadByteAsInt(xb, 34 + 2 * ib + 1), intLit(8)));
      // dl = d * (2*((qh>>12)&7) + 1)   (ONE scale per group).
      mlir::Value dl = fMul(
          d, i2f(iAdd(iMul(intLit(2), iAnd(iShr(qhWord, intLit(12)), intLit(7))),
                      intLit(1))));
      // delta = (qh & 0x8000) ? -0.125 : 0.125   (ONE delta per group).
      mlir::Value delta = deltaOf(qhWord, 15);
      for (int64_t l = 0; l < 4; ++l) {
        // int idx = qs[l] | (((qh>>3l)&7)<<8);  qs starts @2 (advance +4 per group).
        mlir::Value qsByte = loadByteAsInt(xb, 2 + 4 * ib + l);
        mlir::Value qhBits =
            (l == 0) ? iAnd(qhWord, intLit(7))
                     : iAnd(iShr(qhWord, intLit(3 * l)), intLit(7));
        mlir::Value idx = iOr(qsByte, iShl(qhBits, intLit(8)));
        // const int8_t *gp = (const int8_t *)(gridb + idx*8);  (SCALAR ptr, NO gather.)
        mlir::Value goff =
            rewriter.create<emitc::MulOp>(loc, sizeType, i2sz(idx), sizeLit(8))
                .getResult();
        mlir::Value gpU8 =
            rewriter.create<emitc::AddOp>(loc, u8PtrType, gridb, goff).getResult();
        mlir::Value gp =
            rewriter.create<emitc::CastOp>(loc, i8PtrType, gpU8).getResult();
        // vint8mf2_t gv = vle8(gp, 8);  (SIGNED ternary grid == ggml's (int8_t *) read.)
        mlir::Value gv = emitOpaqueCall(
            rewriter, loc, i8NarrowType, riscvIntrinsicName("vle", 8, "mf2", "i8"),
            mlir::ValueRange{gp, sizeLit(entryLanes)}, opName, role);
        mlir::Value g32 = emitOpaqueCall(
            rewriter, loc, i32Type, "__riscv_vsext_vf4_i32m2",
            mlir::ValueRange{gv, sizeLit(entryLanes)}, opName, role);
        mlir::Value gf = emitOpaqueCall(
            rewriter, loc, f32Type,
            riscvIntrinsicName("vfcvt_f_x_v", 32, "m2", "f32"),
            mlir::ValueRange{g32, sizeLit(entryLanes)}, opName, role);
        // ga = vfadd_vf(gf, delta);  r = vfmul_vf(ga, dl).  (one add + one mul == ggml.)
        mlir::Value ga = emitOpaqueCall(
            rewriter, loc, f32Type, "__riscv_vfadd_vf_f32m2",
            mlir::ValueRange{gf, delta, sizeLit(entryLanes)}, opName, role);
        mlir::Value r = emitOpaqueCall(
            rewriter, loc, f32Type, riscvIntrinsicName("vfmul_vf", 32, "m2", "f32"),
            mlir::ValueRange{ga, dl, sizeLit(entryLanes)}, opName, role);
        int64_t outOff = ib * 32 + l * 8;
        mlir::Value yptr =
            (outOff == 0)
                ? yb
                : rewriter
                      .create<emitc::AddOp>(loc, floatPtrType, yb, sizeLit(outOff))
                      .getResult();
        emitOpaqueCallVoid(rewriter, loc,
                           riscvIntrinsicName("vse", 32, "m2", "f32"),
                           mlir::ValueRange{yptr, r, sizeLit(entryLanes)}, opName,
                           role);
      }
    }
  }

  return mlir::success();
}

} // namespace detail
} // namespace rvv
} // namespace conversion
} // namespace weft
