{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@266:282@HdlStmProcess", "  end else begin\n    ilas_config_addr <= ilas_config_addr + 1'b1;\n  end\nend\n\nalways @(posedge clk) begin\n  if (ilas_reset == 1'b1) begin\n    ilas_counter <= 'h00;\n  end else begin\n    ilas_counter <= ilas_counter + 1'b1;\n  end\nend\n\ngenerate\nfor(ii = 0; ii < DATA_PATH_WIDTH; ii=ii+1) begin : gen_default_data\nwire [(8-ILAS_COUNTER_WIDTH)-1:0] ii_sig = ii;\nassign ilas_default_data[(ii*8)+7:ii*8] = {ilas_counter, ii_sig};\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[271, "always @(posedge clk) begin\n"], [272, "  if (ilas_reset == 1'b1) begin\n"], [273, "    ilas_counter <= 'h00;\n"], [274, "  end else begin\n"], [275, "    ilas_counter <= ilas_counter + 1'b1;\n"], [277, "end\n"]], "Add": [[275, "  always @(posedge clk) begin\n"], [275, "    if (ilas_reset == 1'b1) begin\n"], [275, "      ilas_counter <= 'h00;\n"], [275, "    end else begin\n"], [275, "      ilas_counter <= ilas_counter + 1'b1;\n"], [275, "    end\n"]]}}