#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001aaf74d9470 .scope module, "mux2x1" "mux2x1" 2 2;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "output_y";
    .port_info 1 /INPUT 10 "input0";
    .port_info 2 /INPUT 10 "input1";
    .port_info 3 /INPUT 1 "selectLine";
o000001aaf74ed488 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001aaf74d4170_0 .net "input0", 9 0, o000001aaf74ed488;  0 drivers
o000001aaf74ed4b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001aaf74d4210_0 .net "input1", 9 0, o000001aaf74ed4b8;  0 drivers
v000001aaf74d4a30_0 .var "output_y", 9 0;
o000001aaf74ed518 .functor BUFZ 1, C4<z>; HiZ drive
v000001aaf74d4850_0 .net "selectLine", 0 0, o000001aaf74ed518;  0 drivers
E_000001aaf74c8310 .event anyedge, v000001aaf74d4850_0, v000001aaf74d4210_0, v000001aaf74d4170_0;
S_000001aaf7483760 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v000001aaf7548830_0 .net "ALU_Result", 31 0, v000001aaf74d4990_0;  1 drivers
v000001aaf7548c90_0 .net "EX_branchTarget", 31 0, v000001aaf75450d0_0;  1 drivers
v000001aaf7548a10_0 .net "EX_op2", 31 0, v000001aaf7539f30_0;  1 drivers
v000001aaf7548d30_0 .net "IR", 31 0, v000001aaf7542010_0;  1 drivers
v000001aaf754a090_0 .net "Input_EX_controlBus", 21 0, v000001aaf7545170_0;  1 drivers
v000001aaf7549e10_0 .net "Input_OF_IR", 31 0, v000001aaf7541a70_0;  1 drivers
v000001aaf7549550_0 .net "Input_OF_controlBus", 21 0, v000001aaf75400a0_0;  1 drivers
v000001aaf7548ab0_0 .net "MA_Ld_Result", 31 0, v000001aaf753a1b0_0;  1 drivers
v000001aaf7548dd0_0 .net "MA_writeEnable", 0 0, v000001aaf7539fd0_0;  1 drivers
v000001aaf7549eb0_0 .net "MDR", 31 0, v000001aaf753a2f0_0;  1 drivers
v000001aaf7549690_0 .net "Operand_2", 31 0, v000001aaf753eef0_0;  1 drivers
v000001aaf7548f10_0 .net "Operand_A", 31 0, v000001aaf753dcd0_0;  1 drivers
v000001aaf7549730_0 .net "Operand_B", 31 0, v000001aaf753d870_0;  1 drivers
v000001aaf75497d0_0 .net "Operand_EX_2", 31 0, v000001aaf7545df0_0;  1 drivers
v000001aaf7549870_0 .net "Operand_EX_A", 31 0, v000001aaf75453f0_0;  1 drivers
v000001aaf7549910_0 .net "Operand_EX_B", 31 0, v000001aaf75448b0_0;  1 drivers
v000001aaf7549f50_0 .net "Output_OF_controlBus", 21 0, v000001aaf753de10_0;  1 drivers
v000001aaf7549ff0_0 .net "PC", 31 0, v000001aaf7547cc0_0;  1 drivers
v000001aaf754a130_0 .net "RW_Data_value", 31 0, v000001aaf7546fa0_0;  1 drivers
v000001aaf7550260_0 .net "RW_isWb", 0 0, v000001aaf7546780_0;  1 drivers
v000001aaf754fea0_0 .net "RW_rd", 3 0, v000001aaf7545cb0_0;  1 drivers
v000001aaf754fb80_0 .net "branchPC", 31 0, v000001aaf753a110_0;  1 drivers
v000001aaf7551480_0 .net "branchTarget", 31 0, v000001aaf753daf0_0;  1 drivers
v000001aaf7550760_0 .var "clk", 0 0;
v000001aaf7550b20_0 .net "input_EX_IR", 31 0, v000001aaf7545a30_0;  1 drivers
v000001aaf7550800_0 .net "input_EX_PC", 31 0, v000001aaf7545e90_0;  1 drivers
v000001aaf7550300_0 .net "input_MA_ALU_Result", 31 0, v000001aaf7540460_0;  1 drivers
v000001aaf7550bc0_0 .net "input_MA_IR", 31 0, v000001aaf75405a0_0;  1 drivers
v000001aaf754fc20_0 .net "input_MA_PC", 31 0, v000001aaf7540640_0;  1 drivers
v000001aaf7550c60_0 .net "input_MA_controlBus", 21 0, v000001aaf75406e0_0;  1 drivers
v000001aaf7550d00_0 .net "input_MA_op2", 31 0, v000001aaf7540820_0;  1 drivers
v000001aaf7550120_0 .net "input_OF_PC", 31 0, v000001aaf7541d90_0;  1 drivers
v000001aaf754f680_0 .net "input_RW_ALU_Result", 31 0, v000001aaf7544630_0;  1 drivers
v000001aaf75503a0_0 .net "input_RW_IR", 31 0, v000001aaf7545850_0;  1 drivers
v000001aaf754f720_0 .net "input_RW_Ld_Result", 31 0, v000001aaf75462f0_0;  1 drivers
v000001aaf7550f80_0 .net "input_RW_PC", 31 0, v000001aaf75457b0_0;  1 drivers
v000001aaf7551020_0 .net "input_RW_controlBus", 21 0, v000001aaf7546390_0;  1 drivers
v000001aaf75510c0_0 .net "isDataInterLock", 0 0, v000001aaf7543230_0;  1 drivers
v000001aaf754fd60_0 .net "isReturn_result", 3 0, v000001aaf753f3f0_0;  1 drivers
v000001aaf7550da0_0 .net "isStore_result", 3 0, v000001aaf753edb0_0;  1 drivers
v000001aaf754f900_0 .net "is_Branch_Taken", 0 0, v000001aaf753b010_0;  1 drivers
v000001aaf7550e40_0 .net "op1", 31 0, v000001aaf7544950_0;  1 drivers
v000001aaf754fa40_0 .net "op2", 31 0, v000001aaf7544db0_0;  1 drivers
v000001aaf754fcc0_0 .net "outputPC", 31 0, v000001aaf7542f10_0;  1 drivers
v000001aaf75508a0_0 .net "output_EX_IR", 31 0, v000001aaf753b150_0;  1 drivers
v000001aaf75513e0_0 .net "output_EX_PC", 31 0, v000001aaf7539d50_0;  1 drivers
v000001aaf7550940_0 .net "output_EX_controlBus", 21 0, v000001aaf7539df0_0;  1 drivers
v000001aaf75509e0_0 .net "output_MA_ALU_Result", 31 0, v000001aaf753f210_0;  1 drivers
v000001aaf7550080_0 .net "output_MA_IR", 31 0, v000001aaf753d690_0;  1 drivers
v000001aaf7550440_0 .net "output_MA_PC", 31 0, v000001aaf753d5f0_0;  1 drivers
v000001aaf754f7c0_0 .net "output_MA_controlBus", 21 0, v000001aaf753e3b0_0;  1 drivers
v000001aaf7550ee0_0 .net "output_OF_IR", 31 0, v000001aaf753ec70_0;  1 drivers
v000001aaf754f860_0 .net "output_OF_PC", 31 0, v000001aaf753f030_0;  1 drivers
v000001aaf754f9a0_0 .net "output_register_file", 31 0, v000001aaf7545b70_0;  1 drivers
v000001aaf7550a80_0 .net "reset", 0 0, v000001aaf7549cd0_0;  1 drivers
S_000001aaf73edd50 .scope module, "processor" "pipeline_top_module" 3 69, 4 40 0, S_000001aaf7483760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "IR";
    .port_info 4 /OUTPUT 1 "is_Branch_Taken";
    .port_info 5 /OUTPUT 32 "branchPC";
    .port_info 6 /OUTPUT 32 "output_IF_PC";
    .port_info 7 /OUTPUT 32 "Input_OF_IR";
    .port_info 8 /OUTPUT 32 "input_OF_PC";
    .port_info 9 /OUTPUT 32 "output_OF_PC";
    .port_info 10 /OUTPUT 32 "branchTarget";
    .port_info 11 /OUTPUT 32 "op1";
    .port_info 12 /OUTPUT 32 "op2";
    .port_info 13 /OUTPUT 32 "Operand_OF_A";
    .port_info 14 /OUTPUT 32 "Operand_OF_B";
    .port_info 15 /OUTPUT 32 "Operand_2";
    .port_info 16 /OUTPUT 32 "output_OF_IR";
    .port_info 17 /OUTPUT 4 "isStore_result";
    .port_info 18 /OUTPUT 4 "isReturn_result";
    .port_info 19 /OUTPUT 32 "input_EX_PC";
    .port_info 20 /OUTPUT 32 "EX_branchTarget";
    .port_info 21 /OUTPUT 32 "Operand_EX_A";
    .port_info 22 /OUTPUT 32 "Operand_EX_B";
    .port_info 23 /OUTPUT 32 "Operand_EX_2";
    .port_info 24 /OUTPUT 32 "input_EX_IR";
    .port_info 25 /OUTPUT 22 "Input_OF_controlBus";
    .port_info 26 /OUTPUT 22 "Output_OF_controlBus";
    .port_info 27 /OUTPUT 22 "Input_EX_controlBus";
    .port_info 28 /OUTPUT 32 "output_EX_PC";
    .port_info 29 /OUTPUT 32 "ALU_Result";
    .port_info 30 /OUTPUT 32 "EX_op2";
    .port_info 31 /OUTPUT 32 "output_EX_IR";
    .port_info 32 /OUTPUT 22 "output_EX_controlBus";
    .port_info 33 /OUTPUT 32 "EX_branchPC";
    .port_info 34 /OUTPUT 1 "EX_is_Branch_Taken";
    .port_info 35 /OUTPUT 32 "input_MA_PC";
    .port_info 36 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 37 /OUTPUT 32 "input_MA_op2";
    .port_info 38 /OUTPUT 32 "input_MA_IR";
    .port_info 39 /OUTPUT 22 "input_MA_controlBus";
    .port_info 40 /OUTPUT 32 "output_MA_PC";
    .port_info 41 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 42 /OUTPUT 32 "output_MA_IR";
    .port_info 43 /OUTPUT 22 "output_MA_controlBus";
    .port_info 44 /OUTPUT 32 "MA_Ld_Result";
    .port_info 45 /OUTPUT 32 "MDR";
    .port_info 46 /OUTPUT 32 "readData";
    .port_info 47 /OUTPUT 32 "address";
    .port_info 48 /OUTPUT 1 "writeEnable";
    .port_info 49 /OUTPUT 32 "writeData";
    .port_info 50 /OUTPUT 1 "MA_writeEnable";
    .port_info 51 /OUTPUT 32 "input_RW_PC";
    .port_info 52 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 53 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 54 /OUTPUT 32 "input_RW_IR";
    .port_info 55 /OUTPUT 22 "input_RW_controlBus";
    .port_info 56 /OUTPUT 32 "RW_Data_value";
    .port_info 57 /OUTPUT 4 "RW_rd";
    .port_info 58 /OUTPUT 1 "RW_isWb";
    .port_info 59 /OUTPUT 32 "output_register_file";
    .port_info 60 /OUTPUT 32 "rdData1";
    .port_info 61 /OUTPUT 32 "rdData2";
    .port_info 62 /OUTPUT 1 "isDataInterLock";
v000001aaf7546c80_0 .net "ALU_Result", 31 0, v000001aaf74d4990_0;  alias, 1 drivers
o000001aaf74f15f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001aaf7546b40_0 .net "EX_branchPC", 31 0, o000001aaf74f15f8;  0 drivers
v000001aaf7547f40_0 .net "EX_branchTarget", 31 0, v000001aaf75450d0_0;  alias, 1 drivers
o000001aaf74f1628 .functor BUFZ 1, C4<z>; HiZ drive
v000001aaf75468c0_0 .net "EX_is_Branch_Taken", 0 0, o000001aaf74f1628;  0 drivers
v000001aaf7546dc0_0 .net "EX_op2", 31 0, v000001aaf7539f30_0;  alias, 1 drivers
v000001aaf7547ae0_0 .net "IR", 31 0, v000001aaf7542010_0;  alias, 1 drivers
v000001aaf75477c0_0 .net "Input_EX_controlBus", 21 0, v000001aaf7545170_0;  alias, 1 drivers
v000001aaf7547d60_0 .net "Input_OF_IR", 31 0, v000001aaf7541a70_0;  alias, 1 drivers
v000001aaf75481c0_0 .net "Input_OF_controlBus", 21 0, v000001aaf75400a0_0;  alias, 1 drivers
v000001aaf7546e60_0 .net "MA_Ld_Result", 31 0, v000001aaf753a1b0_0;  alias, 1 drivers
v000001aaf7547540_0 .net "MA_writeEnable", 0 0, v000001aaf7539fd0_0;  alias, 1 drivers
v000001aaf75483a0_0 .net "MDR", 31 0, v000001aaf753a2f0_0;  alias, 1 drivers
v000001aaf7547040_0 .net "Operand_2", 31 0, v000001aaf753eef0_0;  alias, 1 drivers
v000001aaf7547680_0 .net "Operand_EX_2", 31 0, v000001aaf7545df0_0;  alias, 1 drivers
v000001aaf7546a00_0 .net "Operand_EX_A", 31 0, v000001aaf75453f0_0;  alias, 1 drivers
v000001aaf7547fe0_0 .net "Operand_EX_B", 31 0, v000001aaf75448b0_0;  alias, 1 drivers
v000001aaf7547860_0 .net "Operand_OF_A", 31 0, v000001aaf753dcd0_0;  alias, 1 drivers
v000001aaf7546640_0 .net "Operand_OF_B", 31 0, v000001aaf753d870_0;  alias, 1 drivers
v000001aaf7546f00_0 .net "Output_OF_controlBus", 21 0, v000001aaf753de10_0;  alias, 1 drivers
v000001aaf7547cc0_0 .var "PC", 31 0;
v000001aaf7548080_0 .net "RW_Data_value", 31 0, v000001aaf7546fa0_0;  alias, 1 drivers
v000001aaf75474a0_0 .net "RW_isWb", 0 0, v000001aaf7546780_0;  alias, 1 drivers
v000001aaf7546be0_0 .net "RW_rd", 3 0, v000001aaf7545cb0_0;  alias, 1 drivers
o000001aaf74f1658 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001aaf75470e0_0 .net "address", 31 0, o000001aaf74f1658;  0 drivers
v000001aaf7547220_0 .net "branchPC", 31 0, v000001aaf753a110_0;  alias, 1 drivers
v000001aaf75479a0_0 .net "branchTarget", 31 0, v000001aaf753daf0_0;  alias, 1 drivers
v000001aaf7547400_0 .net "clk", 0 0, v000001aaf7550760_0;  1 drivers
v000001aaf7547720_0 .net "input_EX_IR", 31 0, v000001aaf7545a30_0;  alias, 1 drivers
v000001aaf7547c20_0 .net "input_EX_PC", 31 0, v000001aaf7545e90_0;  alias, 1 drivers
v000001aaf7547900_0 .net "input_MA_ALU_Result", 31 0, v000001aaf7540460_0;  alias, 1 drivers
v000001aaf7547a40_0 .net "input_MA_IR", 31 0, v000001aaf75405a0_0;  alias, 1 drivers
v000001aaf7548120_0 .net "input_MA_PC", 31 0, v000001aaf7540640_0;  alias, 1 drivers
v000001aaf75490f0_0 .net "input_MA_controlBus", 21 0, v000001aaf75406e0_0;  alias, 1 drivers
v000001aaf7549af0_0 .net "input_MA_op2", 31 0, v000001aaf7540820_0;  alias, 1 drivers
v000001aaf7549d70_0 .net "input_OF_PC", 31 0, v000001aaf7541d90_0;  alias, 1 drivers
v000001aaf7549230_0 .net "input_RW_ALU_Result", 31 0, v000001aaf7544630_0;  alias, 1 drivers
v000001aaf754a270_0 .net "input_RW_IR", 31 0, v000001aaf7545850_0;  alias, 1 drivers
v000001aaf754a450_0 .net "input_RW_Ld_Result", 31 0, v000001aaf75462f0_0;  alias, 1 drivers
v000001aaf7548b50_0 .net "input_RW_PC", 31 0, v000001aaf75457b0_0;  alias, 1 drivers
v000001aaf754a1d0_0 .net "input_RW_controlBus", 21 0, v000001aaf7546390_0;  alias, 1 drivers
v000001aaf7548650_0 .net "isDataInterLock", 0 0, v000001aaf7543230_0;  alias, 1 drivers
v000001aaf754a310_0 .net "isReturn_result", 3 0, v000001aaf753f3f0_0;  alias, 1 drivers
v000001aaf7549b90_0 .net "isStore_result", 3 0, v000001aaf753edb0_0;  alias, 1 drivers
v000001aaf7549190_0 .net "is_Branch_Taken", 0 0, v000001aaf753b010_0;  alias, 1 drivers
v000001aaf75488d0_0 .net "op1", 31 0, v000001aaf7544950_0;  alias, 1 drivers
v000001aaf7549a50_0 .net "op2", 31 0, v000001aaf7544db0_0;  alias, 1 drivers
v000001aaf7549410_0 .net "output_EX_IR", 31 0, v000001aaf753b150_0;  alias, 1 drivers
v000001aaf7548e70_0 .net "output_EX_PC", 31 0, v000001aaf7539d50_0;  alias, 1 drivers
v000001aaf7548fb0_0 .net "output_EX_controlBus", 21 0, v000001aaf7539df0_0;  alias, 1 drivers
v000001aaf754a3b0_0 .net "output_IF_PC", 31 0, v000001aaf7542f10_0;  alias, 1 drivers
v000001aaf75495f0_0 .net "output_MA_ALU_Result", 31 0, v000001aaf753f210_0;  alias, 1 drivers
v000001aaf7549050_0 .net "output_MA_IR", 31 0, v000001aaf753d690_0;  alias, 1 drivers
v000001aaf75485b0_0 .net "output_MA_PC", 31 0, v000001aaf753d5f0_0;  alias, 1 drivers
v000001aaf75499b0_0 .net "output_MA_controlBus", 21 0, v000001aaf753e3b0_0;  alias, 1 drivers
v000001aaf7548bf0_0 .net "output_OF_IR", 31 0, v000001aaf753ec70_0;  alias, 1 drivers
v000001aaf75492d0_0 .net "output_OF_PC", 31 0, v000001aaf753f030_0;  alias, 1 drivers
v000001aaf7549370_0 .net "output_register_file", 31 0, v000001aaf7545b70_0;  alias, 1 drivers
o000001aaf74f1688 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001aaf75494b0_0 .net "rdData1", 31 0, o000001aaf74f1688;  0 drivers
o000001aaf74f16b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001aaf75486f0_0 .net "rdData2", 31 0, o000001aaf74f16b8;  0 drivers
v000001aaf7548790_0 .net "readData", 31 0, v000001aaf753f600_0;  1 drivers
v000001aaf7549cd0_0 .var "reset", 0 0;
o000001aaf74f16e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001aaf7548970_0 .net "writeData", 31 0, o000001aaf74f16e8;  0 drivers
o000001aaf74f1718 .functor BUFZ 1, C4<z>; HiZ drive
v000001aaf7549c30_0 .net "writeEnable", 0 0, o000001aaf74f1718;  0 drivers
S_000001aaf73e7f00 .scope module, "ALU_cycle" "ALU_Stage" 4 206, 5 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_EX_PC";
    .port_info 1 /INPUT 32 "EX_branchTarget";
    .port_info 2 /INPUT 32 "Operand_EX_A";
    .port_info 3 /INPUT 32 "Operand_EX_B";
    .port_info 4 /INPUT 32 "Operand_EX_2";
    .port_info 5 /INPUT 32 "input_EX_IR";
    .port_info 6 /INPUT 22 "Input_EX_controlBus";
    .port_info 7 /OUTPUT 32 "output_EX_PC";
    .port_info 8 /OUTPUT 32 "ALU_Result";
    .port_info 9 /OUTPUT 32 "EX_op2";
    .port_info 10 /OUTPUT 32 "output_EX_IR";
    .port_info 11 /OUTPUT 22 "output_EX_controlBus";
    .port_info 12 /OUTPUT 32 "EX_branchPC";
    .port_info 13 /OUTPUT 1 "EX_is_Branch_Taken";
v000001aaf753aed0_0 .net "ALU_Result", 31 0, v000001aaf74d4990_0;  alias, 1 drivers
v000001aaf753ac50_0 .net "EX_branchPC", 31 0, v000001aaf753a110_0;  alias, 1 drivers
v000001aaf75398f0_0 .net "EX_branchTarget", 31 0, v000001aaf75450d0_0;  alias, 1 drivers
v000001aaf753aa70_0 .net "EX_is_Branch_Taken", 0 0, v000001aaf753b010_0;  alias, 1 drivers
v000001aaf7539f30_0 .var "EX_op2", 31 0;
v000001aaf7539ad0_0 .net "Input_EX_controlBus", 21 0, v000001aaf7545170_0;  alias, 1 drivers
v000001aaf753ae30_0 .net "Operand_EX_2", 31 0, v000001aaf7545df0_0;  alias, 1 drivers
v000001aaf753af70_0 .net "Operand_EX_A", 31 0, v000001aaf75453f0_0;  alias, 1 drivers
v000001aaf753b0b0_0 .net "Operand_EX_B", 31 0, v000001aaf75448b0_0;  alias, 1 drivers
v000001aaf7539c10_0 .net "flags", 1 0, v000001aaf7539710_0;  1 drivers
v000001aaf7539cb0_0 .net "input_EX_IR", 31 0, v000001aaf7545a30_0;  alias, 1 drivers
v000001aaf753a250_0 .net "input_EX_PC", 31 0, v000001aaf7545e90_0;  alias, 1 drivers
v000001aaf753b150_0 .var "output_EX_IR", 31 0;
v000001aaf7539d50_0 .var "output_EX_PC", 31 0;
v000001aaf7539df0_0 .var "output_EX_controlBus", 21 0;
E_000001aaf74c8850 .event anyedge, v000001aaf753a250_0, v000001aaf7539cb0_0, v000001aaf7539b70_0, v000001aaf753ae30_0;
L_000001aaf7551340 .part v000001aaf7545170_0, 9, 13;
S_000001aaf73e8090 .scope module, "ALU_module" "ALU_Module" 5 31, 6 1 0, S_000001aaf73e7f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Operand_EX_A";
    .port_info 1 /INPUT 32 "Operand_EX_B";
    .port_info 2 /INPUT 13 "ALU_Signals";
    .port_info 3 /OUTPUT 2 "flags";
    .port_info 4 /OUTPUT 32 "EX_ALU_Result";
v000001aaf74d48f0_0 .net "ALU_Signals", 21 9, L_000001aaf7551340;  1 drivers
v000001aaf74d4990_0 .var/s "EX_ALU_Result", 31 0;
v000001aaf753a6b0_0 .net "Operand_EX_A", 31 0, v000001aaf75453f0_0;  alias, 1 drivers
v000001aaf753a570_0 .net "Operand_EX_B", 31 0, v000001aaf75448b0_0;  alias, 1 drivers
v000001aaf7539710_0 .var "flags", 1 0;
v000001aaf753a930_0 .var "isAdd", 0 0;
v000001aaf753ab10_0 .var "isAnd", 0 0;
v000001aaf753ad90_0 .var "isAsr", 0 0;
v000001aaf75397b0_0 .var "isCmp", 0 0;
v000001aaf753b330_0 .var "isDiv", 0 0;
v000001aaf753a070_0 .var "isLsl", 0 0;
v000001aaf753a750_0 .var "isLsr", 0 0;
v000001aaf753acf0_0 .var "isMod", 0 0;
v000001aaf753b290_0 .var "isMov", 0 0;
v000001aaf753abb0_0 .var "isMul", 0 0;
v000001aaf753a7f0_0 .var "isNot", 0 0;
v000001aaf753a9d0_0 .var "isOr", 0 0;
v000001aaf7539670_0 .var "isSub", 0 0;
E_000001aaf74cab50 .event anyedge, v000001aaf74d48f0_0, v000001aaf753a570_0, v000001aaf753a6b0_0;
S_000001aaf73f0da0 .scope module, "branchUnit" "Branch_unit" 5 21, 7 1 0, S_000001aaf73e7f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_branchTarget";
    .port_info 1 /INPUT 32 "Operand_EX_A";
    .port_info 2 /INPUT 2 "flags";
    .port_info 3 /INPUT 22 "Input_EX_controlBus";
    .port_info 4 /OUTPUT 32 "EX_branchPC";
    .port_info 5 /OUTPUT 1 "EX_is_Branch_Taken";
v000001aaf753a890_0 .net "EX_branchPC", 31 0, v000001aaf753a110_0;  alias, 1 drivers
v000001aaf753b1f0_0 .net "EX_branchTarget", 31 0, v000001aaf75450d0_0;  alias, 1 drivers
v000001aaf753b010_0 .var "EX_is_Branch_Taken", 0 0;
v000001aaf7539b70_0 .net "Input_EX_controlBus", 21 0, v000001aaf7545170_0;  alias, 1 drivers
v000001aaf753a430_0 .net "Operand_EX_A", 31 0, v000001aaf75453f0_0;  alias, 1 drivers
v000001aaf7539530_0 .net "flags", 1 0, v000001aaf7539710_0;  alias, 1 drivers
v000001aaf75395d0_0 .var "isBeq", 0 0;
v000001aaf7539850_0 .var "isBgt", 0 0;
v000001aaf7539990_0 .var "isRet", 0 0;
v000001aaf7539a30_0 .var "isUbranch", 0 0;
E_000001aaf74cb150/0 .event anyedge, v000001aaf7539b70_0, v000001aaf75395d0_0, v000001aaf7539710_0, v000001aaf7539850_0;
E_000001aaf74cb150/1 .event anyedge, v000001aaf7539a30_0;
E_000001aaf74cb150 .event/or E_000001aaf74cb150/0, E_000001aaf74cb150/1;
S_000001aaf73f0f30 .scope module, "isReturn_mux" "mux_2x1" 7 14, 8 1 0, S_000001aaf73f0da0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001aaf74cae10 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001aaf753b3d0_0 .net "input0", 31 0, v000001aaf75450d0_0;  alias, 1 drivers
v000001aaf753a4d0_0 .net "input1", 31 0, v000001aaf75453f0_0;  alias, 1 drivers
v000001aaf753a110_0 .var "output_y", 31 0;
v000001aaf753a610_0 .net "selectLine", 0 0, v000001aaf7539990_0;  1 drivers
E_000001aaf74cb790 .event anyedge, v000001aaf753a610_0, v000001aaf753a6b0_0, v000001aaf753b3d0_0;
S_000001aaf7402f60 .scope module, "MA_cycle" "MA_stage" 4 238, 9 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_MA_PC";
    .port_info 1 /INPUT 32 "input_MA_ALU_Result";
    .port_info 2 /INPUT 32 "input_MA_op2";
    .port_info 3 /INPUT 32 "input_MA_IR";
    .port_info 4 /INPUT 22 "input_MA_controlBus";
    .port_info 5 /INPUT 32 "readData";
    .port_info 6 /OUTPUT 32 "output_MA_PC";
    .port_info 7 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "output_MA_IR";
    .port_info 9 /OUTPUT 22 "output_MA_controlBus";
    .port_info 10 /OUTPUT 32 "MA_Ld_Result";
    .port_info 11 /OUTPUT 32 "MDR";
    .port_info 12 /OUTPUT 1 "MA_writeEnable";
v000001aaf7539e90_0 .var "MAR", 31 0;
v000001aaf753a1b0_0 .var "MA_Ld_Result", 31 0;
v000001aaf7539fd0_0 .var "MA_writeEnable", 0 0;
v000001aaf753a2f0_0 .var "MDR", 31 0;
v000001aaf753a390_0 .net "input_MA_ALU_Result", 31 0, v000001aaf7540460_0;  alias, 1 drivers
v000001aaf753e4f0_0 .net "input_MA_IR", 31 0, v000001aaf75405a0_0;  alias, 1 drivers
v000001aaf753e9f0_0 .net "input_MA_PC", 31 0, v000001aaf7540640_0;  alias, 1 drivers
v000001aaf753da50_0 .net "input_MA_controlBus", 21 0, v000001aaf75406e0_0;  alias, 1 drivers
v000001aaf753f350_0 .net "input_MA_op2", 31 0, v000001aaf7540820_0;  alias, 1 drivers
v000001aaf753e950_0 .var "isLd", 0 0;
v000001aaf753d730_0 .var "isSt", 0 0;
v000001aaf753f210_0 .var "output_MA_ALU_Result", 31 0;
v000001aaf753d690_0 .var "output_MA_IR", 31 0;
v000001aaf753d5f0_0 .var "output_MA_PC", 31 0;
v000001aaf753e3b0_0 .var "output_MA_controlBus", 21 0;
v000001aaf753e770_0 .net "readData", 31 0, v000001aaf753f600_0;  alias, 1 drivers
E_000001aaf74c9b90/0 .event anyedge, v000001aaf753da50_0, v000001aaf753d730_0, v000001aaf753a390_0, v000001aaf753f350_0;
E_000001aaf74c9b90/1 .event anyedge, v000001aaf753e9f0_0, v000001aaf753e4f0_0, v000001aaf753e770_0;
E_000001aaf74c9b90 .event/or E_000001aaf74c9b90/0, E_000001aaf74c9b90/1;
S_000001aaf74030f0 .scope module, "OperandFetch" "OF_stage" 4 167, 10 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_PC";
    .port_info 1 /INPUT 32 "Input_OF_IR";
    .port_info 2 /INPUT 22 "Input_OF_controlBus";
    .port_info 3 /INPUT 32 "op1";
    .port_info 4 /INPUT 32 "op2";
    .port_info 5 /OUTPUT 32 "output_OF_PC";
    .port_info 6 /OUTPUT 32 "branchTarget";
    .port_info 7 /OUTPUT 32 "Operand_A";
    .port_info 8 /OUTPUT 32 "Operand_B";
    .port_info 9 /OUTPUT 32 "Operand_2";
    .port_info 10 /OUTPUT 32 "output_OF_IR";
    .port_info 11 /OUTPUT 4 "isStore_result";
    .port_info 12 /OUTPUT 4 "isReturn_result";
    .port_info 13 /OUTPUT 22 "Output_OF_controlBus";
v000001aaf753dc30_0 .net "Input_OF_IR", 31 0, v000001aaf7541a70_0;  alias, 1 drivers
v000001aaf753ed10_0 .net "Input_OF_PC", 31 0, v000001aaf7541d90_0;  alias, 1 drivers
v000001aaf753ebd0_0 .net "Input_OF_controlBus", 21 0, v000001aaf75400a0_0;  alias, 1 drivers
v000001aaf753eef0_0 .var "Operand_2", 31 0;
v000001aaf753dcd0_0 .var "Operand_A", 31 0;
v000001aaf753dd70_0 .net "Operand_B", 31 0, v000001aaf753d870_0;  alias, 1 drivers
v000001aaf753de10_0 .var "Output_OF_controlBus", 21 0;
v000001aaf753dff0_0 .net "branchTarget", 31 0, v000001aaf753daf0_0;  alias, 1 drivers
v000001aaf753e6d0_0 .net "immediateVlaue", 31 0, v000001aaf753d910_0;  1 drivers
v000001aaf753ef90_0 .var "isImmediate", 0 0;
v000001aaf753e090_0 .var "isReturn", 0 0;
v000001aaf753ea90_0 .net "isReturn_result", 3 0, v000001aaf753f3f0_0;  alias, 1 drivers
v000001aaf753e310_0 .var "isStore", 0 0;
v000001aaf753e630_0 .net "isStore_result", 3 0, v000001aaf753edb0_0;  alias, 1 drivers
v000001aaf753e1d0_0 .net "op1", 31 0, v000001aaf7544950_0;  alias, 1 drivers
v000001aaf753eb30_0 .net "op2", 31 0, v000001aaf7544db0_0;  alias, 1 drivers
v000001aaf753ec70_0 .var "output_OF_IR", 31 0;
v000001aaf753f030_0 .var "output_OF_PC", 31 0;
v000001aaf753ee50_0 .var "ra", 3 0;
v000001aaf753f170_0 .var "rd", 3 0;
v000001aaf7540b40_0 .var "rs1", 3 0;
v000001aaf753fa60_0 .var "rs2", 3 0;
E_000001aaf74cb550/0 .event anyedge, v000001aaf753df50_0, v000001aaf753ebd0_0, v000001aaf753e130_0, v000001aaf753e590_0;
E_000001aaf74cb550/1 .event anyedge, v000001aaf753e1d0_0;
E_000001aaf74cb550 .event/or E_000001aaf74cb550/0, E_000001aaf74cb550/1;
S_000001aaf7426400 .scope module, "calc_Immx_branchTarget" "Calculate_Immx_BranchTarget" 10 43, 11 1 0, S_000001aaf74030f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_OF_PC";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "Immx";
    .port_info 3 /OUTPUT 32 "branchTarget";
v000001aaf753d910_0 .var "Immx", 31 0;
v000001aaf753daf0_0 .var "branchTarget", 31 0;
v000001aaf753d7d0_0 .net "hModifier", 0 0, L_000001aaf7551200;  1 drivers
v000001aaf753e130_0 .net "input_OF_PC", 31 0, v000001aaf7541d90_0;  alias, 1 drivers
v000001aaf753df50_0 .net "instruction", 31 0, v000001aaf7541a70_0;  alias, 1 drivers
v000001aaf753e270_0 .var "tempBranchTarget", 31 0;
v000001aaf753e810_0 .net "uModifier", 0 0, L_000001aaf754fae0;  1 drivers
E_000001aaf74cb090 .event anyedge, v000001aaf753e810_0, v000001aaf753d7d0_0, v000001aaf753df50_0;
E_000001aaf74cb7d0 .event anyedge, v000001aaf753df50_0, v000001aaf753e270_0, v000001aaf753e130_0;
L_000001aaf754fae0 .part v000001aaf7541a70_0, 16, 1;
L_000001aaf7551200 .part v000001aaf7541a70_0, 17, 1;
S_000001aaf7426590 .scope module, "isImmediate_mux" "mux_2x1" 10 51, 8 1 0, S_000001aaf74030f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001aaf74cb8d0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001aaf753e590_0 .net "input0", 31 0, v000001aaf7544db0_0;  alias, 1 drivers
v000001aaf753f2b0_0 .net "input1", 31 0, v000001aaf753d910_0;  alias, 1 drivers
v000001aaf753d870_0 .var "output_y", 31 0;
v000001aaf753e8b0_0 .net "selectLine", 0 0, v000001aaf753ef90_0;  1 drivers
E_000001aaf74cb2d0 .event anyedge, v000001aaf753e8b0_0, v000001aaf753d910_0, v000001aaf753e590_0;
S_000001aaf73fc210 .scope module, "isRet_Mux" "mux_2x1" 10 36, 8 1 0, S_000001aaf74030f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001aaf74cb3d0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001aaf753f0d0_0 .net "input0", 3 0, v000001aaf7540b40_0;  1 drivers
v000001aaf753d9b0_0 .net "input1", 3 0, v000001aaf753ee50_0;  1 drivers
v000001aaf753f3f0_0 .var "output_y", 3 0;
v000001aaf753d550_0 .net "selectLine", 0 0, v000001aaf753e090_0;  1 drivers
E_000001aaf74cac90 .event anyedge, v000001aaf753d550_0, v000001aaf753d9b0_0, v000001aaf753f0d0_0;
S_000001aaf73fc3a0 .scope module, "isStore_mux" "mux_2x1" 10 29, 8 1 0, S_000001aaf74030f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001aaf74cb710 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001aaf753e450_0 .net "input0", 3 0, v000001aaf753fa60_0;  1 drivers
v000001aaf753db90_0 .net "input1", 3 0, v000001aaf753f170_0;  1 drivers
v000001aaf753edb0_0 .var "output_y", 3 0;
v000001aaf753deb0_0 .net "selectLine", 0 0, v000001aaf753e310_0;  1 drivers
E_000001aaf74cae50 .event anyedge, v000001aaf753deb0_0, v000001aaf753db90_0, v000001aaf753e450_0;
S_000001aaf740bd90 .scope module, "controlUnit" "Control_Unit" 4 161, 12 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_IR";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 22 "controlBus";
v000001aaf753f920_0 .var "I", 0 0;
v000001aaf753f740_0 .net "Input_OF_IR", 31 0, v000001aaf7541a70_0;  alias, 1 drivers
v000001aaf75400a0_0 .var "controlBus", 21 0;
v000001aaf7540d20_0 .var "isAdd", 0 0;
v000001aaf75412c0_0 .var "isAnd", 0 0;
v000001aaf753f560_0 .var "isAsr", 0 0;
v000001aaf7540960_0 .var "isBeq", 0 0;
v000001aaf7540320_0 .var "isBgt", 0 0;
v000001aaf7540aa0_0 .var "isCall", 0 0;
v000001aaf753f9c0_0 .var "isCmp", 0 0;
v000001aaf7540780_0 .var "isDiv", 0 0;
v000001aaf7540fa0_0 .var "isImmediate", 0 0;
v000001aaf753f7e0_0 .var "isLd", 0 0;
v000001aaf75401e0_0 .var "isLsl", 0 0;
v000001aaf7540280_0 .var "isLsr", 0 0;
v000001aaf7540a00_0 .var "isMod", 0 0;
v000001aaf7540be0_0 .var "isMov", 0 0;
v000001aaf7540c80_0 .var "isMul", 0 0;
v000001aaf7541040_0 .var "isNot", 0 0;
v000001aaf7540e60_0 .var "isOr", 0 0;
v000001aaf7540000_0 .var "isRet", 0 0;
v000001aaf7541360_0 .var "isSt", 0 0;
v000001aaf753fd80_0 .var "isSub", 0 0;
v000001aaf75403c0_0 .var "isUbranch", 0 0;
v000001aaf7540f00_0 .var "isWb", 0 0;
v000001aaf753ff60_0 .var "op1", 0 0;
v000001aaf75410e0_0 .var "op2", 0 0;
v000001aaf7541180_0 .var "op3", 0 0;
v000001aaf7541220_0 .var "op4", 0 0;
v000001aaf7541400_0 .var "op5", 0 0;
v000001aaf753fe20_0 .net "reset", 0 0, v000001aaf7549cd0_0;  alias, 1 drivers
E_000001aaf74cb110/0 .event anyedge, v000001aaf753df50_0, v000001aaf7541400_0, v000001aaf7541220_0, v000001aaf7541180_0;
E_000001aaf74cb110/1 .event anyedge, v000001aaf75410e0_0, v000001aaf753ff60_0, v000001aaf753f920_0, v000001aaf7540be0_0;
E_000001aaf74cb110/2 .event anyedge, v000001aaf7541040_0, v000001aaf75412c0_0, v000001aaf7540e60_0, v000001aaf753f560_0;
E_000001aaf74cb110/3 .event anyedge, v000001aaf7540280_0, v000001aaf75401e0_0, v000001aaf7540a00_0, v000001aaf7540780_0;
E_000001aaf74cb110/4 .event anyedge, v000001aaf7540c80_0, v000001aaf753f9c0_0, v000001aaf753fd80_0, v000001aaf7540d20_0;
E_000001aaf74cb110/5 .event anyedge, v000001aaf7540aa0_0, v000001aaf75403c0_0, v000001aaf7540f00_0, v000001aaf7540fa0_0;
E_000001aaf74cb110/6 .event anyedge, v000001aaf7540000_0, v000001aaf7540320_0, v000001aaf7540960_0, v000001aaf753f7e0_0;
E_000001aaf74cb110/7 .event anyedge, v000001aaf7541360_0;
E_000001aaf74cb110 .event/or E_000001aaf74cb110/0, E_000001aaf74cb110/1, E_000001aaf74cb110/2, E_000001aaf74cb110/3, E_000001aaf74cb110/4, E_000001aaf74cb110/5, E_000001aaf74cb110/6, E_000001aaf74cb110/7;
E_000001aaf74cb810 .event posedge, v000001aaf753fe20_0;
S_000001aaf740bf20 .scope module, "data_memory" "memory" 4 129, 13 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "readData";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 32 "writeData";
v000001aaf753fec0_0 .net "address", 31 0, v000001aaf753f210_0;  alias, 1 drivers
v000001aaf7540140_0 .net "clk", 0 0, v000001aaf7550760_0;  alias, 1 drivers
v000001aaf7540dc0_0 .var/i "i", 31 0;
v000001aaf753f6a0 .array "memory", 536870912 0, 7 0;
v000001aaf753f600_0 .var "readData", 31 0;
v000001aaf753fb00_0 .net "reset", 0 0, v000001aaf7549cd0_0;  alias, 1 drivers
v000001aaf753f880_0 .net "writeData", 31 0, v000001aaf753a2f0_0;  alias, 1 drivers
v000001aaf753fba0_0 .net "writeEnable", 0 0, v000001aaf7539fd0_0;  alias, 1 drivers
E_000001aaf74cae90 .event negedge, v000001aaf7540140_0;
E_000001aaf74cba50 .event anyedge, v000001aaf753f210_0;
S_000001aaf744c050 .scope module, "ex_ma_latch" "EX_MA_Latch" 4 224, 14 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_EX_PC";
    .port_info 2 /INPUT 32 "ALU_Result";
    .port_info 3 /INPUT 32 "EX_op2";
    .port_info 4 /INPUT 32 "output_EX_IR";
    .port_info 5 /INPUT 22 "output_EX_controlBus";
    .port_info 6 /OUTPUT 32 "input_MA_PC";
    .port_info 7 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "input_MA_op2";
    .port_info 9 /OUTPUT 32 "input_MA_IR";
    .port_info 10 /OUTPUT 22 "input_MA_controlBus";
v000001aaf7540500_0 .net "ALU_Result", 31 0, v000001aaf74d4990_0;  alias, 1 drivers
v000001aaf753fc40_0 .net "EX_op2", 31 0, v000001aaf7539f30_0;  alias, 1 drivers
v000001aaf753fce0_0 .net "clk", 0 0, v000001aaf7550760_0;  alias, 1 drivers
v000001aaf7540460_0 .var "input_MA_ALU_Result", 31 0;
v000001aaf75405a0_0 .var "input_MA_IR", 31 0;
v000001aaf7540640_0 .var "input_MA_PC", 31 0;
v000001aaf75406e0_0 .var "input_MA_controlBus", 21 0;
v000001aaf7540820_0 .var "input_MA_op2", 31 0;
v000001aaf75408c0_0 .net "output_EX_IR", 31 0, v000001aaf753b150_0;  alias, 1 drivers
v000001aaf7542830_0 .net "output_EX_PC", 31 0, v000001aaf7539d50_0;  alias, 1 drivers
v000001aaf7542dd0_0 .net "output_EX_controlBus", 21 0, v000001aaf7539df0_0;  alias, 1 drivers
S_000001aaf744c1e0 .scope module, "iFetch" "IF_cycle" 4 140, 15 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputPC";
    .port_info 3 /INPUT 1 "is_Branch_Taken";
    .port_info 4 /INPUT 32 "branchPC";
    .port_info 5 /INPUT 1 "isDataInterLock";
    .port_info 6 /OUTPUT 32 "IR";
    .port_info 7 /OUTPUT 32 "outputPC";
v000001aaf7542b50_0 .net "IR", 31 0, v000001aaf7542010_0;  alias, 1 drivers
v000001aaf75428d0_0 .var "PC", 31 0;
L_000001aaf75515a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001aaf7543050_0 .net/2u *"_ivl_0", 31 0, L_000001aaf75515a8;  1 drivers
v000001aaf7542290_0 .var "address", 31 0;
v000001aaf7541b10_0 .net "branchPC", 31 0, v000001aaf753a110_0;  alias, 1 drivers
v000001aaf75425b0_0 .net "clk", 0 0, v000001aaf7550760_0;  alias, 1 drivers
v000001aaf75421f0_0 .net "inputPC", 31 0, v000001aaf7547cc0_0;  alias, 1 drivers
v000001aaf7542330_0 .net "isDataInterLock", 0 0, v000001aaf7543230_0;  alias, 1 drivers
v000001aaf7542970_0 .net "is_Branch_Taken", 0 0, v000001aaf753b010_0;  alias, 1 drivers
v000001aaf7541c50_0 .net "mux_nextPC", 31 0, v000001aaf7542150_0;  1 drivers
v000001aaf7542f10_0 .var "outputPC", 31 0;
v000001aaf7542bf0_0 .net "reset", 0 0, v000001aaf7549cd0_0;  alias, 1 drivers
E_000001aaf74cb210/0 .event negedge, v000001aaf7540140_0;
E_000001aaf74cb210/1 .event posedge, v000001aaf753fe20_0;
E_000001aaf74cb210 .event/or E_000001aaf74cb210/0, E_000001aaf74cb210/1;
L_000001aaf75512a0 .arith/sum 32, v000001aaf75428d0_0, L_000001aaf75515a8;
S_000001aaf7544070 .scope module, "iMemory" "InstructionMemory" 15 28, 16 2 0, S_000001aaf744c1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001aaf7541f70_0 .net "address", 31 0, v000001aaf7542290_0;  1 drivers
v000001aaf7541bb0_0 .var/i "file", 31 0;
v000001aaf7542e70_0 .var/i "i", 31 0;
v000001aaf7542010_0 .var "instruction", 31 0;
v000001aaf7541610 .array "instructionMemory", 4095 0, 7 0;
v000001aaf7541ed0_0 .var/i "readResult", 31 0;
v000001aaf7542a10_0 .var "temp", 31 0;
E_000001aaf74cb850 .event anyedge, v000001aaf7541f70_0;
S_000001aaf7544200 .scope module, "pc_mux" "mux_2x1" 15 16, 8 1 0, S_000001aaf744c1e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001aaf74cb490 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001aaf75420b0_0 .net "input0", 31 0, L_000001aaf75512a0;  1 drivers
v000001aaf7542fb0_0 .net "input1", 31 0, v000001aaf753a110_0;  alias, 1 drivers
v000001aaf7542150_0 .var "output_y", 31 0;
v000001aaf7542790_0 .net "selectLine", 0 0, v000001aaf753b010_0;  alias, 1 drivers
E_000001aaf74cb950 .event anyedge, v000001aaf753b010_0, v000001aaf753a110_0, v000001aaf75420b0_0;
S_000001aaf7543a30 .scope module, "is_data_interlock" "data_interlock" 4 280, 17 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "OF_instruction";
    .port_info 1 /INPUT 32 "input_EX_IR";
    .port_info 2 /INPUT 32 "input_MA_IR";
    .port_info 3 /INPUT 32 "input_RW_IR";
    .port_info 4 /OUTPUT 1 "isDataInterLock";
v000001aaf75423d0_0 .var "EX_dest", 3 0;
v000001aaf7543370_0 .var "EX_opcode", 4 0;
v000001aaf7542650_0 .var "MA_dest", 3 0;
v000001aaf7542470_0 .var "MA_opcode", 4 0;
v000001aaf7541cf0_0 .var "OF_hasSrc1", 0 0;
v000001aaf7543410_0 .var "OF_hasSrc2", 0 0;
v000001aaf7541890_0 .net "OF_instruction", 31 0, v000001aaf7541a70_0;  alias, 1 drivers
v000001aaf7541570_0 .var "OF_opcode", 4 0;
v000001aaf7542ab0_0 .var "RW_dest", 3 0;
v000001aaf7542c90_0 .var "RW_opcode", 4 0;
v000001aaf75419d0_0 .net "input_EX_IR", 31 0, v000001aaf7545a30_0;  alias, 1 drivers
v000001aaf7542d30_0 .net "input_MA_IR", 31 0, v000001aaf75405a0_0;  alias, 1 drivers
v000001aaf75430f0_0 .net "input_RW_IR", 31 0, v000001aaf7545850_0;  alias, 1 drivers
v000001aaf7543230_0 .var "isDataInterLock", 0 0;
v000001aaf75416b0_0 .var "is_EX_write", 0 0;
v000001aaf7542510_0 .var "is_MA_write", 0 0;
v000001aaf7543190_0 .var "is_OF_read", 0 0;
v000001aaf75432d0_0 .var "is_RW_write", 0 0;
v000001aaf7541750_0 .var "ra", 3 0;
v000001aaf75417f0_0 .var "src1", 3 0;
v000001aaf7541930_0 .var "src2", 3 0;
E_000001aaf74cb610/0 .event anyedge, v000001aaf7543190_0, v000001aaf753df50_0, v000001aaf7541570_0, v000001aaf7541750_0;
E_000001aaf74cb610/1 .event anyedge, v000001aaf75416b0_0, v000001aaf7539cb0_0, v000001aaf7543370_0, v000001aaf7541cf0_0;
E_000001aaf74cb610/2 .event anyedge, v000001aaf75417f0_0, v000001aaf75423d0_0, v000001aaf7543410_0, v000001aaf7541930_0;
E_000001aaf74cb610/3 .event anyedge, v000001aaf7542510_0, v000001aaf753e4f0_0, v000001aaf7542470_0, v000001aaf7542650_0;
E_000001aaf74cb610/4 .event anyedge, v000001aaf75432d0_0, v000001aaf75430f0_0, v000001aaf7542c90_0, v000001aaf7542ab0_0;
E_000001aaf74cb610 .event/or E_000001aaf74cb610/0, E_000001aaf74cb610/1, E_000001aaf74cb610/2, E_000001aaf74cb610/3, E_000001aaf74cb610/4;
E_000001aaf74cad10/0 .event anyedge, v000001aaf753df50_0, v000001aaf7539cb0_0, v000001aaf753e4f0_0, v000001aaf75430f0_0;
E_000001aaf74cad10/1 .event anyedge, v000001aaf7541570_0, v000001aaf7543370_0, v000001aaf7542470_0, v000001aaf7542c90_0;
E_000001aaf74cad10 .event/or E_000001aaf74cad10/0, E_000001aaf74cad10/1;
S_000001aaf7544390 .scope module, "latch_if_of" "IF_OF_Latch" 4 151, 18 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_IF_PC";
    .port_info 2 /INPUT 32 "IF_instruction";
    .port_info 3 /INPUT 1 "isDataInterLock";
    .port_info 4 /INPUT 1 "isBranchInterLock";
    .port_info 5 /OUTPUT 32 "Input_OF_PC";
    .port_info 6 /OUTPUT 32 "OF_instruction";
v000001aaf75426f0_0 .net "IF_instruction", 31 0, v000001aaf7542010_0;  alias, 1 drivers
v000001aaf7541d90_0 .var "Input_OF_PC", 31 0;
v000001aaf7541a70_0 .var "OF_instruction", 31 0;
v000001aaf7541e30_0 .net "clk", 0 0, v000001aaf7550760_0;  alias, 1 drivers
v000001aaf7545670_0 .net "isBranchInterLock", 0 0, v000001aaf753b010_0;  alias, 1 drivers
v000001aaf7545ad0_0 .net "isDataInterLock", 0 0, v000001aaf7543230_0;  alias, 1 drivers
v000001aaf75449f0_0 .net "output_IF_PC", 31 0, v000001aaf7542f10_0;  alias, 1 drivers
S_000001aaf7543ee0 .scope module, "ma_ra_latch" "MA_RW_Latch" 4 255, 19 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_MA_PC";
    .port_info 2 /INPUT 32 "output_MA_ALU_Result";
    .port_info 3 /INPUT 32 "output_MA_IR";
    .port_info 4 /INPUT 22 "output_MA_controlBus";
    .port_info 5 /INPUT 32 "MA_Ld_Result";
    .port_info 6 /OUTPUT 32 "input_RW_PC";
    .port_info 7 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 8 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 9 /OUTPUT 32 "input_RW_IR";
    .port_info 10 /OUTPUT 22 "input_RW_controlBus";
v000001aaf7545030_0 .net "MA_Ld_Result", 31 0, v000001aaf753a1b0_0;  alias, 1 drivers
v000001aaf75446d0_0 .net "clk", 0 0, v000001aaf7550760_0;  alias, 1 drivers
v000001aaf7544630_0 .var "input_RW_ALU_Result", 31 0;
v000001aaf7545850_0 .var "input_RW_IR", 31 0;
v000001aaf75462f0_0 .var "input_RW_Ld_Result", 31 0;
v000001aaf75457b0_0 .var "input_RW_PC", 31 0;
v000001aaf7546390_0 .var "input_RW_controlBus", 21 0;
v000001aaf75461b0_0 .net "output_MA_ALU_Result", 31 0, v000001aaf753f210_0;  alias, 1 drivers
v000001aaf75458f0_0 .net "output_MA_IR", 31 0, v000001aaf753d690_0;  alias, 1 drivers
v000001aaf7544d10_0 .net "output_MA_PC", 31 0, v000001aaf753d5f0_0;  alias, 1 drivers
v000001aaf75455d0_0 .net "output_MA_controlBus", 21 0, v000001aaf753e3b0_0;  alias, 1 drivers
S_000001aaf7543580 .scope module, "of_ex_latch" "OF_EX_Latch" 4 185, 20 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_OF_PC";
    .port_info 2 /INPUT 32 "OF_branchTarget";
    .port_info 3 /INPUT 32 "Operand_OF_A";
    .port_info 4 /INPUT 32 "Operand_OF_B";
    .port_info 5 /INPUT 32 "Operand_OF_2";
    .port_info 6 /INPUT 32 "output_OF_IR";
    .port_info 7 /INPUT 22 "Output_OF_controlBus";
    .port_info 8 /INPUT 1 "isDataInterLock";
    .port_info 9 /INPUT 1 "isBranchInterLock";
    .port_info 10 /OUTPUT 32 "input_EX_PC";
    .port_info 11 /OUTPUT 32 "EX_branchTarget";
    .port_info 12 /OUTPUT 32 "Operand_EX_A";
    .port_info 13 /OUTPUT 32 "Operand_EX_B";
    .port_info 14 /OUTPUT 32 "Operand_EX_2";
    .port_info 15 /OUTPUT 32 "input_EX_IR";
    .port_info 16 /OUTPUT 22 "Input_EX_controlBus";
v000001aaf75450d0_0 .var "EX_branchTarget", 31 0;
v000001aaf7545170_0 .var "Input_EX_controlBus", 21 0;
v000001aaf7545c10_0 .net "OF_branchTarget", 31 0, v000001aaf753daf0_0;  alias, 1 drivers
v000001aaf7545df0_0 .var "Operand_EX_2", 31 0;
v000001aaf75453f0_0 .var "Operand_EX_A", 31 0;
v000001aaf75448b0_0 .var "Operand_EX_B", 31 0;
v000001aaf7545990_0 .net "Operand_OF_2", 31 0, v000001aaf753eef0_0;  alias, 1 drivers
v000001aaf7544770_0 .net "Operand_OF_A", 31 0, v000001aaf753dcd0_0;  alias, 1 drivers
v000001aaf7544810_0 .net "Operand_OF_B", 31 0, v000001aaf753d870_0;  alias, 1 drivers
v000001aaf7545f30_0 .net "Output_OF_controlBus", 21 0, v000001aaf753de10_0;  alias, 1 drivers
v000001aaf7545fd0_0 .net "clk", 0 0, v000001aaf7550760_0;  alias, 1 drivers
v000001aaf7545a30_0 .var "input_EX_IR", 31 0;
v000001aaf7545e90_0 .var "input_EX_PC", 31 0;
v000001aaf7544f90_0 .net "isBranchInterLock", 0 0, v000001aaf753b010_0;  alias, 1 drivers
v000001aaf7546430_0 .net "isDataInterLock", 0 0, v000001aaf7543230_0;  alias, 1 drivers
v000001aaf7546250_0 .net "output_OF_IR", 31 0, v000001aaf753ec70_0;  alias, 1 drivers
v000001aaf7545530_0 .net "output_OF_PC", 31 0, v000001aaf753f030_0;  alias, 1 drivers
S_000001aaf7543710 .scope module, "r_File_processor" "registerFile" 4 115, 21 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 4 "operand1";
    .port_info 4 /INPUT 4 "operand2";
    .port_info 5 /INPUT 4 "dReg";
    .port_info 6 /INPUT 1 "writeEnable";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "output_register_file";
v000001aaf7545d50_0 .net "clk", 0 0, v000001aaf7550760_0;  alias, 1 drivers
v000001aaf7546110_0 .net "dReg", 3 0, v000001aaf7545cb0_0;  alias, 1 drivers
v000001aaf7544ef0_0 .var/i "k", 31 0;
v000001aaf7544590_0 .net "operand1", 3 0, v000001aaf753f3f0_0;  alias, 1 drivers
v000001aaf7545710_0 .net "operand2", 3 0, v000001aaf753edb0_0;  alias, 1 drivers
v000001aaf7545b70_0 .var "output_register_file", 31 0;
v000001aaf7544950_0 .var "rdData1", 31 0;
v000001aaf7544db0_0 .var "rdData2", 31 0;
v000001aaf7544a90 .array "registerfile", 15 0, 31 0;
v000001aaf7544b30_0 .net "reset", 0 0, v000001aaf7549cd0_0;  alias, 1 drivers
v000001aaf7544bd0_0 .var "temp", 0 0;
v000001aaf7544c70_0 .net "wrData", 31 0, v000001aaf7546fa0_0;  alias, 1 drivers
v000001aaf7544e50_0 .net "writeEnable", 0 0, v000001aaf7546780_0;  alias, 1 drivers
v000001aaf7544a90_0 .array/port v000001aaf7544a90, 0;
v000001aaf7544a90_1 .array/port v000001aaf7544a90, 1;
v000001aaf7544a90_2 .array/port v000001aaf7544a90, 2;
E_000001aaf74cb4d0/0 .event anyedge, v000001aaf753f3f0_0, v000001aaf7544a90_0, v000001aaf7544a90_1, v000001aaf7544a90_2;
v000001aaf7544a90_3 .array/port v000001aaf7544a90, 3;
v000001aaf7544a90_4 .array/port v000001aaf7544a90, 4;
v000001aaf7544a90_5 .array/port v000001aaf7544a90, 5;
v000001aaf7544a90_6 .array/port v000001aaf7544a90, 6;
E_000001aaf74cb4d0/1 .event anyedge, v000001aaf7544a90_3, v000001aaf7544a90_4, v000001aaf7544a90_5, v000001aaf7544a90_6;
v000001aaf7544a90_7 .array/port v000001aaf7544a90, 7;
v000001aaf7544a90_8 .array/port v000001aaf7544a90, 8;
v000001aaf7544a90_9 .array/port v000001aaf7544a90, 9;
v000001aaf7544a90_10 .array/port v000001aaf7544a90, 10;
E_000001aaf74cb4d0/2 .event anyedge, v000001aaf7544a90_7, v000001aaf7544a90_8, v000001aaf7544a90_9, v000001aaf7544a90_10;
v000001aaf7544a90_11 .array/port v000001aaf7544a90, 11;
v000001aaf7544a90_12 .array/port v000001aaf7544a90, 12;
v000001aaf7544a90_13 .array/port v000001aaf7544a90, 13;
v000001aaf7544a90_14 .array/port v000001aaf7544a90, 14;
E_000001aaf74cb4d0/3 .event anyedge, v000001aaf7544a90_11, v000001aaf7544a90_12, v000001aaf7544a90_13, v000001aaf7544a90_14;
v000001aaf7544a90_15 .array/port v000001aaf7544a90, 15;
E_000001aaf74cb4d0/4 .event anyedge, v000001aaf7544a90_15, v000001aaf753edb0_0;
E_000001aaf74cb4d0 .event/or E_000001aaf74cb4d0/0, E_000001aaf74cb4d0/1, E_000001aaf74cb4d0/2, E_000001aaf74cb4d0/3, E_000001aaf74cb4d0/4;
S_000001aaf75438a0 .scope module, "rw_stage" "RW_stage" 4 269, 22 1 0, S_000001aaf73edd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_RW_PC";
    .port_info 1 /INPUT 32 "input_RW_Ld_Result";
    .port_info 2 /INPUT 32 "input_RW_ALU_Result";
    .port_info 3 /INPUT 32 "input_RW_IR";
    .port_info 4 /INPUT 22 "input_RW_controlBus";
    .port_info 5 /OUTPUT 32 "RW_Data_value";
    .port_info 6 /OUTPUT 4 "RW_rd";
    .port_info 7 /OUTPUT 1 "RW_isWb";
v000001aaf75475e0_0 .net "RW_Data_value", 31 0, v000001aaf7546fa0_0;  alias, 1 drivers
v000001aaf7546780_0 .var "RW_isWb", 0 0;
v000001aaf7548260_0 .net "RW_rd", 3 0, v000001aaf7545cb0_0;  alias, 1 drivers
L_000001aaf75515f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001aaf7547180_0 .net/2u *"_ivl_0", 31 0, L_000001aaf75515f0;  1 drivers
v000001aaf7547360_0 .net "input_RW_ALU_Result", 31 0, v000001aaf7544630_0;  alias, 1 drivers
v000001aaf7548440_0 .net "input_RW_IR", 31 0, v000001aaf7545850_0;  alias, 1 drivers
v000001aaf75472c0_0 .net "input_RW_Ld_Result", 31 0, v000001aaf75462f0_0;  alias, 1 drivers
v000001aaf75466e0_0 .net "input_RW_PC", 31 0, v000001aaf75457b0_0;  alias, 1 drivers
v000001aaf7546d20_0 .net "input_RW_controlBus", 21 0, v000001aaf7546390_0;  alias, 1 drivers
v000001aaf7547b80_0 .var "isCall", 0 0;
v000001aaf7547e00_0 .var "isLd", 0 0;
v000001aaf7546820_0 .var "mux_selectLines", 1 0;
v000001aaf75465a0_0 .var "ra", 3 0;
v000001aaf7547ea0_0 .var "rd", 3 0;
E_000001aaf74caf90 .event anyedge, v000001aaf7546390_0, v000001aaf75430f0_0, v000001aaf75452b0_0, v000001aaf7547e00_0;
L_000001aaf754fe00 .arith/sum 32, v000001aaf75457b0_0, L_000001aaf75515f0;
S_000001aaf7543bc0 .scope module, "isCall_mux" "mux_2x1" 22 28, 8 1 0, S_000001aaf75438a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001aaf74cb350 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001aaf7545210_0 .net "input0", 3 0, v000001aaf7547ea0_0;  1 drivers
v000001aaf7545490_0 .net "input1", 3 0, v000001aaf75465a0_0;  1 drivers
v000001aaf7545cb0_0 .var "output_y", 3 0;
v000001aaf75452b0_0 .net "selectLine", 0 0, v000001aaf7547b80_0;  1 drivers
E_000001aaf74cafd0 .event anyedge, v000001aaf75452b0_0, v000001aaf7545490_0, v000001aaf7545210_0;
S_000001aaf7543d50 .scope module, "isLD_or_isCall_MUX" "mux_3x1" 22 20, 23 1 0, S_000001aaf75438a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 32 "input2";
    .port_info 4 /INPUT 2 "selectLine";
P_000001aaf74cb990 .param/l "regSize" 0 23 1, +C4<00000000000000000000000000100000>;
v000001aaf7545350_0 .net "input0", 31 0, v000001aaf7544630_0;  alias, 1 drivers
v000001aaf7546aa0_0 .net "input1", 31 0, v000001aaf75462f0_0;  alias, 1 drivers
v000001aaf7546960_0 .net "input2", 31 0, L_000001aaf754fe00;  1 drivers
v000001aaf7546fa0_0 .var "output_y", 31 0;
v000001aaf7548300_0 .net "selectLine", 1 0, v000001aaf7546820_0;  1 drivers
E_000001aaf74cb510 .event anyedge, v000001aaf7548300_0, v000001aaf7544630_0, v000001aaf75462f0_0, v000001aaf7546960_0;
    .scope S_000001aaf74d9470;
T_0 ;
    %wait E_000001aaf74c8310;
    %load/vec4 v000001aaf74d4850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001aaf74d4210_0;
    %store/vec4 v000001aaf74d4a30_0, 0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001aaf74d4170_0;
    %store/vec4 v000001aaf74d4a30_0, 0, 10;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001aaf7543710;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf7544bd0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001aaf7543710;
T_2 ;
    %wait E_000001aaf74cb4d0;
    %load/vec4 v000001aaf7544590_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001aaf7544a90, 4;
    %store/vec4 v000001aaf7544950_0, 0, 32;
    %load/vec4 v000001aaf7545710_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001aaf7544a90, 4;
    %store/vec4 v000001aaf7544db0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001aaf7543710;
T_3 ;
    %wait E_000001aaf74cae90;
    %load/vec4 v000001aaf7544b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aaf7544ef0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001aaf7544ef0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001aaf7544ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aaf7544a90, 0, 4;
    %load/vec4 v000001aaf7544ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aaf7544ef0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001aaf7544e50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v000001aaf7546110_0;
    %pushi/vec4 14, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v000001aaf7546110_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001aaf7544c70_0;
    %load/vec4 v000001aaf7546110_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aaf7544a90, 0, 4;
T_3.4 ;
T_3.1 ;
    %load/vec4 v000001aaf7546110_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001aaf7544a90, 4;
    %assign/vec4 v000001aaf7545b70_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001aaf740bf20;
T_4 ;
    %wait E_000001aaf74cba50;
    %load/vec4 v000001aaf753fec0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001aaf753f6a0, 4;
    %load/vec4 v000001aaf753fec0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001aaf753f6a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf753fec0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001aaf753f6a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001aaf753fec0_0;
    %load/vec4a v000001aaf753f6a0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aaf753f600_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001aaf740bf20;
T_5 ;
    %wait E_000001aaf74cae90;
    %load/vec4 v000001aaf753fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001aaf753f880_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001aaf753fec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aaf753f6a0, 0, 4;
    %load/vec4 v000001aaf753f880_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001aaf753fec0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aaf753f6a0, 0, 4;
    %load/vec4 v000001aaf753f880_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001aaf753fec0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aaf753f6a0, 0, 4;
    %load/vec4 v000001aaf753f880_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001aaf753fec0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aaf753f6a0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001aaf740bf20;
T_6 ;
    %wait E_000001aaf74cb810;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aaf7540dc0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001aaf7540dc0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001aaf7540dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aaf753f6a0, 0, 4;
    %load/vec4 v000001aaf7540dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aaf7540dc0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001aaf7544200;
T_7 ;
    %wait E_000001aaf74cb950;
    %load/vec4 v000001aaf7542790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001aaf7542fb0_0;
    %store/vec4 v000001aaf7542150_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001aaf75420b0_0;
    %store/vec4 v000001aaf7542150_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001aaf7544070;
T_8 ;
    %vpi_func 16 16 "$fopen" 32, "instructions.hex", "r" {0 0 0};
    %store/vec4 v000001aaf7541bb0_0, 0, 32;
    %load/vec4 v000001aaf7541bb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 16 18 "$display", "Error: Could not open file." {0 0 0};
    %vpi_call 16 19 "$finish" {0 0 0};
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aaf7542e70_0, 0, 32;
T_8.2 ;
    %vpi_func 16 24 "$feof" 32, v000001aaf7541bb0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %vpi_func 16 25 "$fscanf" 32, v000001aaf7541bb0_0, "%h\012", v000001aaf7542a10_0 {0 0 0};
    %store/vec4 v000001aaf7541ed0_0, 0, 32;
    %load/vec4 v000001aaf7541ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_8.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542a10_0;
    %cmpi/e 0, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_8.6;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 16 30 "$display", "Reached a blank line or end of file at index %0d", v000001aaf7542e70_0 {0 0 0};
    %vpi_call 16 31 "$finish" {0 0 0};
T_8.4 ;
    %load/vec4 v000001aaf7542a10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001aaf7542e70_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001aaf7541610, 4, 0;
    %load/vec4 v000001aaf7542a10_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001aaf7542e70_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001aaf7541610, 4, 0;
    %load/vec4 v000001aaf7542a10_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001aaf7542e70_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001aaf7541610, 4, 0;
    %load/vec4 v000001aaf7542a10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001aaf7542e70_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001aaf7541610, 4, 0;
    %load/vec4 v000001aaf7542e70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aaf7542e70_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 16 45 "$fclose", v000001aaf7541bb0_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001aaf7541610, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001aaf7541610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001aaf7541610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001aaf7541610, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 16 48 "$display", "Instruction at address 0 (little-endian): %h", S<0,vec4,u32> {1 0 0};
    %end;
    .thread T_8;
    .scope S_000001aaf7544070;
T_9 ;
    %wait E_000001aaf74cb850;
    %load/vec4 v000001aaf7541f70_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001aaf7541610, 4;
    %load/vec4 v000001aaf7541f70_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001aaf7541610, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7541f70_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001aaf7541610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001aaf7541f70_0;
    %load/vec4a v000001aaf7541610, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aaf7542010_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001aaf744c1e0;
T_10 ;
    %wait E_000001aaf74cb210;
    %load/vec4 v000001aaf7542bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aaf75428d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001aaf7542330_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001aaf75428d0_0;
    %assign/vec4 v000001aaf7542290_0, 0;
    %load/vec4 v000001aaf75428d0_0;
    %assign/vec4 v000001aaf7542f10_0, 0;
    %load/vec4 v000001aaf7541c50_0;
    %assign/vec4 v000001aaf75428d0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001aaf7544390;
T_11 ;
    %wait E_000001aaf74cae90;
    %load/vec4 v000001aaf7545ad0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000001aaf75449f0_0;
    %assign/vec4 v000001aaf7541d90_0, 0;
    %load/vec4 v000001aaf75426f0_0;
    %assign/vec4 v000001aaf7541a70_0, 0;
T_11.0 ;
    %load/vec4 v000001aaf7545670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aaf7541d90_0, 0;
    %pushi/vec4 1744830464, 0, 32;
    %assign/vec4 v000001aaf7541a70_0, 0;
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001aaf740bd90;
T_12 ;
    %wait E_000001aaf74cb810;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001aaf75400a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001aaf740bd90;
T_13 ;
    %wait E_000001aaf74cb110;
    %load/vec4 v000001aaf753f740_0;
    %parti/s 1, 26, 6;
    %assign/vec4 v000001aaf753f920_0, 0;
    %load/vec4 v000001aaf753f740_0;
    %parti/s 1, 27, 6;
    %assign/vec4 v000001aaf753ff60_0, 0;
    %load/vec4 v000001aaf753f740_0;
    %parti/s 1, 28, 6;
    %assign/vec4 v000001aaf75410e0_0, 0;
    %load/vec4 v000001aaf753f740_0;
    %parti/s 1, 29, 6;
    %assign/vec4 v000001aaf7541180_0, 0;
    %load/vec4 v000001aaf753f740_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v000001aaf7541220_0, 0;
    %load/vec4 v000001aaf753f740_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001aaf7541400_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %assign/vec4 v000001aaf7541360_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %assign/vec4 v000001aaf753f7e0_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %assign/vec4 v000001aaf7540960_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %assign/vec4 v000001aaf7540320_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %assign/vec4 v000001aaf7540000_0, 0;
    %load/vec4 v000001aaf753f920_0;
    %assign/vec4 v000001aaf7540fa0_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.1, 9;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541180_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %load/vec4 v000001aaf7541220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.2, 9;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %or;
T_13.2;
    %and;
    %or;
T_13.1;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.0, 8;
    %load/vec4 v000001aaf7541400_0;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %or;
T_13.0;
    %assign/vec4 v000001aaf7540f00_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.3, 8;
    %load/vec4 v000001aaf7541180_0;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %or;
T_13.3;
    %and;
    %assign/vec4 v000001aaf75403c0_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %assign/vec4 v000001aaf7540aa0_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.4, 8;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %or;
T_13.4;
    %assign/vec4 v000001aaf7540d20_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %assign/vec4 v000001aaf753fd80_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %assign/vec4 v000001aaf753f9c0_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %assign/vec4 v000001aaf7540c80_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %assign/vec4 v000001aaf7540780_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %assign/vec4 v000001aaf7540a00_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %assign/vec4 v000001aaf75401e0_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %assign/vec4 v000001aaf7540280_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %assign/vec4 v000001aaf753f560_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %assign/vec4 v000001aaf7540e60_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %inv;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %assign/vec4 v000001aaf75412c0_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %inv;
    %and;
    %assign/vec4 v000001aaf7541040_0, 0;
    %load/vec4 v000001aaf7541400_0;
    %inv;
    %load/vec4 v000001aaf7541220_0;
    %and;
    %load/vec4 v000001aaf7541180_0;
    %inv;
    %and;
    %load/vec4 v000001aaf75410e0_0;
    %inv;
    %and;
    %load/vec4 v000001aaf753ff60_0;
    %and;
    %assign/vec4 v000001aaf7540be0_0, 0;
    %load/vec4 v000001aaf7540be0_0;
    %load/vec4 v000001aaf7541040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf75412c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540e60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf753f560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf75401e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540a00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540c80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf753f9c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf753fd80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf75403c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540fa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7540960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf753f7e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aaf7541360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aaf75400a0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001aaf73fc3a0;
T_14 ;
    %wait E_000001aaf74cae50;
    %load/vec4 v000001aaf753deb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001aaf753db90_0;
    %store/vec4 v000001aaf753edb0_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001aaf753e450_0;
    %store/vec4 v000001aaf753edb0_0, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001aaf73fc210;
T_15 ;
    %wait E_000001aaf74cac90;
    %load/vec4 v000001aaf753d550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001aaf753d9b0_0;
    %store/vec4 v000001aaf753f3f0_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001aaf753f0d0_0;
    %store/vec4 v000001aaf753f3f0_0, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001aaf7426400;
T_16 ;
    %wait E_000001aaf74cb7d0;
    %load/vec4 v000001aaf753df50_0;
    %parti/s 27, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aaf753e270_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v000001aaf753e270_0;
    %parti/s 1, 28, 6;
    %replicate 3;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aaf753e270_0, 4, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aaf753e270_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v000001aaf753e270_0;
    %load/vec4 v000001aaf753e130_0;
    %add;
    %assign/vec4 v000001aaf753daf0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001aaf7426400;
T_17 ;
    %wait E_000001aaf74cb090;
    %load/vec4 v000001aaf753e810_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v000001aaf753d7d0_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001aaf753df50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001aaf753df50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aaf753d910_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001aaf753e810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001aaf753df50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aaf753d910_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v000001aaf753d7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v000001aaf753df50_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v000001aaf753d910_0, 0;
T_17.5 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001aaf7426590;
T_18 ;
    %wait E_000001aaf74cb2d0;
    %load/vec4 v000001aaf753e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001aaf753f2b0_0;
    %store/vec4 v000001aaf753d870_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001aaf753e590_0;
    %store/vec4 v000001aaf753d870_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001aaf74030f0;
T_19 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001aaf753ee50_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_000001aaf74030f0;
T_20 ;
    %wait E_000001aaf74cb550;
    %load/vec4 v000001aaf753dc30_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v000001aaf753f170_0, 0;
    %load/vec4 v000001aaf753dc30_0;
    %parti/s 4, 18, 6;
    %assign/vec4 v000001aaf7540b40_0, 0;
    %load/vec4 v000001aaf753dc30_0;
    %parti/s 4, 14, 5;
    %assign/vec4 v000001aaf753fa60_0, 0;
    %load/vec4 v000001aaf753ebd0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001aaf753e310_0, 0;
    %load/vec4 v000001aaf753ebd0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001aaf753e090_0, 0;
    %load/vec4 v000001aaf753ebd0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v000001aaf753ef90_0, 0;
    %load/vec4 v000001aaf753ed10_0;
    %assign/vec4 v000001aaf753f030_0, 0;
    %load/vec4 v000001aaf753dc30_0;
    %assign/vec4 v000001aaf753ec70_0, 0;
    %load/vec4 v000001aaf753eb30_0;
    %assign/vec4 v000001aaf753eef0_0, 0;
    %load/vec4 v000001aaf753e1d0_0;
    %assign/vec4 v000001aaf753dcd0_0, 0;
    %load/vec4 v000001aaf753ebd0_0;
    %assign/vec4 v000001aaf753de10_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001aaf7543580;
T_21 ;
    %wait E_000001aaf74cae90;
    %load/vec4 v000001aaf7546430_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_21.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7544f90_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_21.2;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 1744830464, 0, 32;
    %assign/vec4 v000001aaf7545a30_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001aaf7545170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aaf75453f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aaf75448b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aaf7545df0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001aaf7545f30_0;
    %assign/vec4 v000001aaf7545170_0, 0;
    %load/vec4 v000001aaf7545530_0;
    %assign/vec4 v000001aaf7545e90_0, 0;
    %load/vec4 v000001aaf7545c10_0;
    %assign/vec4 v000001aaf75450d0_0, 0;
    %load/vec4 v000001aaf7544770_0;
    %assign/vec4 v000001aaf75453f0_0, 0;
    %load/vec4 v000001aaf7544810_0;
    %assign/vec4 v000001aaf75448b0_0, 0;
    %load/vec4 v000001aaf7545990_0;
    %assign/vec4 v000001aaf7545df0_0, 0;
    %load/vec4 v000001aaf7546250_0;
    %assign/vec4 v000001aaf7545a30_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001aaf73f0f30;
T_22 ;
    %wait E_000001aaf74cb790;
    %load/vec4 v000001aaf753a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001aaf753a4d0_0;
    %store/vec4 v000001aaf753a110_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001aaf753b3d0_0;
    %store/vec4 v000001aaf753a110_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001aaf73f0da0;
T_23 ;
    %wait E_000001aaf74cb150;
    %load/vec4 v000001aaf7539b70_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001aaf7539990_0, 0;
    %load/vec4 v000001aaf7539b70_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001aaf75395d0_0, 0;
    %load/vec4 v000001aaf7539b70_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001aaf7539850_0, 0;
    %load/vec4 v000001aaf7539b70_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001aaf7539a30_0, 0;
    %load/vec4 v000001aaf75395d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v000001aaf7539530_0;
    %parti/s 1, 0, 2;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/1 T_23.1, 8;
    %load/vec4 v000001aaf7539850_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.3, 10;
    %load/vec4 v000001aaf7539530_0;
    %parti/s 1, 1, 2;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.1;
    %flag_get/vec4 8;
    %jmp/1 T_23.0, 8;
    %load/vec4 v000001aaf7539a30_0;
    %or;
T_23.0;
    %assign/vec4 v000001aaf753b010_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001aaf73e8090;
T_24 ;
    %wait E_000001aaf74cab50;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001aaf753a930_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000001aaf7539670_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000001aaf75397b0_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001aaf753abb0_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001aaf753b330_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001aaf753acf0_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001aaf753a070_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001aaf753a750_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v000001aaf753ad90_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 9, 5;
    %store/vec4 v000001aaf753a9d0_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 10, 5;
    %store/vec4 v000001aaf753ab10_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 11, 5;
    %store/vec4 v000001aaf753a7f0_0, 0, 1;
    %load/vec4 v000001aaf74d48f0_0;
    %parti/s 1, 12, 5;
    %store/vec4 v000001aaf753b290_0, 0, 1;
    %load/vec4 v000001aaf753a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %load/vec4 v000001aaf753a570_0;
    %add;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001aaf7539670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %load/vec4 v000001aaf753a570_0;
    %sub;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001aaf75397b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %load/vec4 v000001aaf753a570_0;
    %sub;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %load/vec4 v000001aaf74d4990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001aaf7539710_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001aaf74d4990_0;
    %cmp/s;
    %flag_get/vec4 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001aaf7539710_0, 4, 1;
    %vpi_call 6 47 "$display", "flag 1:  %b | flag 0:  %b  ALU result %d ", &PV<v000001aaf7539710_0, 1, 1>, &PV<v000001aaf7539710_0, 0, 1>, v000001aaf74d4990_0 {0 0 0};
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v000001aaf753abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %load/vec4 v000001aaf753a570_0;
    %mul;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v000001aaf753b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %load/vec4 v000001aaf753a570_0;
    %div;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v000001aaf753acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %load/vec4 v000001aaf753a570_0;
    %mod;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v000001aaf753a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %ix/getv 4, v000001aaf753a570_0;
    %shiftl 4;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v000001aaf753a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %ix/getv 4, v000001aaf753a570_0;
    %shiftr 4;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v000001aaf753ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %ix/getv 4, v000001aaf753a570_0;
    %shiftr 4;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v000001aaf753a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %load/vec4 v000001aaf753a570_0;
    %or;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v000001aaf753ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %load/vec4 v000001aaf753a570_0;
    %and;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.21;
T_24.20 ;
    %load/vec4 v000001aaf753a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v000001aaf753a6b0_0;
    %inv;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v000001aaf753b290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %load/vec4 v000001aaf753a570_0;
    %store/vec4 v000001aaf74d4990_0, 0, 32;
T_24.24 ;
T_24.23 ;
T_24.21 ;
T_24.19 ;
T_24.17 ;
T_24.15 ;
T_24.13 ;
T_24.11 ;
T_24.9 ;
T_24.7 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001aaf73e7f00;
T_25 ;
    %wait E_000001aaf74c8850;
    %load/vec4 v000001aaf753a250_0;
    %assign/vec4 v000001aaf7539d50_0, 0;
    %load/vec4 v000001aaf7539cb0_0;
    %assign/vec4 v000001aaf753b150_0, 0;
    %load/vec4 v000001aaf7539ad0_0;
    %assign/vec4 v000001aaf7539df0_0, 0;
    %load/vec4 v000001aaf753ae30_0;
    %assign/vec4 v000001aaf7539f30_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001aaf744c050;
T_26 ;
    %wait E_000001aaf74cae90;
    %load/vec4 v000001aaf7542830_0;
    %assign/vec4 v000001aaf7540640_0, 0;
    %load/vec4 v000001aaf7540500_0;
    %assign/vec4 v000001aaf7540460_0, 0;
    %load/vec4 v000001aaf753fc40_0;
    %assign/vec4 v000001aaf7540820_0, 0;
    %load/vec4 v000001aaf75408c0_0;
    %assign/vec4 v000001aaf75405a0_0, 0;
    %load/vec4 v000001aaf7542dd0_0;
    %assign/vec4 v000001aaf75406e0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000001aaf7402f60;
T_27 ;
    %wait E_000001aaf74c9b90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aaf7539fd0_0, 0;
    %load/vec4 v000001aaf753da50_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001aaf753d730_0, 0;
    %load/vec4 v000001aaf753da50_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001aaf753e950_0, 0;
    %load/vec4 v000001aaf753d730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aaf7539fd0_0, 0;
T_27.0 ;
    %load/vec4 v000001aaf753a390_0;
    %assign/vec4 v000001aaf7539e90_0, 0;
    %load/vec4 v000001aaf753f350_0;
    %assign/vec4 v000001aaf753a2f0_0, 0;
    %load/vec4 v000001aaf753e9f0_0;
    %assign/vec4 v000001aaf753d5f0_0, 0;
    %load/vec4 v000001aaf753a390_0;
    %assign/vec4 v000001aaf753f210_0, 0;
    %load/vec4 v000001aaf753e4f0_0;
    %assign/vec4 v000001aaf753d690_0, 0;
    %load/vec4 v000001aaf753da50_0;
    %assign/vec4 v000001aaf753e3b0_0, 0;
    %load/vec4 v000001aaf753e770_0;
    %assign/vec4 v000001aaf753a1b0_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001aaf7543ee0;
T_28 ;
    %wait E_000001aaf74cae90;
    %load/vec4 v000001aaf7544d10_0;
    %assign/vec4 v000001aaf75457b0_0, 0;
    %load/vec4 v000001aaf7545030_0;
    %assign/vec4 v000001aaf75462f0_0, 0;
    %load/vec4 v000001aaf75461b0_0;
    %assign/vec4 v000001aaf7544630_0, 0;
    %load/vec4 v000001aaf75458f0_0;
    %assign/vec4 v000001aaf7545850_0, 0;
    %load/vec4 v000001aaf75455d0_0;
    %assign/vec4 v000001aaf7546390_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_000001aaf7543d50;
T_29 ;
    %wait E_000001aaf74cb510;
    %load/vec4 v000001aaf7548300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %jmp T_29.3;
T_29.0 ;
    %load/vec4 v000001aaf7545350_0;
    %store/vec4 v000001aaf7546fa0_0, 0, 32;
    %jmp T_29.3;
T_29.1 ;
    %load/vec4 v000001aaf7546aa0_0;
    %store/vec4 v000001aaf7546fa0_0, 0, 32;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000001aaf7546960_0;
    %store/vec4 v000001aaf7546fa0_0, 0, 32;
    %jmp T_29.3;
T_29.3 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001aaf7543bc0;
T_30 ;
    %wait E_000001aaf74cafd0;
    %load/vec4 v000001aaf75452b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v000001aaf7545490_0;
    %store/vec4 v000001aaf7545cb0_0, 0, 4;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001aaf7545210_0;
    %store/vec4 v000001aaf7545cb0_0, 0, 4;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001aaf75438a0;
T_31 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001aaf75465a0_0, 0, 4;
    %end;
    .thread T_31;
    .scope S_000001aaf75438a0;
T_32 ;
    %wait E_000001aaf74caf90;
    %load/vec4 v000001aaf7546d20_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001aaf7547e00_0, 0;
    %load/vec4 v000001aaf7546d20_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v000001aaf7547b80_0, 0;
    %load/vec4 v000001aaf7546d20_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000001aaf7546780_0, 0;
    %load/vec4 v000001aaf7548440_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v000001aaf7547ea0_0, 0;
    %load/vec4 v000001aaf7547b80_0;
    %load/vec4 v000001aaf7547e00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aaf7546820_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001aaf7543a30;
T_33 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001aaf7541750_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_000001aaf7543a30;
T_34 ;
    %wait E_000001aaf74cad10;
    %load/vec4 v000001aaf7541890_0;
    %parti/s 5, 27, 6;
    %store/vec4 v000001aaf7541570_0, 0, 5;
    %load/vec4 v000001aaf75419d0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v000001aaf7543370_0, 0, 5;
    %load/vec4 v000001aaf7542d30_0;
    %parti/s 5, 27, 6;
    %store/vec4 v000001aaf7542470_0, 0, 5;
    %load/vec4 v000001aaf75430f0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v000001aaf7542c90_0, 0, 5;
    %load/vec4 v000001aaf7541570_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7541570_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.3;
    %jmp/1 T_34.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7541570_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.2;
    %jmp/1 T_34.1, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7541570_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.1;
    %flag_get/vec4 4;
    %jmp/1 T_34.0, 4;
    %load/vec4 v000001aaf7541570_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.0;
    %inv;
    %store/vec4 v000001aaf7543190_0, 0, 1;
    %load/vec4 v000001aaf7543370_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7543370_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.9;
    %jmp/1 T_34.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7543370_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.8;
    %jmp/1 T_34.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7543370_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.7;
    %jmp/1 T_34.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7543370_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.6;
    %jmp/1 T_34.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7543370_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.5;
    %flag_get/vec4 4;
    %jmp/1 T_34.4, 4;
    %load/vec4 v000001aaf7543370_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.4;
    %inv;
    %store/vec4 v000001aaf75416b0_0, 0, 1;
    %load/vec4 v000001aaf7542470_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542470_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.15;
    %jmp/1 T_34.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542470_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.14;
    %jmp/1 T_34.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542470_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.13;
    %jmp/1 T_34.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542470_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.12;
    %jmp/1 T_34.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542470_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.11;
    %flag_get/vec4 4;
    %jmp/1 T_34.10, 4;
    %load/vec4 v000001aaf7542470_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.10;
    %inv;
    %store/vec4 v000001aaf7542510_0, 0, 1;
    %load/vec4 v000001aaf7542c90_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542c90_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.21;
    %jmp/1 T_34.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542c90_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.20;
    %jmp/1 T_34.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542c90_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.19;
    %jmp/1 T_34.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542c90_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.18;
    %jmp/1 T_34.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7542c90_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.17;
    %flag_get/vec4 4;
    %jmp/1 T_34.16, 4;
    %load/vec4 v000001aaf7542c90_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.16;
    %inv;
    %store/vec4 v000001aaf75432d0_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001aaf7543a30;
T_35 ;
    %wait E_000001aaf74cb610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf7543230_0, 0, 1;
    %load/vec4 v000001aaf7543190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000001aaf7541890_0;
    %parti/s 4, 18, 6;
    %store/vec4 v000001aaf75417f0_0, 0, 4;
    %load/vec4 v000001aaf7541890_0;
    %parti/s 4, 14, 5;
    %store/vec4 v000001aaf7541930_0, 0, 4;
    %load/vec4 v000001aaf7541570_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v000001aaf7541890_0;
    %parti/s 4, 22, 6;
    %store/vec4 v000001aaf7541930_0, 0, 4;
T_35.2 ;
    %load/vec4 v000001aaf7541570_0;
    %cmpi/e 20, 0, 5;
    %jmp/0xz  T_35.4, 4;
    %load/vec4 v000001aaf7541750_0;
    %store/vec4 v000001aaf75417f0_0, 0, 4;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf7541cf0_0, 0, 1;
    %load/vec4 v000001aaf7541570_0;
    %cmpi/e 8, 0, 5;
    %jmp/1 T_35.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aaf7541570_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
T_35.8;
    %jmp/0xz  T_35.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf7541cf0_0, 0, 1;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf7543410_0, 0, 1;
    %load/vec4 v000001aaf7541570_0;
    %cmpi/ne 15, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_35.11, 4;
    %load/vec4 v000001aaf7541890_0;
    %parti/s 1, 26, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf7543410_0, 0, 1;
T_35.9 ;
    %load/vec4 v000001aaf75416b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.12, 8;
    %load/vec4 v000001aaf75419d0_0;
    %parti/s 4, 22, 6;
    %store/vec4 v000001aaf75423d0_0, 0, 4;
    %load/vec4 v000001aaf7543370_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.14, 4;
    %load/vec4 v000001aaf7541750_0;
    %store/vec4 v000001aaf75423d0_0, 0, 4;
T_35.14 ;
    %load/vec4 v000001aaf7541cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.19, 9;
    %load/vec4 v000001aaf75417f0_0;
    %load/vec4 v000001aaf75423d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.19;
    %flag_set/vec4 8;
    %jmp/1 T_35.18, 8;
    %load/vec4 v000001aaf7543410_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.20, 10;
    %load/vec4 v000001aaf7541930_0;
    %load/vec4 v000001aaf75423d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.18;
    %jmp/0xz  T_35.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf7543230_0, 0, 1;
T_35.16 ;
T_35.12 ;
    %load/vec4 v000001aaf7542510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.21, 8;
    %load/vec4 v000001aaf7542d30_0;
    %parti/s 4, 22, 6;
    %store/vec4 v000001aaf7542650_0, 0, 4;
    %load/vec4 v000001aaf7542470_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.23, 4;
    %load/vec4 v000001aaf7541750_0;
    %store/vec4 v000001aaf7542650_0, 0, 4;
T_35.23 ;
    %load/vec4 v000001aaf7541cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.28, 9;
    %load/vec4 v000001aaf75417f0_0;
    %load/vec4 v000001aaf7542650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.28;
    %flag_set/vec4 8;
    %jmp/1 T_35.27, 8;
    %load/vec4 v000001aaf7543410_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.29, 10;
    %load/vec4 v000001aaf7541930_0;
    %load/vec4 v000001aaf7542650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.29;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.27;
    %jmp/0xz  T_35.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf7543230_0, 0, 1;
T_35.25 ;
T_35.21 ;
    %load/vec4 v000001aaf75432d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.30, 8;
    %load/vec4 v000001aaf75430f0_0;
    %parti/s 4, 22, 6;
    %store/vec4 v000001aaf7542ab0_0, 0, 4;
    %load/vec4 v000001aaf7542c90_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.32, 4;
    %load/vec4 v000001aaf7541750_0;
    %store/vec4 v000001aaf7542ab0_0, 0, 4;
T_35.32 ;
    %load/vec4 v000001aaf7541cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.37, 9;
    %load/vec4 v000001aaf75417f0_0;
    %load/vec4 v000001aaf7542ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.37;
    %flag_set/vec4 8;
    %jmp/1 T_35.36, 8;
    %load/vec4 v000001aaf7543410_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.38, 10;
    %load/vec4 v000001aaf7541930_0;
    %load/vec4 v000001aaf7542ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.38;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.36;
    %jmp/0xz  T_35.34, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf7543230_0, 0, 1;
T_35.34 ;
T_35.30 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001aaf73edd50;
T_36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf7549cd0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aaf7549cd0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_000001aaf7483760;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf7550760_0, 0, 1;
T_37.0 ;
    %delay 5000, 0;
    %load/vec4 v000001aaf7550760_0;
    %inv;
    %store/vec4 v000001aaf7550760_0, 0, 1;
    %jmp T_37.0;
    %end;
    .thread T_37;
    .scope S_000001aaf7483760;
T_38 ;
    %vpi_call 3 135 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 3 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001aaf7483760 {0 0 0};
    %end;
    .thread T_38;
    .scope S_000001aaf7483760;
T_39 ;
    %delay 1000000, 0;
    %vpi_call 3 143 "$finish" {0 0 0};
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./mux_2x1.v";
    ".\processor_tb.v";
    ".\processor.v";
    "./ALU_cycle.v";
    "./ALU_Module.v";
    "./branchUnit.v";
    "./4_bit_mux2x1.v";
    "./MA_Cycle.v";
    "./OF_Cycle.v";
    "./Calculate_Immx_Branchtarget.v";
    "./ControlUnit.v";
    "./memory.v";
    "./EX_MA_Latch.v";
    "./IF_cycle.v";
    "./instructionMemory.v";
    "./data_interlock.v";
    "./IF_OF_latch.v";
    "./MA_RW_latch.v";
    "./OF_EX_latch.v";
    "././registerFile.v";
    "./RW_Cycle.v";
    "./mux_3x1.v";
