VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-04-05T21:44:06
Compiler: GNU 11.3.0 on Linux-5.15.90.1-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/yunus/OpenFPGA/build/vtr-verilog-to-routing/vpr/vpr arch/vpr_arch.xml and2.blif --disp on


Architecture file: arch/vpr_arch.xml
Circuit name: and2

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'ble6[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: and2.net
Circuit placement file: and2.place
Circuit routing file: and2.route
Circuit SDC file: and2.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 3: clb[0].O[10] unconnected pin in architecture.
Warning 4: clb[0].O[11] unconnected pin in architecture.
Warning 5: clb[0].O[12] unconnected pin in architecture.
Warning 6: clb[0].O[13] unconnected pin in architecture.
Warning 7: clb[0].O[14] unconnected pin in architecture.
Warning 8: clb[0].O[15] unconnected pin in architecture.
Warning 9: clb[0].O[16] unconnected pin in architecture.
Warning 10: clb[0].O[17] unconnected pin in architecture.
Warning 11: clb[0].O[18] unconnected pin in architecture.
Warning 12: clb[0].O[19] unconnected pin in architecture.
# Building complex block graph took 0.00 seconds (max_rss 17.4 MiB, delta_rss +3.0 MiB)
Circuit file: and2.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 4
    .input :       2
    .output:       1
    6-LUT  :       1
  Nets  : 3
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 6
  Timing Graph Edges: 5
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'and2.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)
# Packing
Warning 13: Specified device dimensions (10x10) exceed those of the largest fixed-size device. Using the largest fixed-size device
Begin packing 'and2.blif'.

After removing unused inputs...
	total blocks: 4, total nets: 3, total inputs: 2, total outputs: 1
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.493e-06 sec
Full Max Req/Worst Slack updates 1 in 9.72e-07 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.81e-07 sec
FPGA sized to 4 x 4 (2x2)
Device Utilization: 0.09 (target 1.00)
	Block Utilization: 0.05 Type: io
	Block Utilization: 0.25 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'and2.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.011552 seconds).
Warning 14: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.01 seconds (max_rss 55.8 MiB, delta_rss +38.3 MiB)
Warning 15: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 3
   inpad     : 2
   outpad    : 1
  clb        : 1
   fle       : 1
    ble6     : 1
     lut6    : 1
      lut    : 1

# Create Device
## Build Device Grid
FPGA sized to 4 x 4: 16 grid tiles (2x2)

Resource usage...
	Netlist
		3	blocks of type: io
	Architecture
		64	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		4	blocks of type: clb

Device Utilization: 0.09 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.25 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
Warning 16: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 100
Y-direction routing channel width is 100
## Build tileable routing resource graph took 0.01 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1344
  RR Graph Edges: 7440
# Create Device took 0.01 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
Warning 17: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 64
Y-direction routing channel width is 64
## Build tileable routing resource graph took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1068
  RR Graph Edges: 4964
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.01 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)

There are 3 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 8

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.125 td_cost: 5.88492e-10
Initial placement estimated Critical Path Delay (CPD): 0.900879 ns
Initial placement estimated setup Total Negative Slack (sTNS): -0.900879 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.900879 ns

Initial placement estimated setup slack histogram:
[   -9e-10:   -9e-10) 1 (100.0%) |**************************************************
[   -9e-10:   -9e-10) 0 (  0.0%) |
[   -9e-10:   -9e-10) 0 (  0.0%) |
[   -9e-10:   -9e-10) 0 (  0.0%) |
[   -9e-10:   -9e-10) 0 (  0.0%) |
[   -9e-10:   -9e-10) 0 (  0.0%) |
[   -9e-10:   -9e-10) 0 (  0.0%) |
[   -9e-10:   -9e-10) 0 (  0.0%) |
[   -9e-10:   -9e-10) 0 (  0.0%) |
[   -9e-10:   -9e-10) 0 (  0.0%) |
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3
Warning 18: Starting t: 2 of 3 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.4e-06   1.000       0.12 4.6013e-10   0.772     -0.772   -0.772   0.333  0.0000    3.0     1.00         3  0.200
   2    0.0 0.0e+00   0.937       0.11 4.5825e-10   0.772     -0.772   -0.772   0.333  0.0000    3.0     1.00         6  0.950
## Placement Quench took 0.00 seconds (max_rss 56.1 MiB)
post-quench CPD = 0.771909 (ns) 

BB estimate of min-dist (placement) wire length: 7

Completed placement consistency check successfully.

Swaps called: 9

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 0.771909 ns, Fmax: 1295.49 MHz
Placement estimated setup Worst Negative Slack (sWNS): -0.771909 ns
Placement estimated setup Total Negative Slack (sTNS): -0.771909 ns

Placement estimated setup slack histogram:
[ -7.7e-10: -7.7e-10) 1 (100.0%) |**************************************************
[ -7.7e-10: -7.7e-10) 0 (  0.0%) |
[ -7.7e-10: -7.7e-10) 0 (  0.0%) |
[ -7.7e-10: -7.7e-10) 0 (  0.0%) |
[ -7.7e-10: -7.7e-10) 0 (  0.0%) |
[ -7.7e-10: -7.7e-10) 0 (  0.0%) |
[ -7.7e-10: -7.7e-10) 0 (  0.0%) |
[ -7.7e-10: -7.7e-10) 0 (  0.0%) |
[ -7.7e-10: -7.7e-10) 0 (  0.0%) |
[ -7.7e-10: -7.7e-10) 0 (  0.0%) |

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.936561, bb_cost: 0.109375, td_cost: 4.57895e-10, 

Placement resource usage:
  io  implemented as io : 3
  clb implemented as clb: 1

Placement number of temperatures: 2
Placement total # of swap attempts: 9
	Swaps accepted: 4 (44.4 %)
	Swaps rejected: 5 (55.6 %)
	Swaps aborted : 0 ( 0.0 %)


Percentage of different move types:
	Uniform move: 66.67 % (acc=50.00 %, rej=50.00 %, aborted=0.00 %)
	W. Centroid move: 11.11 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 22.22 % (acc=50.00 %, rej=50.00 %, aborted=0.00 %)

Placement Quench timing analysis took 6.473e-06 seconds (4.409e-06 STA, 2.064e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 4.9384e-05 seconds (3.615e-05 STA, 1.3234e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 207.79 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 62 channels (binary search bounds: [-1, -1])
Warning 19: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 62
Y-direction routing channel width is 62
## Build tileable routing resource graph took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1056
  RR Graph Edges: 4952
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     164       3       3       0 ( 0.000%)      12 ( 1.6%)    1.038     -1.038     -1.038      0.000      0.000      N/A
Incr Slack updates 4 in 3.227e-06 sec
Full Max Req/Worst Slack updates 2 in 2.124e-06 sec
Incr Max Req/Worst Slack updates 2 in 9.72e-07 sec
Incr Criticality updates 2 in 1.233e-06 sec
Full Criticality updates 2 in 1.964e-06 sec
Restoring best routing
Critical path: 1.03837 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 164 total_heap_pops: 94

Attempting to route at 32 channels (binary search bounds: [-1, 62])
Warning 20: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 32
Y-direction routing channel width is 32
## Build tileable routing resource graph took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 828
  RR Graph Edges: 2836
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0      73       3       3       0 ( 0.000%)      11 ( 2.9%)    0.976    -0.9761     -0.976      0.000      0.000      N/A
Restoring best routing
Critical path: 0.976126 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 73 total_heap_pops: 40

Attempting to route at 16 channels (binary search bounds: [-1, 32])
Warning 21: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 16
Y-direction routing channel width is 16
## Build tileable routing resource graph took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 708
  RR Graph Edges: 1468
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 22: Found no more sample locations for SOURCE in clb
Warning 23: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0      41       3       3       0 ( 0.000%)       9 ( 4.7%)    0.964    -0.9639     -0.964      0.000      0.000      N/A
Restoring best routing
Critical path: 0.963937 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 41 total_heap_pops: 25

Attempting to route at 8 channels (binary search bounds: [-1, 16])
Warning 24: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 8
Y-direction routing channel width is 8
Warning 25: in check_rr_graph: fringe node 144 IPIN at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 648
  RR Graph Edges: 1048
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 26: Found no more sample locations for SOURCE in clb
Warning 27: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 28: No routing path for connection to sink_rr 42, retrying with full device bounding box
Cannot route from clb[0].O[9] (RR node: 188 class: 10 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:188 (2,1)) to io[2].outpad[0] (RR node: 42 class: 4 capacity: 1 fan-in: 1 fan-out: 0 SINK:42 (2,0)) -- no possible path
Failed to route connection from 'c' to 'out:c' for net 'c' (#2)
Routing failed for net 2

Attempting to route at 12 channels (binary search bounds: [8, 16])
Warning 29: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 12
Y-direction routing channel width is 12
Warning 30: in check_rr_graph: fringe node 147 IPIN at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 684
  RR Graph Edges: 1252
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 31: Found no more sample locations for SOURCE in clb
Warning 32: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0      92       3       3       0 ( 0.000%)      13 ( 9.0%)    1.097     -1.097     -1.097      0.000      0.000      N/A
Restoring best routing
Critical path: 1.09657 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 1 ( 33.3%) |*************************
[      0.9:        1) 2 ( 66.7%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 92 total_heap_pops: 57

Attempting to route at 10 channels (binary search bounds: [8, 12])
Warning 33: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 10
Y-direction routing channel width is 10
Warning 34: in check_rr_graph: fringe node 146 IPIN at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 672
  RR Graph Edges: 1144
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 35: Found no more sample locations for SOURCE in clb
Warning 36: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0      43       3       3       1 ( 0.149%)       9 ( 7.5%)    0.966    -0.9664     -0.966      0.000      0.000      N/A
   2    0.0     0.5    0       7       1       1       0 ( 0.000%)       9 ( 7.5%)    0.966    -0.9664     -0.966      0.000      0.000      N/A
Restoring best routing
Critical path: 0.966367 ns
Successfully routed after 2 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 4 total_connections_routed: 4 total_heap_pushes: 50 total_heap_pops: 31
Warning 37: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 10
Y-direction routing channel width is 10
Warning 38: in check_rr_graph: fringe node 146 IPIN at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 672
  RR Graph Edges: 1144
Best routing used a channel width factor of 10.
# Routing took 179.18 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -14450
Circuit successfully routed with a channel width factor of 10.
RR node: 590 track: 2 longline: 0 capacity: 1 fan-in: 3 fan-out: 9 CHANX:590 L4 length:2 (1,0)->(2,0)
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
Found 4 mismatches between routing and packing results.
Fixed 2 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 56.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.


Average number of bends per net: 1.33333  Maximum # of bends: 3

Number of global nets: 0
Number of routed nets (nonglobal): 3
Wire length results (in units of 1 clb segments)...
	Total wirelength: 9, average net length: 3.00000
	Maximum net length: 5

Wire length results in terms of physical segments...
	Total wiring segments used: 7, average wire segments per net: 2.33333
	Maximum segments used by a net: 4
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.2:      0.3)  2 ( 11.1%) |******
[      0.1:      0.2)  0 (  0.0%) |
[        0:      0.1) 16 ( 88.9%) |************************************************
Maximum routing channel utilization:       0.3 at (2,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.000       10
                         1       1   0.250       10
                         2       0   0.000       10
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.250       10
                         1       1   0.250       10
                         2       1   0.500       10

Total tracks in x-direction: 30, in y-direction: 30

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 215576
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 7122.57, per logic tile: 445.161

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4     42
                                                      Y      4     42

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0952

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0714

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.167

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  7.2e-10:  7.2e-10) 1 (100.0%) |**************************************************
[  7.2e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  7.2e-10) 0 (  0.0%) |

Final critical path delay (least slack): 0.966367 ns, Fmax: 1034.8 MHz
Final setup Worst Negative Slack (sWNS): -0.966367 ns
Final setup Total Negative Slack (sTNS): -0.966367 ns

Final setup slack histogram:
[ -9.7e-10: -9.7e-10) 1 (100.0%) |**************************************************
[ -9.7e-10: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -9.7e-10) 0 (  0.0%) |

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 3.066e-06 sec
Full Max Req/Worst Slack updates 1 in 1.383e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.71e-07 sec
Flow timing analysis took 0.000366358 seconds (0.000271939 STA, 9.4419e-05 slack) (18 full updates: 5 setup, 0 hold, 13 combined).
VPR succeeded
The entire flow of VPR took 573.62 seconds (max_rss 56.1 MiB)
Incr Slack updates 12 in 1.9005e-05 sec
Full Max Req/Worst Slack updates 5 in 9.57e-06 sec
Incr Max Req/Worst Slack updates 7 in 5.879e-06 sec
Incr Criticality updates 1 in 1.152e-06 sec
Full Criticality updates 11 in 1.2042e-05 sec
