
STM32H743_Nucleo_ETH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012ce4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002be0  08012f84  08012f84  00013f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015b64  08015b64  00016b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015b6c  08015b6c  00016b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08015b70  08015b70  00016b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  24000000  08015b74  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000bb68  24000090  08015c04  00017090  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  2400bbf8  08015c04  00017bf8  2**0
                  ALLOC
  9 .lwip_sec     00024b83  30020000  30020000  00018000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00017090  2**0
                  CONTENTS, READONLY
 11 .debug_info   000549c3  00000000  00000000  000170be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000aefe  00000000  00000000  0006ba81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 00021a09  00000000  00000000  0007697f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002558  00000000  00000000  00098388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000039c5  00000000  00000000  0009a8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013675  00000000  00000000  0009e2a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00055e31  00000000  00000000  000b191a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018a14c  00000000  00000000  0010774b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00291897  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d84  00000000  00000000  002918dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  00299660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000090 	.word	0x24000090
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08012f6c 	.word	0x08012f6c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000094 	.word	0x24000094
 80002dc:	08012f6c 	.word	0x08012f6c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <lwiperf_tcp_close>:
static void
lwiperf_list_remove(lwiperf_state_base_t *item)
{
  lwiperf_state_base_t *prev = NULL;
  lwiperf_state_base_t *iter;
  for (iter = lwiperf_all_connections; iter != NULL; prev = iter, iter = iter->next) {
 8000670:	4a3d      	ldr	r2, [pc, #244]	@ (8000768 <lwiperf_tcp_close+0xf8>)
 8000672:	6813      	ldr	r3, [r2, #0]
}

/** Close an iperf tcp session */
static void
lwiperf_tcp_close(lwiperf_state_tcp_t *conn, enum lwiperf_report_type report_type)
{
 8000674:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000678:	4604      	mov	r4, r0
 800067a:	b087      	sub	sp, #28
 800067c:	460e      	mov	r6, r1
  for (iter = lwiperf_all_connections; iter != NULL; prev = iter, iter = iter->next) {
 800067e:	b14b      	cbz	r3, 8000694 <lwiperf_tcp_close+0x24>
    if (iter == item) {
 8000680:	4298      	cmp	r0, r3
        lwiperf_all_connections = iter->next;
 8000682:	681d      	ldr	r5, [r3, #0]
    if (iter == item) {
 8000684:	d102      	bne.n	800068c <lwiperf_tcp_close+0x1c>
 8000686:	e04b      	b.n	8000720 <lwiperf_tcp_close+0xb0>
 8000688:	429c      	cmp	r4, r3
 800068a:	d048      	beq.n	800071e <lwiperf_tcp_close+0xae>
  for (iter = lwiperf_all_connections; iter != NULL; prev = iter, iter = iter->next) {
 800068c:	461a      	mov	r2, r3
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d1f9      	bne.n	8000688 <lwiperf_tcp_close+0x18>
  if ((conn != NULL) && (conn->report_fn != NULL)) {
 8000694:	b1cc      	cbz	r4, 80006ca <lwiperf_tcp_close+0x5a>
 8000696:	69a3      	ldr	r3, [r4, #24]
 8000698:	b1bb      	cbz	r3, 80006ca <lwiperf_tcp_close+0x5a>
    now = sys_now();
 800069a:	f007 f9f1 	bl	8007a80 <sys_now>
    duration_ms = now - conn->time_started;
 800069e:	6963      	ldr	r3, [r4, #20]
    if (duration_ms == 0) {
 80006a0:	1ac5      	subs	r5, r0, r3
      bandwidth_kbitpsec = (conn->bytes_transferred / duration_ms) * 8U;
 80006a2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if (duration_ms == 0) {
 80006a4:	d05e      	beq.n	8000764 <lwiperf_tcp_close+0xf4>
      bandwidth_kbitpsec = (conn->bytes_transferred / duration_ms) * 8U;
 80006a6:	fbb3 f7f5 	udiv	r7, r3, r5
 80006aa:	00ff      	lsls	r7, r7, #3
                    &conn->conn_pcb->local_ip, conn->conn_pcb->local_port,
 80006ac:	6922      	ldr	r2, [r4, #16]
    conn->report_fn(conn->report_arg, report_type,
 80006ae:	4631      	mov	r1, r6
 80006b0:	f8b2 c016 	ldrh.w	ip, [r2, #22]
 80006b4:	e9d4 6006 	ldrd	r6, r0, [r4, #24]
 80006b8:	9302      	str	r3, [sp, #8]
 80006ba:	4663      	mov	r3, ip
 80006bc:	e9cd 5703 	strd	r5, r7, [sp, #12]
 80006c0:	8b15      	ldrh	r5, [r2, #24]
 80006c2:	9501      	str	r5, [sp, #4]
                    &conn->conn_pcb->remote_ip, conn->conn_pcb->remote_port,
 80006c4:	1d15      	adds	r5, r2, #4
    conn->report_fn(conn->report_arg, report_type,
 80006c6:	9500      	str	r5, [sp, #0]
 80006c8:	47b0      	blx	r6
  err_t err;

  lwiperf_list_remove(&conn->base);
  lwip_tcp_conn_report(conn, report_type);
  if (conn->conn_pcb != NULL) {
 80006ca:	6920      	ldr	r0, [r4, #16]
 80006cc:	2800      	cmp	r0, #0
 80006ce:	d03c      	beq.n	800074a <lwiperf_tcp_close+0xda>
    tcp_arg(conn->conn_pcb, NULL);
 80006d0:	2100      	movs	r1, #0
 80006d2:	f00b fd49 	bl	800c168 <tcp_arg>
    tcp_poll(conn->conn_pcb, NULL, 0);
 80006d6:	2200      	movs	r2, #0
 80006d8:	6920      	ldr	r0, [r4, #16]
 80006da:	4611      	mov	r1, r2
 80006dc:	f00b fda6 	bl	800c22c <tcp_poll>
    tcp_sent(conn->conn_pcb, NULL);
 80006e0:	2100      	movs	r1, #0
 80006e2:	6920      	ldr	r0, [r4, #16]
 80006e4:	f00b fd62 	bl	800c1ac <tcp_sent>
    tcp_recv(conn->conn_pcb, NULL);
 80006e8:	2100      	movs	r1, #0
 80006ea:	6920      	ldr	r0, [r4, #16]
 80006ec:	f00b fd44 	bl	800c178 <tcp_recv>
    tcp_err(conn->conn_pcb, NULL);
 80006f0:	6920      	ldr	r0, [r4, #16]
 80006f2:	2100      	movs	r1, #0
 80006f4:	f00b fd74 	bl	800c1e0 <tcp_err>
    err = tcp_close(conn->conn_pcb);
 80006f8:	6920      	ldr	r0, [r4, #16]
 80006fa:	f00c fbd9 	bl	800ceb0 <tcp_close>
    if (err != ERR_OK) {
 80006fe:	b928      	cbnz	r0, 800070c <lwiperf_tcp_close+0x9c>
  } else {
    /* no conn pcb, this is the listener pcb */
    err = tcp_close(conn->server_pcb);
    LWIP_ASSERT("error", err == ERR_OK);
  }
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 8000700:	4620      	mov	r0, r4
}
 8000702:	b007      	add	sp, #28
 8000704:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 8000708:	f00a b8ca 	b.w	800a8a0 <mem_free>
      tcp_abort(conn->conn_pcb);
 800070c:	6920      	ldr	r0, [r4, #16]
 800070e:	f00c f9ef 	bl	800caf0 <tcp_abort>
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 8000712:	4620      	mov	r0, r4
}
 8000714:	b007      	add	sp, #28
 8000716:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 800071a:	f00a b8c1 	b.w	800a8a0 <mem_free>
        prev->next = iter->next;
 800071e:	6825      	ldr	r5, [r4, #0]
 8000720:	6015      	str	r5, [r2, #0]
      for (iter = iter->next; iter != NULL; iter = iter->next) {
 8000722:	2d00      	cmp	r5, #0
 8000724:	d0b7      	beq.n	8000696 <lwiperf_tcp_close+0x26>
        LWIP_ASSERT("duplicate entry", iter != item);
 8000726:	f8df 9048 	ldr.w	r9, [pc, #72]	@ 8000770 <lwiperf_tcp_close+0x100>
 800072a:	f8df 804c 	ldr.w	r8, [pc, #76]	@ 8000778 <lwiperf_tcp_close+0x108>
 800072e:	4f0f      	ldr	r7, [pc, #60]	@ (800076c <lwiperf_tcp_close+0xfc>)
 8000730:	e002      	b.n	8000738 <lwiperf_tcp_close+0xc8>
      for (iter = iter->next; iter != NULL; iter = iter->next) {
 8000732:	682d      	ldr	r5, [r5, #0]
 8000734:	2d00      	cmp	r5, #0
 8000736:	d0ad      	beq.n	8000694 <lwiperf_tcp_close+0x24>
        LWIP_ASSERT("duplicate entry", iter != item);
 8000738:	42ac      	cmp	r4, r5
 800073a:	d1fa      	bne.n	8000732 <lwiperf_tcp_close+0xc2>
 800073c:	464b      	mov	r3, r9
 800073e:	22d0      	movs	r2, #208	@ 0xd0
 8000740:	4641      	mov	r1, r8
 8000742:	4638      	mov	r0, r7
 8000744:	f011 fcb2 	bl	80120ac <iprintf>
 8000748:	e7f3      	b.n	8000732 <lwiperf_tcp_close+0xc2>
    err = tcp_close(conn->server_pcb);
 800074a:	68e0      	ldr	r0, [r4, #12]
 800074c:	f00c fbb0 	bl	800ceb0 <tcp_close>
    LWIP_ASSERT("error", err == ERR_OK);
 8000750:	2800      	cmp	r0, #0
 8000752:	d0d5      	beq.n	8000700 <lwiperf_tcp_close+0x90>
 8000754:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <lwiperf_tcp_close+0x100>)
 8000756:	f240 120d 	movw	r2, #269	@ 0x10d
 800075a:	4906      	ldr	r1, [pc, #24]	@ (8000774 <lwiperf_tcp_close+0x104>)
 800075c:	4803      	ldr	r0, [pc, #12]	@ (800076c <lwiperf_tcp_close+0xfc>)
 800075e:	f011 fca5 	bl	80120ac <iprintf>
 8000762:	e7cd      	b.n	8000700 <lwiperf_tcp_close+0x90>
      bandwidth_kbitpsec = 0;
 8000764:	462f      	mov	r7, r5
 8000766:	e7a1      	b.n	80006ac <lwiperf_tcp_close+0x3c>
 8000768:	240000ac 	.word	0x240000ac
 800076c:	08012fac 	.word	0x08012fac
 8000770:	08012f84 	.word	0x08012f84
 8000774:	08012fd4 	.word	0x08012fd4
 8000778:	08012f9c 	.word	0x08012f9c

0800077c <lwiperf_tcp_accept>:
/** This is called when a new client connects for an iperf tcp session */
static err_t
lwiperf_tcp_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
  lwiperf_state_tcp_t *s, *conn;
  if ((err != ERR_OK) || (newpcb == NULL) || (arg == NULL)) {
 800077c:	2800      	cmp	r0, #0
 800077e:	bf18      	it	ne
 8000780:	2900      	cmpne	r1, #0
 8000782:	f000 8091 	beq.w	80008a8 <lwiperf_tcp_accept+0x12c>
 8000786:	2a00      	cmp	r2, #0
 8000788:	f040 808e 	bne.w	80008a8 <lwiperf_tcp_accept+0x12c>
{
 800078c:	b570      	push	{r4, r5, r6, lr}
    return ERR_VAL;
  }

  s = (lwiperf_state_tcp_t *)arg;
  LWIP_ASSERT("invalid session", s->base.server);
 800078e:	7943      	ldrb	r3, [r0, #5]
 8000790:	460e      	mov	r6, r1
 8000792:	4604      	mov	r4, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d06a      	beq.n	800086e <lwiperf_tcp_accept+0xf2>
  LWIP_ASSERT("invalid listen pcb", s->server_pcb != NULL);
 8000798:	68e3      	ldr	r3, [r4, #12]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d071      	beq.n	8000882 <lwiperf_tcp_accept+0x106>
  LWIP_ASSERT("invalid conn pcb", s->conn_pcb == NULL);
 800079e:	6923      	ldr	r3, [r4, #16]
 80007a0:	b133      	cbz	r3, 80007b0 <lwiperf_tcp_accept+0x34>
 80007a2:	4b43      	ldr	r3, [pc, #268]	@ (80008b0 <lwiperf_tcp_accept+0x134>)
 80007a4:	f240 225a 	movw	r2, #602	@ 0x25a
 80007a8:	4942      	ldr	r1, [pc, #264]	@ (80008b4 <lwiperf_tcp_accept+0x138>)
 80007aa:	4843      	ldr	r0, [pc, #268]	@ (80008b8 <lwiperf_tcp_accept+0x13c>)
 80007ac:	f011 fc7e 	bl	80120ac <iprintf>
  if (s->specific_remote) {
 80007b0:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
    LWIP_ASSERT("s->base.related_master_state != NULL", s->base.related_master_state != NULL);
 80007b4:	68a2      	ldr	r2, [r4, #8]
  if (s->specific_remote) {
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d137      	bne.n	800082a <lwiperf_tcp_accept+0xae>
    if (!ip_addr_cmp(&newpcb->remote_ip, &s->remote_addr)) {
      /* this listener belongs to a client session, and this is not the correct remote */
      return ERR_VAL;
    }
  } else {
    LWIP_ASSERT("s->base.related_master_state == NULL", s->base.related_master_state == NULL);
 80007ba:	b132      	cbz	r2, 80007ca <lwiperf_tcp_accept+0x4e>
 80007bc:	4b3c      	ldr	r3, [pc, #240]	@ (80008b0 <lwiperf_tcp_accept+0x134>)
 80007be:	f240 2262 	movw	r2, #610	@ 0x262
 80007c2:	493e      	ldr	r1, [pc, #248]	@ (80008bc <lwiperf_tcp_accept+0x140>)
 80007c4:	483c      	ldr	r0, [pc, #240]	@ (80008b8 <lwiperf_tcp_accept+0x13c>)
 80007c6:	f011 fc71 	bl	80120ac <iprintf>
  }

  conn = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 80007ca:	2048      	movs	r0, #72	@ 0x48
 80007cc:	f00a fa00 	bl	800abd0 <mem_malloc>
  if (conn == NULL) {
 80007d0:	4605      	mov	r5, r0
 80007d2:	2800      	cmp	r0, #0
 80007d4:	d065      	beq.n	80008a2 <lwiperf_tcp_accept+0x126>
    return ERR_MEM;
  }
  memset(conn, 0, sizeof(lwiperf_state_tcp_t));
 80007d6:	2248      	movs	r2, #72	@ 0x48
 80007d8:	2100      	movs	r1, #0
 80007da:	f011 fccc 	bl	8012176 <memset>
  conn->base.tcp = 1;
 80007de:	f240 1301 	movw	r3, #257	@ 0x101
  conn->base.server = 1;
  conn->base.related_master_state = &s->base;
 80007e2:	60ac      	str	r4, [r5, #8]
  conn->base.tcp = 1;
 80007e4:	80ab      	strh	r3, [r5, #4]
  conn->conn_pcb = newpcb;
 80007e6:	612e      	str	r6, [r5, #16]
  conn->time_started = sys_now();
 80007e8:	f007 f94a 	bl	8007a80 <sys_now>
  conn->report_fn = s->report_fn;
 80007ec:	69a3      	ldr	r3, [r4, #24]
  conn->report_arg = s->report_arg;

  /* setup the tcp rx connection */
  tcp_arg(newpcb, conn);
 80007ee:	4629      	mov	r1, r5
  conn->report_fn = s->report_fn;
 80007f0:	e9c5 0305 	strd	r0, r3, [r5, #20]
  conn->report_arg = s->report_arg;
 80007f4:	69e3      	ldr	r3, [r4, #28]
  tcp_arg(newpcb, conn);
 80007f6:	4630      	mov	r0, r6
  conn->report_arg = s->report_arg;
 80007f8:	61eb      	str	r3, [r5, #28]
  tcp_arg(newpcb, conn);
 80007fa:	f00b fcb5 	bl	800c168 <tcp_arg>
  tcp_recv(newpcb, lwiperf_tcp_recv);
 80007fe:	4930      	ldr	r1, [pc, #192]	@ (80008c0 <lwiperf_tcp_accept+0x144>)
 8000800:	4630      	mov	r0, r6
 8000802:	f00b fcb9 	bl	800c178 <tcp_recv>
  tcp_poll(newpcb, lwiperf_tcp_poll, 2U);
 8000806:	2202      	movs	r2, #2
 8000808:	492e      	ldr	r1, [pc, #184]	@ (80008c4 <lwiperf_tcp_accept+0x148>)
 800080a:	4630      	mov	r0, r6
 800080c:	f00b fd0e 	bl	800c22c <tcp_poll>
  tcp_err(conn->conn_pcb, lwiperf_tcp_err);
 8000810:	492d      	ldr	r1, [pc, #180]	@ (80008c8 <lwiperf_tcp_accept+0x14c>)
 8000812:	6928      	ldr	r0, [r5, #16]
 8000814:	f00b fce4 	bl	800c1e0 <tcp_err>

  if (s->specific_remote) {
 8000818:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800081c:	b973      	cbnz	r3, 800083c <lwiperf_tcp_accept+0xc0>
  item->next = lwiperf_all_connections;
 800081e:	4e2b      	ldr	r6, [pc, #172]	@ (80008cc <lwiperf_tcp_accept+0x150>)
 8000820:	6831      	ldr	r1, [r6, #0]
      s->report_fn = NULL;
      lwiperf_tcp_close(s, LWIPERF_TCP_ABORTED_LOCAL);
    }
  }
  lwiperf_list_add(&conn->base);
  return ERR_OK;
 8000822:	2000      	movs	r0, #0
  item->next = lwiperf_all_connections;
 8000824:	6029      	str	r1, [r5, #0]
  lwiperf_all_connections = item;
 8000826:	6035      	str	r5, [r6, #0]
}
 8000828:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("s->base.related_master_state != NULL", s->base.related_master_state != NULL);
 800082a:	2a00      	cmp	r2, #0
 800082c:	d031      	beq.n	8000892 <lwiperf_tcp_accept+0x116>
    if (!ip_addr_cmp(&newpcb->remote_ip, &s->remote_addr)) {
 800082e:	6872      	ldr	r2, [r6, #4]
 8000830:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000832:	429a      	cmp	r2, r3
 8000834:	d0c9      	beq.n	80007ca <lwiperf_tcp_accept+0x4e>
    return ERR_VAL;
 8000836:	f06f 0005 	mvn.w	r0, #5
}
 800083a:	bd70      	pop	{r4, r5, r6, pc}
    conn->base.related_master_state = s->base.related_master_state;
 800083c:	68a2      	ldr	r2, [r4, #8]
 800083e:	4e23      	ldr	r6, [pc, #140]	@ (80008cc <lwiperf_tcp_accept+0x150>)
 8000840:	60aa      	str	r2, [r5, #8]
    if (!s->client_tradeoff_mode || !lwiperf_list_find(s->base.related_master_state)) {
 8000842:	f894 3022 	ldrb.w	r3, [r4, #34]	@ 0x22
 8000846:	b153      	cbz	r3, 800085e <lwiperf_tcp_accept+0xe2>
  for (iter = lwiperf_all_connections; iter != NULL; iter = iter->next) {
 8000848:	6831      	ldr	r1, [r6, #0]
 800084a:	b141      	cbz	r1, 800085e <lwiperf_tcp_accept+0xe2>
    if (iter == item) {
 800084c:	428a      	cmp	r2, r1
 800084e:	d0e8      	beq.n	8000822 <lwiperf_tcp_accept+0xa6>
  for (iter = lwiperf_all_connections; iter != NULL; iter = iter->next) {
 8000850:	460b      	mov	r3, r1
 8000852:	e001      	b.n	8000858 <lwiperf_tcp_accept+0xdc>
    if (iter == item) {
 8000854:	429a      	cmp	r2, r3
 8000856:	d0e4      	beq.n	8000822 <lwiperf_tcp_accept+0xa6>
  for (iter = lwiperf_all_connections; iter != NULL; iter = iter->next) {
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d1fa      	bne.n	8000854 <lwiperf_tcp_accept+0xd8>
      s->report_fn = NULL;
 800085e:	2300      	movs	r3, #0
      lwiperf_tcp_close(s, LWIPERF_TCP_ABORTED_LOCAL);
 8000860:	2102      	movs	r1, #2
 8000862:	4620      	mov	r0, r4
      s->report_fn = NULL;
 8000864:	61a3      	str	r3, [r4, #24]
      lwiperf_tcp_close(s, LWIPERF_TCP_ABORTED_LOCAL);
 8000866:	f7ff ff03 	bl	8000670 <lwiperf_tcp_close>
  item->next = lwiperf_all_connections;
 800086a:	6831      	ldr	r1, [r6, #0]
 800086c:	e7d9      	b.n	8000822 <lwiperf_tcp_accept+0xa6>
  LWIP_ASSERT("invalid session", s->base.server);
 800086e:	4b10      	ldr	r3, [pc, #64]	@ (80008b0 <lwiperf_tcp_accept+0x134>)
 8000870:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000874:	4916      	ldr	r1, [pc, #88]	@ (80008d0 <lwiperf_tcp_accept+0x154>)
 8000876:	4810      	ldr	r0, [pc, #64]	@ (80008b8 <lwiperf_tcp_accept+0x13c>)
 8000878:	f011 fc18 	bl	80120ac <iprintf>
  LWIP_ASSERT("invalid listen pcb", s->server_pcb != NULL);
 800087c:	68e3      	ldr	r3, [r4, #12]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d18d      	bne.n	800079e <lwiperf_tcp_accept+0x22>
 8000882:	4b0b      	ldr	r3, [pc, #44]	@ (80008b0 <lwiperf_tcp_accept+0x134>)
 8000884:	f240 2259 	movw	r2, #601	@ 0x259
 8000888:	4912      	ldr	r1, [pc, #72]	@ (80008d4 <lwiperf_tcp_accept+0x158>)
 800088a:	480b      	ldr	r0, [pc, #44]	@ (80008b8 <lwiperf_tcp_accept+0x13c>)
 800088c:	f011 fc0e 	bl	80120ac <iprintf>
 8000890:	e785      	b.n	800079e <lwiperf_tcp_accept+0x22>
    LWIP_ASSERT("s->base.related_master_state != NULL", s->base.related_master_state != NULL);
 8000892:	4b07      	ldr	r3, [pc, #28]	@ (80008b0 <lwiperf_tcp_accept+0x134>)
 8000894:	f44f 7217 	mov.w	r2, #604	@ 0x25c
 8000898:	490f      	ldr	r1, [pc, #60]	@ (80008d8 <lwiperf_tcp_accept+0x15c>)
 800089a:	4807      	ldr	r0, [pc, #28]	@ (80008b8 <lwiperf_tcp_accept+0x13c>)
 800089c:	f011 fc06 	bl	80120ac <iprintf>
 80008a0:	e7c5      	b.n	800082e <lwiperf_tcp_accept+0xb2>
    return ERR_MEM;
 80008a2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80008a6:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 80008a8:	f06f 0005 	mvn.w	r0, #5
}
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	08012f84 	.word	0x08012f84
 80008b4:	08013000 	.word	0x08013000
 80008b8:	08012fac 	.word	0x08012fac
 80008bc:	0801303c 	.word	0x0801303c
 80008c0:	08000cd5 	.word	0x08000cd5
 80008c4:	08000a21 	.word	0x08000a21
 80008c8:	080008dd 	.word	0x080008dd
 80008cc:	240000ac 	.word	0x240000ac
 80008d0:	08012fdc 	.word	0x08012fdc
 80008d4:	08012fec 	.word	0x08012fec
 80008d8:	08013014 	.word	0x08013014

080008dc <lwiperf_tcp_err>:
  lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_REMOTE);
 80008dc:	2105      	movs	r1, #5
 80008de:	f7ff bec7 	b.w	8000670 <lwiperf_tcp_close>
 80008e2:	bf00      	nop

080008e4 <lwiperf_tcp_client_send_more>:
{
 80008e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("conn invalid", (conn != NULL) && conn->base.tcp && (conn->base.server == 0));
 80008e8:	4604      	mov	r4, r0
 80008ea:	b110      	cbz	r0, 80008f2 <lwiperf_tcp_client_send_more+0xe>
 80008ec:	7903      	ldrb	r3, [r0, #4]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d16e      	bne.n	80009d0 <lwiperf_tcp_client_send_more+0xec>
 80008f2:	4b39      	ldr	r3, [pc, #228]	@ (80009d8 <lwiperf_tcp_client_send_more+0xf4>)
 80008f4:	f240 121d 	movw	r2, #285	@ 0x11d
 80008f8:	4938      	ldr	r1, [pc, #224]	@ (80009dc <lwiperf_tcp_client_send_more+0xf8>)
 80008fa:	4839      	ldr	r0, [pc, #228]	@ (80009e0 <lwiperf_tcp_client_send_more+0xfc>)
 80008fc:	f011 fbd6 	bl	80120ac <iprintf>
      u32_t time_ms = time * 10;
 8000900:	f06f 0909 	mvn.w	r9, #9
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 8000904:	f8df b0e0 	ldr.w	fp, [pc, #224]	@ 80009e8 <lwiperf_tcp_client_send_more+0x104>
    if (conn->settings.amount & PP_HTONL(0x80000000)) {
 8000908:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800090a:	0602      	lsls	r2, r0, #24
 800090c:	d534      	bpl.n	8000978 <lwiperf_tcp_client_send_more+0x94>
      u32_t now = sys_now();
 800090e:	f007 f8b7 	bl	8007a80 <sys_now>
      u32_t diff_ms = now - conn->time_started;
 8000912:	6963      	ldr	r3, [r4, #20]
      u32_t now = sys_now();
 8000914:	4605      	mov	r5, r0
      u32_t time = (u32_t) - (s32_t)lwip_htonl(conn->settings.amount);
 8000916:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
      u32_t diff_ms = now - conn->time_started;
 8000918:	1aed      	subs	r5, r5, r3
      u32_t time = (u32_t) - (s32_t)lwip_htonl(conn->settings.amount);
 800091a:	f009 ff07 	bl	800a72c <lwip_htonl>
      u32_t time_ms = time * 10;
 800091e:	fb09 f000 	mul.w	r0, r9, r0
      if (diff_ms >= time_ms) {
 8000922:	4285      	cmp	r5, r0
 8000924:	d22d      	bcs.n	8000982 <lwiperf_tcp_client_send_more+0x9e>
    if (conn->bytes_transferred < 24) {
 8000926:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000928:	2b17      	cmp	r3, #23
 800092a:	d831      	bhi.n	8000990 <lwiperf_tcp_client_send_more+0xac>
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred];
 800092c:	f104 0528 	add.w	r5, r4, #40	@ 0x28
      txlen_max = (u16_t)(24 - conn->bytes_transferred);
 8000930:	f1c3 0a18 	rsb	sl, r3, #24
      apiflags = TCP_WRITE_FLAG_COPY;
 8000934:	2601      	movs	r6, #1
    send_more = 0;
 8000936:	f04f 0800 	mov.w	r8, #0
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred];
 800093a:	441d      	add	r5, r3
      txlen_max = (u16_t)(24 - conn->bytes_transferred);
 800093c:	fa1f fa8a 	uxth.w	sl, sl
    } while ((err == ERR_MEM) && (txlen >= (TCP_MSS / 2)));
 8000940:	f240 27da 	movw	r7, #730	@ 0x2da
      err = tcp_write(conn->conn_pcb, txptr, txlen, apiflags);
 8000944:	4633      	mov	r3, r6
 8000946:	4652      	mov	r2, sl
 8000948:	4629      	mov	r1, r5
 800094a:	6920      	ldr	r0, [r4, #16]
 800094c:	f00e f97e 	bl	800ec4c <tcp_write>
      if (err ==  ERR_MEM) {
 8000950:	1c43      	adds	r3, r0, #1
 8000952:	d00c      	beq.n	800096e <lwiperf_tcp_client_send_more+0x8a>
    if (err == ERR_OK) {
 8000954:	b928      	cbnz	r0, 8000962 <lwiperf_tcp_client_send_more+0x7e>
      conn->bytes_transferred += txlen;
 8000956:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000958:	4453      	add	r3, sl
 800095a:	6263      	str	r3, [r4, #36]	@ 0x24
  } while (send_more);
 800095c:	f1b8 0f00 	cmp.w	r8, #0
 8000960:	d1d2      	bne.n	8000908 <lwiperf_tcp_client_send_more+0x24>
  tcp_output(conn->conn_pcb);
 8000962:	6920      	ldr	r0, [r4, #16]
 8000964:	f00e ff6a 	bl	800f83c <tcp_output>
}
 8000968:	2000      	movs	r0, #0
 800096a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        txlen /= 2;
 800096e:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
    } while ((err == ERR_MEM) && (txlen >= (TCP_MSS / 2)));
 8000972:	45ba      	cmp	sl, r7
 8000974:	d0e6      	beq.n	8000944 <lwiperf_tcp_client_send_more+0x60>
 8000976:	e7f4      	b.n	8000962 <lwiperf_tcp_client_send_more+0x7e>
      u32_t amount_bytes = lwip_htonl(conn->settings.amount);
 8000978:	f009 fed8 	bl	800a72c <lwip_htonl>
      if (amount_bytes >= conn->bytes_transferred) {
 800097c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800097e:	4283      	cmp	r3, r0
 8000980:	d8d2      	bhi.n	8000928 <lwiperf_tcp_client_send_more+0x44>
        lwiperf_tcp_close(conn, LWIPERF_TCP_DONE_CLIENT);
 8000982:	4620      	mov	r0, r4
 8000984:	2101      	movs	r1, #1
 8000986:	f7ff fe73 	bl	8000670 <lwiperf_tcp_close>
}
 800098a:	2000      	movs	r0, #0
 800098c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (conn->bytes_transferred < 48) {
 8000990:	2b2f      	cmp	r3, #47	@ 0x2f
 8000992:	d809      	bhi.n	80009a8 <lwiperf_tcp_client_send_more+0xc4>
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred - 24];
 8000994:	18e5      	adds	r5, r4, r3
      txlen_max = (u16_t)(48 - conn->bytes_transferred);
 8000996:	f1c3 0330 	rsb	r3, r3, #48	@ 0x30
      apiflags = TCP_WRITE_FLAG_COPY | TCP_WRITE_FLAG_MORE;
 800099a:	2603      	movs	r6, #3
      send_more = 1;
 800099c:	f04f 0801 	mov.w	r8, #1
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred - 24];
 80009a0:	3510      	adds	r5, #16
      txlen_max = (u16_t)(48 - conn->bytes_transferred);
 80009a2:	fa1f fa83 	uxth.w	sl, r3
      send_more = 1;
 80009a6:	e7cb      	b.n	8000940 <lwiperf_tcp_client_send_more+0x5c>
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 80009a8:	fbab 1203 	umull	r1, r2, fp, r3
      apiflags = 0; /* no copying needed */
 80009ac:	f240 5a9c 	movw	sl, #1436	@ 0x59c
 80009b0:	f240 51b4 	movw	r1, #1460	@ 0x5b4
 80009b4:	2600      	movs	r6, #0
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 80009b6:	08d2      	lsrs	r2, r2, #3
      apiflags = 0; /* no copying needed */
 80009b8:	f04f 0801 	mov.w	r8, #1
 80009bc:	2b30      	cmp	r3, #48	@ 0x30
 80009be:	bf18      	it	ne
 80009c0:	468a      	movne	sl, r1
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 80009c2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80009c6:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
 80009ca:	4a06      	ldr	r2, [pc, #24]	@ (80009e4 <lwiperf_tcp_client_send_more+0x100>)
 80009cc:	189d      	adds	r5, r3, r2
      if (conn->bytes_transferred == 48) { /* @todo: fix this for intermediate settings, too */
 80009ce:	e7b7      	b.n	8000940 <lwiperf_tcp_client_send_more+0x5c>
  LWIP_ASSERT("conn invalid", (conn != NULL) && conn->base.tcp && (conn->base.server == 0));
 80009d0:	7943      	ldrb	r3, [r0, #5]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d094      	beq.n	8000900 <lwiperf_tcp_client_send_more+0x1c>
 80009d6:	e78c      	b.n	80008f2 <lwiperf_tcp_client_send_more+0xe>
 80009d8:	08012f84 	.word	0x08012f84
 80009dc:	08013064 	.word	0x08013064
 80009e0:	08012fac 	.word	0x08012fac
 80009e4:	080130f8 	.word	0x080130f8
 80009e8:	cccccccd 	.word	0xcccccccd

080009ec <lwiperf_tcp_client_sent>:
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 80009ec:	6903      	ldr	r3, [r0, #16]
 80009ee:	428b      	cmp	r3, r1
{
 80009f0:	b510      	push	{r4, lr}
 80009f2:	4604      	mov	r4, r0
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 80009f4:	d006      	beq.n	8000a04 <lwiperf_tcp_client_sent+0x18>
 80009f6:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <lwiperf_tcp_client_sent+0x28>)
 80009f8:	f44f 72b3 	mov.w	r2, #358	@ 0x166
 80009fc:	4906      	ldr	r1, [pc, #24]	@ (8000a18 <lwiperf_tcp_client_sent+0x2c>)
 80009fe:	4807      	ldr	r0, [pc, #28]	@ (8000a1c <lwiperf_tcp_client_sent+0x30>)
 8000a00:	f011 fb54 	bl	80120ac <iprintf>
  conn->poll_count = 0;
 8000a04:	2300      	movs	r3, #0
  return lwiperf_tcp_client_send_more(conn);
 8000a06:	4620      	mov	r0, r4
  conn->poll_count = 0;
 8000a08:	f884 3020 	strb.w	r3, [r4, #32]
}
 8000a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return lwiperf_tcp_client_send_more(conn);
 8000a10:	f7ff bf68 	b.w	80008e4 <lwiperf_tcp_client_send_more>
 8000a14:	08012f84 	.word	0x08012f84
 8000a18:	08013074 	.word	0x08013074
 8000a1c:	08012fac 	.word	0x08012fac

08000a20 <lwiperf_tcp_poll>:
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000a20:	6903      	ldr	r3, [r0, #16]
 8000a22:	428b      	cmp	r3, r1
{
 8000a24:	b510      	push	{r4, lr}
 8000a26:	4604      	mov	r4, r0
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000a28:	d006      	beq.n	8000a38 <lwiperf_tcp_poll+0x18>
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <lwiperf_tcp_poll+0x48>)
 8000a2c:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8000a30:	490e      	ldr	r1, [pc, #56]	@ (8000a6c <lwiperf_tcp_poll+0x4c>)
 8000a32:	480f      	ldr	r0, [pc, #60]	@ (8000a70 <lwiperf_tcp_poll+0x50>)
 8000a34:	f011 fb3a 	bl	80120ac <iprintf>
  if (++conn->poll_count >= LWIPERF_TCP_MAX_IDLE_SEC) {
 8000a38:	f894 3020 	ldrb.w	r3, [r4, #32]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	2b09      	cmp	r3, #9
 8000a42:	f884 3020 	strb.w	r3, [r4, #32]
 8000a46:	d808      	bhi.n	8000a5a <lwiperf_tcp_poll+0x3a>
  if (!conn->base.server) {
 8000a48:	7963      	ldrb	r3, [r4, #5]
 8000a4a:	b10b      	cbz	r3, 8000a50 <lwiperf_tcp_poll+0x30>
}
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	bd10      	pop	{r4, pc}
    lwiperf_tcp_client_send_more(conn);
 8000a50:	4620      	mov	r0, r4
 8000a52:	f7ff ff47 	bl	80008e4 <lwiperf_tcp_client_send_more>
}
 8000a56:	2000      	movs	r0, #0
 8000a58:	bd10      	pop	{r4, pc}
    lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL);
 8000a5a:	4620      	mov	r0, r4
 8000a5c:	2102      	movs	r1, #2
 8000a5e:	f7ff fe07 	bl	8000670 <lwiperf_tcp_close>
}
 8000a62:	2000      	movs	r0, #0
 8000a64:	bd10      	pop	{r4, pc}
 8000a66:	bf00      	nop
 8000a68:	08012f84 	.word	0x08012f84
 8000a6c:	08013084 	.word	0x08013084
 8000a70:	08012fac 	.word	0x08012fac

08000a74 <lwiperf_tcp_client_connected>:
{
 8000a74:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 8000a76:	6903      	ldr	r3, [r0, #16]
{
 8000a78:	4604      	mov	r4, r0
 8000a7a:	4615      	mov	r5, r2
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 8000a7c:	428b      	cmp	r3, r1
 8000a7e:	d006      	beq.n	8000a8e <lwiperf_tcp_client_connected+0x1a>
 8000a80:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab4 <lwiperf_tcp_client_connected+0x40>)
 8000a82:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8000a86:	490c      	ldr	r1, [pc, #48]	@ (8000ab8 <lwiperf_tcp_client_connected+0x44>)
 8000a88:	480c      	ldr	r0, [pc, #48]	@ (8000abc <lwiperf_tcp_client_connected+0x48>)
 8000a8a:	f011 fb0f 	bl	80120ac <iprintf>
  if (err != ERR_OK) {
 8000a8e:	b955      	cbnz	r5, 8000aa6 <lwiperf_tcp_client_connected+0x32>
  conn->poll_count = 0;
 8000a90:	f884 5020 	strb.w	r5, [r4, #32]
  conn->time_started = sys_now();
 8000a94:	f006 fff4 	bl	8007a80 <sys_now>
 8000a98:	4603      	mov	r3, r0
  return lwiperf_tcp_client_send_more(conn);
 8000a9a:	4620      	mov	r0, r4
  conn->time_started = sys_now();
 8000a9c:	6163      	str	r3, [r4, #20]
}
 8000a9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return lwiperf_tcp_client_send_more(conn);
 8000aa2:	f7ff bf1f 	b.w	80008e4 <lwiperf_tcp_client_send_more>
    lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_REMOTE);
 8000aa6:	4620      	mov	r0, r4
 8000aa8:	2105      	movs	r1, #5
 8000aaa:	f7ff fde1 	bl	8000670 <lwiperf_tcp_close>
}
 8000aae:	2000      	movs	r0, #0
 8000ab0:	bd38      	pop	{r3, r4, r5, pc}
 8000ab2:	bf00      	nop
 8000ab4:	08012f84 	.word	0x08012f84
 8000ab8:	08013074 	.word	0x08013074
 8000abc:	08012fac 	.word	0x08012fac

08000ac0 <lwiperf_start_tcp_server_impl.constprop.0>:
    return state;
  }
  return NULL;
}

static err_t lwiperf_start_tcp_server_impl(const ip_addr_t *local_addr, u16_t local_port,
 8000ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ac4:	4605      	mov	r5, r0
 8000ac6:	460f      	mov	r7, r1
 8000ac8:	4690      	mov	r8, r2
 8000aca:	461e      	mov	r6, r3
{
  err_t err;
  struct tcp_pcb *pcb;
  lwiperf_state_tcp_t *s;

  LWIP_ASSERT_CORE_LOCKED();
 8000acc:	f007 f960 	bl	8007d90 <sys_check_core_locking>

  LWIP_ASSERT("state != NULL", state != NULL);

  if (local_addr == NULL) {
 8000ad0:	2d00      	cmp	r5, #0
 8000ad2:	d035      	beq.n	8000b40 <lwiperf_start_tcp_server_impl.constprop.0+0x80>
    return ERR_ARG;
  }

  s = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 8000ad4:	2048      	movs	r0, #72	@ 0x48
 8000ad6:	f00a f87b 	bl	800abd0 <mem_malloc>
  if (s == NULL) {
 8000ada:	4604      	mov	r4, r0
 8000adc:	2800      	cmp	r0, #0
 8000ade:	d038      	beq.n	8000b52 <lwiperf_start_tcp_server_impl.constprop.0+0x92>
    return ERR_MEM;
  }
  memset(s, 0, sizeof(lwiperf_state_tcp_t));
 8000ae0:	2248      	movs	r2, #72	@ 0x48
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	f011 fb47 	bl	8012176 <memset>
  s->base.tcp = 1;
  s->base.server = 1;
  s->base.related_master_state = related_master_state;
 8000ae8:	9b06      	ldr	r3, [sp, #24]
  s->report_fn = report_fn;
  s->report_arg = report_arg;
 8000aea:	61e6      	str	r6, [r4, #28]

  pcb = tcp_new_ip_type(LWIPERF_SERVER_IP_TYPE);
 8000aec:	202e      	movs	r0, #46	@ 0x2e
  s->base.related_master_state = related_master_state;
 8000aee:	60a3      	str	r3, [r4, #8]
  s->base.tcp = 1;
 8000af0:	f240 1301 	movw	r3, #257	@ 0x101
  s->report_fn = report_fn;
 8000af4:	f8c4 8018 	str.w	r8, [r4, #24]
  s->base.tcp = 1;
 8000af8:	80a3      	strh	r3, [r4, #4]
  pcb = tcp_new_ip_type(LWIPERF_SERVER_IP_TYPE);
 8000afa:	f00c f907 	bl	800cd0c <tcp_new_ip_type>
  if (pcb == NULL) {
 8000afe:	4606      	mov	r6, r0
 8000b00:	b338      	cbz	r0, 8000b52 <lwiperf_start_tcp_server_impl.constprop.0+0x92>
    return ERR_MEM;
  }
  err = tcp_bind(pcb, local_addr, local_port);
 8000b02:	4629      	mov	r1, r5
 8000b04:	463a      	mov	r2, r7
 8000b06:	f00b f8c7 	bl	800bc98 <tcp_bind>
  if (err != ERR_OK) {
 8000b0a:	4605      	mov	r5, r0
 8000b0c:	b110      	cbz	r0, 8000b14 <lwiperf_start_tcp_server_impl.constprop.0+0x54>
  tcp_accept(s->server_pcb, lwiperf_tcp_accept);

  lwiperf_list_add(&s->base);
  *state = s;
  return ERR_OK;
}
 8000b0e:	4628      	mov	r0, r5
 8000b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s->server_pcb = tcp_listen_with_backlog(pcb, 1);
 8000b14:	2101      	movs	r1, #1
 8000b16:	4630      	mov	r0, r6
 8000b18:	f00b f9a6 	bl	800be68 <tcp_listen_with_backlog>
 8000b1c:	60e0      	str	r0, [r4, #12]
  if (s->server_pcb == NULL) {
 8000b1e:	b190      	cbz	r0, 8000b46 <lwiperf_start_tcp_server_impl.constprop.0+0x86>
  tcp_arg(s->server_pcb, s);
 8000b20:	4621      	mov	r1, r4
 8000b22:	f00b fb21 	bl	800c168 <tcp_arg>
  tcp_accept(s->server_pcb, lwiperf_tcp_accept);
 8000b26:	68e0      	ldr	r0, [r4, #12]
 8000b28:	490b      	ldr	r1, [pc, #44]	@ (8000b58 <lwiperf_start_tcp_server_impl.constprop.0+0x98>)
 8000b2a:	f00b fb73 	bl	800c214 <tcp_accept>
  item->next = lwiperf_all_connections;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <lwiperf_start_tcp_server_impl.constprop.0+0x9c>)
}
 8000b30:	4628      	mov	r0, r5
  item->next = lwiperf_all_connections;
 8000b32:	681a      	ldr	r2, [r3, #0]
  lwiperf_all_connections = item;
 8000b34:	601c      	str	r4, [r3, #0]
  *state = s;
 8000b36:	9b07      	ldr	r3, [sp, #28]
  item->next = lwiperf_all_connections;
 8000b38:	6022      	str	r2, [r4, #0]
  *state = s;
 8000b3a:	601c      	str	r4, [r3, #0]
}
 8000b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_ARG;
 8000b40:	f06f 050f 	mvn.w	r5, #15
 8000b44:	e7e3      	b.n	8000b0e <lwiperf_start_tcp_server_impl.constprop.0+0x4e>
      tcp_close(pcb);
 8000b46:	4630      	mov	r0, r6
 8000b48:	f00c f9b2 	bl	800ceb0 <tcp_close>
    LWIPERF_FREE(lwiperf_state_tcp_t, s);
 8000b4c:	4620      	mov	r0, r4
 8000b4e:	f009 fea7 	bl	800a8a0 <mem_free>
    return ERR_MEM;
 8000b52:	f04f 35ff 	mov.w	r5, #4294967295
 8000b56:	e7da      	b.n	8000b0e <lwiperf_start_tcp_server_impl.constprop.0+0x4e>
 8000b58:	0800077d 	.word	0x0800077d
 8000b5c:	240000ac 	.word	0x240000ac

08000b60 <lwiperf_tx_start_impl.constprop.0>:
lwiperf_tx_start_impl(const ip_addr_t *remote_ip, u16_t remote_port, lwiperf_settings_t *settings, lwiperf_report_fn report_fn,
 8000b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b64:	4689      	mov	r9, r1
 8000b66:	b083      	sub	sp, #12
 8000b68:	4616      	mov	r6, r2
 8000b6a:	469a      	mov	sl, r3
  LWIP_ASSERT("remote_ip != NULL", remote_ip != NULL);
 8000b6c:	4607      	mov	r7, r0
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	d063      	beq.n	8000c3a <lwiperf_tx_start_impl.constprop.0+0xda>
  *new_conn = NULL;
 8000b72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8000b74:	f04f 0800 	mov.w	r8, #0
  client_conn = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 8000b78:	2048      	movs	r0, #72	@ 0x48
  *new_conn = NULL;
 8000b7a:	f8c3 8000 	str.w	r8, [r3]
  client_conn = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 8000b7e:	f00a f827 	bl	800abd0 <mem_malloc>
  if (client_conn == NULL) {
 8000b82:	4604      	mov	r4, r0
 8000b84:	2800      	cmp	r0, #0
 8000b86:	d063      	beq.n	8000c50 <lwiperf_tx_start_impl.constprop.0+0xf0>
  newpcb = tcp_new_ip_type(IP_GET_TYPE(remote_ip));
 8000b88:	4640      	mov	r0, r8
 8000b8a:	f00c f8bf 	bl	800cd0c <tcp_new_ip_type>
  if (newpcb == NULL) {
 8000b8e:	4605      	mov	r5, r0
 8000b90:	2800      	cmp	r0, #0
 8000b92:	d05a      	beq.n	8000c4a <lwiperf_tx_start_impl.constprop.0+0xea>
  memset(client_conn, 0, sizeof(lwiperf_state_tcp_t));
 8000b94:	2248      	movs	r2, #72	@ 0x48
 8000b96:	4641      	mov	r1, r8
 8000b98:	4620      	mov	r0, r4
  client_conn->base.tcp = 1;
 8000b9a:	f04f 0b01 	mov.w	fp, #1
  memset(client_conn, 0, sizeof(lwiperf_state_tcp_t));
 8000b9e:	f011 faea 	bl	8012176 <memset>
  client_conn->base.related_master_state = related_master_state;
 8000ba2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
  client_conn->conn_pcb = newpcb;
 8000ba4:	6125      	str	r5, [r4, #16]
  client_conn->base.related_master_state = related_master_state;
 8000ba6:	60a3      	str	r3, [r4, #8]
  client_conn->base.tcp = 1;
 8000ba8:	f884 b004 	strb.w	fp, [r4, #4]
  client_conn->time_started = sys_now(); /* @todo: set this again on 'connected' */
 8000bac:	f006 ff68 	bl	8007a80 <sys_now>
  client_conn->report_arg = report_arg;
 8000bb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
  client_conn->report_fn = report_fn;
 8000bb2:	f8c4 a018 	str.w	sl, [r4, #24]
  client_conn->report_arg = report_arg;
 8000bb6:	61e3      	str	r3, [r4, #28]
  client_conn->next_num = 4; /* initial nr is '4' since the header has 24 byte */
 8000bb8:	2304      	movs	r3, #4
  client_conn->bytes_transferred = 0;
 8000bba:	f8c4 8024 	str.w	r8, [r4, #36]	@ 0x24
  client_conn->time_started = sys_now(); /* @todo: set this again on 'connected' */
 8000bbe:	6160      	str	r0, [r4, #20]
  client_conn->next_num = 4; /* initial nr is '4' since the header has 24 byte */
 8000bc0:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  memcpy(&client_conn->settings, settings, sizeof(*settings));
 8000bc4:	6832      	ldr	r2, [r6, #0]
 8000bc6:	6873      	ldr	r3, [r6, #4]
 8000bc8:	68b0      	ldr	r0, [r6, #8]
 8000bca:	68f1      	ldr	r1, [r6, #12]
 8000bcc:	6320      	str	r0, [r4, #48]	@ 0x30
  tcp_arg(newpcb, client_conn);
 8000bce:	4628      	mov	r0, r5
  memcpy(&client_conn->settings, settings, sizeof(*settings));
 8000bd0:	6361      	str	r1, [r4, #52]	@ 0x34
  tcp_arg(newpcb, client_conn);
 8000bd2:	4621      	mov	r1, r4
  memcpy(&client_conn->settings, settings, sizeof(*settings));
 8000bd4:	62a2      	str	r2, [r4, #40]	@ 0x28
 8000bd6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000bd8:	6973      	ldr	r3, [r6, #20]
 8000bda:	6932      	ldr	r2, [r6, #16]
 8000bdc:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8000bde:	63a2      	str	r2, [r4, #56]	@ 0x38
  client_conn->have_settings_buf = 1;
 8000be0:	f884 b040 	strb.w	fp, [r4, #64]	@ 0x40
  tcp_arg(newpcb, client_conn);
 8000be4:	f00b fac0 	bl	800c168 <tcp_arg>
  tcp_sent(newpcb, lwiperf_tcp_client_sent);
 8000be8:	4628      	mov	r0, r5
 8000bea:	491b      	ldr	r1, [pc, #108]	@ (8000c58 <lwiperf_tx_start_impl.constprop.0+0xf8>)
 8000bec:	f00b fade 	bl	800c1ac <tcp_sent>
  tcp_poll(newpcb, lwiperf_tcp_poll, 2U);
 8000bf0:	2202      	movs	r2, #2
 8000bf2:	4628      	mov	r0, r5
 8000bf4:	4919      	ldr	r1, [pc, #100]	@ (8000c5c <lwiperf_tx_start_impl.constprop.0+0xfc>)
 8000bf6:	f00b fb19 	bl	800c22c <tcp_poll>
  tcp_err(newpcb, lwiperf_tcp_err);
 8000bfa:	4628      	mov	r0, r5
 8000bfc:	4918      	ldr	r1, [pc, #96]	@ (8000c60 <lwiperf_tx_start_impl.constprop.0+0x100>)
 8000bfe:	f00b faef 	bl	800c1e0 <tcp_err>
  ip_addr_copy(remote_addr, *remote_ip);
 8000c02:	683b      	ldr	r3, [r7, #0]
  err = tcp_connect(newpcb, &remote_addr, remote_port, lwiperf_tcp_client_connected);
 8000c04:	4628      	mov	r0, r5
 8000c06:	464a      	mov	r2, r9
  ip_addr_copy(remote_addr, *remote_ip);
 8000c08:	9301      	str	r3, [sp, #4]
  err = tcp_connect(newpcb, &remote_addr, remote_port, lwiperf_tcp_client_connected);
 8000c0a:	a901      	add	r1, sp, #4
 8000c0c:	4b15      	ldr	r3, [pc, #84]	@ (8000c64 <lwiperf_tx_start_impl.constprop.0+0x104>)
 8000c0e:	f00b f9b5 	bl	800bf7c <tcp_connect>
  if (err != ERR_OK) {
 8000c12:	4605      	mov	r5, r0
 8000c14:	b948      	cbnz	r0, 8000c2a <lwiperf_tx_start_impl.constprop.0+0xca>
  item->next = lwiperf_all_connections;
 8000c16:	4b14      	ldr	r3, [pc, #80]	@ (8000c68 <lwiperf_tx_start_impl.constprop.0+0x108>)
 8000c18:	681a      	ldr	r2, [r3, #0]
  lwiperf_all_connections = item;
 8000c1a:	601c      	str	r4, [r3, #0]
  *new_conn = client_conn;
 8000c1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
  item->next = lwiperf_all_connections;
 8000c1e:	6022      	str	r2, [r4, #0]
  *new_conn = client_conn;
 8000c20:	601c      	str	r4, [r3, #0]
}
 8000c22:	4628      	mov	r0, r5
 8000c24:	b003      	add	sp, #12
 8000c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    lwiperf_tcp_close(client_conn, LWIPERF_TCP_ABORTED_LOCAL);
 8000c2a:	4620      	mov	r0, r4
 8000c2c:	2102      	movs	r1, #2
 8000c2e:	f7ff fd1f 	bl	8000670 <lwiperf_tcp_close>
}
 8000c32:	4628      	mov	r0, r5
 8000c34:	b003      	add	sp, #12
 8000c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("remote_ip != NULL", remote_ip != NULL);
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c6c <lwiperf_tx_start_impl.constprop.0+0x10c>)
 8000c3c:	f240 128b 	movw	r2, #395	@ 0x18b
 8000c40:	490b      	ldr	r1, [pc, #44]	@ (8000c70 <lwiperf_tx_start_impl.constprop.0+0x110>)
 8000c42:	480c      	ldr	r0, [pc, #48]	@ (8000c74 <lwiperf_tx_start_impl.constprop.0+0x114>)
 8000c44:	f011 fa32 	bl	80120ac <iprintf>
  LWIP_ASSERT("new_conn != NULL", new_conn != NULL);
 8000c48:	e793      	b.n	8000b72 <lwiperf_tx_start_impl.constprop.0+0x12>
    LWIPERF_FREE(lwiperf_state_tcp_t, client_conn);
 8000c4a:	4620      	mov	r0, r4
 8000c4c:	f009 fe28 	bl	800a8a0 <mem_free>
    return ERR_MEM;
 8000c50:	f04f 35ff 	mov.w	r5, #4294967295
 8000c54:	e7e5      	b.n	8000c22 <lwiperf_tx_start_impl.constprop.0+0xc2>
 8000c56:	bf00      	nop
 8000c58:	080009ed 	.word	0x080009ed
 8000c5c:	08000a21 	.word	0x08000a21
 8000c60:	080008dd 	.word	0x080008dd
 8000c64:	08000a75 	.word	0x08000a75
 8000c68:	240000ac 	.word	0x240000ac
 8000c6c:	08012f84 	.word	0x08012f84
 8000c70:	08013094 	.word	0x08013094
 8000c74:	08012fac 	.word	0x08012fac

08000c78 <lwiperf_tx_start_passive>:
{
 8000c78:	b530      	push	{r4, r5, lr}
  lwiperf_state_tcp_t *new_conn = NULL;
 8000c7a:	2300      	movs	r3, #0
{
 8000c7c:	4604      	mov	r4, r0
 8000c7e:	b087      	sub	sp, #28
  u16_t remote_port = (u16_t)lwip_htonl(conn->settings.remote_port);
 8000c80:	6b00      	ldr	r0, [r0, #48]	@ 0x30
  lwiperf_state_tcp_t *new_conn = NULL;
 8000c82:	9305      	str	r3, [sp, #20]
  u16_t remote_port = (u16_t)lwip_htonl(conn->settings.remote_port);
 8000c84:	f009 fd52 	bl	800a72c <lwip_htonl>
  ret = lwiperf_tx_start_impl(&conn->conn_pcb->remote_ip, remote_port, &conn->settings, conn->report_fn, conn->report_arg,
 8000c88:	6922      	ldr	r2, [r4, #16]
 8000c8a:	a905      	add	r1, sp, #20
 8000c8c:	69e3      	ldr	r3, [r4, #28]
 8000c8e:	68a5      	ldr	r5, [r4, #8]
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	e9cd 5101 	strd	r5, r1, [sp, #4]
 8000c96:	b281      	uxth	r1, r0
 8000c98:	69a3      	ldr	r3, [r4, #24]
 8000c9a:	1d10      	adds	r0, r2, #4
 8000c9c:	f104 0228 	add.w	r2, r4, #40	@ 0x28
 8000ca0:	f7ff ff5e 	bl	8000b60 <lwiperf_tx_start_impl.constprop.0>
  if (ret == ERR_OK) {
 8000ca4:	4604      	mov	r4, r0
 8000ca6:	b918      	cbnz	r0, 8000cb0 <lwiperf_tx_start_passive+0x38>
    LWIP_ASSERT("new_conn != NULL", new_conn != NULL);
 8000ca8:	9d05      	ldr	r5, [sp, #20]
 8000caa:	b125      	cbz	r5, 8000cb6 <lwiperf_tx_start_passive+0x3e>
    new_conn->settings.flags = 0; /* prevent the remote side starting back as client again */
 8000cac:	2300      	movs	r3, #0
 8000cae:	62ab      	str	r3, [r5, #40]	@ 0x28
}
 8000cb0:	4620      	mov	r0, r4
 8000cb2:	b007      	add	sp, #28
 8000cb4:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("new_conn != NULL", new_conn != NULL);
 8000cb6:	4b04      	ldr	r3, [pc, #16]	@ (8000cc8 <lwiperf_tx_start_passive+0x50>)
 8000cb8:	f44f 72e0 	mov.w	r2, #448	@ 0x1c0
 8000cbc:	4903      	ldr	r1, [pc, #12]	@ (8000ccc <lwiperf_tx_start_passive+0x54>)
 8000cbe:	4804      	ldr	r0, [pc, #16]	@ (8000cd0 <lwiperf_tx_start_passive+0x58>)
 8000cc0:	f011 f9f4 	bl	80120ac <iprintf>
 8000cc4:	e7f2      	b.n	8000cac <lwiperf_tx_start_passive+0x34>
 8000cc6:	bf00      	nop
 8000cc8:	08012f84 	.word	0x08012f84
 8000ccc:	080130a8 	.word	0x080130a8
 8000cd0:	08012fac 	.word	0x08012fac

08000cd4 <lwiperf_tcp_recv>:
{
 8000cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000cd8:	4698      	mov	r8, r3
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000cda:	6903      	ldr	r3, [r0, #16]
{
 8000cdc:	4604      	mov	r4, r0
 8000cde:	460e      	mov	r6, r1
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000ce0:	428b      	cmp	r3, r1
{
 8000ce2:	4615      	mov	r5, r2
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000ce4:	d006      	beq.n	8000cf4 <lwiperf_tcp_recv+0x20>
 8000ce6:	4b6a      	ldr	r3, [pc, #424]	@ (8000e90 <lwiperf_tcp_recv+0x1bc>)
 8000ce8:	f44f 72e8 	mov.w	r2, #464	@ 0x1d0
 8000cec:	4969      	ldr	r1, [pc, #420]	@ (8000e94 <lwiperf_tcp_recv+0x1c0>)
 8000cee:	486a      	ldr	r0, [pc, #424]	@ (8000e98 <lwiperf_tcp_recv+0x1c4>)
 8000cf0:	f011 f9dc 	bl	80120ac <iprintf>
  if (err != ERR_OK) {
 8000cf4:	f1b8 0f00 	cmp.w	r8, #0
 8000cf8:	f040 8092 	bne.w	8000e20 <lwiperf_tcp_recv+0x14c>
  if (p == NULL) {
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	f000 8096 	beq.w	8000e2e <lwiperf_tcp_recv+0x15a>
  if ((!conn->have_settings_buf) || ((conn->bytes_transferred - 24) % (1024 * 128) == 0)) {
 8000d02:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
  tot_len = p->tot_len;
 8000d06:	892f      	ldrh	r7, [r5, #8]
  conn->poll_count = 0;
 8000d08:	f884 8020 	strb.w	r8, [r4, #32]
  if ((!conn->have_settings_buf) || ((conn->bytes_transferred - 24) % (1024 * 128) == 0)) {
 8000d0c:	bb33      	cbnz	r3, 8000d5c <lwiperf_tcp_recv+0x88>
    if (p->tot_len < sizeof(lwiperf_settings_t)) {
 8000d0e:	2f17      	cmp	r7, #23
 8000d10:	d961      	bls.n	8000dd6 <lwiperf_tcp_recv+0x102>
      if (pbuf_copy_partial(p, &conn->settings, sizeof(lwiperf_settings_t), 0) != sizeof(lwiperf_settings_t)) {
 8000d12:	4643      	mov	r3, r8
 8000d14:	2218      	movs	r2, #24
 8000d16:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8000d1a:	4628      	mov	r0, r5
 8000d1c:	f00a fe96 	bl	800ba4c <pbuf_copy_partial>
 8000d20:	2818      	cmp	r0, #24
 8000d22:	f040 809b 	bne.w	8000e5c <lwiperf_tcp_recv+0x188>
      conn->have_settings_buf = 1;
 8000d26:	2301      	movs	r3, #1
        if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_NOW)) {
 8000d28:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      conn->have_settings_buf = 1;
 8000d2a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_NOW)) {
 8000d2e:	4b5b      	ldr	r3, [pc, #364]	@ (8000e9c <lwiperf_tcp_recv+0x1c8>)
 8000d30:	4393      	bics	r3, r2
 8000d32:	f000 809f 	beq.w	8000e74 <lwiperf_tcp_recv+0x1a0>
    conn->bytes_transferred += sizeof(lwiperf_settings_t);
 8000d36:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000d38:	3318      	adds	r3, #24
    if (conn->bytes_transferred <= 24) {
 8000d3a:	2b18      	cmp	r3, #24
    conn->bytes_transferred += sizeof(lwiperf_settings_t);
 8000d3c:	6263      	str	r3, [r4, #36]	@ 0x24
    if (conn->bytes_transferred <= 24) {
 8000d3e:	d819      	bhi.n	8000d74 <lwiperf_tcp_recv+0xa0>
      conn->time_started = sys_now();
 8000d40:	f006 fe9e 	bl	8007a80 <sys_now>
 8000d44:	4603      	mov	r3, r0
      tcp_recved(tpcb, p->tot_len);
 8000d46:	8929      	ldrh	r1, [r5, #8]
 8000d48:	4630      	mov	r0, r6
      conn->time_started = sys_now();
 8000d4a:	6163      	str	r3, [r4, #20]
      tcp_recved(tpcb, p->tot_len);
 8000d4c:	f00b f8d6 	bl	800befc <tcp_recved>
      pbuf_free(p);
 8000d50:	4628      	mov	r0, r5
 8000d52:	f00a fbbb 	bl	800b4cc <pbuf_free>
}
 8000d56:	2000      	movs	r0, #0
 8000d58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((!conn->have_settings_buf) || ((conn->bytes_transferred - 24) % (1024 * 128) == 0)) {
 8000d5c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000d5e:	03da      	lsls	r2, r3, #15
 8000d60:	f5b2 2f40 	cmp.w	r2, #786432	@ 0xc0000
 8000d64:	d115      	bne.n	8000d92 <lwiperf_tcp_recv+0xbe>
    if (p->tot_len < sizeof(lwiperf_settings_t)) {
 8000d66:	2f17      	cmp	r7, #23
 8000d68:	d935      	bls.n	8000dd6 <lwiperf_tcp_recv+0x102>
      if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_TEST)) {
 8000d6a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8000d6c:	0612      	lsls	r2, r2, #24
 8000d6e:	d46a      	bmi.n	8000e46 <lwiperf_tcp_recv+0x172>
    conn->bytes_transferred += sizeof(lwiperf_settings_t);
 8000d70:	3318      	adds	r3, #24
 8000d72:	6263      	str	r3, [r4, #36]	@ 0x24
    conn->next_num = 4; /* 24 bytes received... */
 8000d74:	2304      	movs	r3, #4
    tmp = pbuf_remove_header(p, 24);
 8000d76:	2118      	movs	r1, #24
 8000d78:	4628      	mov	r0, r5
    conn->next_num = 4; /* 24 bytes received... */
 8000d7a:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
    tmp = pbuf_remove_header(p, 24);
 8000d7e:	f00a fb43 	bl	800b408 <pbuf_remove_header>
    LWIP_ASSERT("pbuf_remove_header failed", tmp == 0);
 8000d82:	b130      	cbz	r0, 8000d92 <lwiperf_tcp_recv+0xbe>
 8000d84:	4b42      	ldr	r3, [pc, #264]	@ (8000e90 <lwiperf_tcp_recv+0x1bc>)
 8000d86:	f240 2211 	movw	r2, #529	@ 0x211
 8000d8a:	4945      	ldr	r1, [pc, #276]	@ (8000ea0 <lwiperf_tcp_recv+0x1cc>)
 8000d8c:	4842      	ldr	r0, [pc, #264]	@ (8000e98 <lwiperf_tcp_recv+0x1c4>)
 8000d8e:	f011 f98d 	bl	80120ac <iprintf>
{
 8000d92:	46ae      	mov	lr, r5
 8000d94:	f04f 0800 	mov.w	r8, #0
    for (i = 0; i < q->len; i++) {
 8000d98:	f8be 300a 	ldrh.w	r3, [lr, #10]
    const u8_t *payload = (const u8_t *)q->payload;
 8000d9c:	f8de 9004 	ldr.w	r9, [lr, #4]
    for (i = 0; i < q->len; i++) {
 8000da0:	b323      	cbz	r3, 8000dec <lwiperf_tcp_recv+0x118>
      if (num == conn->next_num) {
 8000da2:	f894 3021 	ldrb.w	r3, [r4, #33]	@ 0x21
 8000da6:	2200      	movs	r2, #0
 8000da8:	e008      	b.n	8000dbc <lwiperf_tcp_recv+0xe8>
          conn->next_num = 0;
 8000daa:	2b0a      	cmp	r3, #10
 8000dac:	bf08      	it	eq
 8000dae:	2300      	moveq	r3, #0
 8000db0:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
    for (i = 0; i < q->len; i++) {
 8000db4:	f8be 100a 	ldrh.w	r1, [lr, #10]
 8000db8:	4281      	cmp	r1, r0
 8000dba:	d916      	bls.n	8000dea <lwiperf_tcp_recv+0x116>
      u8_t val = payload[i];
 8000dbc:	b290      	uxth	r0, r2
        conn->next_num++;
 8000dbe:	1c59      	adds	r1, r3, #1
    for (i = 0; i < q->len; i++) {
 8000dc0:	3201      	adds	r2, #1
      u8_t num = val - '0';
 8000dc2:	f819 c000 	ldrb.w	ip, [r9, r0]
    for (i = 0; i < q->len; i++) {
 8000dc6:	b290      	uxth	r0, r2
      u8_t num = val - '0';
 8000dc8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
      if (num == conn->next_num) {
 8000dcc:	fa5f fc8c 	uxtb.w	ip, ip
 8000dd0:	459c      	cmp	ip, r3
        conn->next_num++;
 8000dd2:	b2cb      	uxtb	r3, r1
      if (num == conn->next_num) {
 8000dd4:	d0e9      	beq.n	8000daa <lwiperf_tcp_recv+0xd6>
      lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL_DATAERROR);
 8000dd6:	4620      	mov	r0, r4
 8000dd8:	2103      	movs	r1, #3
 8000dda:	f7ff fc49 	bl	8000670 <lwiperf_tcp_close>
      pbuf_free(p);
 8000dde:	4628      	mov	r0, r5
 8000de0:	f00a fb74 	bl	800b4cc <pbuf_free>
}
 8000de4:	2000      	movs	r0, #0
 8000de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    packet_idx += q->len;
 8000dea:	4488      	add	r8, r1
  for (q = p; q != NULL; q = q->next) {
 8000dec:	f8de e000 	ldr.w	lr, [lr]
 8000df0:	f1be 0f00 	cmp.w	lr, #0
 8000df4:	d1d0      	bne.n	8000d98 <lwiperf_tcp_recv+0xc4>
  LWIP_ASSERT("count mismatch", packet_idx == p->tot_len);
 8000df6:	892b      	ldrh	r3, [r5, #8]
 8000df8:	4543      	cmp	r3, r8
 8000dfa:	d006      	beq.n	8000e0a <lwiperf_tcp_recv+0x136>
 8000dfc:	4b24      	ldr	r3, [pc, #144]	@ (8000e90 <lwiperf_tcp_recv+0x1bc>)
 8000dfe:	f240 222b 	movw	r2, #555	@ 0x22b
 8000e02:	4928      	ldr	r1, [pc, #160]	@ (8000ea4 <lwiperf_tcp_recv+0x1d0>)
 8000e04:	4824      	ldr	r0, [pc, #144]	@ (8000e98 <lwiperf_tcp_recv+0x1c4>)
 8000e06:	f011 f951 	bl	80120ac <iprintf>
  conn->bytes_transferred += packet_idx;
 8000e0a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  tcp_recved(tpcb, tot_len);
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	4639      	mov	r1, r7
  conn->bytes_transferred += packet_idx;
 8000e10:	4443      	add	r3, r8
 8000e12:	6263      	str	r3, [r4, #36]	@ 0x24
  tcp_recved(tpcb, tot_len);
 8000e14:	f00b f872 	bl	800befc <tcp_recved>
  pbuf_free(p);
 8000e18:	4628      	mov	r0, r5
 8000e1a:	f00a fb57 	bl	800b4cc <pbuf_free>
  return ERR_OK;
 8000e1e:	e7e1      	b.n	8000de4 <lwiperf_tcp_recv+0x110>
    lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_REMOTE);
 8000e20:	4620      	mov	r0, r4
 8000e22:	2105      	movs	r1, #5
 8000e24:	f7ff fc24 	bl	8000670 <lwiperf_tcp_close>
}
 8000e28:	2000      	movs	r0, #0
 8000e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_TEST)) {
 8000e2e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000e30:	0618      	lsls	r0, r3, #24
 8000e32:	d501      	bpl.n	8000e38 <lwiperf_tcp_recv+0x164>
      if ((conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_NOW)) == 0) {
 8000e34:	01d9      	lsls	r1, r3, #7
 8000e36:	d519      	bpl.n	8000e6c <lwiperf_tcp_recv+0x198>
    lwiperf_tcp_close(conn, LWIPERF_TCP_DONE_SERVER);
 8000e38:	4620      	mov	r0, r4
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	f7ff fc18 	bl	8000670 <lwiperf_tcp_close>
}
 8000e40:	2000      	movs	r0, #0
 8000e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (pbuf_memcmp(p, 0, &conn->settings, sizeof(lwiperf_settings_t)) != 0) {
 8000e46:	4641      	mov	r1, r8
 8000e48:	2318      	movs	r3, #24
 8000e4a:	f104 0228 	add.w	r2, r4, #40	@ 0x28
 8000e4e:	4628      	mov	r0, r5
 8000e50:	f00a fe66 	bl	800bb20 <pbuf_memcmp>
 8000e54:	2800      	cmp	r0, #0
 8000e56:	f43f af6e 	beq.w	8000d36 <lwiperf_tcp_recv+0x62>
 8000e5a:	e7bc      	b.n	8000dd6 <lwiperf_tcp_recv+0x102>
        lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL);
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	2102      	movs	r1, #2
 8000e60:	f7ff fc06 	bl	8000670 <lwiperf_tcp_close>
        pbuf_free(p);
 8000e64:	4628      	mov	r0, r5
 8000e66:	f00a fb31 	bl	800b4cc <pbuf_free>
        return ERR_OK;
 8000e6a:	e7bb      	b.n	8000de4 <lwiperf_tcp_recv+0x110>
        lwiperf_tx_start_passive(conn);
 8000e6c:	4620      	mov	r0, r4
 8000e6e:	f7ff ff03 	bl	8000c78 <lwiperf_tx_start_passive>
 8000e72:	e7e1      	b.n	8000e38 <lwiperf_tcp_recv+0x164>
          err_t err2 = lwiperf_tx_start_passive(conn);
 8000e74:	4620      	mov	r0, r4
 8000e76:	f7ff feff 	bl	8000c78 <lwiperf_tx_start_passive>
          if (err2 != ERR_OK) {
 8000e7a:	2800      	cmp	r0, #0
 8000e7c:	f43f af5b 	beq.w	8000d36 <lwiperf_tcp_recv+0x62>
            lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL_TXERROR);
 8000e80:	4620      	mov	r0, r4
 8000e82:	2104      	movs	r1, #4
 8000e84:	f7ff fbf4 	bl	8000670 <lwiperf_tcp_close>
            pbuf_free(p);
 8000e88:	4628      	mov	r0, r5
 8000e8a:	f00a fb1f 	bl	800b4cc <pbuf_free>
            return ERR_OK;
 8000e8e:	e7a9      	b.n	8000de4 <lwiperf_tcp_recv+0x110>
 8000e90:	08012f84 	.word	0x08012f84
 8000e94:	08013084 	.word	0x08013084
 8000e98:	08012fac 	.word	0x08012fac
 8000e9c:	01000080 	.word	0x01000080
 8000ea0:	080130bc 	.word	0x080130bc
 8000ea4:	080130d8 	.word	0x080130d8

08000ea8 <lwiperf_start_tcp_server_default>:
{
 8000ea8:	b530      	push	{r4, r5, lr}
 8000eaa:	b085      	sub	sp, #20
  lwiperf_state_tcp_t *state = NULL;
 8000eac:	2400      	movs	r4, #0
{
 8000eae:	4602      	mov	r2, r0
 8000eb0:	460b      	mov	r3, r1
  err = lwiperf_start_tcp_server_impl(local_addr, local_port, report_fn, report_arg,
 8000eb2:	ad03      	add	r5, sp, #12
 8000eb4:	f241 3189 	movw	r1, #5001	@ 0x1389
 8000eb8:	4806      	ldr	r0, [pc, #24]	@ (8000ed4 <lwiperf_start_tcp_server_default+0x2c>)
  lwiperf_state_tcp_t *state = NULL;
 8000eba:	9403      	str	r4, [sp, #12]
  err = lwiperf_start_tcp_server_impl(local_addr, local_port, report_fn, report_arg,
 8000ebc:	e9cd 4500 	strd	r4, r5, [sp]
 8000ec0:	f7ff fdfe 	bl	8000ac0 <lwiperf_start_tcp_server_impl.constprop.0>
  if (err == ERR_OK) {
 8000ec4:	b910      	cbnz	r0, 8000ecc <lwiperf_start_tcp_server_default+0x24>
    return state;
 8000ec6:	9803      	ldr	r0, [sp, #12]
}
 8000ec8:	b005      	add	sp, #20
 8000eca:	bd30      	pop	{r4, r5, pc}
  return NULL;
 8000ecc:	4620      	mov	r0, r4
}
 8000ece:	b005      	add	sp, #20
 8000ed0:	bd30      	pop	{r4, r5, pc}
 8000ed2:	bf00      	nop
 8000ed4:	08015884 	.word	0x08015884

08000ed8 <lwiperf_start_tcp_client>:
 * @returns a connection handle that can be used to abort the client
 *          by calling @ref lwiperf_abort()
 */
void* lwiperf_start_tcp_client(const ip_addr_t* remote_addr, u16_t remote_port,
  enum lwiperf_client_type type, lwiperf_report_fn report_fn, void* report_arg)
{
 8000ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
  err_t ret;
  lwiperf_settings_t settings;
  lwiperf_state_tcp_t *state = NULL;

  memset(&settings, 0, sizeof(settings));
  switch (type) {
 8000eda:	2a01      	cmp	r2, #1
  lwiperf_state_tcp_t *state = NULL;
 8000edc:	f04f 0400 	mov.w	r4, #0
{
 8000ee0:	b08d      	sub	sp, #52	@ 0x34
 8000ee2:	4615      	mov	r5, r2
 8000ee4:	4607      	mov	r7, r0
 8000ee6:	460e      	mov	r6, r1
  lwiperf_state_tcp_t *state = NULL;
 8000ee8:	9404      	str	r4, [sp, #16]
  memset(&settings, 0, sizeof(settings));
 8000eea:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000eee:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000ef2:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
{
 8000ef6:	461c      	mov	r4, r3
  switch (type) {
 8000ef8:	d045      	beq.n	8000f86 <lwiperf_start_tcp_client+0xae>
 8000efa:	2a02      	cmp	r2, #2
 8000efc:	d004      	beq.n	8000f08 <lwiperf_start_tcp_client+0x30>
 8000efe:	b142      	cbz	r2, 8000f12 <lwiperf_start_tcp_client+0x3a>
    /* Do a bidirectional test individually */
    settings.flags = htonl(LWIPERF_FLAGS_ANSWER_TEST);
    break;
  default:
    /* invalid argument */
    return NULL;
 8000f00:	2600      	movs	r6, #0
      }
    }
    return state;
  }
  return NULL;
}
 8000f02:	4630      	mov	r0, r6
 8000f04:	b00d      	add	sp, #52	@ 0x34
 8000f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    settings.flags = htonl(LWIPERF_FLAGS_ANSWER_TEST);
 8000f08:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8000f0c:	f009 fc0e 	bl	800a72c <lwip_htonl>
 8000f10:	9006      	str	r0, [sp, #24]
  settings.num_threads = htonl(1);
 8000f12:	2001      	movs	r0, #1
 8000f14:	f009 fc0a 	bl	800a72c <lwip_htonl>
 8000f18:	9007      	str	r0, [sp, #28]
  settings.remote_port = htonl(LWIPERF_TCP_PORT_DEFAULT);
 8000f1a:	f241 3089 	movw	r0, #5001	@ 0x1389
 8000f1e:	f009 fc05 	bl	800a72c <lwip_htonl>
 8000f22:	9008      	str	r0, [sp, #32]
  settings.amount = htonl((u32_t)-1000);
 8000f24:	4832      	ldr	r0, [pc, #200]	@ (8000ff0 <lwiperf_start_tcp_client+0x118>)
 8000f26:	f009 fc01 	bl	800a72c <lwip_htonl>
  ret = lwiperf_tx_start_impl(remote_addr, remote_port, &settings, report_fn, report_arg, NULL, &state);
 8000f2a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
  settings.amount = htonl((u32_t)-1000);
 8000f2c:	900b      	str	r0, [sp, #44]	@ 0x2c
  ret = lwiperf_tx_start_impl(remote_addr, remote_port, &settings, report_fn, report_arg, NULL, &state);
 8000f2e:	aa06      	add	r2, sp, #24
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	ab04      	add	r3, sp, #16
 8000f34:	4631      	mov	r1, r6
 8000f36:	4638      	mov	r0, r7
 8000f38:	9302      	str	r3, [sp, #8]
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	9301      	str	r3, [sp, #4]
 8000f3e:	4623      	mov	r3, r4
 8000f40:	f7ff fe0e 	bl	8000b60 <lwiperf_tx_start_impl.constprop.0>
  if (ret == ERR_OK) {
 8000f44:	2800      	cmp	r0, #0
 8000f46:	d1db      	bne.n	8000f00 <lwiperf_start_tcp_client+0x28>
    LWIP_ASSERT("state != NULL", state != NULL);
 8000f48:	9e04      	ldr	r6, [sp, #16]
 8000f4a:	b30e      	cbz	r6, 8000f90 <lwiperf_start_tcp_client+0xb8>
    if (type != LWIPERF_CLIENT) {
 8000f4c:	2d00      	cmp	r5, #0
 8000f4e:	d0d8      	beq.n	8000f02 <lwiperf_start_tcp_client+0x2a>
      ret = lwiperf_start_tcp_server_impl(&state->conn_pcb->local_ip, LWIPERF_TCP_PORT_DEFAULT,
 8000f50:	ab05      	add	r3, sp, #20
      lwiperf_state_tcp_t *server = NULL;
 8000f52:	2700      	movs	r7, #0
      ret = lwiperf_start_tcp_server_impl(&state->conn_pcb->local_ip, LWIPERF_TCP_PORT_DEFAULT,
 8000f54:	6930      	ldr	r0, [r6, #16]
 8000f56:	4622      	mov	r2, r4
 8000f58:	9301      	str	r3, [sp, #4]
 8000f5a:	f241 3189 	movw	r1, #5001	@ 0x1389
 8000f5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8000f60:	9600      	str	r6, [sp, #0]
      lwiperf_state_tcp_t *server = NULL;
 8000f62:	9705      	str	r7, [sp, #20]
      ret = lwiperf_start_tcp_server_impl(&state->conn_pcb->local_ip, LWIPERF_TCP_PORT_DEFAULT,
 8000f64:	f7ff fdac 	bl	8000ac0 <lwiperf_start_tcp_server_impl.constprop.0>
      if (ret != ERR_OK) {
 8000f68:	b9e0      	cbnz	r0, 8000fa4 <lwiperf_start_tcp_client+0xcc>
      server->specific_remote = 1;
 8000f6a:	9b05      	ldr	r3, [sp, #20]
 8000f6c:	2201      	movs	r2, #1
      if (type == LWIPERF_TRADEOFF) {
 8000f6e:	2d02      	cmp	r5, #2
}
 8000f70:	4630      	mov	r0, r6
      server->specific_remote = 1;
 8000f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      server->remote_addr = state->conn_pcb->remote_ip;
 8000f76:	6931      	ldr	r1, [r6, #16]
 8000f78:	6849      	ldr	r1, [r1, #4]
        server->client_tradeoff_mode = 1;
 8000f7a:	bf08      	it	eq
 8000f7c:	f883 2022 	strbeq.w	r2, [r3, #34]	@ 0x22
      server->remote_addr = state->conn_pcb->remote_ip;
 8000f80:	6459      	str	r1, [r3, #68]	@ 0x44
}
 8000f82:	b00d      	add	sp, #52	@ 0x34
 8000f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    settings.flags = htonl(LWIPERF_FLAGS_ANSWER_TEST | LWIPERF_FLAGS_ANSWER_NOW);
 8000f86:	481b      	ldr	r0, [pc, #108]	@ (8000ff4 <lwiperf_start_tcp_client+0x11c>)
 8000f88:	f009 fbd0 	bl	800a72c <lwip_htonl>
 8000f8c:	9006      	str	r0, [sp, #24]
    break;
 8000f8e:	e7c0      	b.n	8000f12 <lwiperf_start_tcp_client+0x3a>
    LWIP_ASSERT("state != NULL", state != NULL);
 8000f90:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <lwiperf_start_tcp_client+0x120>)
 8000f92:	f240 3216 	movw	r2, #790	@ 0x316
 8000f96:	4919      	ldr	r1, [pc, #100]	@ (8000ffc <lwiperf_start_tcp_client+0x124>)
 8000f98:	4819      	ldr	r0, [pc, #100]	@ (8001000 <lwiperf_start_tcp_client+0x128>)
 8000f9a:	f011 f887 	bl	80120ac <iprintf>
    if (type != LWIPERF_CLIENT) {
 8000f9e:	2d00      	cmp	r5, #0
 8000fa0:	d0af      	beq.n	8000f02 <lwiperf_start_tcp_client+0x2a>
 8000fa2:	e7d5      	b.n	8000f50 <lwiperf_start_tcp_client+0x78>
void
lwiperf_abort(void *lwiperf_session)
{
  lwiperf_state_base_t *i, *dealloc, *last = NULL;

  LWIP_ASSERT_CORE_LOCKED();
 8000fa4:	f006 fef4 	bl	8007d90 <sys_check_core_locking>

  for (i = lwiperf_all_connections; i != NULL; ) {
 8000fa8:	4b16      	ldr	r3, [pc, #88]	@ (8001004 <lwiperf_start_tcp_client+0x12c>)
 8000faa:	681d      	ldr	r5, [r3, #0]
 8000fac:	2d00      	cmp	r5, #0
 8000fae:	d0a7      	beq.n	8000f00 <lwiperf_start_tcp_client+0x28>
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fb0:	42ae      	cmp	r6, r5
        last->next = i;
      }
      LWIPERF_FREE(lwiperf_state_tcp_t, dealloc); /* @todo: type? */
    } else {
      last = i;
      i = i->next;
 8000fb2:	682c      	ldr	r4, [r5, #0]
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fb4:	d00d      	beq.n	8000fd2 <lwiperf_start_tcp_client+0xfa>
 8000fb6:	68ab      	ldr	r3, [r5, #8]
 8000fb8:	429e      	cmp	r6, r3
 8000fba:	d00a      	beq.n	8000fd2 <lwiperf_start_tcp_client+0xfa>
 8000fbc:	462f      	mov	r7, r5
  for (i = lwiperf_all_connections; i != NULL; ) {
 8000fbe:	2c00      	cmp	r4, #0
 8000fc0:	d09e      	beq.n	8000f00 <lwiperf_start_tcp_client+0x28>
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fc2:	42a6      	cmp	r6, r4
      i = i->next;
 8000fc4:	6823      	ldr	r3, [r4, #0]
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fc6:	4625      	mov	r5, r4
 8000fc8:	d00f      	beq.n	8000fea <lwiperf_start_tcp_client+0x112>
      i = i->next;
 8000fca:	461c      	mov	r4, r3
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fcc:	68ab      	ldr	r3, [r5, #8]
 8000fce:	429e      	cmp	r6, r3
 8000fd0:	d1f4      	bne.n	8000fbc <lwiperf_start_tcp_client+0xe4>
      if (last != NULL) {
 8000fd2:	b13f      	cbz	r7, 8000fe4 <lwiperf_start_tcp_client+0x10c>
        last->next = i;
 8000fd4:	4628      	mov	r0, r5
 8000fd6:	4625      	mov	r5, r4
 8000fd8:	603c      	str	r4, [r7, #0]
      LWIPERF_FREE(lwiperf_state_tcp_t, dealloc); /* @todo: type? */
 8000fda:	f009 fc61 	bl	800a8a0 <mem_free>
  for (i = lwiperf_all_connections; i != NULL; ) {
 8000fde:	2c00      	cmp	r4, #0
 8000fe0:	d1e6      	bne.n	8000fb0 <lwiperf_start_tcp_client+0xd8>
 8000fe2:	e78d      	b.n	8000f00 <lwiperf_start_tcp_client+0x28>
 8000fe4:	4628      	mov	r0, r5
 8000fe6:	4625      	mov	r5, r4
 8000fe8:	e7f7      	b.n	8000fda <lwiperf_start_tcp_client+0x102>
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fea:	4635      	mov	r5, r6
      i = i->next;
 8000fec:	461c      	mov	r4, r3
 8000fee:	e7f1      	b.n	8000fd4 <lwiperf_start_tcp_client+0xfc>
 8000ff0:	fffffc18 	.word	0xfffffc18
 8000ff4:	80000001 	.word	0x80000001
 8000ff8:	08012f84 	.word	0x08012f84
 8000ffc:	080130e8 	.word	0x080130e8
 8001000:	08012fac 	.word	0x08012fac
 8001004:	240000ac 	.word	0x240000ac

08001008 <lwiperf_start_tcp_client_default>:
{
 8001008:	b510      	push	{r4, lr}
 800100a:	4614      	mov	r4, r2
 800100c:	b082      	sub	sp, #8
 800100e:	460b      	mov	r3, r1
  return lwiperf_start_tcp_client(remote_addr, LWIPERF_TCP_PORT_DEFAULT, LWIPERF_CLIENT,
 8001010:	2200      	movs	r2, #0
 8001012:	f241 3189 	movw	r1, #5001	@ 0x1389
 8001016:	9400      	str	r4, [sp, #0]
 8001018:	f7ff ff5e 	bl	8000ed8 <lwiperf_start_tcp_client>
}
 800101c:	b002      	add	sp, #8
 800101e:	bd10      	pop	{r4, pc}

08001020 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001020:	b500      	push	{lr}
 8001022:	b083      	sub	sp, #12
    /* Infinite loop */
    for(;;)
    {


      osDelay(100000);
 8001024:	4c0b      	ldr	r4, [pc, #44]	@ (8001054 <StartDefaultTask+0x34>)
  MX_LWIP_Init();
 8001026:	f006 faf3 	bl	8007610 <MX_LWIP_Init>
    udp_echoserver_init();
 800102a:	f000 fccb 	bl	80019c4 <udp_echoserver_init>
    LOCK_TCPIP_CORE();
 800102e:	f006 fe27 	bl	8007c80 <sys_lock_tcpip_core>
    lwiperf_start_tcp_server_default(NULL, NULL);
 8001032:	2100      	movs	r1, #0
 8001034:	4608      	mov	r0, r1
 8001036:	f7ff ff37 	bl	8000ea8 <lwiperf_start_tcp_server_default>
    lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
 800103a:	2200      	movs	r2, #0
    IP4_ADDR(&remote_addr, 192, 168, 1, 10);
 800103c:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <StartDefaultTask+0x38>)
    lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
 800103e:	a801      	add	r0, sp, #4
 8001040:	4611      	mov	r1, r2
    IP4_ADDR(&remote_addr, 192, 168, 1, 10);
 8001042:	9301      	str	r3, [sp, #4]
    lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
 8001044:	f7ff ffe0 	bl	8001008 <lwiperf_start_tcp_client_default>
    UNLOCK_TCPIP_CORE();
 8001048:	f006 fe98 	bl	8007d7c <sys_unlock_tcpip_core>
      osDelay(100000);
 800104c:	4620      	mov	r0, r4
 800104e:	f006 ff5d 	bl	8007f0c <osDelay>
    for(;;)
 8001052:	e7fb      	b.n	800104c <StartDefaultTask+0x2c>
 8001054:	000186a0 	.word	0x000186a0
 8001058:	0a01a8c0 	.word	0x0a01a8c0

0800105c <SystemClock_Config>:
{
 800105c:	b530      	push	{r4, r5, lr}
 800105e:	b0a1      	sub	sp, #132	@ 0x84
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001060:	224c      	movs	r2, #76	@ 0x4c
 8001062:	2100      	movs	r1, #0
 8001064:	a80c      	add	r0, sp, #48	@ 0x30
 8001066:	f011 f886 	bl	8012176 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800106a:	2220      	movs	r2, #32
 800106c:	2100      	movs	r1, #0
 800106e:	a804      	add	r0, sp, #16
 8001070:	f011 f881 	bl	8012176 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001074:	2002      	movs	r0, #2
 8001076:	f003 f8d1 	bl	800421c <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800107a:	4b37      	ldr	r3, [pc, #220]	@ (8001158 <SystemClock_Config+0xfc>)
 800107c:	2100      	movs	r1, #0
 800107e:	4a37      	ldr	r2, [pc, #220]	@ (800115c <SystemClock_Config+0x100>)
 8001080:	9101      	str	r1, [sp, #4]
 8001082:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001084:	f021 0101 	bic.w	r1, r1, #1
 8001088:	62d9      	str	r1, [r3, #44]	@ 0x2c
 800108a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	6993      	ldr	r3, [r2, #24]
 8001094:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001098:	6193      	str	r3, [r2, #24]
 800109a:	6993      	ldr	r3, [r2, #24]
 800109c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010a0:	9301      	str	r3, [sp, #4]
 80010a2:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80010a4:	6993      	ldr	r3, [r2, #24]
 80010a6:	0499      	lsls	r1, r3, #18
 80010a8:	d5fc      	bpl.n	80010a4 <SystemClock_Config+0x48>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001160 <SystemClock_Config+0x104>)
 80010ac:	f8d3 10f4 	ldr.w	r1, [r3, #244]	@ 0xf4
 80010b0:	f041 0102 	orr.w	r1, r1, #2
 80010b4:	f8c3 10f4 	str.w	r1, [r3, #244]	@ 0xf4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80010b8:	2100      	movs	r1, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	9302      	str	r3, [sp, #8]
 80010c4:	9b02      	ldr	r3, [sp, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80010c6:	9103      	str	r1, [sp, #12]
 80010c8:	6991      	ldr	r1, [r2, #24]
 80010ca:	4b23      	ldr	r3, [pc, #140]	@ (8001158 <SystemClock_Config+0xfc>)
 80010cc:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 80010d0:	6191      	str	r1, [r2, #24]
 80010d2:	6992      	ldr	r2, [r2, #24]
 80010d4:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 80010d8:	9203      	str	r2, [sp, #12]
 80010da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80010dc:	4a1f      	ldr	r2, [pc, #124]	@ (800115c <SystemClock_Config+0x100>)
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80010de:	f041 0101 	orr.w	r1, r1, #1
 80010e2:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80010e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	9303      	str	r3, [sp, #12]
 80010ec:	9b03      	ldr	r3, [sp, #12]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80010ee:	6993      	ldr	r3, [r2, #24]
 80010f0:	049b      	lsls	r3, r3, #18
 80010f2:	d5fc      	bpl.n	80010ee <SystemClock_Config+0x92>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010f4:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010f6:	2200      	movs	r2, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80010f8:	2101      	movs	r1, #1
 80010fa:	2440      	movs	r4, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010fc:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLN = 60;
 80010fe:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001100:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001102:	a80c      	add	r0, sp, #48	@ 0x30
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001104:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001106:	910f      	str	r1, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001108:	9216      	str	r2, [sp, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800110a:	9410      	str	r4, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = 2;
 800110c:	e9cd 331a 	strd	r3, r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001110:	230c      	movs	r3, #12
 8001112:	931c      	str	r3, [sp, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001114:	233c      	movs	r3, #60	@ 0x3c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001116:	e9cd 221d 	strd	r2, r2, [sp, #116]	@ 0x74
  RCC_OscInitStruct.PLL.PLLN = 60;
 800111a:	e9cd 5317 	strd	r5, r3, [sp, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111e:	f003 f913 	bl	8004348 <HAL_RCC_OscConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	b108      	cbz	r0, 800112a <SystemClock_Config+0xce>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001126:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001128:	e7fe      	b.n	8001128 <SystemClock_Config+0xcc>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800112a:	223f      	movs	r2, #63	@ 0x3f
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800112c:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800112e:	2308      	movs	r3, #8
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001130:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001132:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001134:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001136:	a804      	add	r0, sp, #16
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001138:	940b      	str	r4, [sp, #44]	@ 0x2c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800113a:	9205      	str	r2, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800113c:	e9cd 3407 	strd	r3, r4, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001140:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001144:	e9cd 4309 	strd	r4, r3, [sp, #36]	@ 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001148:	f003 fc12 	bl	8004970 <HAL_RCC_ClockConfig>
 800114c:	b108      	cbz	r0, 8001152 <SystemClock_Config+0xf6>
 800114e:	b672      	cpsid	i
  while (1)
 8001150:	e7fe      	b.n	8001150 <SystemClock_Config+0xf4>
}
 8001152:	b021      	add	sp, #132	@ 0x84
 8001154:	bd30      	pop	{r4, r5, pc}
 8001156:	bf00      	nop
 8001158:	58000400 	.word	0x58000400
 800115c:	58024800 	.word	0x58024800
 8001160:	58024400 	.word	0x58024400

08001164 <main>:
{
 8001164:	b580      	push	{r7, lr}
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001166:	2400      	movs	r4, #0
{
 8001168:	b08c      	sub	sp, #48	@ 0x30
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800116a:	2501      	movs	r5, #1
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800116c:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8001170:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_MPU_Disable();
 8001174:	f000 fe14 	bl	8001da0 <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001178:	f248 721f 	movw	r2, #34591	@ 0x871f
 800117c:	f240 1301 	movw	r3, #257	@ 0x101
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001180:	a807      	add	r0, sp, #28
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001182:	f8ad 501c 	strh.w	r5, [sp, #28]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001186:	930a      	str	r3, [sp, #40]	@ 0x28
 8001188:	e9cd 4208 	strd	r4, r2, [sp, #32]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800118c:	f000 fe26 	bl	8001ddc <HAL_MPU_ConfigRegion>
  MPU_InitStruct.BaseAddress = 0x30020000;
 8001190:	4ac1      	ldr	r2, [pc, #772]	@ (8001498 <main+0x334>)
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8001192:	4bc2      	ldr	r3, [pc, #776]	@ (800149c <main+0x338>)
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001194:	a807      	add	r0, sp, #28
  MPU_InitStruct.BaseAddress = 0x30020000;
 8001196:	9208      	str	r2, [sp, #32]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8001198:	9309      	str	r3, [sp, #36]	@ 0x24
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800119a:	f88d 501d 	strb.w	r5, [sp, #29]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800119e:	f88d 4029 	strb.w	r4, [sp, #41]	@ 0x29
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80011a2:	f000 fe1b 	bl	8001ddc <HAL_MPU_ConfigRegion>
  MPU_InitStruct.BaseAddress = 0x30040000;
 80011a6:	4bbe      	ldr	r3, [pc, #760]	@ (80014a0 <main+0x33c>)
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 80011a8:	2202      	movs	r2, #2
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80011aa:	a807      	add	r0, sp, #28
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80011ac:	f88d 4026 	strb.w	r4, [sp, #38]	@ 0x26
  MPU_InitStruct.BaseAddress = 0x30040000;
 80011b0:	9308      	str	r3, [sp, #32]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 80011b2:	2308      	movs	r3, #8
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 80011b4:	f88d 201d 	strb.w	r2, [sp, #29]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 80011b8:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80011bc:	f88d 5029 	strb.w	r5, [sp, #41]	@ 0x29
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80011c0:	f88d 502b 	strb.w	r5, [sp, #43]	@ 0x2b
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80011c4:	f000 fe0a 	bl	8001ddc <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80011c8:	2004      	movs	r0, #4
 80011ca:	f000 fdf7 	bl	8001dbc <HAL_MPU_Enable>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80011ce:	4ab5      	ldr	r2, [pc, #724]	@ (80014a4 <main+0x340>)
 80011d0:	6953      	ldr	r3, [r2, #20]
 80011d2:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 80011d6:	d111      	bne.n	80011fc <main+0x98>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80011d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011dc:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80011e0:	f8c2 3250 	str.w	r3, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80011e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011e8:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80011ec:	6953      	ldr	r3, [r2, #20]
 80011ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011f2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80011f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011f8:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80011fc:	48a9      	ldr	r0, [pc, #676]	@ (80014a4 <main+0x340>)
 80011fe:	6943      	ldr	r3, [r0, #20]
 8001200:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8001204:	d124      	bne.n	8001250 <main+0xec>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001206:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800120a:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 800120e:	f8d0 5080 	ldr.w	r5, [r0, #128]	@ 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001212:	f643 76e0 	movw	r6, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001216:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800121a:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 800121e:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001220:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001224:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001226:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800122a:	3b01      	subs	r3, #1
 800122c:	1c5f      	adds	r7, r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800122e:	f8c0 2260 	str.w	r2, [r0, #608]	@ 0x260
      } while (ways-- != 0U);
 8001232:	d1f8      	bne.n	8001226 <main+0xc2>
    } while(sets-- != 0U);
 8001234:	3c20      	subs	r4, #32
 8001236:	f114 0f20 	cmn.w	r4, #32
 800123a:	d1f1      	bne.n	8001220 <main+0xbc>
 800123c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001240:	6943      	ldr	r3, [r0, #20]
 8001242:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001246:	6143      	str	r3, [r0, #20]
 8001248:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800124c:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8001250:	f000 fcf8 	bl	8001c44 <HAL_Init>
    DWT->CYCCNT = 0; // değerleri 0'a eşitliyoeuz
 8001254:	2400      	movs	r4, #0
  SystemClock_Config();
 8001256:	f7ff ff01 	bl	800105c <SystemClock_Config>
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //dwt debug  başlatması yapıyorum
 800125a:	4a92      	ldr	r2, [pc, #584]	@ (80014a4 <main+0x340>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800125c:	4d92      	ldr	r5, [pc, #584]	@ (80014a8 <main+0x344>)
    DWT->CTRL = DWT_CTRL_CYCCNTENA_Msk;//dwt başlatması yapıyo
 800125e:	2601      	movs	r6, #1
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //dwt debug  başlatması yapıyorum
 8001260:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001264:	2702      	movs	r7, #2
  HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin, GPIO_PIN_RESET);
 8001266:	4631      	mov	r1, r6
 8001268:	4890      	ldr	r0, [pc, #576]	@ (80014ac <main+0x348>)
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //dwt debug  başlatması yapıyorum
 800126a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800126e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin, GPIO_PIN_RESET);
 8001272:	4622      	mov	r2, r4
    DWT->CYCCNT = 0; // değerleri 0'a eşitliyoeuz
 8001274:	4b8e      	ldr	r3, [pc, #568]	@ (80014b0 <main+0x34c>)
 8001276:	605c      	str	r4, [r3, #4]
    DWT->CTRL = DWT_CTRL_CYCCNTENA_Msk;//dwt başlatması yapıyo
 8001278:	601e      	str	r6, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800127c:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8001280:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001284:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8001288:	f043 0304 	orr.w	r3, r3, #4
 800128c:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8001290:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8001294:	f003 0304 	and.w	r3, r3, #4
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800129c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012a4:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80012a8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b0:	9301      	str	r3, [sp, #4]
 80012b2:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b4:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012b8:	4333      	orrs	r3, r6
 80012ba:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80012be:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012c2:	4033      	ands	r3, r6
 80012c4:	9302      	str	r3, [sp, #8]
 80012c6:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012cc:	f043 0302 	orr.w	r3, r3, #2
 80012d0:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80012d4:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	9303      	str	r3, [sp, #12]
 80012de:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e0:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012e4:	f043 0308 	orr.w	r3, r3, #8
 80012e8:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80012ec:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012f0:	f003 0308 	and.w	r3, r3, #8
 80012f4:	9304      	str	r3, [sp, #16]
 80012f6:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012f8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001300:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8001304:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8001308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800130c:	9305      	str	r3, [sp, #20]
 800130e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001310:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8001314:	f043 0310 	orr.w	r3, r3, #16
 8001318:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 800131c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8001320:	f003 0310 	and.w	r3, r3, #16
 8001324:	9306      	str	r3, [sp, #24]
 8001326:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin, GPIO_PIN_RESET);
 8001328:	f002 ff74 	bl	8004214 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 800132c:	4622      	mov	r2, r4
 800132e:	f244 0101 	movw	r1, #16385	@ 0x4001
 8001332:	4860      	ldr	r0, [pc, #384]	@ (80014b4 <main+0x350>)
 8001334:	f002 ff6e 	bl	8004214 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8001338:	4622      	mov	r2, r4
 800133a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800133e:	485e      	ldr	r0, [pc, #376]	@ (80014b8 <main+0x354>)
 8001340:	f002 ff68 	bl	8004214 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001344:	4622      	mov	r2, r4
 8001346:	2102      	movs	r1, #2
 8001348:	485c      	ldr	r0, [pc, #368]	@ (80014bc <main+0x358>)
 800134a:	f002 ff63 	bl	8004214 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 800134e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001352:	a907      	add	r1, sp, #28
 8001354:	4855      	ldr	r0, [pc, #340]	@ (80014ac <main+0x348>)
  GPIO_InitStruct.Pin = B1_Pin;
 8001356:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800135c:	f002 fe18 	bl	8003f90 <HAL_GPIO_Init>
  HAL_GPIO_Init(led1_GPIO_Port, &GPIO_InitStruct);
 8001360:	a907      	add	r1, sp, #28
 8001362:	4852      	ldr	r0, [pc, #328]	@ (80014ac <main+0x348>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001364:	e9cd 6607 	strd	r6, r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001368:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(led1_GPIO_Port, &GPIO_InitStruct);
 800136c:	f002 fe10 	bl	8003f90 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8001370:	f244 0301 	movw	r3, #16385	@ 0x4001
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001374:	a907      	add	r1, sp, #28
 8001376:	484f      	ldr	r0, [pc, #316]	@ (80014b4 <main+0x350>)
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8001378:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137a:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	e9cd 6408 	strd	r6, r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001380:	f002 fe06 	bl	8003f90 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001384:	f44f 7340 	mov.w	r3, #768	@ 0x300
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001388:	a907      	add	r1, sp, #28
 800138a:	484b      	ldr	r0, [pc, #300]	@ (80014b8 <main+0x354>)
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800138c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800138e:	2307      	movs	r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001390:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001392:	930b      	str	r3, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001394:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001398:	f002 fdfa 	bl	8003f90 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 800139c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80013a0:	a907      	add	r1, sp, #28
 80013a2:	4845      	ldr	r0, [pc, #276]	@ (80014b8 <main+0x354>)
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80013a4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	e9cd 6408 	strd	r6, r4, [sp, #32]
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80013ac:	f002 fdf0 	bl	8003f90 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013b0:	2280      	movs	r2, #128	@ 0x80
 80013b2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80013b6:	a907      	add	r1, sp, #28
 80013b8:	4841      	ldr	r0, [pc, #260]	@ (80014c0 <main+0x35c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013bc:	e9cd 2307 	strd	r2, r3, [sp, #28]
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80013c0:	f002 fde6 	bl	8003f90 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80013c4:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c8:	a907      	add	r1, sp, #28
 80013ca:	483e      	ldr	r0, [pc, #248]	@ (80014c4 <main+0x360>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80013cc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80013ce:	230a      	movs	r3, #10
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d0:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80013d2:	930b      	str	r3, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	e9cd 7408 	strd	r7, r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d8:	f002 fdda 	bl	8003f90 <HAL_GPIO_Init>
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013dc:	a907      	add	r1, sp, #28
 80013de:	4837      	ldr	r0, [pc, #220]	@ (80014bc <main+0x358>)
  GPIO_InitStruct.Pin = LD2_Pin;
 80013e0:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e2:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	e9cd 6408 	strd	r6, r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013e8:	f002 fdd2 	bl	8003f90 <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013ec:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80013f0:	2105      	movs	r1, #5
 80013f2:	4622      	mov	r2, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013f4:	433b      	orrs	r3, r7
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80013f6:	2038      	movs	r0, #56	@ 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013f8:	f8c5 30d8 	str.w	r3, [r5, #216]	@ 0xd8
 80013fc:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  huart2.Instance = USART2;
 8001400:	4d31      	ldr	r5, [pc, #196]	@ (80014c8 <main+0x364>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001402:	403b      	ands	r3, r7
 8001404:	9307      	str	r3, [sp, #28]
 8001406:	9b07      	ldr	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001408:	f000 fc80 	bl	8001d0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800140c:	2038      	movs	r0, #56	@ 0x38
 800140e:	f000 fcb9 	bl	8001d84 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001412:	4622      	mov	r2, r4
 8001414:	2105      	movs	r1, #5
 8001416:	2039      	movs	r0, #57	@ 0x39
 8001418:	f000 fc78 	bl	8001d0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800141c:	2039      	movs	r0, #57	@ 0x39
 800141e:	f000 fcb1 	bl	8001d84 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8001422:	492a      	ldr	r1, [pc, #168]	@ (80014cc <main+0x368>)
  huart2.Init.BaudRate = 115200;
 8001424:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001428:	230c      	movs	r3, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800142a:	4628      	mov	r0, r5
  huart2.Init.BaudRate = 115200;
 800142c:	e885 0016 	stmia.w	r5, {r1, r2, r4}
  huart2.Init.Parity = UART_PARITY_NONE;
 8001430:	e9c5 4403 	strd	r4, r4, [r5, #12]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001434:	e9c5 3405 	strd	r3, r4, [r5, #20]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001438:	e9c5 4407 	strd	r4, r4, [r5, #28]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800143c:	e9c5 4409 	strd	r4, r4, [r5, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001440:	f005 ff58 	bl	80072f4 <HAL_UART_Init>
 8001444:	b108      	cbz	r0, 800144a <main+0x2e6>
  __ASM volatile ("cpsid i" : : : "memory");
 8001446:	b672      	cpsid	i
  while (1)
 8001448:	e7fe      	b.n	8001448 <main+0x2e4>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800144a:	4601      	mov	r1, r0
 800144c:	4628      	mov	r0, r5
 800144e:	f006 f869 	bl	8007524 <HAL_UARTEx_SetTxFifoThreshold>
 8001452:	b108      	cbz	r0, 8001458 <main+0x2f4>
 8001454:	b672      	cpsid	i
  while (1)
 8001456:	e7fe      	b.n	8001456 <main+0x2f2>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001458:	4601      	mov	r1, r0
 800145a:	4628      	mov	r0, r5
 800145c:	f006 f88a 	bl	8007574 <HAL_UARTEx_SetRxFifoThreshold>
 8001460:	b108      	cbz	r0, 8001466 <main+0x302>
 8001462:	b672      	cpsid	i
  while (1)
 8001464:	e7fe      	b.n	8001464 <main+0x300>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001466:	4628      	mov	r0, r5
 8001468:	f006 f83e 	bl	80074e8 <HAL_UARTEx_DisableFifoMode>
 800146c:	4604      	mov	r4, r0
 800146e:	b108      	cbz	r0, 8001474 <main+0x310>
 8001470:	b672      	cpsid	i
  while (1)
 8001472:	e7fe      	b.n	8001472 <main+0x30e>
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, data, size);
 8001474:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <main+0x36c>)
 8001476:	4628      	mov	r0, r5
 8001478:	4916      	ldr	r1, [pc, #88]	@ (80014d4 <main+0x370>)
 800147a:	881a      	ldrh	r2, [r3, #0]
 800147c:	f006 f8a2 	bl	80075c4 <HAL_UARTEx_ReceiveToIdle_IT>
  osKernelInitialize();
 8001480:	f006 fccc 	bl	8007e1c <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001484:	4a14      	ldr	r2, [pc, #80]	@ (80014d8 <main+0x374>)
 8001486:	4621      	mov	r1, r4
 8001488:	4814      	ldr	r0, [pc, #80]	@ (80014dc <main+0x378>)
 800148a:	f006 fcfb 	bl	8007e84 <osThreadNew>
 800148e:	4b14      	ldr	r3, [pc, #80]	@ (80014e0 <main+0x37c>)
 8001490:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8001492:	f006 fcd5 	bl	8007e40 <osKernelStart>
  while (1)
 8001496:	e7fe      	b.n	8001496 <main+0x332>
 8001498:	30020000 	.word	0x30020000
 800149c:	03010010 	.word	0x03010010
 80014a0:	30040000 	.word	0x30040000
 80014a4:	e000ed00 	.word	0xe000ed00
 80014a8:	58024400 	.word	0x58024400
 80014ac:	58020800 	.word	0x58020800
 80014b0:	e0001000 	.word	0xe0001000
 80014b4:	58020400 	.word	0x58020400
 80014b8:	58020c00 	.word	0x58020c00
 80014bc:	58021000 	.word	0x58021000
 80014c0:	58021800 	.word	0x58021800
 80014c4:	58020000 	.word	0x58020000
 80014c8:	24000220 	.word	0x24000220
 80014cc:	40004400 	.word	0x40004400
 80014d0:	24000000 	.word	0x24000000
 80014d4:	240000c8 	.word	0x240000c8
 80014d8:	08013744 	.word	0x08013744
 80014dc:	08001021 	.word	0x08001021
 80014e0:	2400012c 	.word	0x2400012c

080014e4 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM6) {
 80014e4:	4b03      	ldr	r3, [pc, #12]	@ (80014f4 <HAL_TIM_PeriodElapsedCallback+0x10>)
 80014e6:	6802      	ldr	r2, [r0, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d000      	beq.n	80014ee <HAL_TIM_PeriodElapsedCallback+0xa>
}
 80014ec:	4770      	bx	lr
    HAL_IncTick();
 80014ee:	f000 bbd9 	b.w	8001ca4 <HAL_IncTick>
 80014f2:	bf00      	nop
 80014f4:	40001000 	.word	0x40001000

080014f8 <Error_Handler>:
 80014f8:	b672      	cpsid	i
  while (1)
 80014fa:	e7fe      	b.n	80014fa <Error_Handler+0x2>

080014fc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014fc:	4b0f      	ldr	r3, [pc, #60]	@ (800153c <HAL_MspInit+0x40>)

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014fe:	2200      	movs	r2, #0
 8001500:	210f      	movs	r1, #15
 8001502:	f06f 0001 	mvn.w	r0, #1
{
 8001506:	b510      	push	{r4, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001508:	f8d3 40f4 	ldr.w	r4, [r3, #244]	@ 0xf4
{
 800150c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800150e:	f044 0402 	orr.w	r4, r4, #2
 8001512:	f8c3 40f4 	str.w	r4, [r3, #244]	@ 0xf4
 8001516:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	9301      	str	r3, [sp, #4]
 8001520:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001522:	f000 fbf3 	bl	8001d0c <HAL_NVIC_SetPriority>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001526:	4906      	ldr	r1, [pc, #24]	@ (8001540 <HAL_MspInit+0x44>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001528:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
  reg_value  =  (reg_value                                   |
 800152c:	4b05      	ldr	r3, [pc, #20]	@ (8001544 <HAL_MspInit+0x48>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800152e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001530:	4002      	ands	r2, r0
  reg_value  =  (reg_value                                   |
 8001532:	4313      	orrs	r3, r2
  SCB->AIRCR =  reg_value;
 8001534:	60cb      	str	r3, [r1, #12]

  /* USER CODE BEGIN MspInit 1 */
  NVIC_SetPriorityGrouping(0);
  /* USER CODE END MspInit 1 */
}
 8001536:	b002      	add	sp, #8
 8001538:	bd10      	pop	{r4, pc}
 800153a:	bf00      	nop
 800153c:	58024400 	.word	0x58024400
 8001540:	e000ed00 	.word	0xe000ed00
 8001544:	05fa0000 	.word	0x05fa0000

08001548 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800154a:	b0bb      	sub	sp, #236	@ 0xec
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	2100      	movs	r1, #0
{
 800154e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001550:	22c0      	movs	r2, #192	@ 0xc0
 8001552:	a80a      	add	r0, sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	9108      	str	r1, [sp, #32]
 8001556:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800155a:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800155e:	f010 fe0a 	bl	8012176 <memset>
  if(huart->Instance==USART2)
 8001562:	4b4a      	ldr	r3, [pc, #296]	@ (800168c <HAL_UART_MspInit+0x144>)
 8001564:	6822      	ldr	r2, [r4, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d001      	beq.n	800156e <HAL_UART_MspInit+0x26>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800156a:	b03b      	add	sp, #236	@ 0xec
 800156c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800156e:	2202      	movs	r2, #2
 8001570:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001572:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001574:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001578:	f003 fc98 	bl	8004eac <HAL_RCCEx_PeriphCLKConfig>
 800157c:	2800      	cmp	r0, #0
 800157e:	d17c      	bne.n	800167a <HAL_UART_MspInit+0x132>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001580:	4b43      	ldr	r3, [pc, #268]	@ (8001690 <HAL_UART_MspInit+0x148>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001582:	2600      	movs	r6, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001584:	2507      	movs	r5, #7
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001586:	2700      	movs	r7, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8001588:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	4841      	ldr	r0, [pc, #260]	@ (8001694 <HAL_UART_MspInit+0x14c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800158e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001592:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001596:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800159a:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800159e:	9201      	str	r2, [sp, #4]
 80015a0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015a6:	f042 0201 	orr.w	r2, r2, #1
 80015aa:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80015ae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015b2:	f002 0201 	and.w	r2, r2, #1
 80015b6:	9202      	str	r2, [sp, #8]
 80015b8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ba:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015be:	f042 0208 	orr.w	r2, r2, #8
 80015c2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015c6:	2208      	movs	r2, #8
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015cc:	9508      	str	r5, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ce:	f003 0308 	and.w	r3, r3, #8
 80015d2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015d4:	2302      	movs	r3, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d6:	9903      	ldr	r1, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d8:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80015de:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f002 fcd5 	bl	8003f90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015e6:	2220      	movs	r2, #32
 80015e8:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ea:	a904      	add	r1, sp, #16
 80015ec:	482a      	ldr	r0, [pc, #168]	@ (8001698 <HAL_UART_MspInit+0x150>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015ee:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80015f4:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015f8:	f002 fcca 	bl	8003f90 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA2_Stream0;
 80015fc:	4e27      	ldr	r6, [pc, #156]	@ (800169c <HAL_UART_MspInit+0x154>)
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80015fe:	2300      	movs	r3, #0
    hdma_usart2_rx.Instance = DMA2_Stream0;
 8001600:	4927      	ldr	r1, [pc, #156]	@ (80016a0 <HAL_UART_MspInit+0x158>)
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001602:	222b      	movs	r2, #43	@ 0x2b
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001604:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001606:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800160a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800160e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001612:	61f2      	str	r2, [r6, #28]
 8001614:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001618:	e9c6 3103 	strd	r3, r1, [r6, #12]
 800161c:	e9c6 3305 	strd	r3, r3, [r6, #20]
 8001620:	e9c6 2308 	strd	r2, r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001624:	f000 fd40 	bl	80020a8 <HAL_DMA_Init>
 8001628:	bb68      	cbnz	r0, 8001686 <HAL_UART_MspInit+0x13e>
    hdma_usart2_tx.Instance = DMA2_Stream1;
 800162a:	4d1e      	ldr	r5, [pc, #120]	@ (80016a4 <HAL_UART_MspInit+0x15c>)
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800162c:	222c      	movs	r2, #44	@ 0x2c
    hdma_usart2_tx.Instance = DMA2_Stream1;
 800162e:	491e      	ldr	r1, [pc, #120]	@ (80016a8 <HAL_UART_MspInit+0x160>)
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001630:	2300      	movs	r3, #0
 8001632:	606a      	str	r2, [r5, #4]
 8001634:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart2_tx.Instance = DMA2_Stream1;
 8001638:	6029      	str	r1, [r5, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800163a:	2140      	movs	r1, #64	@ 0x40
 800163c:	612a      	str	r2, [r5, #16]
 800163e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001642:	60a9      	str	r1, [r5, #8]
 8001644:	f44f 7180 	mov.w	r1, #256	@ 0x100
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001648:	4628      	mov	r0, r5
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800164a:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
 800164e:	63b4      	str	r4, [r6, #56]	@ 0x38
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001650:	60eb      	str	r3, [r5, #12]
 8001652:	616b      	str	r3, [r5, #20]
 8001654:	61ab      	str	r3, [r5, #24]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001656:	626b      	str	r3, [r5, #36]	@ 0x24
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001658:	e9c5 1207 	strd	r1, r2, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800165c:	f000 fd24 	bl	80020a8 <HAL_DMA_Init>
 8001660:	b970      	cbnz	r0, 8001680 <HAL_UART_MspInit+0x138>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2105      	movs	r1, #5
 8001666:	2026      	movs	r0, #38	@ 0x26
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001668:	67e5      	str	r5, [r4, #124]	@ 0x7c
 800166a:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800166c:	f000 fb4e 	bl	8001d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001670:	2026      	movs	r0, #38	@ 0x26
 8001672:	f000 fb87 	bl	8001d84 <HAL_NVIC_EnableIRQ>
}
 8001676:	b03b      	add	sp, #236	@ 0xec
 8001678:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 800167a:	f7ff ff3d 	bl	80014f8 <Error_Handler>
 800167e:	e77f      	b.n	8001580 <HAL_UART_MspInit+0x38>
      Error_Handler();
 8001680:	f7ff ff3a 	bl	80014f8 <Error_Handler>
 8001684:	e7ed      	b.n	8001662 <HAL_UART_MspInit+0x11a>
      Error_Handler();
 8001686:	f7ff ff37 	bl	80014f8 <Error_Handler>
 800168a:	e7ce      	b.n	800162a <HAL_UART_MspInit+0xe2>
 800168c:	40004400 	.word	0x40004400
 8001690:	58024400 	.word	0x58024400
 8001694:	58020000 	.word	0x58020000
 8001698:	58020c00 	.word	0x58020c00
 800169c:	240001a8 	.word	0x240001a8
 80016a0:	40020410 	.word	0x40020410
 80016a4:	24000130 	.word	0x24000130
 80016a8:	40020428 	.word	0x40020428

080016ac <HAL_InitTick>:
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ac:	280f      	cmp	r0, #15
 80016ae:	d901      	bls.n	80016b4 <HAL_InitTick+0x8>
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
     uwTickPrio = TickPriority;
    }
  else
  {
    return HAL_ERROR;
 80016b0:	2001      	movs	r0, #1
    return HAL_TIM_Base_Start_IT(&htim6);
  }

  /* Return function status */
  return HAL_ERROR;
}
 80016b2:	4770      	bx	lr
{
 80016b4:	b530      	push	{r4, r5, lr}
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80016b6:	4601      	mov	r1, r0
{
 80016b8:	b08b      	sub	sp, #44	@ 0x2c
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	4604      	mov	r4, r0
 80016be:	2036      	movs	r0, #54	@ 0x36
 80016c0:	f000 fb24 	bl	8001d0c <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016c4:	2036      	movs	r0, #54	@ 0x36
 80016c6:	f000 fb5d 	bl	8001d84 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_TIM6_CLK_ENABLE();
 80016ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001738 <HAL_InitTick+0x8c>)
     uwTickPrio = TickPriority;
 80016cc:	4a1b      	ldr	r2, [pc, #108]	@ (800173c <HAL_InitTick+0x90>)
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016ce:	4669      	mov	r1, sp
 80016d0:	a802      	add	r0, sp, #8
     uwTickPrio = TickPriority;
 80016d2:	6014      	str	r4, [r2, #0]
  __HAL_RCC_TIM6_CLK_ENABLE();
 80016d4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80016d8:	f042 0210 	orr.w	r2, r2, #16
 80016dc:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80016e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016e4:	f003 0310 	and.w	r3, r3, #16
 80016e8:	9301      	str	r3, [sp, #4]
 80016ea:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016ec:	f003 face 	bl	8004c8c <HAL_RCC_GetClockConfig>
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80016f0:	9b07      	ldr	r3, [sp, #28]
 80016f2:	b9c3      	cbnz	r3, 8001726 <HAL_InitTick+0x7a>
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80016f4:	f003 faa6 	bl	8004c44 <HAL_RCC_GetPCLK1Freq>
 80016f8:	4603      	mov	r3, r0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016fa:	4911      	ldr	r1, [pc, #68]	@ (8001740 <HAL_InitTick+0x94>)
  htim6.Init.ClockDivision = 0;
 80016fc:	2200      	movs	r2, #0
  htim6.Instance = TIM6;
 80016fe:	4c11      	ldr	r4, [pc, #68]	@ (8001744 <HAL_InitTick+0x98>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001700:	fba1 1303 	umull	r1, r3, r1, r3
  htim6.Instance = TIM6;
 8001704:	4d10      	ldr	r5, [pc, #64]	@ (8001748 <HAL_InitTick+0x9c>)
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001706:	f240 31e7 	movw	r1, #999	@ 0x3e7
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800170a:	4620      	mov	r0, r4
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800170c:	0c9b      	lsrs	r3, r3, #18
  htim6.Instance = TIM6;
 800170e:	6025      	str	r5, [r4, #0]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001710:	60a2      	str	r2, [r4, #8]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001712:	3b01      	subs	r3, #1
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001714:	e9c4 1203 	strd	r1, r2, [r4, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001718:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800171a:	f004 fde3 	bl	80062e4 <HAL_TIM_Base_Init>
 800171e:	b130      	cbz	r0, 800172e <HAL_InitTick+0x82>
    return HAL_ERROR;
 8001720:	2001      	movs	r0, #1
}
 8001722:	b00b      	add	sp, #44	@ 0x2c
 8001724:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001726:	f003 fa8d 	bl	8004c44 <HAL_RCC_GetPCLK1Freq>
 800172a:	0043      	lsls	r3, r0, #1
 800172c:	e7e5      	b.n	80016fa <HAL_InitTick+0x4e>
    return HAL_TIM_Base_Start_IT(&htim6);
 800172e:	4620      	mov	r0, r4
 8001730:	f004 fc5e 	bl	8005ff0 <HAL_TIM_Base_Start_IT>
 8001734:	e7f5      	b.n	8001722 <HAL_InitTick+0x76>
 8001736:	bf00      	nop
 8001738:	58024400 	.word	0x58024400
 800173c:	24000010 	.word	0x24000010
 8001740:	431bde83 	.word	0x431bde83
 8001744:	240002b4 	.word	0x240002b4
 8001748:	40001000 	.word	0x40001000

0800174c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800174c:	e7fe      	b.n	800174c <NMI_Handler>
 800174e:	bf00      	nop

08001750 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001750:	e7fe      	b.n	8001750 <HardFault_Handler>
 8001752:	bf00      	nop

08001754 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001754:	e7fe      	b.n	8001754 <MemManage_Handler>
 8001756:	bf00      	nop

08001758 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001758:	e7fe      	b.n	8001758 <BusFault_Handler>
 800175a:	bf00      	nop

0800175c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800175c:	e7fe      	b.n	800175c <UsageFault_Handler>
 800175e:	bf00      	nop

08001760 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop

08001764 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001764:	4801      	ldr	r0, [pc, #4]	@ (800176c <USART2_IRQHandler+0x8>)
 8001766:	f004 be3b 	b.w	80063e0 <HAL_UART_IRQHandler>
 800176a:	bf00      	nop
 800176c:	24000220 	.word	0x24000220

08001770 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001770:	4801      	ldr	r0, [pc, #4]	@ (8001778 <TIM6_DAC_IRQHandler+0x8>)
 8001772:	f004 bc97 	b.w	80060a4 <HAL_TIM_IRQHandler>
 8001776:	bf00      	nop
 8001778:	240002b4 	.word	0x240002b4

0800177c <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800177c:	4801      	ldr	r0, [pc, #4]	@ (8001784 <DMA2_Stream0_IRQHandler+0x8>)
 800177e:	f001 b8ff 	b.w	8002980 <HAL_DMA_IRQHandler>
 8001782:	bf00      	nop
 8001784:	240001a8 	.word	0x240001a8

08001788 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001788:	4801      	ldr	r0, [pc, #4]	@ (8001790 <DMA2_Stream1_IRQHandler+0x8>)
 800178a:	f001 b8f9 	b.w	8002980 <HAL_DMA_IRQHandler>
 800178e:	bf00      	nop
 8001790:	24000130 	.word	0x24000130

08001794 <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001794:	4801      	ldr	r0, [pc, #4]	@ (800179c <ETH_IRQHandler+0x8>)
 8001796:	f002 b8b7 	b.w	8003908 <HAL_ETH_IRQHandler>
 800179a:	bf00      	nop
 800179c:	240003dc 	.word	0x240003dc

080017a0 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80017a0:	2001      	movs	r0, #1
 80017a2:	4770      	bx	lr

080017a4 <_kill>:

int _kill(int pid, int sig)
{
	errno = EINVAL;
 80017a4:	4b02      	ldr	r3, [pc, #8]	@ (80017b0 <_kill+0xc>)
 80017a6:	2216      	movs	r2, #22
	return -1;
}
 80017a8:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 80017ac:	601a      	str	r2, [r3, #0]
}
 80017ae:	4770      	bx	lr
 80017b0:	2400bbe8 	.word	0x2400bbe8

080017b4 <_exit>:
	errno = EINVAL;
 80017b4:	4b01      	ldr	r3, [pc, #4]	@ (80017bc <_exit+0x8>)
 80017b6:	2216      	movs	r2, #22
 80017b8:	601a      	str	r2, [r3, #0]

void _exit (int status)
{
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80017ba:	e7fe      	b.n	80017ba <_exit+0x6>
 80017bc:	2400bbe8 	.word	0x2400bbe8

080017c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017c0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c2:	1e16      	subs	r6, r2, #0
 80017c4:	dd07      	ble.n	80017d6 <_read+0x16>
 80017c6:	460c      	mov	r4, r1
 80017c8:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80017ca:	f3af 8000 	nop.w
 80017ce:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d2:	42a5      	cmp	r5, r4
 80017d4:	d1f9      	bne.n	80017ca <_read+0xa>
	}

return len;
}
 80017d6:	4630      	mov	r0, r6
 80017d8:	bd70      	pop	{r4, r5, r6, pc}
 80017da:	bf00      	nop

080017dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017dc:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017de:	1e16      	subs	r6, r2, #0
 80017e0:	dd07      	ble.n	80017f2 <_write+0x16>
 80017e2:	460c      	mov	r4, r1
 80017e4:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80017e6:	f814 0b01 	ldrb.w	r0, [r4], #1
 80017ea:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ee:	42a5      	cmp	r5, r4
 80017f0:	d1f9      	bne.n	80017e6 <_write+0xa>
	}
	return len;
}
 80017f2:	4630      	mov	r0, r6
 80017f4:	bd70      	pop	{r4, r5, r6, pc}
 80017f6:	bf00      	nop

080017f8 <_close>:

int _close(int file)
{
	return -1;
}
 80017f8:	f04f 30ff 	mov.w	r0, #4294967295
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop

08001800 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001800:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
	return 0;
}
 8001804:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8001806:	604b      	str	r3, [r1, #4]
}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop

0800180c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800180c:	2001      	movs	r0, #1
 800180e:	4770      	bx	lr

08001810 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001810:	2000      	movs	r0, #0
 8001812:	4770      	bx	lr

08001814 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001814:	490d      	ldr	r1, [pc, #52]	@ (800184c <_sbrk+0x38>)
{
 8001816:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001818:	4a0d      	ldr	r2, [pc, #52]	@ (8001850 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 800181a:	6808      	ldr	r0, [r1, #0]
{
 800181c:	b410      	push	{r4}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800181e:	4c0d      	ldr	r4, [pc, #52]	@ (8001854 <_sbrk+0x40>)
 8001820:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001822:	b170      	cbz	r0, 8001842 <_sbrk+0x2e>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001824:	4403      	add	r3, r0
 8001826:	4293      	cmp	r3, r2
 8001828:	d803      	bhi.n	8001832 <_sbrk+0x1e>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800182a:	f85d 4b04 	ldr.w	r4, [sp], #4
  __sbrk_heap_end += incr;
 800182e:	600b      	str	r3, [r1, #0]
}
 8001830:	4770      	bx	lr
    errno = ENOMEM;
 8001832:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <_sbrk+0x44>)
 8001834:	220c      	movs	r2, #12
    return (void *)-1;
 8001836:	f04f 30ff 	mov.w	r0, #4294967295
}
 800183a:	f85d 4b04 	ldr.w	r4, [sp], #4
    errno = ENOMEM;
 800183e:	601a      	str	r2, [r3, #0]
}
 8001840:	4770      	bx	lr
    __sbrk_heap_end = &_end;
 8001842:	4c06      	ldr	r4, [pc, #24]	@ (800185c <_sbrk+0x48>)
 8001844:	4620      	mov	r0, r4
 8001846:	600c      	str	r4, [r1, #0]
 8001848:	e7ec      	b.n	8001824 <_sbrk+0x10>
 800184a:	bf00      	nop
 800184c:	24000300 	.word	0x24000300
 8001850:	24080000 	.word	0x24080000
 8001854:	00000400 	.word	0x00000400
 8001858:	2400bbe8 	.word	0x2400bbe8
 800185c:	2400bbf8 	.word	0x2400bbf8

08001860 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001860:	4927      	ldr	r1, [pc, #156]	@ (8001900 <SystemInit+0xa0>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001862:	4a28      	ldr	r2, [pc, #160]	@ (8001904 <SystemInit+0xa4>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001864:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8001868:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 800186c:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800186e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001872:	6813      	ldr	r3, [r2, #0]
 8001874:	f003 030f 	and.w	r3, r3, #15
 8001878:	2b06      	cmp	r3, #6
 800187a:	d805      	bhi.n	8001888 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800187c:	6813      	ldr	r3, [r2, #0]
 800187e:	f023 030f 	bic.w	r3, r3, #15
 8001882:	f043 0307 	orr.w	r3, r3, #7
 8001886:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001888:	4b1f      	ldr	r3, [pc, #124]	@ (8001908 <SystemInit+0xa8>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800188a:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800188c:	4a1f      	ldr	r2, [pc, #124]	@ (800190c <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 800188e:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001890:	481c      	ldr	r0, [pc, #112]	@ (8001904 <SystemInit+0xa4>)
  RCC->CR |= RCC_CR_HSION;
 8001892:	f041 0101 	orr.w	r1, r1, #1
 8001896:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001898:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800189a:	6819      	ldr	r1, [r3, #0]
 800189c:	400a      	ands	r2, r1
 800189e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80018a0:	6803      	ldr	r3, [r0, #0]
 80018a2:	071b      	lsls	r3, r3, #28
 80018a4:	d505      	bpl.n	80018b2 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80018a6:	6803      	ldr	r3, [r0, #0]
 80018a8:	f023 030f 	bic.w	r3, r3, #15
 80018ac:	f043 0307 	orr.w	r3, r3, #7
 80018b0:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80018b2:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <SystemInit+0xa8>)
 80018b4:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80018b6:	4916      	ldr	r1, [pc, #88]	@ (8001910 <SystemInit+0xb0>)
  RCC->PLLCKSELR = 0x02020200;
 80018b8:	4c16      	ldr	r4, [pc, #88]	@ (8001914 <SystemInit+0xb4>)
  RCC->PLLCFGR = 0x01FF0000;
 80018ba:	4817      	ldr	r0, [pc, #92]	@ (8001918 <SystemInit+0xb8>)
  RCC->D1CFGR = 0x00000000;
 80018bc:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80018be:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80018c0:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 80018c2:	629c      	str	r4, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x01FF0000;
 80018c4:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 80018c6:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80018c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80018ca:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80018cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80018ce:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80018d0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80018d2:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80018d4:	4c11      	ldr	r4, [pc, #68]	@ (800191c <SystemInit+0xbc>)
  RCC->CR &= 0xFFFBFFFFU;
 80018d6:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80018da:	4911      	ldr	r1, [pc, #68]	@ (8001920 <SystemInit+0xc0>)
  RCC->CR &= 0xFFFBFFFFU;
 80018dc:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 80018de:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80018e0:	6823      	ldr	r3, [r4, #0]
 80018e2:	4019      	ands	r1, r3
 80018e4:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 80018e8:	d203      	bcs.n	80018f2 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80018ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001924 <SystemInit+0xc4>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001928 <SystemInit+0xc8>)
 80018f4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80018f8:	f85d 4b04 	ldr.w	r4, [sp], #4
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018fc:	601a      	str	r2, [r3, #0]
}
 80018fe:	4770      	bx	lr
 8001900:	e000ed00 	.word	0xe000ed00
 8001904:	52002000 	.word	0x52002000
 8001908:	58024400 	.word	0x58024400
 800190c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001910:	01010280 	.word	0x01010280
 8001914:	02020200 	.word	0x02020200
 8001918:	01ff0000 	.word	0x01ff0000
 800191c:	5c001000 	.word	0x5c001000
 8001920:	ffff0000 	.word	0xffff0000
 8001924:	51008000 	.word	0x51008000
 8001928:	52004000 	.word	0x52004000
 800192c:	00000000 	.word	0x00000000

08001930 <udp_echoserver_receive_callback>:
    }
}

void udp_echoserver_receive_callback(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
	 start_eth = DWT->CYCCNT;
 8001930:	481d      	ldr	r0, [pc, #116]	@ (80019a8 <udp_echoserver_receive_callback+0x78>)

    ip_addr_copy(upcb->remote_ip, *addr);
 8001932:	491e      	ldr	r1, [pc, #120]	@ (80019ac <udp_echoserver_receive_callback+0x7c>)
{
 8001934:	b538      	push	{r3, r4, r5, lr}
	 start_eth = DWT->CYCCNT;
 8001936:	6844      	ldr	r4, [r0, #4]
 8001938:	4d1d      	ldr	r5, [pc, #116]	@ (80019b0 <udp_echoserver_receive_callback+0x80>)
    ip_addr_copy(upcb->remote_ip, *addr);
 800193a:	6809      	ldr	r1, [r1, #0]
	 start_eth = DWT->CYCCNT;
 800193c:	602c      	str	r4, [r5, #0]
        upcb->remote_port = port;


    if (p != NULL && p->len > 0) {
 800193e:	4614      	mov	r4, r2
    ip_addr_copy(upcb->remote_ip, *addr);
 8001940:	681b      	ldr	r3, [r3, #0]
{
 8001942:	f8bd 0010 	ldrh.w	r0, [sp, #16]
    ip_addr_copy(upcb->remote_ip, *addr);
 8001946:	604b      	str	r3, [r1, #4]
        upcb->remote_port = port;
 8001948:	8288      	strh	r0, [r1, #20]
    if (p != NULL && p->len > 0) {
 800194a:	b10a      	cbz	r2, 8001950 <udp_echoserver_receive_callback+0x20>
 800194c:	8952      	ldrh	r2, [r2, #10]
 800194e:	b9fa      	cbnz	r2, 8001990 <udp_echoserver_receive_callback+0x60>

        HAL_UART_Transmit(&huart2, (uint8_t *)response, length, 1000);
    }


    pbuf_free(p);
 8001950:	4620      	mov	r0, r4
 8001952:	f009 fdbb 	bl	800b4cc <pbuf_free>

       end_eth= DWT->CYCCNT;
   	   last_eth =(float)(end_eth-start_eth)/(SystemCoreClock/1000.0);;
 8001956:	4b17      	ldr	r3, [pc, #92]	@ (80019b4 <udp_echoserver_receive_callback+0x84>)
       end_eth= DWT->CYCCNT;
 8001958:	4a13      	ldr	r2, [pc, #76]	@ (80019a8 <udp_echoserver_receive_callback+0x78>)
   	   last_eth =(float)(end_eth-start_eth)/(SystemCoreClock/1000.0);;
 800195a:	ed93 6a00 	vldr	s12, [r3]
       end_eth= DWT->CYCCNT;
 800195e:	6852      	ldr	r2, [r2, #4]
   	   last_eth =(float)(end_eth-start_eth)/(SystemCoreClock/1000.0);;
 8001960:	eeb8 6b46 	vcvt.f64.u32	d6, s12
 8001964:	682b      	ldr	r3, [r5, #0]
       end_eth= DWT->CYCCNT;
 8001966:	4814      	ldr	r0, [pc, #80]	@ (80019b8 <udp_echoserver_receive_callback+0x88>)
   	   last_eth =(float)(end_eth-start_eth)/(SystemCoreClock/1000.0);;
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	4914      	ldr	r1, [pc, #80]	@ (80019bc <udp_echoserver_receive_callback+0x8c>)
       end_eth= DWT->CYCCNT;
 800196c:	6002      	str	r2, [r0, #0]
   	   last_eth =(float)(end_eth-start_eth)/(SystemCoreClock/1000.0);;
 800196e:	ee07 3a10 	vmov	s14, r3
 8001972:	ed9f 4b0b 	vldr	d4, [pc, #44]	@ 80019a0 <udp_echoserver_receive_callback+0x70>
 8001976:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800197a:	ee86 5b04 	vdiv.f64	d5, d6, d4
 800197e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001982:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001986:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
 800198a:	ed81 6a00 	vstr	s12, [r1]
}
 800198e:	bd38      	pop	{r3, r4, r5, pc}
        HAL_UART_Transmit(&huart2, (uint8_t *)response, length, 1000);
 8001990:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001994:	6861      	ldr	r1, [r4, #4]
 8001996:	480a      	ldr	r0, [pc, #40]	@ (80019c0 <udp_echoserver_receive_callback+0x90>)
 8001998:	f005 fbea 	bl	8007170 <HAL_UART_Transmit>
 800199c:	e7d8      	b.n	8001950 <udp_echoserver_receive_callback+0x20>
 800199e:	bf00      	nop
 80019a0:	00000000 	.word	0x00000000
 80019a4:	408f4000 	.word	0x408f4000
 80019a8:	e0001000 	.word	0xe0001000
 80019ac:	24000304 	.word	0x24000304
 80019b0:	240000bc 	.word	0x240000bc
 80019b4:	24000008 	.word	0x24000008
 80019b8:	240000b8 	.word	0x240000b8
 80019bc:	240000b0 	.word	0x240000b0
 80019c0:	24000220 	.word	0x24000220

080019c4 <udp_echoserver_init>:
{
 80019c4:	b510      	push	{r4, lr}
    upcb = udp_new();
 80019c6:	4c0b      	ldr	r4, [pc, #44]	@ (80019f4 <udp_echoserver_init+0x30>)
 80019c8:	f00e fdf0 	bl	80105ac <udp_new>
 80019cc:	6020      	str	r0, [r4, #0]
    if (upcb)
 80019ce:	b180      	cbz	r0, 80019f2 <udp_echoserver_init+0x2e>
        err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 80019d0:	2207      	movs	r2, #7
 80019d2:	4909      	ldr	r1, [pc, #36]	@ (80019f8 <udp_echoserver_init+0x34>)
 80019d4:	f00e fbde 	bl	8010194 <udp_bind>
        if(err == ERR_OK)
 80019d8:	4602      	mov	r2, r0
 80019da:	b928      	cbnz	r0, 80019e8 <udp_echoserver_init+0x24>
            udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 80019dc:	6820      	ldr	r0, [r4, #0]
 80019de:	4907      	ldr	r1, [pc, #28]	@ (80019fc <udp_echoserver_init+0x38>)
}
 80019e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 80019e4:	f00e bd98 	b.w	8010518 <udp_recv>
            udp_remove(upcb);
 80019e8:	6820      	ldr	r0, [r4, #0]
 80019ea:	f00e fdaf 	bl	801054c <udp_remove>
            upcb = NULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	6023      	str	r3, [r4, #0]
}
 80019f2:	bd10      	pop	{r4, pc}
 80019f4:	24000304 	.word	0x24000304
 80019f8:	08015884 	.word	0x08015884
 80019fc:	08001931 	.word	0x08001931

08001a00 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001a00:	b570      	push	{r4, r5, r6, lr}
	 start_udp = DWT->CYCCNT;
 8001a02:	4e23      	ldr	r6, [pc, #140]	@ (8001a90 <HAL_UARTEx_RxEventCallback+0x90>)
 8001a04:	4d23      	ldr	r5, [pc, #140]	@ (8001a94 <HAL_UARTEx_RxEventCallback+0x94>)
 8001a06:	6873      	ldr	r3, [r6, #4]

	if(huart->Instance == USART2)
 8001a08:	6802      	ldr	r2, [r0, #0]
	 start_udp = DWT->CYCCNT;
 8001a0a:	602b      	str	r3, [r5, #0]
	if(huart->Instance == USART2)
 8001a0c:	4b22      	ldr	r3, [pc, #136]	@ (8001a98 <HAL_UARTEx_RxEventCallback+0x98>)
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d000      	beq.n	8001a14 <HAL_UARTEx_RxEventCallback+0x14>
	            end_udp = DWT->CYCCNT;
	            last_udp =(float)(end_udp-start_udp)/(SystemCoreClock/1000.0);

        HAL_UARTEx_ReceiveToIdle_IT(&huart2, data, size);
    }
}
 8001a12:	bd70      	pop	{r4, r5, r6, pc}
	        struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT,Size, PBUF_RAM);
 8001a14:	460c      	mov	r4, r1
 8001a16:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8001a1a:	2036      	movs	r0, #54	@ 0x36
 8001a1c:	f009 fdc6 	bl	800b5ac <pbuf_alloc>
	            memcpy(p->payload, &data,Size);
 8001a20:	4622      	mov	r2, r4
 8001a22:	491e      	ldr	r1, [pc, #120]	@ (8001a9c <HAL_UARTEx_RxEventCallback+0x9c>)
	        struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT,Size, PBUF_RAM);
 8001a24:	4604      	mov	r4, r0
	            memcpy(p->payload, &data,Size);
 8001a26:	6840      	ldr	r0, [r0, #4]
 8001a28:	f010 fc71 	bl	801230e <memcpy>
	            udp_sendto(upcb, p, &upcb->remote_ip, upcb->remote_port);
 8001a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa0 <HAL_UARTEx_RxEventCallback+0xa0>)
 8001a2e:	4621      	mov	r1, r4
 8001a30:	6818      	ldr	r0, [r3, #0]
 8001a32:	8a83      	ldrh	r3, [r0, #20]
 8001a34:	1d02      	adds	r2, r0, #4
 8001a36:	f00e fd29 	bl	801048c <udp_sendto>
	            pbuf_free(p);
 8001a3a:	4620      	mov	r0, r4
 8001a3c:	f009 fd46 	bl	800b4cc <pbuf_free>
	            last_udp =(float)(end_udp-start_udp)/(SystemCoreClock/1000.0);
 8001a40:	4b18      	ldr	r3, [pc, #96]	@ (8001aa4 <HAL_UARTEx_RxEventCallback+0xa4>)
	            end_udp = DWT->CYCCNT;
 8001a42:	6870      	ldr	r0, [r6, #4]
	            last_udp =(float)(end_udp-start_udp)/(SystemCoreClock/1000.0);
 8001a44:	ed93 6a00 	vldr	s12, [r3]
 8001a48:	682b      	ldr	r3, [r5, #0]
 8001a4a:	eeb8 6b46 	vcvt.f64.u32	d6, s12
	            end_udp = DWT->CYCCNT;
 8001a4e:	4c16      	ldr	r4, [pc, #88]	@ (8001aa8 <HAL_UARTEx_RxEventCallback+0xa8>)
	            last_udp =(float)(end_udp-start_udp)/(SystemCoreClock/1000.0);
 8001a50:	1ac3      	subs	r3, r0, r3
        HAL_UARTEx_ReceiveToIdle_IT(&huart2, data, size);
 8001a52:	4a16      	ldr	r2, [pc, #88]	@ (8001aac <HAL_UARTEx_RxEventCallback+0xac>)
	            end_udp = DWT->CYCCNT;
 8001a54:	6020      	str	r0, [r4, #0]
	            last_udp =(float)(end_udp-start_udp)/(SystemCoreClock/1000.0);
 8001a56:	ee07 3a10 	vmov	s14, r3
 8001a5a:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <HAL_UARTEx_RxEventCallback+0xb0>)
        HAL_UARTEx_ReceiveToIdle_IT(&huart2, data, size);
 8001a5c:	8812      	ldrh	r2, [r2, #0]
	            last_udp =(float)(end_udp-start_udp)/(SystemCoreClock/1000.0);
 8001a5e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
        HAL_UARTEx_ReceiveToIdle_IT(&huart2, data, size);
 8001a62:	490e      	ldr	r1, [pc, #56]	@ (8001a9c <HAL_UARTEx_RxEventCallback+0x9c>)
 8001a64:	4813      	ldr	r0, [pc, #76]	@ (8001ab4 <HAL_UARTEx_RxEventCallback+0xb4>)
	            last_udp =(float)(end_udp-start_udp)/(SystemCoreClock/1000.0);
 8001a66:	ed9f 4b08 	vldr	d4, [pc, #32]	@ 8001a88 <HAL_UARTEx_RxEventCallback+0x88>
 8001a6a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001a6e:	ee86 5b04 	vdiv.f64	d5, d6, d4
}
 8001a72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	            last_udp =(float)(end_udp-start_udp)/(SystemCoreClock/1000.0);
 8001a76:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001a7a:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
 8001a7e:	ed83 6a00 	vstr	s12, [r3]
        HAL_UARTEx_ReceiveToIdle_IT(&huart2, data, size);
 8001a82:	f005 bd9f 	b.w	80075c4 <HAL_UARTEx_ReceiveToIdle_IT>
 8001a86:	bf00      	nop
 8001a88:	00000000 	.word	0x00000000
 8001a8c:	408f4000 	.word	0x408f4000
 8001a90:	e0001000 	.word	0xe0001000
 8001a94:	240000c4 	.word	0x240000c4
 8001a98:	40004400 	.word	0x40004400
 8001a9c:	240000c8 	.word	0x240000c8
 8001aa0:	24000304 	.word	0x24000304
 8001aa4:	24000008 	.word	0x24000008
 8001aa8:	240000c0 	.word	0x240000c0
 8001aac:	24000000 	.word	0x24000000
 8001ab0:	240000b4 	.word	0x240000b4
 8001ab4:	24000220 	.word	0x24000220

08001ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ab8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001af0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001abc:	f7ff fed0 	bl	8001860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ac0:	480c      	ldr	r0, [pc, #48]	@ (8001af4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ac2:	490d      	ldr	r1, [pc, #52]	@ (8001af8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8001afc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac8:	e002      	b.n	8001ad0 <LoopCopyDataInit>

08001aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ace:	3304      	adds	r3, #4

08001ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ad4:	d3f9      	bcc.n	8001aca <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8001b00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ad8:	4c0a      	ldr	r4, [pc, #40]	@ (8001b04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001adc:	e001      	b.n	8001ae2 <LoopFillZerobss>

08001ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ae0:	3204      	adds	r2, #4

08001ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ae4:	d3fb      	bcc.n	8001ade <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ae6:	f010 fbeb 	bl	80122c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aea:	f7ff fb3b 	bl	8001164 <main>
  bx  lr
 8001aee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001af0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001af4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001af8:	24000090 	.word	0x24000090
  ldr r2, =_sidata
 8001afc:	08015b74 	.word	0x08015b74
  ldr r2, =_sbss
 8001b00:	24000090 	.word	0x24000090
  ldr r4, =_ebss
 8001b04:	2400bbf8 	.word	0x2400bbf8

08001b08 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b08:	e7fe      	b.n	8001b08 <ADC3_IRQHandler>
	...

08001b0c <LAN8742_RegisterBusIO>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001b0c:	b188      	cbz	r0, 8001b32 <LAN8742_RegisterBusIO+0x26>
 8001b0e:	68ca      	ldr	r2, [r1, #12]
 8001b10:	b17a      	cbz	r2, 8001b32 <LAN8742_RegisterBusIO+0x26>
{
 8001b12:	b430      	push	{r4, r5}
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001b14:	688c      	ldr	r4, [r1, #8]
 8001b16:	b17c      	cbz	r4, 8001b38 <LAN8742_RegisterBusIO+0x2c>
 8001b18:	690d      	ldr	r5, [r1, #16]
 8001b1a:	b16d      	cbz	r5, 8001b38 <LAN8742_RegisterBusIO+0x2c>
 8001b1c:	4603      	mov	r3, r0
  {
    return LAN8742_STATUS_ERROR;
  }

  pObj->IO.Init = ioctx->Init;
 8001b1e:	e9d1 0100 	ldrd	r0, r1, [r1]
  pObj->IO.DeInit = ioctx->DeInit;
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001b22:	615a      	str	r2, [r3, #20]
  pObj->IO.Init = ioctx->Init;
 8001b24:	6098      	str	r0, [r3, #8]
  pObj->IO.WriteReg = ioctx->WriteReg;
  pObj->IO.GetTick = ioctx->GetTick;

  return LAN8742_STATUS_OK;
 8001b26:	2000      	movs	r0, #0
  pObj->IO.GetTick = ioctx->GetTick;
 8001b28:	619d      	str	r5, [r3, #24]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001b2a:	e9c3 1403 	strd	r1, r4, [r3, #12]
}
 8001b2e:	bc30      	pop	{r4, r5}
 8001b30:	4770      	bx	lr
    return LAN8742_STATUS_ERROR;
 8001b32:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001b36:	4770      	bx	lr
    return LAN8742_STATUS_ERROR;
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3c:	e7f7      	b.n	8001b2e <LAN8742_RegisterBusIO+0x22>
 8001b3e:	bf00      	nop

08001b40 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001b40:	b570      	push	{r4, r5, r6, lr}
   uint32_t regvalue = 0, addr = 0;
 8001b42:	2300      	movs	r3, #0
 {
 8001b44:	b082      	sub	sp, #8
   int32_t status = LAN8742_STATUS_OK;

   if(pObj->Is_Initialized == 0)
 8001b46:	6844      	ldr	r4, [r0, #4]
   uint32_t regvalue = 0, addr = 0;
 8001b48:	9301      	str	r3, [sp, #4]
   if(pObj->Is_Initialized == 0)
 8001b4a:	b11c      	cbz	r4, 8001b54 <LAN8742_Init+0x14>
   int32_t status = LAN8742_STATUS_OK;
 8001b4c:	2600      	movs	r6, #0
       pObj->Is_Initialized = 1;
     }
   }

   return status;
 }
 8001b4e:	4630      	mov	r0, r6
 8001b50:	b002      	add	sp, #8
 8001b52:	bd70      	pop	{r4, r5, r6, pc}
     if(pObj->IO.Init != 0)
 8001b54:	6883      	ldr	r3, [r0, #8]
 8001b56:	4605      	mov	r5, r0
 8001b58:	b103      	cbz	r3, 8001b5c <LAN8742_Init+0x1c>
       pObj->IO.Init();
 8001b5a:	4798      	blx	r3
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001b5c:	2320      	movs	r3, #32
   int32_t status = LAN8742_STATUS_OK;
 8001b5e:	2600      	movs	r6, #0
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001b60:	602b      	str	r3, [r5, #0]
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001b62:	e007      	b.n	8001b74 <LAN8742_Init+0x34>
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001b64:	9b01      	ldr	r3, [sp, #4]
 8001b66:	f003 031f 	and.w	r3, r3, #31
 8001b6a:	42a3      	cmp	r3, r4
 8001b6c:	d015      	beq.n	8001b9a <LAN8742_Init+0x5a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001b6e:	3401      	adds	r4, #1
 8001b70:	2c20      	cmp	r4, #32
 8001b72:	d00b      	beq.n	8001b8c <LAN8742_Init+0x4c>
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001b74:	4620      	mov	r0, r4
 8001b76:	696b      	ldr	r3, [r5, #20]
 8001b78:	aa01      	add	r2, sp, #4
 8001b7a:	2112      	movs	r1, #18
 8001b7c:	4798      	blx	r3
 8001b7e:	2800      	cmp	r0, #0
 8001b80:	daf0      	bge.n	8001b64 <LAN8742_Init+0x24>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001b82:	3401      	adds	r4, #1
         status = LAN8742_STATUS_READ_ERROR;
 8001b84:	f06f 0604 	mvn.w	r6, #4
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001b88:	2c20      	cmp	r4, #32
 8001b8a:	d1f3      	bne.n	8001b74 <LAN8742_Init+0x34>
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001b8c:	682b      	ldr	r3, [r5, #0]
 8001b8e:	2b1f      	cmp	r3, #31
 8001b90:	d807      	bhi.n	8001ba2 <LAN8742_Init+0x62>
     if(status == LAN8742_STATUS_OK)
 8001b92:	b11e      	cbz	r6, 8001b9c <LAN8742_Init+0x5c>
 }
 8001b94:	4630      	mov	r0, r6
 8001b96:	b002      	add	sp, #8
 8001b98:	bd70      	pop	{r4, r5, r6, pc}
         pObj->DevAddr = addr;
 8001b9a:	602c      	str	r4, [r5, #0]
       pObj->Is_Initialized = 1;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	606b      	str	r3, [r5, #4]
 8001ba0:	e7d4      	b.n	8001b4c <LAN8742_Init+0xc>
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001ba2:	f06f 0602 	mvn.w	r6, #2
   return status;
 8001ba6:	e7d2      	b.n	8001b4e <LAN8742_Init+0xe>

08001ba8 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001ba8:	b530      	push	{r4, r5, lr}
  uint32_t readval = 0;
 8001baa:	2500      	movs	r5, #0
{
 8001bac:	b083      	sub	sp, #12

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001bae:	6943      	ldr	r3, [r0, #20]
{
 8001bb0:	4604      	mov	r4, r0
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001bb2:	aa01      	add	r2, sp, #4
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	6800      	ldr	r0, [r0, #0]
  uint32_t readval = 0;
 8001bb8:	9501      	str	r5, [sp, #4]
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001bba:	4798      	blx	r3
 8001bbc:	42a8      	cmp	r0, r5
 8001bbe:	db3d      	blt.n	8001c3c <LAN8742_GetLinkState+0x94>
  {
    return LAN8742_STATUS_READ_ERROR;
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001bc0:	6963      	ldr	r3, [r4, #20]
 8001bc2:	aa01      	add	r2, sp, #4
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	6820      	ldr	r0, [r4, #0]
 8001bc8:	4798      	blx	r3
 8001bca:	2800      	cmp	r0, #0
 8001bcc:	db36      	blt.n	8001c3c <LAN8742_GetLinkState+0x94>
  {
    return LAN8742_STATUS_READ_ERROR;
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001bce:	9b01      	ldr	r3, [sp, #4]
 8001bd0:	075b      	lsls	r3, r3, #29
 8001bd2:	d52a      	bpl.n	8001c2a <LAN8742_GetLinkState+0x82>
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001bd4:	6963      	ldr	r3, [r4, #20]
 8001bd6:	aa01      	add	r2, sp, #4
 8001bd8:	4629      	mov	r1, r5
 8001bda:	6820      	ldr	r0, [r4, #0]
 8001bdc:	4798      	blx	r3
 8001bde:	2800      	cmp	r0, #0
 8001be0:	db2c      	blt.n	8001c3c <LAN8742_GetLinkState+0x94>
  {
    return LAN8742_STATUS_READ_ERROR;
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001be2:	9b01      	ldr	r3, [sp, #4]
 8001be4:	04dd      	lsls	r5, r3, #19
 8001be6:	d514      	bpl.n	8001c12 <LAN8742_GetLinkState+0x6a>
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001be8:	6963      	ldr	r3, [r4, #20]
 8001bea:	aa01      	add	r2, sp, #4
 8001bec:	211f      	movs	r1, #31
 8001bee:	6820      	ldr	r0, [r4, #0]
 8001bf0:	4798      	blx	r3
 8001bf2:	2800      	cmp	r0, #0
 8001bf4:	db22      	blt.n	8001c3c <LAN8742_GetLinkState+0x94>
    {
      return LAN8742_STATUS_READ_ERROR;
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001bf6:	9b01      	ldr	r3, [sp, #4]
 8001bf8:	04da      	lsls	r2, r3, #19
 8001bfa:	d51d      	bpl.n	8001c38 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001bfc:	f003 031c 	and.w	r3, r3, #28
 8001c00:	2b18      	cmp	r3, #24
 8001c02:	d017      	beq.n	8001c34 <LAN8742_GetLinkState+0x8c>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001c04:	2b08      	cmp	r3, #8
 8001c06:	d013      	beq.n	8001c30 <LAN8742_GetLinkState+0x88>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001c08:	2b14      	cmp	r3, #20
 8001c0a:	d10b      	bne.n	8001c24 <LAN8742_GetLinkState+0x7c>
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001c0c:	2004      	movs	r0, #4
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
    }
  }
}
 8001c0e:	b003      	add	sp, #12
 8001c10:	bd30      	pop	{r4, r5, pc}
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001c12:	f403 5204 	and.w	r2, r3, #8448	@ 0x2100
 8001c16:	f5b2 5f04 	cmp.w	r2, #8448	@ 0x2100
 8001c1a:	d00b      	beq.n	8001c34 <LAN8742_GetLinkState+0x8c>
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001c1c:	0498      	lsls	r0, r3, #18
 8001c1e:	d407      	bmi.n	8001c30 <LAN8742_GetLinkState+0x88>
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001c20:	05d9      	lsls	r1, r3, #23
 8001c22:	d4f3      	bmi.n	8001c0c <LAN8742_GetLinkState+0x64>
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001c24:	2005      	movs	r0, #5
}
 8001c26:	b003      	add	sp, #12
 8001c28:	bd30      	pop	{r4, r5, pc}
    return LAN8742_STATUS_LINK_DOWN;
 8001c2a:	2001      	movs	r0, #1
}
 8001c2c:	b003      	add	sp, #12
 8001c2e:	bd30      	pop	{r4, r5, pc}
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001c30:	2003      	movs	r0, #3
 8001c32:	e7f8      	b.n	8001c26 <LAN8742_GetLinkState+0x7e>
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001c34:	2002      	movs	r0, #2
 8001c36:	e7f6      	b.n	8001c26 <LAN8742_GetLinkState+0x7e>
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001c38:	2006      	movs	r0, #6
 8001c3a:	e7f4      	b.n	8001c26 <LAN8742_GetLinkState+0x7e>
    return LAN8742_STATUS_READ_ERROR;
 8001c3c:	f06f 0004 	mvn.w	r0, #4
 8001c40:	e7f1      	b.n	8001c26 <LAN8742_GetLinkState+0x7e>
 8001c42:	bf00      	nop

08001c44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c44:	b510      	push	{r4, lr}
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c46:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c48:	4c12      	ldr	r4, [pc, #72]	@ (8001c94 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c4a:	f000 f84d 	bl	8001ce8 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c4e:	f002 fe6d 	bl	800492c <HAL_RCC_GetSysClockFreq>
 8001c52:	4b11      	ldr	r3, [pc, #68]	@ (8001c98 <HAL_Init+0x54>)
 8001c54:	4911      	ldr	r1, [pc, #68]	@ (8001c9c <HAL_Init+0x58>)
 8001c56:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c58:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c5a:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c5e:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c62:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c64:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c66:	f002 021f 	and.w	r2, r2, #31
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c6a:	490d      	ldr	r1, [pc, #52]	@ (8001ca0 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c6c:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c70:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c72:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8001c76:	6008      	str	r0, [r1, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c78:	2001      	movs	r0, #1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c7a:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c7c:	f7ff fd16 	bl	80016ac <HAL_InitTick>
 8001c80:	b110      	cbz	r0, 8001c88 <HAL_Init+0x44>
  {
    return HAL_ERROR;
 8001c82:	2401      	movs	r4, #1
  /* Init the low level hardware */
  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 8001c84:	4620      	mov	r0, r4
 8001c86:	bd10      	pop	{r4, pc}
 8001c88:	4604      	mov	r4, r0
  HAL_MspInit();
 8001c8a:	f7ff fc37 	bl	80014fc <HAL_MspInit>
}
 8001c8e:	4620      	mov	r0, r4
 8001c90:	bd10      	pop	{r4, pc}
 8001c92:	bf00      	nop
 8001c94:	24000004 	.word	0x24000004
 8001c98:	58024400 	.word	0x58024400
 8001c9c:	08013768 	.word	0x08013768
 8001ca0:	24000008 	.word	0x24000008

08001ca4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001ca4:	4a03      	ldr	r2, [pc, #12]	@ (8001cb4 <HAL_IncTick+0x10>)
 8001ca6:	4b04      	ldr	r3, [pc, #16]	@ (8001cb8 <HAL_IncTick+0x14>)
 8001ca8:	6811      	ldr	r1, [r2, #0]
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	440b      	add	r3, r1
 8001cae:	6013      	str	r3, [r2, #0]
}
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	24000308 	.word	0x24000308
 8001cb8:	2400000c 	.word	0x2400000c

08001cbc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001cbc:	4b01      	ldr	r3, [pc, #4]	@ (8001cc4 <HAL_GetTick+0x8>)
 8001cbe:	6818      	ldr	r0, [r3, #0]
}
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	24000308 	.word	0x24000308

08001cc8 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8001cc8:	4b01      	ldr	r3, [pc, #4]	@ (8001cd0 <HAL_GetREVID+0x8>)
 8001cca:	6818      	ldr	r0, [r3, #0]
}
 8001ccc:	0c00      	lsrs	r0, r0, #16
 8001cce:	4770      	bx	lr
 8001cd0:	5c001000 	.word	0x5c001000

08001cd4 <HAL_SYSCFG_ETHInterfaceSelect>:
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001cd4:	4a03      	ldr	r2, [pc, #12]	@ (8001ce4 <HAL_SYSCFG_ETHInterfaceSelect+0x10>)
 8001cd6:	6853      	ldr	r3, [r2, #4]
 8001cd8:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8001cdc:	4303      	orrs	r3, r0
 8001cde:	6053      	str	r3, [r2, #4]
}
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	58000400 	.word	0x58000400

08001ce8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce8:	4906      	ldr	r1, [pc, #24]	@ (8001d04 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cea:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cee:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8001cf0:	4b05      	ldr	r3, [pc, #20]	@ (8001d08 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf2:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cf4:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cf8:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cfc:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8001cfe:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001d00:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001d02:	4770      	bx	lr
 8001d04:	e000ed00 	.word	0xe000ed00
 8001d08:	05fa0000 	.word	0x05fa0000

08001d0c <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d78 <HAL_NVIC_SetPriority+0x6c>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d14:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d16:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d1a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d1e:	f1be 0f04 	cmp.w	lr, #4
 8001d22:	bf28      	it	cs
 8001d24:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d28:	f1bc 0f06 	cmp.w	ip, #6
 8001d2c:	d91a      	bls.n	8001d64 <HAL_NVIC_SetPriority+0x58>
 8001d2e:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d32:	f04f 33ff 	mov.w	r3, #4294967295
 8001d36:	fa03 f30c 	lsl.w	r3, r3, ip
 8001d3a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d3e:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8001d42:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d44:	fa03 f30e 	lsl.w	r3, r3, lr
 8001d48:	ea21 0303 	bic.w	r3, r1, r3
 8001d4c:	fa03 f30c 	lsl.w	r3, r3, ip
 8001d50:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d54:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001d58:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001d5a:	db06      	blt.n	8001d6a <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d5c:	4a07      	ldr	r2, [pc, #28]	@ (8001d7c <HAL_NVIC_SetPriority+0x70>)
 8001d5e:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001d60:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d64:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d66:	4694      	mov	ip, r2
 8001d68:	e7e9      	b.n	8001d3e <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6a:	f000 000f 	and.w	r0, r0, #15
 8001d6e:	4a04      	ldr	r2, [pc, #16]	@ (8001d80 <HAL_NVIC_SetPriority+0x74>)
 8001d70:	5413      	strb	r3, [r2, r0]
 8001d72:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d76:	bf00      	nop
 8001d78:	e000ed00 	.word	0xe000ed00
 8001d7c:	e000e400 	.word	0xe000e400
 8001d80:	e000ed14 	.word	0xe000ed14

08001d84 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001d84:	2800      	cmp	r0, #0
 8001d86:	db07      	blt.n	8001d98 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d88:	2301      	movs	r3, #1
 8001d8a:	f000 011f 	and.w	r1, r0, #31
 8001d8e:	4a03      	ldr	r2, [pc, #12]	@ (8001d9c <HAL_NVIC_EnableIRQ+0x18>)
 8001d90:	0940      	lsrs	r0, r0, #5
 8001d92:	408b      	lsls	r3, r1
 8001d94:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	e000e100 	.word	0xe000e100

08001da0 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001da0:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001da4:	4b04      	ldr	r3, [pc, #16]	@ (8001db8 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001da6:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001da8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001daa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001dae:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL = 0;
 8001db0:	f8c3 1094 	str.w	r1, [r3, #148]	@ 0x94
}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001dbc:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <HAL_MPU_Enable+0x1c>)
 8001dbe:	f040 0001 	orr.w	r0, r0, #1
 8001dc2:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001dc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dc8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001dcc:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001dce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001dd2:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001dd6:	4770      	bx	lr
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001ddc:	4a16      	ldr	r2, [pc, #88]	@ (8001e38 <HAL_MPU_ConfigRegion+0x5c>)
 8001dde:	7843      	ldrb	r3, [r0, #1]
 8001de0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001de4:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8001de8:	f023 0301 	bic.w	r3, r3, #1
 8001dec:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001df0:	6843      	ldr	r3, [r0, #4]
 8001df2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001df6:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001df8:	f890 c00c 	ldrb.w	ip, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001dfc:	061b      	lsls	r3, r3, #24
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001dfe:	7801      	ldrb	r1, [r0, #0]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001e00:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001e04:	f890 c00a 	ldrb.w	ip, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001e08:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001e0a:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001e0c:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001e10:	f890 c00e 	ldrb.w	ip, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001e14:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001e18:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001e1a:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001e1e:	f890 c009 	ldrb.w	ip, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001e22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001e26:	7a01      	ldrb	r1, [r0, #8]
 8001e28:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8001e2c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001e30:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001e3c:	4936      	ldr	r1, [pc, #216]	@ (8001f18 <DMA_CalcBaseAndBitshift+0xdc>)
{
 8001e3e:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001e40:	6803      	ldr	r3, [r0, #0]
 8001e42:	428b      	cmp	r3, r1
 8001e44:	d033      	beq.n	8001eae <DMA_CalcBaseAndBitshift+0x72>
 8001e46:	3118      	adds	r1, #24
 8001e48:	1a59      	subs	r1, r3, r1
 8001e4a:	fab1 f181 	clz	r1, r1
 8001e4e:	0949      	lsrs	r1, r1, #5
 8001e50:	bb69      	cbnz	r1, 8001eae <DMA_CalcBaseAndBitshift+0x72>
 8001e52:	4832      	ldr	r0, [pc, #200]	@ (8001f1c <DMA_CalcBaseAndBitshift+0xe0>)
 8001e54:	4283      	cmp	r3, r0
 8001e56:	d03e      	beq.n	8001ed6 <DMA_CalcBaseAndBitshift+0x9a>
 8001e58:	3018      	adds	r0, #24
 8001e5a:	4283      	cmp	r3, r0
 8001e5c:	d03e      	beq.n	8001edc <DMA_CalcBaseAndBitshift+0xa0>
 8001e5e:	3018      	adds	r0, #24
 8001e60:	4283      	cmp	r3, r0
 8001e62:	d034      	beq.n	8001ece <DMA_CalcBaseAndBitshift+0x92>
 8001e64:	3018      	adds	r0, #24
 8001e66:	4283      	cmp	r3, r0
 8001e68:	d03b      	beq.n	8001ee2 <DMA_CalcBaseAndBitshift+0xa6>
 8001e6a:	3018      	adds	r0, #24
 8001e6c:	4283      	cmp	r3, r0
 8001e6e:	d03e      	beq.n	8001eee <DMA_CalcBaseAndBitshift+0xb2>
 8001e70:	3018      	adds	r0, #24
 8001e72:	4283      	cmp	r3, r0
 8001e74:	d02a      	beq.n	8001ecc <DMA_CalcBaseAndBitshift+0x90>
 8001e76:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8001e7a:	4283      	cmp	r3, r0
 8001e7c:	d035      	beq.n	8001eea <DMA_CalcBaseAndBitshift+0xae>
 8001e7e:	4928      	ldr	r1, [pc, #160]	@ (8001f20 <DMA_CalcBaseAndBitshift+0xe4>)
 8001e80:	428b      	cmp	r3, r1
 8001e82:	d031      	beq.n	8001ee8 <DMA_CalcBaseAndBitshift+0xac>
 8001e84:	3118      	adds	r1, #24
 8001e86:	428b      	cmp	r3, r1
 8001e88:	d034      	beq.n	8001ef4 <DMA_CalcBaseAndBitshift+0xb8>
 8001e8a:	3118      	adds	r1, #24
 8001e8c:	428b      	cmp	r3, r1
 8001e8e:	d034      	beq.n	8001efa <DMA_CalcBaseAndBitshift+0xbe>
 8001e90:	3118      	adds	r1, #24
 8001e92:	428b      	cmp	r3, r1
 8001e94:	d034      	beq.n	8001f00 <DMA_CalcBaseAndBitshift+0xc4>
 8001e96:	3118      	adds	r1, #24
 8001e98:	428b      	cmp	r3, r1
 8001e9a:	d034      	beq.n	8001f06 <DMA_CalcBaseAndBitshift+0xca>
 8001e9c:	3118      	adds	r1, #24
 8001e9e:	428b      	cmp	r3, r1
 8001ea0:	d034      	beq.n	8001f0c <DMA_CalcBaseAndBitshift+0xd0>
 8001ea2:	3118      	adds	r1, #24
 8001ea4:	428b      	cmp	r3, r1
 8001ea6:	d034      	beq.n	8001f12 <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8001ea8:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 8001eac:	e011      	b.n	8001ed2 <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	491c      	ldr	r1, [pc, #112]	@ (8001f24 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001eb2:	481d      	ldr	r0, [pc, #116]	@ (8001f28 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001eb4:	3b10      	subs	r3, #16
 8001eb6:	fba1 1303 	umull	r1, r3, r1, r3
{
 8001eba:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001ebc:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001ebe:	4c1b      	ldr	r4, [pc, #108]	@ (8001f2c <DMA_CalcBaseAndBitshift+0xf0>)
 8001ec0:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 8001ec2:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8001ec6:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 8001eca:	4770      	bx	lr
 8001ecc:	2116      	movs	r1, #22
 8001ece:	4818      	ldr	r0, [pc, #96]	@ (8001f30 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001ed0:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8001ed2:	6590      	str	r0, [r2, #88]	@ 0x58
}
 8001ed4:	4770      	bx	lr
 8001ed6:	2110      	movs	r1, #16
 8001ed8:	4813      	ldr	r0, [pc, #76]	@ (8001f28 <DMA_CalcBaseAndBitshift+0xec>)
 8001eda:	e7f9      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001edc:	2116      	movs	r1, #22
 8001ede:	4812      	ldr	r0, [pc, #72]	@ (8001f28 <DMA_CalcBaseAndBitshift+0xec>)
 8001ee0:	e7f6      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001ee2:	2106      	movs	r1, #6
 8001ee4:	4812      	ldr	r0, [pc, #72]	@ (8001f30 <DMA_CalcBaseAndBitshift+0xf4>)
 8001ee6:	e7f3      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001ee8:	2106      	movs	r1, #6
 8001eea:	4812      	ldr	r0, [pc, #72]	@ (8001f34 <DMA_CalcBaseAndBitshift+0xf8>)
 8001eec:	e7f0      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001eee:	2110      	movs	r1, #16
 8001ef0:	480f      	ldr	r0, [pc, #60]	@ (8001f30 <DMA_CalcBaseAndBitshift+0xf4>)
 8001ef2:	e7ed      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001ef4:	2110      	movs	r1, #16
 8001ef6:	480f      	ldr	r0, [pc, #60]	@ (8001f34 <DMA_CalcBaseAndBitshift+0xf8>)
 8001ef8:	e7ea      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001efa:	2116      	movs	r1, #22
 8001efc:	480d      	ldr	r0, [pc, #52]	@ (8001f34 <DMA_CalcBaseAndBitshift+0xf8>)
 8001efe:	e7e7      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001f00:	2100      	movs	r1, #0
 8001f02:	480d      	ldr	r0, [pc, #52]	@ (8001f38 <DMA_CalcBaseAndBitshift+0xfc>)
 8001f04:	e7e4      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001f06:	2106      	movs	r1, #6
 8001f08:	480b      	ldr	r0, [pc, #44]	@ (8001f38 <DMA_CalcBaseAndBitshift+0xfc>)
 8001f0a:	e7e1      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001f0c:	2110      	movs	r1, #16
 8001f0e:	480a      	ldr	r0, [pc, #40]	@ (8001f38 <DMA_CalcBaseAndBitshift+0xfc>)
 8001f10:	e7de      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001f12:	2116      	movs	r1, #22
 8001f14:	4808      	ldr	r0, [pc, #32]	@ (8001f38 <DMA_CalcBaseAndBitshift+0xfc>)
 8001f16:	e7db      	b.n	8001ed0 <DMA_CalcBaseAndBitshift+0x94>
 8001f18:	40020010 	.word	0x40020010
 8001f1c:	40020040 	.word	0x40020040
 8001f20:	40020428 	.word	0x40020428
 8001f24:	aaaaaaab 	.word	0xaaaaaaab
 8001f28:	40020000 	.word	0x40020000
 8001f2c:	08013778 	.word	0x08013778
 8001f30:	40020004 	.word	0x40020004
 8001f34:	40020400 	.word	0x40020400
 8001f38:	40020404 	.word	0x40020404

08001f3c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8001f3c:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001f3e:	4b27      	ldr	r3, [pc, #156]	@ (8001fdc <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8001f40:	4927      	ldr	r1, [pc, #156]	@ (8001fe0 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
{
 8001f42:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001f44:	4d27      	ldr	r5, [pc, #156]	@ (8001fe4 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8001f46:	4c28      	ldr	r4, [pc, #160]	@ (8001fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8001f48:	42aa      	cmp	r2, r5
 8001f4a:	bf18      	it	ne
 8001f4c:	429a      	cmpne	r2, r3
 8001f4e:	bf0c      	ite	eq
 8001f50:	2301      	moveq	r3, #1
 8001f52:	2300      	movne	r3, #0
 8001f54:	428a      	cmp	r2, r1
 8001f56:	bf08      	it	eq
 8001f58:	f043 0301 	orreq.w	r3, r3, #1
 8001f5c:	3128      	adds	r1, #40	@ 0x28
 8001f5e:	42a2      	cmp	r2, r4
 8001f60:	bf08      	it	eq
 8001f62:	f043 0301 	orreq.w	r3, r3, #1
 8001f66:	3428      	adds	r4, #40	@ 0x28
 8001f68:	428a      	cmp	r2, r1
 8001f6a:	bf08      	it	eq
 8001f6c:	f043 0301 	orreq.w	r3, r3, #1
 8001f70:	3128      	adds	r1, #40	@ 0x28
 8001f72:	42a2      	cmp	r2, r4
 8001f74:	bf08      	it	eq
 8001f76:	f043 0301 	orreq.w	r3, r3, #1
 8001f7a:	428a      	cmp	r2, r1
 8001f7c:	bf08      	it	eq
 8001f7e:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001f82:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001f84:	b913      	cbnz	r3, 8001f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8001f86:	4b19      	ldr	r3, [pc, #100]	@ (8001fec <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d112      	bne.n	8001fb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8001f8c:	f1a1 0308 	sub.w	r3, r1, #8
 8001f90:	4917      	ldr	r1, [pc, #92]	@ (8001ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001f92:	4a18      	ldr	r2, [pc, #96]	@ (8001ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8001f94:	fba1 1303 	umull	r1, r3, r1, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001f98:	2101      	movs	r1, #1
 8001f9a:	4c17      	ldr	r4, [pc, #92]	@ (8001ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001f9c:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001fa0:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001fa4:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001fa6:	4099      	lsls	r1, r3
 8001fa8:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8001faa:	e9c0 2418 	strd	r2, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8001fae:	bc30      	pop	{r4, r5}
 8001fb0:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001fb2:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001fb6:	4911      	ldr	r1, [pc, #68]	@ (8001ffc <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001fb8:	4c11      	ldr	r4, [pc, #68]	@ (8002000 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001fba:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001fbc:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001fc0:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001fc2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001fc6:	d800      	bhi.n	8001fca <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8001fc8:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001fca:	4a0e      	ldr	r2, [pc, #56]	@ (8002004 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001fcc:	f003 041f 	and.w	r4, r3, #31
 8001fd0:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001fd2:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001fd4:	40a1      	lsls	r1, r4
 8001fd6:	4c0c      	ldr	r4, [pc, #48]	@ (8002008 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001fd8:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001fda:	e7e5      	b.n	8001fa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>
 8001fdc:	58025408 	.word	0x58025408
 8001fe0:	58025430 	.word	0x58025430
 8001fe4:	5802541c 	.word	0x5802541c
 8001fe8:	58025444 	.word	0x58025444
 8001fec:	58025494 	.word	0x58025494
 8001ff0:	cccccccd 	.word	0xcccccccd
 8001ff4:	16009600 	.word	0x16009600
 8001ff8:	58025880 	.word	0x58025880
 8001ffc:	bffdfbf0 	.word	0xbffdfbf0
 8002000:	aaaaaaab 	.word	0xaaaaaaab
 8002004:	10008200 	.word	0x10008200
 8002008:	40020880 	.word	0x40020880

0800200c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800200c:	f890 c004 	ldrb.w	ip, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8002010:	f10c 31ff 	add.w	r1, ip, #4294967295
 8002014:	2907      	cmp	r1, #7
 8002016:	d833      	bhi.n	8002080 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x74>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002018:	6802      	ldr	r2, [r0, #0]
 800201a:	4b1c      	ldr	r3, [pc, #112]	@ (800208c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x80>)
{
 800201c:	b410      	push	{r4}
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800201e:	4c1c      	ldr	r4, [pc, #112]	@ (8002090 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x84>)
 8002020:	42a2      	cmp	r2, r4
 8002022:	bf18      	it	ne
 8002024:	429a      	cmpne	r2, r3
 8002026:	f104 0414 	add.w	r4, r4, #20
 800202a:	bf0c      	ite	eq
 800202c:	2301      	moveq	r3, #1
 800202e:	2300      	movne	r3, #0
 8002030:	42a2      	cmp	r2, r4
 8002032:	bf08      	it	eq
 8002034:	f043 0301 	orreq.w	r3, r3, #1
 8002038:	3414      	adds	r4, #20
 800203a:	42a2      	cmp	r2, r4
 800203c:	bf08      	it	eq
 800203e:	f043 0301 	orreq.w	r3, r3, #1
 8002042:	3414      	adds	r4, #20
 8002044:	42a2      	cmp	r2, r4
 8002046:	bf08      	it	eq
 8002048:	f043 0301 	orreq.w	r3, r3, #1
 800204c:	3414      	adds	r4, #20
 800204e:	42a2      	cmp	r2, r4
 8002050:	bf08      	it	eq
 8002052:	f043 0301 	orreq.w	r3, r3, #1
 8002056:	3414      	adds	r4, #20
 8002058:	42a2      	cmp	r2, r4
 800205a:	bf08      	it	eq
 800205c:	f043 0301 	orreq.w	r3, r3, #1
 8002060:	b913      	cbnz	r3, 8002068 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x5c>
 8002062:	4b0c      	ldr	r3, [pc, #48]	@ (8002094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x88>)
 8002064:	429a      	cmp	r2, r3
 8002066:	d10c      	bne.n	8002082 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x76>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8002068:	4b0b      	ldr	r3, [pc, #44]	@ (8002098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800206a:	4c0c      	ldr	r4, [pc, #48]	@ (800209c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x90>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800206c:	4463      	add	r3, ip
 800206e:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8002070:	2201      	movs	r2, #1
 8002072:	408a      	lsls	r2, r1
 8002074:	e9c0 341b 	strd	r3, r4, [r0, #108]	@ 0x6c
 8002078:	6742      	str	r2, [r0, #116]	@ 0x74
  }
}
 800207a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	4770      	bx	lr
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002082:	4b07      	ldr	r3, [pc, #28]	@ (80020a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x94>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002084:	4c07      	ldr	r4, [pc, #28]	@ (80020a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x98>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002086:	4463      	add	r3, ip
 8002088:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800208a:	e7f1      	b.n	8002070 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>
 800208c:	58025408 	.word	0x58025408
 8002090:	5802541c 	.word	0x5802541c
 8002094:	58025494 	.word	0x58025494
 8002098:	1600963f 	.word	0x1600963f
 800209c:	58025940 	.word	0x58025940
 80020a0:	1000823f 	.word	0x1000823f
 80020a4:	40020940 	.word	0x40020940

080020a8 <HAL_DMA_Init>:
{
 80020a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020aa:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80020ac:	f7ff fe06 	bl	8001cbc <HAL_GetTick>
  if(hdma == NULL)
 80020b0:	2d00      	cmp	r5, #0
 80020b2:	f000 81a6 	beq.w	8002402 <HAL_DMA_Init+0x35a>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80020b6:	682c      	ldr	r4, [r5, #0]
 80020b8:	4606      	mov	r6, r0
 80020ba:	4b50      	ldr	r3, [pc, #320]	@ (80021fc <HAL_DMA_Init+0x154>)
 80020bc:	429c      	cmp	r4, r3
 80020be:	f000 8092 	beq.w	80021e6 <HAL_DMA_Init+0x13e>
 80020c2:	3318      	adds	r3, #24
 80020c4:	429c      	cmp	r4, r3
 80020c6:	f000 808e 	beq.w	80021e6 <HAL_DMA_Init+0x13e>
 80020ca:	3318      	adds	r3, #24
 80020cc:	429c      	cmp	r4, r3
 80020ce:	f000 808a 	beq.w	80021e6 <HAL_DMA_Init+0x13e>
 80020d2:	3318      	adds	r3, #24
 80020d4:	429c      	cmp	r4, r3
 80020d6:	f000 8086 	beq.w	80021e6 <HAL_DMA_Init+0x13e>
 80020da:	3318      	adds	r3, #24
 80020dc:	429c      	cmp	r4, r3
 80020de:	f000 8082 	beq.w	80021e6 <HAL_DMA_Init+0x13e>
 80020e2:	3318      	adds	r3, #24
 80020e4:	429c      	cmp	r4, r3
 80020e6:	d07e      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
 80020e8:	3318      	adds	r3, #24
 80020ea:	429c      	cmp	r4, r3
 80020ec:	d07b      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
 80020ee:	3318      	adds	r3, #24
 80020f0:	429c      	cmp	r4, r3
 80020f2:	d078      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
 80020f4:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80020f8:	429c      	cmp	r4, r3
 80020fa:	d074      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
 80020fc:	3318      	adds	r3, #24
 80020fe:	429c      	cmp	r4, r3
 8002100:	d071      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
 8002102:	3318      	adds	r3, #24
 8002104:	429c      	cmp	r4, r3
 8002106:	d06e      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
 8002108:	3318      	adds	r3, #24
 800210a:	429c      	cmp	r4, r3
 800210c:	d06b      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
 800210e:	3318      	adds	r3, #24
 8002110:	429c      	cmp	r4, r3
 8002112:	d068      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
 8002114:	3318      	adds	r3, #24
 8002116:	429c      	cmp	r4, r3
 8002118:	d065      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
 800211a:	3318      	adds	r3, #24
 800211c:	429c      	cmp	r4, r3
 800211e:	d062      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
 8002120:	3318      	adds	r3, #24
 8002122:	429c      	cmp	r4, r3
 8002124:	d05f      	beq.n	80021e6 <HAL_DMA_Init+0x13e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002126:	4b36      	ldr	r3, [pc, #216]	@ (8002200 <HAL_DMA_Init+0x158>)
 8002128:	4936      	ldr	r1, [pc, #216]	@ (8002204 <HAL_DMA_Init+0x15c>)
 800212a:	4a37      	ldr	r2, [pc, #220]	@ (8002208 <HAL_DMA_Init+0x160>)
 800212c:	428c      	cmp	r4, r1
 800212e:	bf18      	it	ne
 8002130:	429c      	cmpne	r4, r3
 8002132:	f101 0128 	add.w	r1, r1, #40	@ 0x28
 8002136:	bf0c      	ite	eq
 8002138:	2301      	moveq	r3, #1
 800213a:	2300      	movne	r3, #0
 800213c:	4294      	cmp	r4, r2
 800213e:	bf08      	it	eq
 8002140:	f043 0301 	orreq.w	r3, r3, #1
 8002144:	3228      	adds	r2, #40	@ 0x28
 8002146:	428c      	cmp	r4, r1
 8002148:	bf08      	it	eq
 800214a:	f043 0301 	orreq.w	r3, r3, #1
 800214e:	3128      	adds	r1, #40	@ 0x28
 8002150:	4294      	cmp	r4, r2
 8002152:	bf08      	it	eq
 8002154:	f043 0301 	orreq.w	r3, r3, #1
 8002158:	3228      	adds	r2, #40	@ 0x28
 800215a:	428c      	cmp	r4, r1
 800215c:	bf08      	it	eq
 800215e:	f043 0301 	orreq.w	r3, r3, #1
 8002162:	4294      	cmp	r4, r2
 8002164:	bf08      	it	eq
 8002166:	f043 0301 	orreq.w	r3, r3, #1
 800216a:	b91b      	cbnz	r3, 8002174 <HAL_DMA_Init+0xcc>
 800216c:	4b27      	ldr	r3, [pc, #156]	@ (800220c <HAL_DMA_Init+0x164>)
 800216e:	429c      	cmp	r4, r3
 8002170:	f040 8191 	bne.w	8002496 <HAL_DMA_Init+0x3ee>
    __HAL_UNLOCK(hdma);
 8002174:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8002176:	2202      	movs	r2, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002178:	4825      	ldr	r0, [pc, #148]	@ (8002210 <HAL_DMA_Init+0x168>)
    hdma->State = HAL_DMA_STATE_BUSY;
 800217a:	f885 2035 	strb.w	r2, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 800217e:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002182:	6823      	ldr	r3, [r4, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002184:	4018      	ands	r0, r3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002186:	68ab      	ldr	r3, [r5, #8]
 8002188:	2b40      	cmp	r3, #64	@ 0x40
 800218a:	f000 8182 	beq.w	8002492 <HAL_DMA_Init+0x3ea>
 800218e:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 8002192:	fab3 f383 	clz	r3, r3
 8002196:	095b      	lsrs	r3, r3, #5
 8002198:	0399      	lsls	r1, r3, #14
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800219a:	6a2e      	ldr	r6, [r5, #32]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800219c:	e9d5 2303 	ldrd	r2, r3, [r5, #12]
 80021a0:	08db      	lsrs	r3, r3, #3
 80021a2:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80021a6:	696a      	ldr	r2, [r5, #20]
 80021a8:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80021ac:	69aa      	ldr	r2, [r5, #24]
 80021ae:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80021b2:	69ea      	ldr	r2, [r5, #28]
 80021b4:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80021b8:	4a16      	ldr	r2, [pc, #88]	@ (8002214 <HAL_DMA_Init+0x16c>)
 80021ba:	ea43 1316 	orr.w	r3, r3, r6, lsr #4
 80021be:	4422      	add	r2, r4
 80021c0:	4303      	orrs	r3, r0
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80021c2:	4628      	mov	r0, r5
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80021c4:	4319      	orrs	r1, r3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80021c6:	4b14      	ldr	r3, [pc, #80]	@ (8002218 <HAL_DMA_Init+0x170>)
 80021c8:	fba3 2302 	umull	r2, r3, r3, r2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80021cc:	6021      	str	r1, [r4, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80021ce:	091b      	lsrs	r3, r3, #4
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	65eb      	str	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80021d4:	f7ff fe32 	bl	8001e3c <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80021d8:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 80021da:	2201      	movs	r2, #1
 80021dc:	f001 011f 	and.w	r1, r1, #31
 80021e0:	408a      	lsls	r2, r1
 80021e2:	6042      	str	r2, [r0, #4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021e4:	e0c9      	b.n	800237a <HAL_DMA_Init+0x2d2>
    hdma->State = HAL_DMA_STATE_BUSY;
 80021e6:	2302      	movs	r3, #2
 80021e8:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80021ec:	2300      	movs	r3, #0
 80021ee:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 80021f2:	6823      	ldr	r3, [r4, #0]
 80021f4:	f023 0301 	bic.w	r3, r3, #1
 80021f8:	6023      	str	r3, [r4, #0]
 80021fa:	e016      	b.n	800222a <HAL_DMA_Init+0x182>
 80021fc:	40020010 	.word	0x40020010
 8002200:	58025408 	.word	0x58025408
 8002204:	5802541c 	.word	0x5802541c
 8002208:	58025430 	.word	0x58025430
 800220c:	58025494 	.word	0x58025494
 8002210:	fffe000f 	.word	0xfffe000f
 8002214:	a7fdabf8 	.word	0xa7fdabf8
 8002218:	cccccccd 	.word	0xcccccccd
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800221c:	f7ff fd4e 	bl	8001cbc <HAL_GetTick>
 8002220:	1b83      	subs	r3, r0, r6
 8002222:	2b05      	cmp	r3, #5
 8002224:	f200 80e8 	bhi.w	80023f8 <HAL_DMA_Init+0x350>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002228:	682c      	ldr	r4, [r5, #0]
 800222a:	6823      	ldr	r3, [r4, #0]
 800222c:	07df      	lsls	r7, r3, #31
 800222e:	d4f5      	bmi.n	800221c <HAL_DMA_Init+0x174>
    registerValue |=  hdma->Init.Direction           |
 8002230:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002234:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8002236:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002238:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800223a:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800223c:	430b      	orrs	r3, r1
 800223e:	6969      	ldr	r1, [r5, #20]
 8002240:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002242:	69e9      	ldr	r1, [r5, #28]
 8002244:	4313      	orrs	r3, r2
 8002246:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002248:	4996      	ldr	r1, [pc, #600]	@ (80024a4 <HAL_DMA_Init+0x3fc>)
 800224a:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 800224c:	6a28      	ldr	r0, [r5, #32]
 800224e:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002250:	4895      	ldr	r0, [pc, #596]	@ (80024a8 <HAL_DMA_Init+0x400>)
    registerValue |=  hdma->Init.Direction           |
 8002252:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002254:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8002256:	2904      	cmp	r1, #4
 8002258:	f000 80e6 	beq.w	8002428 <HAL_DMA_Init+0x380>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800225c:	6806      	ldr	r6, [r0, #0]
 800225e:	4893      	ldr	r0, [pc, #588]	@ (80024ac <HAL_DMA_Init+0x404>)
 8002260:	4030      	ands	r0, r6
 8002262:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 8002266:	f080 80a6 	bcs.w	80023b6 <HAL_DMA_Init+0x30e>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800226a:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800226c:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800226e:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002272:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002274:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002276:	4628      	mov	r0, r5
 8002278:	f7ff fde0 	bl	8001e3c <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800227c:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 800227e:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002280:	498b      	ldr	r1, [pc, #556]	@ (80024b0 <HAL_DMA_Init+0x408>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002282:	f002 021f 	and.w	r2, r2, #31
 8002286:	fa03 f202 	lsl.w	r2, r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800228a:	4b8a      	ldr	r3, [pc, #552]	@ (80024b4 <HAL_DMA_Init+0x40c>)
 800228c:	428c      	cmp	r4, r1
 800228e:	bf18      	it	ne
 8002290:	429c      	cmpne	r4, r3
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002292:	6082      	str	r2, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002294:	4a88      	ldr	r2, [pc, #544]	@ (80024b8 <HAL_DMA_Init+0x410>)
 8002296:	f101 0130 	add.w	r1, r1, #48	@ 0x30
 800229a:	bf0c      	ite	eq
 800229c:	2301      	moveq	r3, #1
 800229e:	2300      	movne	r3, #0
 80022a0:	4294      	cmp	r4, r2
 80022a2:	bf08      	it	eq
 80022a4:	f043 0301 	orreq.w	r3, r3, #1
 80022a8:	3230      	adds	r2, #48	@ 0x30
 80022aa:	428c      	cmp	r4, r1
 80022ac:	bf08      	it	eq
 80022ae:	f043 0301 	orreq.w	r3, r3, #1
 80022b2:	3130      	adds	r1, #48	@ 0x30
 80022b4:	4294      	cmp	r4, r2
 80022b6:	bf08      	it	eq
 80022b8:	f043 0301 	orreq.w	r3, r3, #1
 80022bc:	3230      	adds	r2, #48	@ 0x30
 80022be:	428c      	cmp	r4, r1
 80022c0:	bf08      	it	eq
 80022c2:	f043 0301 	orreq.w	r3, r3, #1
 80022c6:	3130      	adds	r1, #48	@ 0x30
 80022c8:	4294      	cmp	r4, r2
 80022ca:	bf08      	it	eq
 80022cc:	f043 0301 	orreq.w	r3, r3, #1
 80022d0:	f502 725c 	add.w	r2, r2, #880	@ 0x370
 80022d4:	428c      	cmp	r4, r1
 80022d6:	bf08      	it	eq
 80022d8:	f043 0301 	orreq.w	r3, r3, #1
 80022dc:	f501 715c 	add.w	r1, r1, #880	@ 0x370
 80022e0:	4294      	cmp	r4, r2
 80022e2:	bf08      	it	eq
 80022e4:	f043 0301 	orreq.w	r3, r3, #1
 80022e8:	3230      	adds	r2, #48	@ 0x30
 80022ea:	428c      	cmp	r4, r1
 80022ec:	bf08      	it	eq
 80022ee:	f043 0301 	orreq.w	r3, r3, #1
 80022f2:	3130      	adds	r1, #48	@ 0x30
 80022f4:	4294      	cmp	r4, r2
 80022f6:	bf08      	it	eq
 80022f8:	f043 0301 	orreq.w	r3, r3, #1
 80022fc:	3230      	adds	r2, #48	@ 0x30
 80022fe:	428c      	cmp	r4, r1
 8002300:	bf08      	it	eq
 8002302:	f043 0301 	orreq.w	r3, r3, #1
 8002306:	3130      	adds	r1, #48	@ 0x30
 8002308:	4294      	cmp	r4, r2
 800230a:	bf08      	it	eq
 800230c:	f043 0301 	orreq.w	r3, r3, #1
 8002310:	3230      	adds	r2, #48	@ 0x30
 8002312:	428c      	cmp	r4, r1
 8002314:	bf08      	it	eq
 8002316:	f043 0301 	orreq.w	r3, r3, #1
 800231a:	3130      	adds	r1, #48	@ 0x30
 800231c:	4294      	cmp	r4, r2
 800231e:	bf08      	it	eq
 8002320:	f043 0301 	orreq.w	r3, r3, #1
 8002324:	4a65      	ldr	r2, [pc, #404]	@ (80024bc <HAL_DMA_Init+0x414>)
 8002326:	428c      	cmp	r4, r1
 8002328:	bf08      	it	eq
 800232a:	f043 0301 	orreq.w	r3, r3, #1
 800232e:	4964      	ldr	r1, [pc, #400]	@ (80024c0 <HAL_DMA_Init+0x418>)
 8002330:	4294      	cmp	r4, r2
 8002332:	bf08      	it	eq
 8002334:	f043 0301 	orreq.w	r3, r3, #1
 8002338:	3228      	adds	r2, #40	@ 0x28
 800233a:	428c      	cmp	r4, r1
 800233c:	bf08      	it	eq
 800233e:	f043 0301 	orreq.w	r3, r3, #1
 8002342:	3128      	adds	r1, #40	@ 0x28
 8002344:	4294      	cmp	r4, r2
 8002346:	bf08      	it	eq
 8002348:	f043 0301 	orreq.w	r3, r3, #1
 800234c:	3228      	adds	r2, #40	@ 0x28
 800234e:	428c      	cmp	r4, r1
 8002350:	bf08      	it	eq
 8002352:	f043 0301 	orreq.w	r3, r3, #1
 8002356:	3128      	adds	r1, #40	@ 0x28
 8002358:	4294      	cmp	r4, r2
 800235a:	bf08      	it	eq
 800235c:	f043 0301 	orreq.w	r3, r3, #1
 8002360:	3228      	adds	r2, #40	@ 0x28
 8002362:	428c      	cmp	r4, r1
 8002364:	bf08      	it	eq
 8002366:	f043 0301 	orreq.w	r3, r3, #1
 800236a:	4294      	cmp	r4, r2
 800236c:	bf08      	it	eq
 800236e:	f043 0301 	orreq.w	r3, r3, #1
 8002372:	b913      	cbnz	r3, 800237a <HAL_DMA_Init+0x2d2>
 8002374:	4b53      	ldr	r3, [pc, #332]	@ (80024c4 <HAL_DMA_Init+0x41c>)
 8002376:	429c      	cmp	r4, r3
 8002378:	d117      	bne.n	80023aa <HAL_DMA_Init+0x302>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800237a:	4628      	mov	r0, r5
 800237c:	f7ff fdde 	bl	8001f3c <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002380:	68ab      	ldr	r3, [r5, #8]
 8002382:	2b80      	cmp	r3, #128	@ 0x80
 8002384:	d044      	beq.n	8002410 <HAL_DMA_Init+0x368>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002386:	686b      	ldr	r3, [r5, #4]
 8002388:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
 800238a:	b2d9      	uxtb	r1, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800238c:	3b01      	subs	r3, #1
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800238e:	6011      	str	r1, [r2, #0]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002390:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002392:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	@ 0x64
 8002396:	6051      	str	r1, [r2, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002398:	d841      	bhi.n	800241e <HAL_DMA_Init+0x376>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800239a:	f7ff fe37 	bl	800200c <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800239e:	6ee9      	ldr	r1, [r5, #108]	@ 0x6c
 80023a0:	2000      	movs	r0, #0
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80023a2:	e9d5 321c 	ldrd	r3, r2, [r5, #112]	@ 0x70
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80023a6:	6008      	str	r0, [r1, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80023a8:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023aa:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80023ac:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023ae:	6568      	str	r0, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80023b0:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 80023b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80023b6:	6868      	ldr	r0, [r5, #4]
 80023b8:	f1a0 0629 	sub.w	r6, r0, #41	@ 0x29
 80023bc:	2e1f      	cmp	r6, #31
 80023be:	d922      	bls.n	8002406 <HAL_DMA_Init+0x35e>
 80023c0:	384f      	subs	r0, #79	@ 0x4f
 80023c2:	2803      	cmp	r0, #3
 80023c4:	d801      	bhi.n	80023ca <HAL_DMA_Init+0x322>
        registerValue |= DMA_SxCR_TRBUFF;
 80023c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80023ca:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023cc:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80023ce:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023d0:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80023d4:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023d8:	f47f af4c 	bne.w	8002274 <HAL_DMA_Init+0x1cc>
 80023dc:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80023de:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80023e0:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023e2:	2800      	cmp	r0, #0
 80023e4:	f43f af46 	beq.w	8002274 <HAL_DMA_Init+0x1cc>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80023e8:	bb7a      	cbnz	r2, 800244a <HAL_DMA_Init+0x3a2>
    switch (hdma->Init.FIFOThreshold)
 80023ea:	2901      	cmp	r1, #1
 80023ec:	d04c      	beq.n	8002488 <HAL_DMA_Init+0x3e0>
 80023ee:	f031 0202 	bics.w	r2, r1, #2
 80023f2:	f47f af3f 	bne.w	8002274 <HAL_DMA_Init+0x1cc>
 80023f6:	e030      	b.n	800245a <HAL_DMA_Init+0x3b2>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023f8:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80023fa:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023fc:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 80023fe:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8002402:	2001      	movs	r0, #1
}
 8002404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002406:	4830      	ldr	r0, [pc, #192]	@ (80024c8 <HAL_DMA_Init+0x420>)
 8002408:	40f0      	lsrs	r0, r6
 800240a:	07c0      	lsls	r0, r0, #31
 800240c:	d5dd      	bpl.n	80023ca <HAL_DMA_Init+0x322>
 800240e:	e7da      	b.n	80023c6 <HAL_DMA_Init+0x31e>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002410:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002412:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8002414:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002418:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800241a:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800241c:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 800241e:	2300      	movs	r3, #0
 8002420:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002424:	676b      	str	r3, [r5, #116]	@ 0x74
 8002426:	e7c0      	b.n	80023aa <HAL_DMA_Init+0x302>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002428:	6807      	ldr	r7, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800242a:	e9d5 060b 	ldrd	r0, r6, [r5, #44]	@ 0x2c
 800242e:	4306      	orrs	r6, r0
 8002430:	4333      	orrs	r3, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002432:	4e1e      	ldr	r6, [pc, #120]	@ (80024ac <HAL_DMA_Init+0x404>)
 8002434:	403e      	ands	r6, r7
 8002436:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
 800243a:	d2bc      	bcs.n	80023b6 <HAL_DMA_Init+0x30e>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800243c:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800243e:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002440:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002444:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002448:	e7c9      	b.n	80023de <HAL_DMA_Init+0x336>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800244a:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 800244e:	d00d      	beq.n	800246c <HAL_DMA_Init+0x3c4>
    switch (hdma->Init.FIFOThreshold)
 8002450:	2902      	cmp	r1, #2
 8002452:	d905      	bls.n	8002460 <HAL_DMA_Init+0x3b8>
 8002454:	2903      	cmp	r1, #3
 8002456:	f47f af0d 	bne.w	8002274 <HAL_DMA_Init+0x1cc>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800245a:	01c2      	lsls	r2, r0, #7
 800245c:	f57f af0a 	bpl.w	8002274 <HAL_DMA_Init+0x1cc>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002460:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8002462:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002464:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8002466:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
          return HAL_ERROR;
 800246a:	e7ca      	b.n	8002402 <HAL_DMA_Init+0x35a>
    switch (hdma->Init.FIFOThreshold)
 800246c:	2903      	cmp	r1, #3
 800246e:	f63f af01 	bhi.w	8002274 <HAL_DMA_Init+0x1cc>
 8002472:	a201      	add	r2, pc, #4	@ (adr r2, 8002478 <HAL_DMA_Init+0x3d0>)
 8002474:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8002478:	08002461 	.word	0x08002461
 800247c:	0800245b 	.word	0x0800245b
 8002480:	08002461 	.word	0x08002461
 8002484:	08002489 	.word	0x08002489
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002488:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 800248c:	f47f aef2 	bne.w	8002274 <HAL_DMA_Init+0x1cc>
 8002490:	e7e6      	b.n	8002460 <HAL_DMA_Init+0x3b8>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002492:	2110      	movs	r1, #16
 8002494:	e681      	b.n	800219a <HAL_DMA_Init+0xf2>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002496:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002498:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800249a:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800249c:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 80024a0:	e7af      	b.n	8002402 <HAL_DMA_Init+0x35a>
 80024a2:	bf00      	nop
 80024a4:	fe10803f 	.word	0xfe10803f
 80024a8:	5c001000 	.word	0x5c001000
 80024ac:	ffff0000 	.word	0xffff0000
 80024b0:	40020028 	.word	0x40020028
 80024b4:	40020010 	.word	0x40020010
 80024b8:	40020040 	.word	0x40020040
 80024bc:	58025408 	.word	0x58025408
 80024c0:	5802541c 	.word	0x5802541c
 80024c4:	58025494 	.word	0x58025494
 80024c8:	c3c0003f 	.word	0xc3c0003f

080024cc <HAL_DMA_Abort>:
{
 80024cc:	b570      	push	{r4, r5, r6, lr}
 80024ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80024d0:	f7ff fbf4 	bl	8001cbc <HAL_GetTick>
  if(hdma == NULL)
 80024d4:	2c00      	cmp	r4, #0
 80024d6:	d06b      	beq.n	80025b0 <HAL_DMA_Abort+0xe4>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024d8:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d162      	bne.n	80025a6 <HAL_DMA_Abort+0xda>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80024e0:	6825      	ldr	r5, [r4, #0]
 80024e2:	4606      	mov	r6, r0
 80024e4:	4ba2      	ldr	r3, [pc, #648]	@ (8002770 <HAL_DMA_Abort+0x2a4>)
 80024e6:	429d      	cmp	r5, r3
 80024e8:	d064      	beq.n	80025b4 <HAL_DMA_Abort+0xe8>
 80024ea:	3318      	adds	r3, #24
 80024ec:	429d      	cmp	r5, r3
 80024ee:	d061      	beq.n	80025b4 <HAL_DMA_Abort+0xe8>
 80024f0:	3318      	adds	r3, #24
 80024f2:	429d      	cmp	r5, r3
 80024f4:	f000 80f1 	beq.w	80026da <HAL_DMA_Abort+0x20e>
 80024f8:	3318      	adds	r3, #24
 80024fa:	429d      	cmp	r5, r3
 80024fc:	f000 8118 	beq.w	8002730 <HAL_DMA_Abort+0x264>
 8002500:	3318      	adds	r3, #24
 8002502:	429d      	cmp	r5, r3
 8002504:	f000 8123 	beq.w	800274e <HAL_DMA_Abort+0x282>
 8002508:	3318      	adds	r3, #24
 800250a:	429d      	cmp	r5, r3
 800250c:	f000 80fd 	beq.w	800270a <HAL_DMA_Abort+0x23e>
 8002510:	3318      	adds	r3, #24
 8002512:	429d      	cmp	r5, r3
 8002514:	f000 8138 	beq.w	8002788 <HAL_DMA_Abort+0x2bc>
 8002518:	3318      	adds	r3, #24
 800251a:	429d      	cmp	r5, r3
 800251c:	f000 8147 	beq.w	80027ae <HAL_DMA_Abort+0x2e2>
 8002520:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8002524:	429d      	cmp	r5, r3
 8002526:	f000 8155 	beq.w	80027d4 <HAL_DMA_Abort+0x308>
 800252a:	3318      	adds	r3, #24
 800252c:	429d      	cmp	r5, r3
 800252e:	f000 8160 	beq.w	80027f2 <HAL_DMA_Abort+0x326>
 8002532:	3318      	adds	r3, #24
 8002534:	429d      	cmp	r5, r3
 8002536:	f000 816b 	beq.w	8002810 <HAL_DMA_Abort+0x344>
 800253a:	3318      	adds	r3, #24
 800253c:	429d      	cmp	r5, r3
 800253e:	f000 8169 	beq.w	8002814 <HAL_DMA_Abort+0x348>
 8002542:	3318      	adds	r3, #24
 8002544:	429d      	cmp	r5, r3
 8002546:	f000 8167 	beq.w	8002818 <HAL_DMA_Abort+0x34c>
 800254a:	3318      	adds	r3, #24
 800254c:	429d      	cmp	r5, r3
 800254e:	f000 8165 	beq.w	800281c <HAL_DMA_Abort+0x350>
 8002552:	3318      	adds	r3, #24
 8002554:	429d      	cmp	r5, r3
 8002556:	f000 8165 	beq.w	8002824 <HAL_DMA_Abort+0x358>
 800255a:	3318      	adds	r3, #24
 800255c:	429d      	cmp	r5, r3
 800255e:	f000 815f 	beq.w	8002820 <HAL_DMA_Abort+0x354>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002562:	682b      	ldr	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002564:	4a83      	ldr	r2, [pc, #524]	@ (8002774 <HAL_DMA_Abort+0x2a8>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002566:	f023 030e 	bic.w	r3, r3, #14
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800256a:	4295      	cmp	r5, r2
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800256c:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800256e:	d014      	beq.n	800259a <HAL_DMA_Abort+0xce>
 8002570:	4b81      	ldr	r3, [pc, #516]	@ (8002778 <HAL_DMA_Abort+0x2ac>)
 8002572:	429d      	cmp	r5, r3
 8002574:	d011      	beq.n	800259a <HAL_DMA_Abort+0xce>
 8002576:	3314      	adds	r3, #20
 8002578:	429d      	cmp	r5, r3
 800257a:	d00e      	beq.n	800259a <HAL_DMA_Abort+0xce>
 800257c:	3314      	adds	r3, #20
 800257e:	429d      	cmp	r5, r3
 8002580:	d00b      	beq.n	800259a <HAL_DMA_Abort+0xce>
 8002582:	3314      	adds	r3, #20
 8002584:	429d      	cmp	r5, r3
 8002586:	d008      	beq.n	800259a <HAL_DMA_Abort+0xce>
 8002588:	3314      	adds	r3, #20
 800258a:	429d      	cmp	r5, r3
 800258c:	d005      	beq.n	800259a <HAL_DMA_Abort+0xce>
 800258e:	3314      	adds	r3, #20
 8002590:	429d      	cmp	r5, r3
 8002592:	d002      	beq.n	800259a <HAL_DMA_Abort+0xce>
 8002594:	3314      	adds	r3, #20
 8002596:	429d      	cmp	r5, r3
 8002598:	d119      	bne.n	80025ce <HAL_DMA_Abort+0x102>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800259a:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800259c:	6813      	ldr	r3, [r2, #0]
 800259e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025a2:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80025a4:	e013      	b.n	80025ce <HAL_DMA_Abort+0x102>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025a6:	2280      	movs	r2, #128	@ 0x80
    __HAL_UNLOCK(hdma);
 80025a8:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025aa:	6562      	str	r2, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80025ac:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 80025b0:	2001      	movs	r0, #1
}
 80025b2:	bd70      	pop	{r4, r5, r6, pc}
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80025b4:	682b      	ldr	r3, [r5, #0]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80025b6:	6e22      	ldr	r2, [r4, #96]	@ 0x60
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80025b8:	f023 031e 	bic.w	r3, r3, #30
 80025bc:	602b      	str	r3, [r5, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80025be:	696b      	ldr	r3, [r5, #20]
 80025c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80025c4:	616b      	str	r3, [r5, #20]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80025c6:	6813      	ldr	r3, [r2, #0]
 80025c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025cc:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80025ce:	682b      	ldr	r3, [r5, #0]
 80025d0:	f023 0301 	bic.w	r3, r3, #1
 80025d4:	602b      	str	r3, [r5, #0]
 80025d6:	e005      	b.n	80025e4 <HAL_DMA_Abort+0x118>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025d8:	f7ff fb70 	bl	8001cbc <HAL_GetTick>
 80025dc:	1b83      	subs	r3, r0, r6
 80025de:	2b05      	cmp	r3, #5
 80025e0:	f200 808a 	bhi.w	80026f8 <HAL_DMA_Abort+0x22c>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80025e4:	682b      	ldr	r3, [r5, #0]
 80025e6:	07db      	lsls	r3, r3, #31
 80025e8:	d4f6      	bmi.n	80025d8 <HAL_DMA_Abort+0x10c>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80025ea:	6823      	ldr	r3, [r4, #0]
 80025ec:	4960      	ldr	r1, [pc, #384]	@ (8002770 <HAL_DMA_Abort+0x2a4>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80025ee:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80025f0:	428b      	cmp	r3, r1
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80025f2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80025f4:	f002 021f 	and.w	r2, r2, #31
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80025f8:	d05e      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 80025fa:	3118      	adds	r1, #24
 80025fc:	428b      	cmp	r3, r1
 80025fe:	d05b      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 8002600:	3118      	adds	r1, #24
 8002602:	428b      	cmp	r3, r1
 8002604:	d058      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 8002606:	3118      	adds	r1, #24
 8002608:	428b      	cmp	r3, r1
 800260a:	d055      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 800260c:	3118      	adds	r1, #24
 800260e:	428b      	cmp	r3, r1
 8002610:	d052      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 8002612:	3118      	adds	r1, #24
 8002614:	428b      	cmp	r3, r1
 8002616:	d04f      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 8002618:	3118      	adds	r1, #24
 800261a:	428b      	cmp	r3, r1
 800261c:	d04c      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 800261e:	3118      	adds	r1, #24
 8002620:	428b      	cmp	r3, r1
 8002622:	d049      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 8002624:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8002628:	428b      	cmp	r3, r1
 800262a:	d045      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 800262c:	3118      	adds	r1, #24
 800262e:	428b      	cmp	r3, r1
 8002630:	d042      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 8002632:	3118      	adds	r1, #24
 8002634:	428b      	cmp	r3, r1
 8002636:	d03f      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 8002638:	3118      	adds	r1, #24
 800263a:	428b      	cmp	r3, r1
 800263c:	d03c      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 800263e:	3118      	adds	r1, #24
 8002640:	428b      	cmp	r3, r1
 8002642:	d039      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 8002644:	3118      	adds	r1, #24
 8002646:	428b      	cmp	r3, r1
 8002648:	d036      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 800264a:	3118      	adds	r1, #24
 800264c:	428b      	cmp	r3, r1
 800264e:	d033      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
 8002650:	3118      	adds	r1, #24
 8002652:	428b      	cmp	r3, r1
 8002654:	d030      	beq.n	80026b8 <HAL_DMA_Abort+0x1ec>
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002656:	2101      	movs	r1, #1
 8002658:	4091      	lsls	r1, r2
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800265a:	4a47      	ldr	r2, [pc, #284]	@ (8002778 <HAL_DMA_Abort+0x2ac>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800265c:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800265e:	4845      	ldr	r0, [pc, #276]	@ (8002774 <HAL_DMA_Abort+0x2a8>)
 8002660:	4946      	ldr	r1, [pc, #280]	@ (800277c <HAL_DMA_Abort+0x2b0>)
 8002662:	4283      	cmp	r3, r0
 8002664:	bf18      	it	ne
 8002666:	4293      	cmpne	r3, r2
 8002668:	f100 003c 	add.w	r0, r0, #60	@ 0x3c
 800266c:	bf0c      	ite	eq
 800266e:	2201      	moveq	r2, #1
 8002670:	2200      	movne	r2, #0
 8002672:	428b      	cmp	r3, r1
 8002674:	bf08      	it	eq
 8002676:	f042 0201 	orreq.w	r2, r2, #1
 800267a:	3128      	adds	r1, #40	@ 0x28
 800267c:	4283      	cmp	r3, r0
 800267e:	bf08      	it	eq
 8002680:	f042 0201 	orreq.w	r2, r2, #1
 8002684:	3028      	adds	r0, #40	@ 0x28
 8002686:	428b      	cmp	r3, r1
 8002688:	bf08      	it	eq
 800268a:	f042 0201 	orreq.w	r2, r2, #1
 800268e:	3128      	adds	r1, #40	@ 0x28
 8002690:	4283      	cmp	r3, r0
 8002692:	bf08      	it	eq
 8002694:	f042 0201 	orreq.w	r2, r2, #1
 8002698:	428b      	cmp	r3, r1
 800269a:	bf08      	it	eq
 800269c:	f042 0201 	orreq.w	r2, r2, #1
 80026a0:	b96a      	cbnz	r2, 80026be <HAL_DMA_Abort+0x1f2>
 80026a2:	4a37      	ldr	r2, [pc, #220]	@ (8002780 <HAL_DMA_Abort+0x2b4>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d00a      	beq.n	80026be <HAL_DMA_Abort+0x1f2>
    __HAL_UNLOCK(hdma);
 80026a8:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 80026aa:	2201      	movs	r2, #1
  return HAL_OK;
 80026ac:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 80026ae:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80026b2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 80026b6:	bd70      	pop	{r4, r5, r6, pc}
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80026b8:	233f      	movs	r3, #63	@ 0x3f
 80026ba:	4093      	lsls	r3, r2
 80026bc:	6083      	str	r3, [r0, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 80026be:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026c0:	e9d4 2119 	ldrd	r2, r1, [r4, #100]	@ 0x64
 80026c4:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d0ee      	beq.n	80026a8 <HAL_DMA_Abort+0x1dc>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80026ca:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026cc:	e9d4 101c 	ldrd	r1, r0, [r4, #112]	@ 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80026d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026d4:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026d6:	6048      	str	r0, [r1, #4]
 80026d8:	e7e6      	b.n	80026a8 <HAL_DMA_Abort+0x1dc>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80026da:	4b2a      	ldr	r3, [pc, #168]	@ (8002784 <HAL_DMA_Abort+0x2b8>)
 80026dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026de:	f022 021e 	bic.w	r2, r2, #30
 80026e2:	641a      	str	r2, [r3, #64]	@ 0x40
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80026e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80026e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026ea:	655a      	str	r2, [r3, #84]	@ 0x54
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026ec:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80026ee:	6813      	ldr	r3, [r2, #0]
 80026f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026f4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80026f6:	e76a      	b.n	80025ce <HAL_DMA_Abort+0x102>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026f8:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80026fa:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 80026fc:	2300      	movs	r3, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026fe:	6561      	str	r1, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hdma);
 8002700:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8002704:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        return HAL_ERROR;
 8002708:	e752      	b.n	80025b0 <HAL_DMA_Abort+0xe4>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800270a:	4b1e      	ldr	r3, [pc, #120]	@ (8002784 <HAL_DMA_Abort+0x2b8>)
 800270c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002710:	f022 021e 	bic.w	r2, r2, #30
 8002714:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002718:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800271c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002720:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002724:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002726:	6813      	ldr	r3, [r2, #0]
 8002728:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800272c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800272e:	e74e      	b.n	80025ce <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002730:	4b14      	ldr	r3, [pc, #80]	@ (8002784 <HAL_DMA_Abort+0x2b8>)
 8002732:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002734:	f022 021e 	bic.w	r2, r2, #30
 8002738:	659a      	str	r2, [r3, #88]	@ 0x58
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800273a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800273c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002740:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002742:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002744:	6813      	ldr	r3, [r2, #0]
 8002746:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800274a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800274c:	e73f      	b.n	80025ce <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800274e:	4b0d      	ldr	r3, [pc, #52]	@ (8002784 <HAL_DMA_Abort+0x2b8>)
 8002750:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002752:	f022 021e 	bic.w	r2, r2, #30
 8002756:	671a      	str	r2, [r3, #112]	@ 0x70
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002758:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800275c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002760:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002764:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002766:	6813      	ldr	r3, [r2, #0]
 8002768:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800276c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800276e:	e72e      	b.n	80025ce <HAL_DMA_Abort+0x102>
 8002770:	40020010 	.word	0x40020010
 8002774:	58025408 	.word	0x58025408
 8002778:	5802541c 	.word	0x5802541c
 800277c:	58025430 	.word	0x58025430
 8002780:	58025494 	.word	0x58025494
 8002784:	40020000 	.word	0x40020000
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002788:	4b27      	ldr	r3, [pc, #156]	@ (8002828 <HAL_DMA_Abort+0x35c>)
 800278a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800278e:	f022 021e 	bic.w	r2, r2, #30
 8002792:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002796:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800279a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800279e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80027a2:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80027a4:	6813      	ldr	r3, [r2, #0]
 80027a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027aa:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80027ac:	e70f      	b.n	80025ce <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80027ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002828 <HAL_DMA_Abort+0x35c>)
 80027b0:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80027b4:	f022 021e 	bic.w	r2, r2, #30
 80027b8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80027bc:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 80027c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027c4:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80027c8:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80027ca:	6813      	ldr	r3, [r2, #0]
 80027cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027d0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80027d2:	e6fc      	b.n	80025ce <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80027d4:	4b15      	ldr	r3, [pc, #84]	@ (800282c <HAL_DMA_Abort+0x360>)
 80027d6:	691a      	ldr	r2, [r3, #16]
 80027d8:	f022 021e 	bic.w	r2, r2, #30
 80027dc:	611a      	str	r2, [r3, #16]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80027de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027e4:	625a      	str	r2, [r3, #36]	@ 0x24
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80027e6:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80027e8:	6813      	ldr	r3, [r2, #0]
 80027ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027ee:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80027f0:	e6ed      	b.n	80025ce <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80027f2:	4b0e      	ldr	r3, [pc, #56]	@ (800282c <HAL_DMA_Abort+0x360>)
 80027f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027f6:	f022 021e 	bic.w	r2, r2, #30
 80027fa:	629a      	str	r2, [r3, #40]	@ 0x28
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80027fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002802:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002804:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002806:	6813      	ldr	r3, [r2, #0]
 8002808:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800280c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800280e:	e6de      	b.n	80025ce <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002810:	4b06      	ldr	r3, [pc, #24]	@ (800282c <HAL_DMA_Abort+0x360>)
 8002812:	e763      	b.n	80026dc <HAL_DMA_Abort+0x210>
 8002814:	4b05      	ldr	r3, [pc, #20]	@ (800282c <HAL_DMA_Abort+0x360>)
 8002816:	e78c      	b.n	8002732 <HAL_DMA_Abort+0x266>
 8002818:	4b04      	ldr	r3, [pc, #16]	@ (800282c <HAL_DMA_Abort+0x360>)
 800281a:	e799      	b.n	8002750 <HAL_DMA_Abort+0x284>
 800281c:	4b03      	ldr	r3, [pc, #12]	@ (800282c <HAL_DMA_Abort+0x360>)
 800281e:	e775      	b.n	800270c <HAL_DMA_Abort+0x240>
 8002820:	4b02      	ldr	r3, [pc, #8]	@ (800282c <HAL_DMA_Abort+0x360>)
 8002822:	e7c5      	b.n	80027b0 <HAL_DMA_Abort+0x2e4>
 8002824:	4b01      	ldr	r3, [pc, #4]	@ (800282c <HAL_DMA_Abort+0x360>)
 8002826:	e7b0      	b.n	800278a <HAL_DMA_Abort+0x2be>
 8002828:	40020000 	.word	0x40020000
 800282c:	40020400 	.word	0x40020400

08002830 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8002830:	2800      	cmp	r0, #0
 8002832:	f000 8096 	beq.w	8002962 <HAL_DMA_Abort_IT+0x132>
{
 8002836:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002838:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 800283c:	2b02      	cmp	r3, #2
 800283e:	f040 8083 	bne.w	8002948 <HAL_DMA_Abort_IT+0x118>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002842:	6803      	ldr	r3, [r0, #0]
 8002844:	4a48      	ldr	r2, [pc, #288]	@ (8002968 <HAL_DMA_Abort_IT+0x138>)
 8002846:	4293      	cmp	r3, r2
 8002848:	f000 8082 	beq.w	8002950 <HAL_DMA_Abort_IT+0x120>
 800284c:	3218      	adds	r2, #24
 800284e:	4293      	cmp	r3, r2
 8002850:	d07e      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 8002852:	3218      	adds	r2, #24
 8002854:	4293      	cmp	r3, r2
 8002856:	d07b      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 8002858:	3218      	adds	r2, #24
 800285a:	4293      	cmp	r3, r2
 800285c:	d078      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 800285e:	3218      	adds	r2, #24
 8002860:	4293      	cmp	r3, r2
 8002862:	d075      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 8002864:	3218      	adds	r2, #24
 8002866:	4293      	cmp	r3, r2
 8002868:	d072      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 800286a:	3218      	adds	r2, #24
 800286c:	4293      	cmp	r3, r2
 800286e:	d06f      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 8002870:	3218      	adds	r2, #24
 8002872:	4293      	cmp	r3, r2
 8002874:	d06c      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 8002876:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 800287a:	4293      	cmp	r3, r2
 800287c:	d068      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 800287e:	3218      	adds	r2, #24
 8002880:	4293      	cmp	r3, r2
 8002882:	d065      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 8002884:	3218      	adds	r2, #24
 8002886:	4293      	cmp	r3, r2
 8002888:	d062      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 800288a:	3218      	adds	r2, #24
 800288c:	4293      	cmp	r3, r2
 800288e:	d05f      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 8002890:	3218      	adds	r2, #24
 8002892:	4293      	cmp	r3, r2
 8002894:	d05c      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 8002896:	3218      	adds	r2, #24
 8002898:	4293      	cmp	r3, r2
 800289a:	d059      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 800289c:	3218      	adds	r2, #24
 800289e:	4293      	cmp	r3, r2
 80028a0:	d056      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
 80028a2:	3218      	adds	r2, #24
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d053      	beq.n	8002950 <HAL_DMA_Abort_IT+0x120>
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028a8:	4a30      	ldr	r2, [pc, #192]	@ (800296c <HAL_DMA_Abort_IT+0x13c>)
 80028aa:	4d31      	ldr	r5, [pc, #196]	@ (8002970 <HAL_DMA_Abort_IT+0x140>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80028ac:	6819      	ldr	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028ae:	42ab      	cmp	r3, r5
 80028b0:	bf18      	it	ne
 80028b2:	4293      	cmpne	r3, r2
 80028b4:	4c2f      	ldr	r4, [pc, #188]	@ (8002974 <HAL_DMA_Abort_IT+0x144>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80028b6:	f021 010e 	bic.w	r1, r1, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028ba:	f105 053c 	add.w	r5, r5, #60	@ 0x3c
 80028be:	bf0c      	ite	eq
 80028c0:	2201      	moveq	r2, #1
 80028c2:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80028c4:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028c6:	42a3      	cmp	r3, r4
 80028c8:	bf08      	it	eq
 80028ca:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80028ce:	6819      	ldr	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028d0:	3428      	adds	r4, #40	@ 0x28
 80028d2:	42ab      	cmp	r3, r5
 80028d4:	bf08      	it	eq
 80028d6:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80028da:	f021 0101 	bic.w	r1, r1, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028de:	42a3      	cmp	r3, r4
 80028e0:	bf08      	it	eq
 80028e2:	f042 0201 	orreq.w	r2, r2, #1
 80028e6:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 80028e8:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028ea:	42a3      	cmp	r3, r4
 80028ec:	bf08      	it	eq
 80028ee:	f042 0201 	orreq.w	r2, r2, #1
 80028f2:	4921      	ldr	r1, [pc, #132]	@ (8002978 <HAL_DMA_Abort_IT+0x148>)
 80028f4:	428b      	cmp	r3, r1
 80028f6:	bf08      	it	eq
 80028f8:	f042 0201 	orreq.w	r2, r2, #1
 80028fc:	b912      	cbnz	r2, 8002904 <HAL_DMA_Abort_IT+0xd4>
 80028fe:	4a1f      	ldr	r2, [pc, #124]	@ (800297c <HAL_DMA_Abort_IT+0x14c>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d117      	bne.n	8002934 <HAL_DMA_Abort_IT+0x104>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002904:	2301      	movs	r3, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002906:	6d84      	ldr	r4, [r0, #88]	@ 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002908:	e9d0 1517 	ldrd	r1, r5, [r0, #92]	@ 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800290c:	682a      	ldr	r2, [r5, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800290e:	f001 011f 	and.w	r1, r1, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002912:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002916:	408b      	lsls	r3, r1
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002918:	602a      	str	r2, [r5, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800291a:	6063      	str	r3, [r4, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 800291c:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800291e:	e9d0 2119 	ldrd	r2, r1, [r0, #100]	@ 0x64
 8002922:	6051      	str	r1, [r2, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8002924:	b133      	cbz	r3, 8002934 <HAL_DMA_Abort_IT+0x104>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002926:	681a      	ldr	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002928:	e9d0 141c 	ldrd	r1, r4, [r0, #112]	@ 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800292c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002930:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002932:	604c      	str	r4, [r1, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8002934:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 8002936:	2200      	movs	r2, #0
      if(hdma->XferAbortCallback != NULL)
 8002938:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      hdma->State = HAL_DMA_STATE_READY;
 800293a:	f880 1035 	strb.w	r1, [r0, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 800293e:	f880 2034 	strb.w	r2, [r0, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 8002942:	b163      	cbz	r3, 800295e <HAL_DMA_Abort_IT+0x12e>
        hdma->XferAbortCallback(hdma);
 8002944:	4798      	blx	r3
 8002946:	e00a      	b.n	800295e <HAL_DMA_Abort_IT+0x12e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002948:	2380      	movs	r3, #128	@ 0x80
 800294a:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 800294c:	2001      	movs	r0, #1
}
 800294e:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_ABORT;
 8002950:	2204      	movs	r2, #4
 8002952:	f880 2035 	strb.w	r2, [r0, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	f022 0201 	bic.w	r2, r2, #1
 800295c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800295e:	2000      	movs	r0, #0
}
 8002960:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002962:	2001      	movs	r0, #1
}
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40020010 	.word	0x40020010
 800296c:	5802541c 	.word	0x5802541c
 8002970:	58025408 	.word	0x58025408
 8002974:	58025430 	.word	0x58025430
 8002978:	58025480 	.word	0x58025480
 800297c:	58025494 	.word	0x58025494

08002980 <HAL_DMA_IRQHandler>:
{
 8002980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 8002984:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8002986:	4b46      	ldr	r3, [pc, #280]	@ (8002aa0 <HAL_DMA_IRQHandler+0x120>)
{
 8002988:	b082      	sub	sp, #8
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800298a:	6d84      	ldr	r4, [r0, #88]	@ 0x58
{
 800298c:	4606      	mov	r6, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 800298e:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0U;
 8002990:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002992:	6803      	ldr	r3, [r0, #0]
 8002994:	4a43      	ldr	r2, [pc, #268]	@ (8002aa4 <HAL_DMA_IRQHandler+0x124>)
 8002996:	4844      	ldr	r0, [pc, #272]	@ (8002aa8 <HAL_DMA_IRQHandler+0x128>)
  tmpisr_dma  = regs_dma->ISR;
 8002998:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800299a:	4293      	cmp	r3, r2
 800299c:	bf18      	it	ne
 800299e:	4283      	cmpne	r3, r0
  tmpisr_bdma = regs_bdma->ISR;
 80029a0:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80029a2:	bf0c      	ite	eq
 80029a4:	2001      	moveq	r0, #1
 80029a6:	2000      	movne	r0, #0
 80029a8:	f000 8086 	beq.w	8002ab8 <HAL_DMA_IRQHandler+0x138>
 80029ac:	3218      	adds	r2, #24
 80029ae:	4293      	cmp	r3, r2
 80029b0:	f000 827c 	beq.w	8002eac <HAL_DMA_IRQHandler+0x52c>
 80029b4:	3218      	adds	r2, #24
 80029b6:	4293      	cmp	r3, r2
 80029b8:	f000 8278 	beq.w	8002eac <HAL_DMA_IRQHandler+0x52c>
 80029bc:	3218      	adds	r2, #24
 80029be:	4293      	cmp	r3, r2
 80029c0:	f000 8285 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 80029c4:	3218      	adds	r2, #24
 80029c6:	4293      	cmp	r3, r2
 80029c8:	f000 8281 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 80029cc:	3218      	adds	r2, #24
 80029ce:	4293      	cmp	r3, r2
 80029d0:	f000 827d 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 80029d4:	3218      	adds	r2, #24
 80029d6:	4293      	cmp	r3, r2
 80029d8:	f000 8279 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 80029dc:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80029e0:	4293      	cmp	r3, r2
 80029e2:	f000 8274 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 80029e6:	3218      	adds	r2, #24
 80029e8:	4293      	cmp	r3, r2
 80029ea:	f000 8270 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 80029ee:	3218      	adds	r2, #24
 80029f0:	4293      	cmp	r3, r2
 80029f2:	f000 826c 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 80029f6:	3218      	adds	r2, #24
 80029f8:	4293      	cmp	r3, r2
 80029fa:	f000 8268 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 80029fe:	3218      	adds	r2, #24
 8002a00:	4293      	cmp	r3, r2
 8002a02:	f000 8264 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 8002a06:	3218      	adds	r2, #24
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	f000 8260 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 8002a0e:	3218      	adds	r2, #24
 8002a10:	4293      	cmp	r3, r2
 8002a12:	f000 825c 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
 8002a16:	3218      	adds	r2, #24
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	f000 8258 	beq.w	8002ece <HAL_DMA_IRQHandler+0x54e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002a1e:	4a23      	ldr	r2, [pc, #140]	@ (8002aac <HAL_DMA_IRQHandler+0x12c>)
 8002a20:	4823      	ldr	r0, [pc, #140]	@ (8002ab0 <HAL_DMA_IRQHandler+0x130>)
 8002a22:	4283      	cmp	r3, r0
 8002a24:	bf18      	it	ne
 8002a26:	4293      	cmpne	r3, r2
 8002a28:	f100 0014 	add.w	r0, r0, #20
 8002a2c:	bf0c      	ite	eq
 8002a2e:	2201      	moveq	r2, #1
 8002a30:	2200      	movne	r2, #0
 8002a32:	4283      	cmp	r3, r0
 8002a34:	bf08      	it	eq
 8002a36:	f042 0201 	orreq.w	r2, r2, #1
 8002a3a:	3014      	adds	r0, #20
 8002a3c:	4283      	cmp	r3, r0
 8002a3e:	bf08      	it	eq
 8002a40:	f042 0201 	orreq.w	r2, r2, #1
 8002a44:	3014      	adds	r0, #20
 8002a46:	4283      	cmp	r3, r0
 8002a48:	bf08      	it	eq
 8002a4a:	f042 0201 	orreq.w	r2, r2, #1
 8002a4e:	3014      	adds	r0, #20
 8002a50:	4283      	cmp	r3, r0
 8002a52:	bf08      	it	eq
 8002a54:	f042 0201 	orreq.w	r2, r2, #1
 8002a58:	3014      	adds	r0, #20
 8002a5a:	4283      	cmp	r3, r0
 8002a5c:	bf08      	it	eq
 8002a5e:	f042 0201 	orreq.w	r2, r2, #1
 8002a62:	b912      	cbnz	r2, 8002a6a <HAL_DMA_IRQHandler+0xea>
 8002a64:	4a13      	ldr	r2, [pc, #76]	@ (8002ab4 <HAL_DMA_IRQHandler+0x134>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d116      	bne.n	8002a98 <HAL_DMA_IRQHandler+0x118>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002a6a:	6df0      	ldr	r0, [r6, #92]	@ 0x5c
 8002a6c:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002a6e:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002a70:	f000 001f 	and.w	r0, r0, #31
 8002a74:	4085      	lsls	r5, r0
 8002a76:	420d      	tst	r5, r1
 8002a78:	f000 8283 	beq.w	8002f82 <HAL_DMA_IRQHandler+0x602>
 8002a7c:	0757      	lsls	r7, r2, #29
 8002a7e:	f140 8280 	bpl.w	8002f82 <HAL_DMA_IRQHandler+0x602>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a82:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002a84:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a86:	f140 82af 	bpl.w	8002fe8 <HAL_DMA_IRQHandler+0x668>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002a8a:	03d1      	lsls	r1, r2, #15
 8002a8c:	f100 82b2 	bmi.w	8002ff4 <HAL_DMA_IRQHandler+0x674>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a90:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f040 81f4 	bne.w	8002e80 <HAL_DMA_IRQHandler+0x500>
}
 8002a98:	b002      	add	sp, #8
 8002a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a9e:	bf00      	nop
 8002aa0:	24000008 	.word	0x24000008
 8002aa4:	40020028 	.word	0x40020028
 8002aa8:	40020010 	.word	0x40020010
 8002aac:	58025408 	.word	0x58025408
 8002ab0:	5802541c 	.word	0x5802541c
 8002ab4:	58025494 	.word	0x58025494
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ab8:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8002abc:	f04f 0c08 	mov.w	ip, #8
 8002ac0:	f00e 021f 	and.w	r2, lr, #31
 8002ac4:	fa0c f102 	lsl.w	r1, ip, r2
 8002ac8:	420f      	tst	r7, r1
 8002aca:	f000 81de 	beq.w	8002e8a <HAL_DMA_IRQHandler+0x50a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002ace:	f8d3 c000 	ldr.w	ip, [r3]
 8002ad2:	f01c 0f04 	tst.w	ip, #4
 8002ad6:	d00a      	beq.n	8002aee <HAL_DMA_IRQHandler+0x16e>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002ad8:	f8d3 c000 	ldr.w	ip, [r3]
 8002adc:	f02c 0c04 	bic.w	ip, ip, #4
 8002ae0:	f8c3 c000 	str.w	ip, [r3]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002ae4:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ae6:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8002ae8:	f041 0101 	orr.w	r1, r1, #1
 8002aec:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002aee:	fa27 f102 	lsr.w	r1, r7, r2
 8002af2:	07c9      	lsls	r1, r1, #31
 8002af4:	d55b      	bpl.n	8002bae <HAL_DMA_IRQHandler+0x22e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002af6:	2800      	cmp	r0, #0
 8002af8:	d14f      	bne.n	8002b9a <HAL_DMA_IRQHandler+0x21a>
 8002afa:	49a2      	ldr	r1, [pc, #648]	@ (8002d84 <HAL_DMA_IRQHandler+0x404>)
 8002afc:	f8df c298 	ldr.w	ip, [pc, #664]	@ 8002d98 <HAL_DMA_IRQHandler+0x418>
 8002b00:	4563      	cmp	r3, ip
 8002b02:	bf18      	it	ne
 8002b04:	428b      	cmpne	r3, r1
 8002b06:	f10c 0c18 	add.w	ip, ip, #24
 8002b0a:	bf0c      	ite	eq
 8002b0c:	2101      	moveq	r1, #1
 8002b0e:	2100      	movne	r1, #0
 8002b10:	4563      	cmp	r3, ip
 8002b12:	bf08      	it	eq
 8002b14:	f041 0101 	orreq.w	r1, r1, #1
 8002b18:	f10c 0c18 	add.w	ip, ip, #24
 8002b1c:	4563      	cmp	r3, ip
 8002b1e:	bf08      	it	eq
 8002b20:	f041 0101 	orreq.w	r1, r1, #1
 8002b24:	f10c 0c18 	add.w	ip, ip, #24
 8002b28:	4563      	cmp	r3, ip
 8002b2a:	bf08      	it	eq
 8002b2c:	f041 0101 	orreq.w	r1, r1, #1
 8002b30:	f10c 0c18 	add.w	ip, ip, #24
 8002b34:	4563      	cmp	r3, ip
 8002b36:	bf08      	it	eq
 8002b38:	f041 0101 	orreq.w	r1, r1, #1
 8002b3c:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 8002b40:	4563      	cmp	r3, ip
 8002b42:	bf08      	it	eq
 8002b44:	f041 0101 	orreq.w	r1, r1, #1
 8002b48:	f10c 0c18 	add.w	ip, ip, #24
 8002b4c:	4563      	cmp	r3, ip
 8002b4e:	bf08      	it	eq
 8002b50:	f041 0101 	orreq.w	r1, r1, #1
 8002b54:	f10c 0c18 	add.w	ip, ip, #24
 8002b58:	4563      	cmp	r3, ip
 8002b5a:	bf08      	it	eq
 8002b5c:	f041 0101 	orreq.w	r1, r1, #1
 8002b60:	f10c 0c18 	add.w	ip, ip, #24
 8002b64:	4563      	cmp	r3, ip
 8002b66:	bf08      	it	eq
 8002b68:	f041 0101 	orreq.w	r1, r1, #1
 8002b6c:	f10c 0c18 	add.w	ip, ip, #24
 8002b70:	4563      	cmp	r3, ip
 8002b72:	bf08      	it	eq
 8002b74:	f041 0101 	orreq.w	r1, r1, #1
 8002b78:	f10c 0c18 	add.w	ip, ip, #24
 8002b7c:	4563      	cmp	r3, ip
 8002b7e:	bf08      	it	eq
 8002b80:	f041 0101 	orreq.w	r1, r1, #1
 8002b84:	f10c 0c18 	add.w	ip, ip, #24
 8002b88:	4563      	cmp	r3, ip
 8002b8a:	bf08      	it	eq
 8002b8c:	f041 0101 	orreq.w	r1, r1, #1
 8002b90:	b919      	cbnz	r1, 8002b9a <HAL_DMA_IRQHandler+0x21a>
 8002b92:	497d      	ldr	r1, [pc, #500]	@ (8002d88 <HAL_DMA_IRQHandler+0x408>)
 8002b94:	428b      	cmp	r3, r1
 8002b96:	f040 81e3 	bne.w	8002f60 <HAL_DMA_IRQHandler+0x5e0>
 8002b9a:	6959      	ldr	r1, [r3, #20]
 8002b9c:	0609      	lsls	r1, r1, #24
 8002b9e:	d506      	bpl.n	8002bae <HAL_DMA_IRQHandler+0x22e>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	4091      	lsls	r1, r2
 8002ba4:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ba6:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8002ba8:	f041 0102 	orr.w	r1, r1, #2
 8002bac:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002bae:	2104      	movs	r1, #4
 8002bb0:	4091      	lsls	r1, r2
 8002bb2:	4239      	tst	r1, r7
 8002bb4:	d05f      	beq.n	8002c76 <HAL_DMA_IRQHandler+0x2f6>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002bb6:	f8df c1cc 	ldr.w	ip, [pc, #460]	@ 8002d84 <HAL_DMA_IRQHandler+0x404>
 8002bba:	4563      	cmp	r3, ip
 8002bbc:	d051      	beq.n	8002c62 <HAL_DMA_IRQHandler+0x2e2>
 8002bbe:	2800      	cmp	r0, #0
 8002bc0:	d14f      	bne.n	8002c62 <HAL_DMA_IRQHandler+0x2e2>
 8002bc2:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 8002bc6:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 8002d98 <HAL_DMA_IRQHandler+0x418>
 8002bca:	4543      	cmp	r3, r8
 8002bcc:	bf18      	it	ne
 8002bce:	4563      	cmpne	r3, ip
 8002bd0:	f108 0830 	add.w	r8, r8, #48	@ 0x30
 8002bd4:	bf0c      	ite	eq
 8002bd6:	f04f 0c01 	moveq.w	ip, #1
 8002bda:	f04f 0c00 	movne.w	ip, #0
 8002bde:	4543      	cmp	r3, r8
 8002be0:	bf08      	it	eq
 8002be2:	f04c 0c01 	orreq.w	ip, ip, #1
 8002be6:	f108 0818 	add.w	r8, r8, #24
 8002bea:	4543      	cmp	r3, r8
 8002bec:	bf08      	it	eq
 8002bee:	f04c 0c01 	orreq.w	ip, ip, #1
 8002bf2:	f108 0818 	add.w	r8, r8, #24
 8002bf6:	4543      	cmp	r3, r8
 8002bf8:	bf08      	it	eq
 8002bfa:	f04c 0c01 	orreq.w	ip, ip, #1
 8002bfe:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 8002c02:	4543      	cmp	r3, r8
 8002c04:	bf08      	it	eq
 8002c06:	f04c 0c01 	orreq.w	ip, ip, #1
 8002c0a:	f108 0818 	add.w	r8, r8, #24
 8002c0e:	4543      	cmp	r3, r8
 8002c10:	bf08      	it	eq
 8002c12:	f04c 0c01 	orreq.w	ip, ip, #1
 8002c16:	f108 0818 	add.w	r8, r8, #24
 8002c1a:	4543      	cmp	r3, r8
 8002c1c:	bf08      	it	eq
 8002c1e:	f04c 0c01 	orreq.w	ip, ip, #1
 8002c22:	f108 0818 	add.w	r8, r8, #24
 8002c26:	4543      	cmp	r3, r8
 8002c28:	bf08      	it	eq
 8002c2a:	f04c 0c01 	orreq.w	ip, ip, #1
 8002c2e:	f108 0818 	add.w	r8, r8, #24
 8002c32:	4543      	cmp	r3, r8
 8002c34:	bf08      	it	eq
 8002c36:	f04c 0c01 	orreq.w	ip, ip, #1
 8002c3a:	f108 0818 	add.w	r8, r8, #24
 8002c3e:	4543      	cmp	r3, r8
 8002c40:	bf08      	it	eq
 8002c42:	f04c 0c01 	orreq.w	ip, ip, #1
 8002c46:	f108 0818 	add.w	r8, r8, #24
 8002c4a:	4543      	cmp	r3, r8
 8002c4c:	bf08      	it	eq
 8002c4e:	f04c 0c01 	orreq.w	ip, ip, #1
 8002c52:	f1bc 0f00 	cmp.w	ip, #0
 8002c56:	d104      	bne.n	8002c62 <HAL_DMA_IRQHandler+0x2e2>
 8002c58:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 8002d88 <HAL_DMA_IRQHandler+0x408>
 8002c5c:	4563      	cmp	r3, ip
 8002c5e:	f040 8185 	bne.w	8002f6c <HAL_DMA_IRQHandler+0x5ec>
 8002c62:	f8d3 c000 	ldr.w	ip, [r3]
 8002c66:	f01c 0f02 	tst.w	ip, #2
 8002c6a:	d004      	beq.n	8002c76 <HAL_DMA_IRQHandler+0x2f6>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002c6c:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c6e:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8002c70:	f041 0104 	orr.w	r1, r1, #4
 8002c74:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002c76:	2110      	movs	r1, #16
 8002c78:	fa01 f202 	lsl.w	r2, r1, r2
 8002c7c:	423a      	tst	r2, r7
 8002c7e:	d05b      	beq.n	8002d38 <HAL_DMA_IRQHandler+0x3b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002c80:	4940      	ldr	r1, [pc, #256]	@ (8002d84 <HAL_DMA_IRQHandler+0x404>)
 8002c82:	428b      	cmp	r3, r1
 8002c84:	d042      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x38c>
 8002c86:	2800      	cmp	r0, #0
 8002c88:	d140      	bne.n	8002d0c <HAL_DMA_IRQHandler+0x38c>
 8002c8a:	3118      	adds	r1, #24
 8002c8c:	483f      	ldr	r0, [pc, #252]	@ (8002d8c <HAL_DMA_IRQHandler+0x40c>)
 8002c8e:	4283      	cmp	r3, r0
 8002c90:	bf18      	it	ne
 8002c92:	428b      	cmpne	r3, r1
 8002c94:	f100 0018 	add.w	r0, r0, #24
 8002c98:	bf0c      	ite	eq
 8002c9a:	2101      	moveq	r1, #1
 8002c9c:	2100      	movne	r1, #0
 8002c9e:	4283      	cmp	r3, r0
 8002ca0:	bf08      	it	eq
 8002ca2:	f041 0101 	orreq.w	r1, r1, #1
 8002ca6:	3018      	adds	r0, #24
 8002ca8:	4283      	cmp	r3, r0
 8002caa:	bf08      	it	eq
 8002cac:	f041 0101 	orreq.w	r1, r1, #1
 8002cb0:	3018      	adds	r0, #24
 8002cb2:	4283      	cmp	r3, r0
 8002cb4:	bf08      	it	eq
 8002cb6:	f041 0101 	orreq.w	r1, r1, #1
 8002cba:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8002cbe:	4283      	cmp	r3, r0
 8002cc0:	bf08      	it	eq
 8002cc2:	f041 0101 	orreq.w	r1, r1, #1
 8002cc6:	3018      	adds	r0, #24
 8002cc8:	4283      	cmp	r3, r0
 8002cca:	bf08      	it	eq
 8002ccc:	f041 0101 	orreq.w	r1, r1, #1
 8002cd0:	3018      	adds	r0, #24
 8002cd2:	4283      	cmp	r3, r0
 8002cd4:	bf08      	it	eq
 8002cd6:	f041 0101 	orreq.w	r1, r1, #1
 8002cda:	3018      	adds	r0, #24
 8002cdc:	4283      	cmp	r3, r0
 8002cde:	bf08      	it	eq
 8002ce0:	f041 0101 	orreq.w	r1, r1, #1
 8002ce4:	3018      	adds	r0, #24
 8002ce6:	4283      	cmp	r3, r0
 8002ce8:	bf08      	it	eq
 8002cea:	f041 0101 	orreq.w	r1, r1, #1
 8002cee:	3018      	adds	r0, #24
 8002cf0:	4283      	cmp	r3, r0
 8002cf2:	bf08      	it	eq
 8002cf4:	f041 0101 	orreq.w	r1, r1, #1
 8002cf8:	3018      	adds	r0, #24
 8002cfa:	4283      	cmp	r3, r0
 8002cfc:	bf08      	it	eq
 8002cfe:	f041 0101 	orreq.w	r1, r1, #1
 8002d02:	b919      	cbnz	r1, 8002d0c <HAL_DMA_IRQHandler+0x38c>
 8002d04:	4920      	ldr	r1, [pc, #128]	@ (8002d88 <HAL_DMA_IRQHandler+0x408>)
 8002d06:	428b      	cmp	r3, r1
 8002d08:	f040 8137 	bne.w	8002f7a <HAL_DMA_IRQHandler+0x5fa>
 8002d0c:	6819      	ldr	r1, [r3, #0]
 8002d0e:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 8002d12:	b189      	cbz	r1, 8002d38 <HAL_DMA_IRQHandler+0x3b8>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002d14:	60a2      	str	r2, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	0350      	lsls	r0, r2, #13
 8002d1a:	f100 80e7 	bmi.w	8002eec <HAL_DMA_IRQHandler+0x56c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	05d2      	lsls	r2, r2, #23
 8002d22:	d403      	bmi.n	8002d2c <HAL_DMA_IRQHandler+0x3ac>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	f022 0208 	bic.w	r2, r2, #8
 8002d2a:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8002d2c:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002d2e:	b11b      	cbz	r3, 8002d38 <HAL_DMA_IRQHandler+0x3b8>
            hdma->XferHalfCpltCallback(hdma);
 8002d30:	4630      	mov	r0, r6
 8002d32:	4798      	blx	r3
 8002d34:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002d38:	f00e 011f 	and.w	r1, lr, #31
 8002d3c:	2020      	movs	r0, #32
 8002d3e:	4088      	lsls	r0, r1
 8002d40:	4238      	tst	r0, r7
 8002d42:	d073      	beq.n	8002e2c <HAL_DMA_IRQHandler+0x4ac>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002d44:	6832      	ldr	r2, [r6, #0]
 8002d46:	4b12      	ldr	r3, [pc, #72]	@ (8002d90 <HAL_DMA_IRQHandler+0x410>)
 8002d48:	4f12      	ldr	r7, [pc, #72]	@ (8002d94 <HAL_DMA_IRQHandler+0x414>)
 8002d4a:	42ba      	cmp	r2, r7
 8002d4c:	bf18      	it	ne
 8002d4e:	429a      	cmpne	r2, r3
 8002d50:	f107 0718 	add.w	r7, r7, #24
 8002d54:	bf0c      	ite	eq
 8002d56:	2301      	moveq	r3, #1
 8002d58:	2300      	movne	r3, #0
 8002d5a:	42ba      	cmp	r2, r7
 8002d5c:	bf08      	it	eq
 8002d5e:	f043 0301 	orreq.w	r3, r3, #1
 8002d62:	3718      	adds	r7, #24
 8002d64:	42ba      	cmp	r2, r7
 8002d66:	bf08      	it	eq
 8002d68:	f043 0301 	orreq.w	r3, r3, #1
 8002d6c:	3718      	adds	r7, #24
 8002d6e:	42ba      	cmp	r2, r7
 8002d70:	bf08      	it	eq
 8002d72:	f043 0301 	orreq.w	r3, r3, #1
 8002d76:	3718      	adds	r7, #24
 8002d78:	42ba      	cmp	r2, r7
 8002d7a:	bf08      	it	eq
 8002d7c:	f043 0301 	orreq.w	r3, r3, #1
 8002d80:	3718      	adds	r7, #24
 8002d82:	e00b      	b.n	8002d9c <HAL_DMA_IRQHandler+0x41c>
 8002d84:	40020040 	.word	0x40020040
 8002d88:	400204b8 	.word	0x400204b8
 8002d8c:	40020070 	.word	0x40020070
 8002d90:	40020010 	.word	0x40020010
 8002d94:	40020028 	.word	0x40020028
 8002d98:	40020058 	.word	0x40020058
 8002d9c:	42ba      	cmp	r2, r7
 8002d9e:	bf08      	it	eq
 8002da0:	f043 0301 	orreq.w	r3, r3, #1
 8002da4:	3718      	adds	r7, #24
 8002da6:	42ba      	cmp	r2, r7
 8002da8:	bf08      	it	eq
 8002daa:	f043 0301 	orreq.w	r3, r3, #1
 8002dae:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8002db2:	42ba      	cmp	r2, r7
 8002db4:	bf08      	it	eq
 8002db6:	f043 0301 	orreq.w	r3, r3, #1
 8002dba:	3718      	adds	r7, #24
 8002dbc:	42ba      	cmp	r2, r7
 8002dbe:	bf08      	it	eq
 8002dc0:	f043 0301 	orreq.w	r3, r3, #1
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	42ba      	cmp	r2, r7
 8002dc8:	bf08      	it	eq
 8002dca:	f043 0301 	orreq.w	r3, r3, #1
 8002dce:	3718      	adds	r7, #24
 8002dd0:	42ba      	cmp	r2, r7
 8002dd2:	bf08      	it	eq
 8002dd4:	f043 0301 	orreq.w	r3, r3, #1
 8002dd8:	3718      	adds	r7, #24
 8002dda:	42ba      	cmp	r2, r7
 8002ddc:	bf08      	it	eq
 8002dde:	f043 0301 	orreq.w	r3, r3, #1
 8002de2:	3718      	adds	r7, #24
 8002de4:	42ba      	cmp	r2, r7
 8002de6:	bf08      	it	eq
 8002de8:	f043 0301 	orreq.w	r3, r3, #1
 8002dec:	3718      	adds	r7, #24
 8002dee:	42ba      	cmp	r2, r7
 8002df0:	bf08      	it	eq
 8002df2:	f043 0301 	orreq.w	r3, r3, #1
 8002df6:	b91b      	cbnz	r3, 8002e00 <HAL_DMA_IRQHandler+0x480>
 8002df8:	4b89      	ldr	r3, [pc, #548]	@ (8003020 <HAL_DMA_IRQHandler+0x6a0>)
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	f040 80d1 	bne.w	8002fa2 <HAL_DMA_IRQHandler+0x622>
 8002e00:	6813      	ldr	r3, [r2, #0]
 8002e02:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002e06:	b18b      	cbz	r3, 8002e2c <HAL_DMA_IRQHandler+0x4ac>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e08:	60a0      	str	r0, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e0a:	f896 3035 	ldrb.w	r3, [r6, #53]	@ 0x35
 8002e0e:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e10:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e12:	d074      	beq.n	8002efe <HAL_DMA_IRQHandler+0x57e>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002e14:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002e18:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002e1a:	f000 808a 	beq.w	8002f32 <HAL_DMA_IRQHandler+0x5b2>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002e1e:	031f      	lsls	r7, r3, #12
 8002e20:	f140 8095 	bpl.w	8002f4e <HAL_DMA_IRQHandler+0x5ce>
          if(hdma->XferCpltCallback != NULL)
 8002e24:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8002e26:	b10b      	cbz	r3, 8002e2c <HAL_DMA_IRQHandler+0x4ac>
            hdma->XferCpltCallback(hdma);
 8002e28:	4630      	mov	r0, r6
 8002e2a:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e2c:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f43f ae32 	beq.w	8002a98 <HAL_DMA_IRQHandler+0x118>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002e34:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8002e36:	07dc      	lsls	r4, r3, #31
 8002e38:	d51e      	bpl.n	8002e78 <HAL_DMA_IRQHandler+0x4f8>
        __HAL_DMA_DISABLE(hdma);
 8002e3a:	6832      	ldr	r2, [r6, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8002e3c:	2104      	movs	r1, #4
 8002e3e:	f886 1035 	strb.w	r1, [r6, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e42:	4978      	ldr	r1, [pc, #480]	@ (8003024 <HAL_DMA_IRQHandler+0x6a4>)
        __HAL_DMA_DISABLE(hdma);
 8002e44:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e46:	fba1 5105 	umull	r5, r1, r1, r5
        __HAL_DMA_DISABLE(hdma);
 8002e4a:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e4e:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8002e50:	6013      	str	r3, [r2, #0]
 8002e52:	e002      	b.n	8002e5a <HAL_DMA_IRQHandler+0x4da>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002e54:	6813      	ldr	r3, [r2, #0]
 8002e56:	07d8      	lsls	r0, r3, #31
 8002e58:	d504      	bpl.n	8002e64 <HAL_DMA_IRQHandler+0x4e4>
          if (++count > timeout)
 8002e5a:	9b01      	ldr	r3, [sp, #4]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	428b      	cmp	r3, r1
 8002e60:	9301      	str	r3, [sp, #4]
 8002e62:	d9f7      	bls.n	8002e54 <HAL_DMA_IRQHandler+0x4d4>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002e64:	6813      	ldr	r3, [r2, #0]
 8002e66:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8002e68:	bf4c      	ite	mi
 8002e6a:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8002e6c:	2301      	movpl	r3, #1
 8002e6e:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8002e72:	2300      	movs	r3, #0
 8002e74:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 8002e78:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	f43f ae0c 	beq.w	8002a98 <HAL_DMA_IRQHandler+0x118>
          hdma->XferCpltCallback(hdma);
 8002e80:	4630      	mov	r0, r6
}
 8002e82:	b002      	add	sp, #8
 8002e84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferCpltCallback(hdma);
 8002e88:	4718      	bx	r3
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e8a:	fa27 f102 	lsr.w	r1, r7, r2
 8002e8e:	07c9      	lsls	r1, r1, #31
 8002e90:	f53f ae83 	bmi.w	8002b9a <HAL_DMA_IRQHandler+0x21a>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e94:	2104      	movs	r1, #4
 8002e96:	4091      	lsls	r1, r2
 8002e98:	420f      	tst	r7, r1
 8002e9a:	f47f aee2 	bne.w	8002c62 <HAL_DMA_IRQHandler+0x2e2>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e9e:	2110      	movs	r1, #16
 8002ea0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea4:	4217      	tst	r7, r2
 8002ea6:	f47f af31 	bne.w	8002d0c <HAL_DMA_IRQHandler+0x38c>
 8002eaa:	e745      	b.n	8002d38 <HAL_DMA_IRQHandler+0x3b8>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002eac:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8002eb0:	f04f 0c08 	mov.w	ip, #8
 8002eb4:	f00e 021f 	and.w	r2, lr, #31
 8002eb8:	fa0c f102 	lsl.w	r1, ip, r2
 8002ebc:	420f      	tst	r7, r1
 8002ebe:	f47f ae06 	bne.w	8002ace <HAL_DMA_IRQHandler+0x14e>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ec2:	fa27 f102 	lsr.w	r1, r7, r2
 8002ec6:	07c9      	lsls	r1, r1, #31
 8002ec8:	f53f ae67 	bmi.w	8002b9a <HAL_DMA_IRQHandler+0x21a>
 8002ecc:	e66f      	b.n	8002bae <HAL_DMA_IRQHandler+0x22e>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ece:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8002ed2:	2108      	movs	r1, #8
 8002ed4:	f00e 021f 	and.w	r2, lr, #31
 8002ed8:	4091      	lsls	r1, r2
 8002eda:	420f      	tst	r7, r1
 8002edc:	f47f adf7 	bne.w	8002ace <HAL_DMA_IRQHandler+0x14e>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ee0:	fa27 f102 	lsr.w	r1, r7, r2
 8002ee4:	07c9      	lsls	r1, r1, #31
 8002ee6:	f53f ae58 	bmi.w	8002b9a <HAL_DMA_IRQHandler+0x21a>
 8002eea:	e660      	b.n	8002bae <HAL_DMA_IRQHandler+0x22e>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	0319      	lsls	r1, r3, #12
 8002ef0:	f57f af1c 	bpl.w	8002d2c <HAL_DMA_IRQHandler+0x3ac>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002ef4:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	f47f af1a 	bne.w	8002d30 <HAL_DMA_IRQHandler+0x3b0>
 8002efc:	e71c      	b.n	8002d38 <HAL_DMA_IRQHandler+0x3b8>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002efe:	f023 0316 	bic.w	r3, r3, #22
 8002f02:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002f04:	6953      	ldr	r3, [r2, #20]
 8002f06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f0a:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f0c:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002f0e:	b31b      	cbz	r3, 8002f58 <HAL_DMA_IRQHandler+0x5d8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002f10:	6813      	ldr	r3, [r2, #0]
 8002f12:	f023 0308 	bic.w	r3, r3, #8
 8002f16:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002f18:	233f      	movs	r3, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8002f1a:	2001      	movs	r0, #1
          __HAL_UNLOCK(hdma);
 8002f1c:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002f1e:	408b      	lsls	r3, r1
 8002f20:	60a3      	str	r3, [r4, #8]
          if(hdma->XferAbortCallback != NULL)
 8002f22:	6d33      	ldr	r3, [r6, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8002f24:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002f28:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d1a7      	bne.n	8002e80 <HAL_DMA_IRQHandler+0x500>
 8002f30:	e5b2      	b.n	8002a98 <HAL_DMA_IRQHandler+0x118>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002f32:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8002f36:	f47f af75 	bne.w	8002e24 <HAL_DMA_IRQHandler+0x4a4>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002f3a:	6811      	ldr	r1, [r2, #0]
 8002f3c:	f021 0110 	bic.w	r1, r1, #16
 8002f40:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8002f42:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8002f44:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8002f48:	f886 2035 	strb.w	r2, [r6, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 8002f4c:	e76a      	b.n	8002e24 <HAL_DMA_IRQHandler+0x4a4>
            if(hdma->XferM1CpltCallback != NULL)
 8002f4e:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f47f af69 	bne.w	8002e28 <HAL_DMA_IRQHandler+0x4a8>
 8002f56:	e769      	b.n	8002e2c <HAL_DMA_IRQHandler+0x4ac>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f58:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1d8      	bne.n	8002f10 <HAL_DMA_IRQHandler+0x590>
 8002f5e:	e7db      	b.n	8002f18 <HAL_DMA_IRQHandler+0x598>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002f60:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f62:	2104      	movs	r1, #4
 8002f64:	4091      	lsls	r1, r2
 8002f66:	4239      	tst	r1, r7
 8002f68:	f43f ae85 	beq.w	8002c76 <HAL_DMA_IRQHandler+0x2f6>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002f6c:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f6e:	2110      	movs	r1, #16
 8002f70:	fa01 f202 	lsl.w	r2, r1, r2
 8002f74:	4217      	tst	r7, r2
 8002f76:	f43f aedf 	beq.w	8002d38 <HAL_DMA_IRQHandler+0x3b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002f7a:	6819      	ldr	r1, [r3, #0]
 8002f7c:	f3c1 0180 	ubfx	r1, r1, #2, #1
 8002f80:	e6c7      	b.n	8002d12 <HAL_DMA_IRQHandler+0x392>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002f82:	2502      	movs	r5, #2
 8002f84:	4085      	lsls	r5, r0
 8002f86:	420d      	tst	r5, r1
 8002f88:	d00f      	beq.n	8002faa <HAL_DMA_IRQHandler+0x62a>
 8002f8a:	0797      	lsls	r7, r2, #30
 8002f8c:	d50d      	bpl.n	8002faa <HAL_DMA_IRQHandler+0x62a>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f8e:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002f90:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f92:	d534      	bpl.n	8002ffe <HAL_DMA_IRQHandler+0x67e>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002f94:	03d7      	lsls	r7, r2, #15
 8002f96:	d43e      	bmi.n	8003016 <HAL_DMA_IRQHandler+0x696>
          if(hdma->XferM1CpltCallback != NULL)
 8002f98:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f47f af70 	bne.w	8002e80 <HAL_DMA_IRQHandler+0x500>
 8002fa0:	e57a      	b.n	8002a98 <HAL_DMA_IRQHandler+0x118>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002fa2:	6813      	ldr	r3, [r2, #0]
 8002fa4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002fa8:	e72d      	b.n	8002e06 <HAL_DMA_IRQHandler+0x486>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002faa:	2508      	movs	r5, #8
 8002fac:	4085      	lsls	r5, r0
 8002fae:	420d      	tst	r5, r1
 8002fb0:	f43f ad72 	beq.w	8002a98 <HAL_DMA_IRQHandler+0x118>
 8002fb4:	0715      	lsls	r5, r2, #28
 8002fb6:	f57f ad6f 	bpl.w	8002a98 <HAL_DMA_IRQHandler+0x118>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fba:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8002fbc:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fbe:	f022 020e 	bic.w	r2, r2, #14
 8002fc2:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002fc4:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8002fc6:	6cf2      	ldr	r2, [r6, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002fc8:	fa03 f000 	lsl.w	r0, r3, r0
 8002fcc:	6060      	str	r0, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fce:	6573      	str	r3, [r6, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 8002fd0:	f886 1034 	strb.w	r1, [r6, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002fd4:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 8002fd8:	2a00      	cmp	r2, #0
 8002fda:	f43f ad5d 	beq.w	8002a98 <HAL_DMA_IRQHandler+0x118>
        hdma->XferErrorCallback(hdma);
 8002fde:	4630      	mov	r0, r6
}
 8002fe0:	b002      	add	sp, #8
 8002fe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8002fe6:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002fe8:	0692      	lsls	r2, r2, #26
 8002fea:	d403      	bmi.n	8002ff4 <HAL_DMA_IRQHandler+0x674>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	f022 0204 	bic.w	r2, r2, #4
 8002ff2:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8002ff4:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f47f af42 	bne.w	8002e80 <HAL_DMA_IRQHandler+0x500>
 8002ffc:	e54c      	b.n	8002a98 <HAL_DMA_IRQHandler+0x118>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002ffe:	f012 0220 	ands.w	r2, r2, #32
 8003002:	d108      	bne.n	8003016 <HAL_DMA_IRQHandler+0x696>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003004:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003006:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003008:	f021 010a 	bic.w	r1, r1, #10
 800300c:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800300e:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8003012:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8003016:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8003018:	2b00      	cmp	r3, #0
 800301a:	f47f af31 	bne.w	8002e80 <HAL_DMA_IRQHandler+0x500>
 800301e:	e53b      	b.n	8002a98 <HAL_DMA_IRQHandler+0x118>
 8003020:	400204b8 	.word	0x400204b8
 8003024:	1b4e81b5 	.word	0x1b4e81b5

08003028 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003028:	b430      	push	{r4, r5}
               macconf->BackOffLimit |
               ((uint32_t)macconf->DeferralCheck << 4) |
               macconf->PreambleLength);

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800302a:	688b      	ldr	r3, [r1, #8]
 800302c:	680d      	ldr	r5, [r1, #0]
 800302e:	694c      	ldr	r4, [r1, #20]
 8003030:	432b      	orrs	r3, r5
 8003032:	6802      	ldr	r2, [r0, #0]
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8003034:	f891 c011 	ldrb.w	ip, [r1, #17]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003038:	4323      	orrs	r3, r4
 800303a:	698c      	ldr	r4, [r1, #24]
 800303c:	6810      	ldr	r0, [r2, #0]
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800303e:	fabc fc8c 	clz	ip, ip
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003042:	4323      	orrs	r3, r4
 8003044:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8003046:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
               macconf->GiantPacketSizeLimit);

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800304a:	4d52      	ldr	r5, [pc, #328]	@ (8003194 <ETH_SetMACConfig+0x16c>)
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800304c:	4323      	orrs	r3, r4
 800304e:	6acc      	ldr	r4, [r1, #44]	@ 0x2c
 8003050:	4323      	orrs	r3, r4
 8003052:	4c51      	ldr	r4, [pc, #324]	@ (8003198 <ETH_SetMACConfig+0x170>)
 8003054:	4020      	ands	r0, r4
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8003056:	790c      	ldrb	r4, [r1, #4]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003058:	4303      	orrs	r3, r0
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800305a:	7b48      	ldrb	r0, [r1, #13]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800305c:	ea43 63c4 	orr.w	r3, r3, r4, lsl #27
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8003060:	7b0c      	ldrb	r4, [r1, #12]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003062:	ea43 53c4 	orr.w	r3, r3, r4, lsl #23
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8003066:	7b8c      	ldrb	r4, [r1, #14]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003068:	ea43 5380 	orr.w	r3, r3, r0, lsl #22
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800306c:	7bc8      	ldrb	r0, [r1, #15]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800306e:	ea43 5344 	orr.w	r3, r3, r4, lsl #21
               ((uint32_t)macconf->JumboPacket << 16) |
 8003072:	7c8c      	ldrb	r4, [r1, #18]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003074:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
               ((uint32_t)macconf->LoopbackMode << 12) |
 8003078:	7f08      	ldrb	r0, [r1, #28]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800307a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800307e:	7f4c      	ldrb	r4, [r1, #29]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003080:	ea43 3300 	orr.w	r3, r3, r0, lsl #12
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8003084:	7fc8      	ldrb	r0, [r1, #31]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003086:	ea43 23c4 	orr.w	r3, r3, r4, lsl #11
               ((uint32_t)macconf->DeferralCheck << 4) |
 800308a:	f891 4028 	ldrb.w	r4, [r1, #40]	@ 0x28
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800308e:	ea43 2340 	orr.w	r3, r3, r0, lsl #9
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8003092:	7c08      	ldrb	r0, [r1, #16]
 8003094:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003098:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800309c:	6bcc      	ldr	r4, [r1, #60]	@ 0x3c
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800309e:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80030a0:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80030a4:	7f88      	ldrb	r0, [r1, #30]
 80030a6:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80030aa:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80030ae:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80030b0:	ea43 2380 	orr.w	r3, r3, r0, lsl #10
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80030b4:	f891 0020 	ldrb.w	r0, [r1, #32]
 80030b8:	fab0 f080 	clz	r0, r0
 80030bc:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80030be:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80030c2:	6b48      	ldr	r0, [r1, #52]	@ 0x34
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80030c4:	6013      	str	r3, [r2, #0]
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80030c6:	6853      	ldr	r3, [r2, #4]
 80030c8:	402b      	ands	r3, r5
               macconf->PauseLowThreshold |
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
               (macconf->PauseTime << 16));

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80030ca:	f64f 750d 	movw	r5, #65293	@ 0xff0d
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80030ce:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80030d2:	f891 4038 	ldrb.w	r4, [r1, #56]	@ 0x38
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80030d6:	4303      	orrs	r3, r0
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80030d8:	f891 0030 	ldrb.w	r0, [r1, #48]	@ 0x30
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80030dc:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80030e0:	f891 4031 	ldrb.w	r4, [r1, #49]	@ 0x31
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80030e4:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80030e8:	f891 0032 	ldrb.w	r0, [r1, #50]	@ 0x32
 80030ec:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80030f0:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80030f4:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80030f6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80030fa:	4828      	ldr	r0, [pc, #160]	@ (800319c <ETH_SetMACConfig+0x174>)
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80030fc:	6053      	str	r3, [r2, #4]
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80030fe:	68d3      	ldr	r3, [r2, #12]
               (macconf->PauseTime << 16));
 8003100:	6c8c      	ldr	r4, [r1, #72]	@ 0x48
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8003102:	4018      	ands	r0, r3
 8003104:	6c4b      	ldr	r3, [r1, #68]	@ 0x44
 8003106:	4318      	orrs	r0, r3
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8003108:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800310c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8003110:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003112:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003114:	6d08      	ldr	r0, [r1, #80]	@ 0x50
 8003116:	402b      	ands	r3, r5
 8003118:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800311c:	f891 4054 	ldrb.w	r4, [r1, #84]	@ 0x54
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003120:	4303      	orrs	r3, r0
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8003122:	f891 004c 	ldrb.w	r0, [r1, #76]	@ 0x4c
 8003126:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800312a:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 800312e:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003130:	ea43 13c0 	orr.w	r3, r3, r0, lsl #7
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003134:	e9d1 5416 	ldrd	r5, r4, [r1, #88]	@ 0x58
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003138:	6713      	str	r3, [r2, #112]	@ 0x70
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800313a:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800313e:	f891 3056 	ldrb.w	r3, [r1, #86]	@ 0x56
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8003142:	f020 0003 	bic.w	r0, r0, #3
 8003146:	4303      	orrs	r3, r0
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8003148:	f891 0055 	ldrb.w	r0, [r1, #85]	@ 0x55
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800314c:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
 8003150:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8003154:	f8d2 3d00 	ldr.w	r3, [r2, #3328]	@ 0xd00
 8003158:	f023 0372 	bic.w	r3, r3, #114	@ 0x72
 800315c:	432b      	orrs	r3, r5
 800315e:	f8c2 3d00 	str.w	r3, [r2, #3328]	@ 0xd00
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003162:	f8d2 3d30 	ldr.w	r3, [r2, #3376]	@ 0xd30
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8003166:	f891 0061 	ldrb.w	r0, [r1, #97]	@ 0x61
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800316a:	f023 037b 	bic.w	r3, r3, #123	@ 0x7b
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800316e:	f891 c062 	ldrb.w	ip, [r1, #98]	@ 0x62
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003172:	4323      	orrs	r3, r4
 8003174:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003178:	f891 0060 	ldrb.w	r0, [r1, #96]	@ 0x60
 800317c:	fab0 f180 	clz	r1, r0
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003180:	ea43 03cc 	orr.w	r3, r3, ip, lsl #3
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003184:	0949      	lsrs	r1, r1, #5
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003186:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
}
 800318a:	bc30      	pop	{r4, r5}
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800318c:	f8c2 3d30 	str.w	r3, [r2, #3376]	@ 0xd30
}
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	c0f88000 	.word	0xc0f88000
 8003198:	00048083 	.word	0x00048083
 800319c:	fffffef0 	.word	0xfffffef0

080031a0 <ETH_SetDMAConfig>:
static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80031a0:	6803      	ldr	r3, [r0, #0]
 80031a2:	4a1e      	ldr	r2, [pc, #120]	@ (800321c <ETH_SetDMAConfig+0x7c>)
 80031a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031a8:	6808      	ldr	r0, [r1, #0]
{
 80031aa:	b410      	push	{r4}
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80031ac:	681c      	ldr	r4, [r3, #0]
 80031ae:	4022      	ands	r2, r4
 80031b0:	4302      	orrs	r2, r0
 80031b2:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
               dmaconf->BurstMode |
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80031b4:	7b0a      	ldrb	r2, [r1, #12]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80031b6:	790c      	ldrb	r4, [r1, #4]
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80031b8:	03d2      	lsls	r2, r2, #15

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80031ba:	6858      	ldr	r0, [r3, #4]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80031bc:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
 80031c0:	688c      	ldr	r4, [r1, #8]
 80031c2:	4322      	orrs	r2, r4
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80031c4:	4c16      	ldr	r4, [pc, #88]	@ (8003220 <ETH_SetDMAConfig+0x80>)
 80031c6:	4004      	ands	r4, r0

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80031c8:	6a08      	ldr	r0, [r1, #32]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80031ca:	4322      	orrs	r2, r4
 80031cc:	605a      	str	r2, [r3, #4]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80031ce:	7b4a      	ldrb	r2, [r1, #13]
               dmaconf->MaximumSegmentSize);
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80031d0:	f8d3 4100 	ldr.w	r4, [r3, #256]	@ 0x100
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80031d4:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80031d8:	4812      	ldr	r0, [pc, #72]	@ (8003224 <ETH_SetDMAConfig+0x84>)
 80031da:	4020      	ands	r0, r4
 80031dc:	4302      	orrs	r2, r0
 80031de:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80031e2:	7f4a      	ldrb	r2, [r1, #29]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80031e4:	7d0c      	ldrb	r4, [r1, #20]
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80031e6:	0312      	lsls	r2, r2, #12

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80031e8:	f8d3 0104 	ldr.w	r0, [r3, #260]	@ 0x104
  dmaregval = (dmaconf->TxDMABurstLength |
 80031ec:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80031f0:	690c      	ldr	r4, [r1, #16]
 80031f2:	4322      	orrs	r2, r4
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80031f4:	4c0c      	ldr	r4, [pc, #48]	@ (8003228 <ETH_SetDMAConfig+0x88>)
 80031f6:	4004      	ands	r4, r0

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80031f8:	6988      	ldr	r0, [r1, #24]
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80031fa:	4322      	orrs	r2, r4
 80031fc:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
               dmaconf->RxDMABurstLength);

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003200:	f8d3 4108 	ldr.w	r4, [r3, #264]	@ 0x108
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003204:	7f0a      	ldrb	r2, [r1, #28]
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003206:	4909      	ldr	r1, [pc, #36]	@ (800322c <ETH_SetDMAConfig+0x8c>)
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003208:	ea40 72c2 	orr.w	r2, r0, r2, lsl #31
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800320c:	4021      	ands	r1, r4
}
 800320e:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003212:	430a      	orrs	r2, r1
 8003214:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
}
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	ffff87fd 	.word	0xffff87fd
 8003220:	ffff2ffe 	.word	0xffff2ffe
 8003224:	fffec000 	.word	0xfffec000
 8003228:	ffc0efef 	.word	0xffc0efef
 800322c:	7fc0ffff 	.word	0x7fc0ffff

08003230 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003234:	6a84      	ldr	r4, [r0, #40]	@ 0x28
{
 8003236:	4692      	mov	sl, r2
 8003238:	b085      	sub	sp, #20
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
  uint32_t idx;
  uint32_t descnbr = 0;
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 800323a:	688e      	ldr	r6, [r1, #8]
 800323c:	eb00 0e84 	add.w	lr, r0, r4, lsl #2
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003240:	f8de 3018 	ldr.w	r3, [lr, #24]
  uint32_t           bd_count = 0;
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	2a00      	cmp	r2, #0
 8003248:	f2c0 8141 	blt.w	80034ce <ETH_Prepare_Tx_Descriptors+0x29e>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800324c:	f8de 202c 	ldr.w	r2, [lr, #44]	@ 0x2c
 8003250:	2a00      	cmp	r2, #0
 8003252:	f040 813c 	bne.w	80034ce <ETH_Prepare_Tx_Descriptors+0x29e>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8003256:	680d      	ldr	r5, [r1, #0]
 8003258:	f015 0c04 	ands.w	ip, r5, #4
 800325c:	d02a      	beq.n	80032b4 <ETH_Prepare_Tx_Descriptors+0x84>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	4fa9      	ldr	r7, [pc, #676]	@ (8003508 <ETH_Prepare_Tx_Descriptors+0x2d8>)
 8003262:	4017      	ands	r7, r2
 8003264:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 8003266:	4317      	orrs	r7, r2
 8003268:	60df      	str	r7, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800326a:	68da      	ldr	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 800326c:	6807      	ldr	r7, [r0, #0]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800326e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003272:	60da      	str	r2, [r3, #12]
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8003274:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003276:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800327a:	663a      	str	r2, [r7, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 800327c:	072a      	lsls	r2, r5, #28
 800327e:	d519      	bpl.n	80032b4 <ETH_Prepare_Tx_Descriptors+0x84>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8003280:	689a      	ldr	r2, [r3, #8]
 8003282:	fa1f f882 	uxth.w	r8, r2
 8003286:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8003288:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 800328c:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 800328e:	68da      	ldr	r2, [r3, #12]
 8003290:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003294:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8003296:	68da      	ldr	r2, [r3, #12]
 8003298:	f422 2840 	bic.w	r8, r2, #786432	@ 0xc0000
 800329c:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800329e:	ea48 0202 	orr.w	r2, r8, r2
 80032a2:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80032a4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80032a6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80032aa:	667a      	str	r2, [r7, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80032ac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80032ae:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80032b2:	653a      	str	r2, [r7, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80032b4:	f015 0810 	ands.w	r8, r5, #16
 80032b8:	d009      	beq.n	80032ce <ETH_Prepare_Tx_Descriptors+0x9e>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80032ba:	689a      	ldr	r2, [r3, #8]
 80032bc:	4f93      	ldr	r7, [pc, #588]	@ (800350c <ETH_Prepare_Tx_Descriptors+0x2dc>)
 80032be:	4017      	ands	r7, r2
 80032c0:	698a      	ldr	r2, [r1, #24]
 80032c2:	4317      	orrs	r7, r2
 80032c4:	609f      	str	r7, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 80032c6:	68da      	ldr	r2, [r3, #12]
 80032c8:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80032cc:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80032ce:	f015 0f14 	tst.w	r5, #20
 80032d2:	f040 80c1 	bne.w	8003458 <ETH_Prepare_Tx_Descriptors+0x228>
 80032d6:	2701      	movs	r7, #1
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80032d8:	4622      	mov	r2, r4
 80032da:	9701      	str	r7, [sp, #4]
  /***************************************************************************/

  descnbr += 1U;

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80032dc:	6837      	ldr	r7, [r6, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80032de:	f8df 922c 	ldr.w	r9, [pc, #556]	@ 800350c <ETH_Prepare_Tx_Descriptors+0x2dc>
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80032e2:	601f      	str	r7, [r3, #0]
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80032e4:	689f      	ldr	r7, [r3, #8]
 80032e6:	ea07 0909 	and.w	r9, r7, r9
 80032ea:	6877      	ldr	r7, [r6, #4]
 80032ec:	ea49 0707 	orr.w	r7, r9, r7
 80032f0:	609f      	str	r7, [r3, #8]

  if (txbuffer->next != NULL)
 80032f2:	68b7      	ldr	r7, [r6, #8]
 80032f4:	2f00      	cmp	r7, #0
 80032f6:	f000 8132 	beq.w	800355e <ETH_Prepare_Tx_Descriptors+0x32e>
  {
    txbuffer = txbuffer->next;
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80032fa:	683e      	ldr	r6, [r7, #0]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80032fc:	f8df 9214 	ldr.w	r9, [pc, #532]	@ 8003514 <ETH_Prepare_Tx_Descriptors+0x2e4>
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8003300:	605e      	str	r6, [r3, #4]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8003302:	689e      	ldr	r6, [r3, #8]
 8003304:	ea06 0909 	and.w	r9, r6, r9
 8003308:	687e      	ldr	r6, [r7, #4]
 800330a:	ea49 4606 	orr.w	r6, r9, r6, lsl #16
 800330e:	609e      	str	r6, [r3, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8003310:	68de      	ldr	r6, [r3, #12]
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8003312:	f1b8 0f00 	cmp.w	r8, #0
 8003316:	f000 80dc 	beq.w	80034d2 <ETH_Prepare_Tx_Descriptors+0x2a2>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 800331a:	6a0d      	ldr	r5, [r1, #32]
 800331c:	f426 06f0 	bic.w	r6, r6, #7864320	@ 0x780000
 8003320:	ea46 45c5 	orr.w	r5, r6, r5, lsl #19
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8003324:	4e7a      	ldr	r6, [pc, #488]	@ (8003510 <ETH_Prepare_Tx_Descriptors+0x2e0>)
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8003326:	60dd      	str	r5, [r3, #12]
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8003328:	68dd      	ldr	r5, [r3, #12]
 800332a:	402e      	ands	r6, r5
 800332c:	69cd      	ldr	r5, [r1, #28]
 800332e:	432e      	orrs	r6, r5
 8003330:	60de      	str	r6, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8003332:	68dd      	ldr	r5, [r3, #12]
 8003334:	f445 2580 	orr.w	r5, r5, #262144	@ 0x40000
 8003338:	60dd      	str	r5, [r3, #12]
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800333a:	f1bc 0f00 	cmp.w	ip, #0
 800333e:	d005      	beq.n	800334c <ETH_Prepare_Tx_Descriptors+0x11c>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8003340:	689e      	ldr	r6, [r3, #8]
 8003342:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
 8003344:	f426 4640 	bic.w	r6, r6, #49152	@ 0xc000
 8003348:	4335      	orrs	r5, r6
 800334a:	609d      	str	r5, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800334c:	68dd      	ldr	r5, [r3, #12]
 800334e:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8003352:	60dd      	str	r5, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8003354:	68dd      	ldr	r5, [r3, #12]
 8003356:	f025 4580 	bic.w	r5, r5, #1073741824	@ 0x40000000
 800335a:	60dd      	str	r5, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800335c:	f3bf 8f5f 	dmb	sy
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8003360:	68dd      	ldr	r5, [r3, #12]
 8003362:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 8003366:	60dd      	str	r5, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 8003368:	680d      	ldr	r5, [r1, #0]
 800336a:	07ad      	lsls	r5, r5, #30
 800336c:	d505      	bpl.n	800337a <ETH_Prepare_Tx_Descriptors+0x14a>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 800336e:	68de      	ldr	r6, [r3, #12]
 8003370:	68cd      	ldr	r5, [r1, #12]
 8003372:	f026 7660 	bic.w	r6, r6, #58720256	@ 0x3800000
 8003376:	4335      	orrs	r5, r6
 8003378:	60dd      	str	r5, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800337a:	f8d7 9008 	ldr.w	r9, [r7, #8]
 800337e:	f1b9 0f00 	cmp.w	r9, #0
 8003382:	f000 8102 	beq.w	800358a <ETH_Prepare_Tx_Descriptors+0x35a>
 8003386:	2500      	movs	r5, #0
    txbuffer = txbuffer->next;

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8003388:	4f60      	ldr	r7, [pc, #384]	@ (800350c <ETH_Prepare_Tx_Descriptors+0x2dc>)
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800338a:	f8df c188 	ldr.w	ip, [pc, #392]	@ 8003514 <ETH_Prepare_Tx_Descriptors+0x2e4>
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800338e:	464e      	mov	r6, r9
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8003390:	f8df 8184 	ldr.w	r8, [pc, #388]	@ 8003518 <ETH_Prepare_Tx_Descriptors+0x2e8>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8003394:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8003510 <ETH_Prepare_Tx_Descriptors+0x2e0>
 8003398:	e9cd 4a02 	strd	r4, sl, [sp, #8]
 800339c:	e018      	b.n	80033d0 <ETH_Prepare_Tx_Descriptors+0x1a0>
 800339e:	ea06 090b 	and.w	r9, r6, fp
 80033a2:	69ce      	ldr	r6, [r1, #28]
 80033a4:	ea49 0606 	orr.w	r6, r9, r6
 80033a8:	60de      	str	r6, [r3, #12]
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80033aa:	68de      	ldr	r6, [r3, #12]
 80033ac:	f446 2680 	orr.w	r6, r6, #262144	@ 0x40000
 80033b0:	60de      	str	r6, [r3, #12]
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
      }
    }

    bd_count += 1U;
 80033b2:	3501      	adds	r5, #1
 80033b4:	f3bf 8f5f 	dmb	sy
  while (txbuffer->next != NULL)
 80033b8:	68a6      	ldr	r6, [r4, #8]

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80033ba:	68dc      	ldr	r4, [r3, #12]
 80033bc:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 80033c0:	60dc      	str	r4, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80033c2:	68dc      	ldr	r4, [r3, #12]
 80033c4:	f024 4480 	bic.w	r4, r4, #1073741824	@ 0x40000000
 80033c8:	60dc      	str	r4, [r3, #12]
  while (txbuffer->next != NULL)
 80033ca:	2e00      	cmp	r6, #0
 80033cc:	f000 80a6 	beq.w	800351c <ETH_Prepare_Tx_Descriptors+0x2ec>
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80033d0:	68dc      	ldr	r4, [r3, #12]
 80033d2:	f024 5480 	bic.w	r4, r4, #268435456	@ 0x10000000
 80033d6:	60dc      	str	r4, [r3, #12]
    INCR_TX_DESC_INDEX(descidx, 1U);
 80033d8:	1c53      	adds	r3, r2, #1
 80033da:	2b03      	cmp	r3, #3
 80033dc:	bf94      	ite	ls
 80033de:	461a      	movls	r2, r3
 80033e0:	3a03      	subhi	r2, #3
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80033e2:	eb00 0982 	add.w	r9, r0, r2, lsl #2
 80033e6:	f8d9 3018 	ldr.w	r3, [r9, #24]
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80033ea:	68dc      	ldr	r4, [r3, #12]
 80033ec:	f024 5400 	bic.w	r4, r4, #536870912	@ 0x20000000
 80033f0:	60dc      	str	r4, [r3, #12]
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 80033f2:	68dc      	ldr	r4, [r3, #12]
 80033f4:	2c00      	cmp	r4, #0
 80033f6:	db52      	blt.n	800349e <ETH_Prepare_Tx_Descriptors+0x26e>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80033f8:	f8d9 402c 	ldr.w	r4, [r9, #44]	@ 0x2c
 80033fc:	2c00      	cmp	r4, #0
 80033fe:	d14e      	bne.n	800349e <ETH_Prepare_Tx_Descriptors+0x26e>
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8003400:	6834      	ldr	r4, [r6, #0]
 8003402:	601c      	str	r4, [r3, #0]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8003404:	689c      	ldr	r4, [r3, #8]
 8003406:	ea04 0907 	and.w	r9, r4, r7
 800340a:	6874      	ldr	r4, [r6, #4]
 800340c:	ea49 0404 	orr.w	r4, r9, r4
 8003410:	609c      	str	r4, [r3, #8]
    if (txbuffer->next != NULL)
 8003412:	68b4      	ldr	r4, [r6, #8]
 8003414:	2c00      	cmp	r4, #0
 8003416:	d03b      	beq.n	8003490 <ETH_Prepare_Tx_Descriptors+0x260>
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8003418:	6826      	ldr	r6, [r4, #0]
 800341a:	605e      	str	r6, [r3, #4]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 800341c:	689e      	ldr	r6, [r3, #8]
 800341e:	ea06 090c 	and.w	r9, r6, ip
 8003422:	6866      	ldr	r6, [r4, #4]
 8003424:	ea49 4606 	orr.w	r6, r9, r6, lsl #16
 8003428:	609e      	str	r6, [r3, #8]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800342a:	f8d1 a000 	ldr.w	sl, [r1]
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800342e:	68de      	ldr	r6, [r3, #12]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8003430:	f01a 0f10 	tst.w	sl, #16
 8003434:	d1b3      	bne.n	800339e <ETH_Prepare_Tx_Descriptors+0x16e>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8003436:	ea06 0908 	and.w	r9, r6, r8
 800343a:	684e      	ldr	r6, [r1, #4]
      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800343c:	f01a 0f01 	tst.w	sl, #1
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8003440:	ea49 0606 	orr.w	r6, r9, r6
 8003444:	60de      	str	r6, [r3, #12]
      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8003446:	d0b4      	beq.n	80033b2 <ETH_Prepare_Tx_Descriptors+0x182>
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8003448:	68de      	ldr	r6, [r3, #12]
 800344a:	f426 3940 	bic.w	r9, r6, #196608	@ 0x30000
 800344e:	694e      	ldr	r6, [r1, #20]
 8003450:	ea49 0606 	orr.w	r6, r9, r6
 8003454:	60de      	str	r6, [r3, #12]
 8003456:	e7ac      	b.n	80033b2 <ETH_Prepare_Tx_Descriptors+0x182>
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8003458:	68da      	ldr	r2, [r3, #12]
 800345a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800345e:	60da      	str	r2, [r3, #12]
 8003460:	f3bf 8f5f 	dmb	sy
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800346a:	60da      	str	r2, [r3, #12]
    INCR_TX_DESC_INDEX(descidx, 1U);
 800346c:	1c62      	adds	r2, r4, #1
 800346e:	2a03      	cmp	r2, #3
 8003470:	bf88      	it	hi
 8003472:	1ee2      	subhi	r2, r4, #3
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003474:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8003478:	699b      	ldr	r3, [r3, #24]
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800347a:	68dd      	ldr	r5, [r3, #12]
 800347c:	2d00      	cmp	r5, #0
 800347e:	db7b      	blt.n	8003578 <ETH_Prepare_Tx_Descriptors+0x348>
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8003480:	680d      	ldr	r5, [r1, #0]
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8003482:	2702      	movs	r7, #2
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8003484:	f005 0810 	and.w	r8, r5, #16
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8003488:	f005 0c04 	and.w	ip, r5, #4
 800348c:	9701      	str	r7, [sp, #4]
 800348e:	e725      	b.n	80032dc <ETH_Prepare_Tx_Descriptors+0xac>
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003490:	605c      	str	r4, [r3, #4]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8003492:	4634      	mov	r4, r6
 8003494:	689e      	ldr	r6, [r3, #8]
 8003496:	ea06 060c 	and.w	r6, r6, ip
 800349a:	609e      	str	r6, [r3, #8]
 800349c:	e7c5      	b.n	800342a <ETH_Prepare_Tx_Descriptors+0x1fa>
      for (idx = 0; idx < descnbr; idx ++)
 800349e:	9b01      	ldr	r3, [sp, #4]
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80034a0:	9c02      	ldr	r4, [sp, #8]
      for (idx = 0; idx < descnbr; idx ++)
 80034a2:	195e      	adds	r6, r3, r5
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80034a4:	f8de 2018 	ldr.w	r2, [lr, #24]
      for (idx = 0; idx < descnbr; idx ++)
 80034a8:	d011      	beq.n	80034ce <ETH_Prepare_Tx_Descriptors+0x29e>
 80034aa:	2100      	movs	r1, #0
 80034ac:	f3bf 8f5f 	dmb	sy
        INCR_TX_DESC_INDEX(descidx, 1U);
 80034b0:	1c65      	adds	r5, r4, #1
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80034b2:	68d3      	ldr	r3, [r2, #12]
        INCR_TX_DESC_INDEX(descidx, 1U);
 80034b4:	3c03      	subs	r4, #3
      for (idx = 0; idx < descnbr; idx ++)
 80034b6:	3101      	adds	r1, #1
        INCR_TX_DESC_INDEX(descidx, 1U);
 80034b8:	2d03      	cmp	r5, #3
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80034ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034be:	bf98      	it	ls
 80034c0:	462c      	movls	r4, r5
 80034c2:	60d3      	str	r3, [r2, #12]
      for (idx = 0; idx < descnbr; idx ++)
 80034c4:	42b1      	cmp	r1, r6
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80034c6:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 80034ca:	699a      	ldr	r2, [r3, #24]
      for (idx = 0; idx < descnbr; idx ++)
 80034cc:	d1ee      	bne.n	80034ac <ETH_Prepare_Tx_Descriptors+0x27c>
    return HAL_ETH_ERROR_BUSY;
 80034ce:	2002      	movs	r0, #2
 80034d0:	e042      	b.n	8003558 <ETH_Prepare_Tx_Descriptors+0x328>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80034d2:	f8df 8044 	ldr.w	r8, [pc, #68]	@ 8003518 <ETH_Prepare_Tx_Descriptors+0x2e8>
 80034d6:	ea06 0808 	and.w	r8, r6, r8
 80034da:	684e      	ldr	r6, [r1, #4]
 80034dc:	ea48 0606 	orr.w	r6, r8, r6
 80034e0:	60de      	str	r6, [r3, #12]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 80034e2:	07ee      	lsls	r6, r5, #31
 80034e4:	d506      	bpl.n	80034f4 <ETH_Prepare_Tx_Descriptors+0x2c4>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80034e6:	68de      	ldr	r6, [r3, #12]
 80034e8:	f426 3840 	bic.w	r8, r6, #196608	@ 0x30000
 80034ec:	694e      	ldr	r6, [r1, #20]
 80034ee:	ea48 0606 	orr.w	r6, r8, r6
 80034f2:	60de      	str	r6, [r3, #12]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 80034f4:	06ae      	lsls	r6, r5, #26
 80034f6:	f57f af20 	bpl.w	800333a <ETH_Prepare_Tx_Descriptors+0x10a>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 80034fa:	68de      	ldr	r6, [r3, #12]
 80034fc:	690d      	ldr	r5, [r1, #16]
 80034fe:	f026 6640 	bic.w	r6, r6, #201326592	@ 0xc000000
 8003502:	4335      	orrs	r5, r6
 8003504:	60dd      	str	r5, [r3, #12]
 8003506:	e718      	b.n	800333a <ETH_Prepare_Tx_Descriptors+0x10a>
 8003508:	ffff0000 	.word	0xffff0000
 800350c:	ffffc000 	.word	0xffffc000
 8003510:	fffc0000 	.word	0xfffc0000
 8003514:	c000ffff 	.word	0xc000ffff
 8003518:	ffff8000 	.word	0xffff8000
 800351c:	f8dd a00c 	ldr.w	sl, [sp, #12]
  }

  if (ItMode != ((uint32_t)RESET))
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003520:	6899      	ldr	r1, [r3, #8]
  if (ItMode != ((uint32_t)RESET))
 8003522:	f1ba 0f00 	cmp.w	sl, #0
 8003526:	d023      	beq.n	8003570 <ETH_Prepare_Tx_Descriptors+0x340>
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003528:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
 800352c:	6099      	str	r1, [r3, #8]
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800352e:	68d9      	ldr	r1, [r3, #12]
 8003530:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8003534:	60d9      	str	r1, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003536:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 800353a:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800353c:	62d9      	str	r1, [r3, #44]	@ 0x2c

  dmatxdesclist->CurTxDesc = descidx;
 800353e:	6282      	str	r2, [r0, #40]	@ 0x28
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003540:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003544:	2301      	movs	r3, #1
 8003546:	f383 8810 	msr	PRIMASK, r3

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800354a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800354c:	3301      	adds	r3, #1
 800354e:	442b      	add	r3, r5
 8003550:	6403      	str	r3, [r0, #64]	@ 0x40
 8003552:	f382 8810 	msr	PRIMASK, r2

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003556:	2000      	movs	r0, #0
}
 8003558:	b005      	add	sp, #20
 800355a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800355e:	605f      	str	r7, [r3, #4]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8003560:	4637      	mov	r7, r6
 8003562:	f8d3 9008 	ldr.w	r9, [r3, #8]
 8003566:	4e0a      	ldr	r6, [pc, #40]	@ (8003590 <ETH_Prepare_Tx_Descriptors+0x360>)
 8003568:	ea09 0606 	and.w	r6, r9, r6
 800356c:	609e      	str	r6, [r3, #8]
 800356e:	e6cf      	b.n	8003310 <ETH_Prepare_Tx_Descriptors+0xe0>
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003570:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8003574:	6099      	str	r1, [r3, #8]
 8003576:	e7da      	b.n	800352e <ETH_Prepare_Tx_Descriptors+0x2fe>
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003578:	f8de 2018 	ldr.w	r2, [lr, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 800357c:	f3bf 8f5f 	dmb	sy
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8003580:	68d3      	ldr	r3, [r2, #12]
 8003582:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003586:	60d3      	str	r3, [r2, #12]
      return HAL_ETH_ERROR_BUSY;
 8003588:	e7a1      	b.n	80034ce <ETH_Prepare_Tx_Descriptors+0x29e>
  while (txbuffer->next != NULL)
 800358a:	464d      	mov	r5, r9
 800358c:	e7c8      	b.n	8003520 <ETH_Prepare_Tx_Descriptors+0x2f0>
 800358e:	bf00      	nop
 8003590:	c000ffff 	.word	0xc000ffff

08003594 <ETH_UpdateDescriptor>:
{
 8003594:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t *buff = NULL;
 8003596:	2300      	movs	r3, #0
{
 8003598:	b083      	sub	sp, #12
 800359a:	4605      	mov	r5, r0
  uint8_t *buff = NULL;
 800359c:	9301      	str	r3, [sp, #4]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800359e:	e9d0 761a 	ldrd	r7, r6, [r0, #104]	@ 0x68
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80035a2:	f107 0312 	add.w	r3, r7, #18
 80035a6:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  while ((desccount > 0U) && (allocStatus != 0U))
 80035aa:	b31e      	cbz	r6, 80035f4 <ETH_UpdateDescriptor+0x60>
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80035ac:	6923      	ldr	r3, [r4, #16]
 80035ae:	b18b      	cbz	r3, 80035d4 <ETH_UpdateDescriptor+0x40>
      if (heth->RxDescList.ItMode != 0U)
 80035b0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 80035b2:	f04f 4141 	mov.w	r1, #3238002688	@ 0xc1000000
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80035b6:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
      if (heth->RxDescList.ItMode != 0U)
 80035ba:	b9cb      	cbnz	r3, 80035f0 <ETH_UpdateDescriptor+0x5c>
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80035bc:	60e2      	str	r2, [r4, #12]
      INCR_RX_DESC_INDEX(descidx, 1U);
 80035be:	1c7b      	adds	r3, r7, #1
      desccount--;
 80035c0:	3e01      	subs	r6, #1
      INCR_RX_DESC_INDEX(descidx, 1U);
 80035c2:	2b03      	cmp	r3, #3
 80035c4:	bf88      	it	hi
 80035c6:	1efb      	subhi	r3, r7, #3
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80035c8:	f103 0212 	add.w	r2, r3, #18
      desccount--;
 80035cc:	461f      	mov	r7, r3
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80035ce:	f855 4022 	ldr.w	r4, [r5, r2, lsl #2]
      desccount--;
 80035d2:	e7ea      	b.n	80035aa <ETH_UpdateDescriptor+0x16>
      HAL_ETH_RxAllocateCallback(&buff);
 80035d4:	a801      	add	r0, sp, #4
 80035d6:	f004 fafd 	bl	8007bd4 <HAL_ETH_RxAllocateCallback>
      if (buff == NULL)
 80035da:	9b01      	ldr	r3, [sp, #4]
 80035dc:	b153      	cbz	r3, 80035f4 <ETH_UpdateDescriptor+0x60>
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 80035de:	6023      	str	r3, [r4, #0]
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 80035e0:	f04f 4141 	mov.w	r1, #3238002688	@ 0xc1000000
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80035e4:	6123      	str	r3, [r4, #16]
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80035e6:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
      if (heth->RxDescList.ItMode != 0U)
 80035ea:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d0e5      	beq.n	80035bc <ETH_UpdateDescriptor+0x28>
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 80035f0:	60e1      	str	r1, [r4, #12]
 80035f2:	e7e4      	b.n	80035be <ETH_UpdateDescriptor+0x2a>
  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80035f4:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 80035f6:	42b3      	cmp	r3, r6
 80035f8:	d010      	beq.n	800361c <ETH_UpdateDescriptor+0x88>
 80035fa:	f3bf 8f5f 	dmb	sy
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 80035fe:	1c7b      	adds	r3, r7, #1
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003600:	682a      	ldr	r2, [r5, #0]
 8003602:	6929      	ldr	r1, [r5, #16]
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 8003604:	f003 0303 	and.w	r3, r3, #3
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003608:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800360c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003610:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003614:	f8c2 1128 	str.w	r1, [r2, #296]	@ 0x128
    heth->RxDescList.RxBuildDescCnt = desccount;
 8003618:	e9c5 761a 	strd	r7, r6, [r5, #104]	@ 0x68
}
 800361c:	b003      	add	sp, #12
 800361e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003620 <HAL_ETH_Start_IT>:
{
 8003620:	b538      	push	{r3, r4, r5, lr}
  if (heth->gState == HAL_ETH_STATE_READY)
 8003622:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 8003626:	2b10      	cmp	r3, #16
 8003628:	d001      	beq.n	800362e <HAL_ETH_Start_IT+0xe>
    return HAL_ERROR;
 800362a:	2001      	movs	r0, #1
}
 800362c:	bd38      	pop	{r3, r4, r5, pc}
    heth->gState = HAL_ETH_STATE_BUSY;
 800362e:	2523      	movs	r5, #35	@ 0x23
    heth->RxDescList.ItMode = 1U;
 8003630:	2201      	movs	r2, #1
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003632:	2304      	movs	r3, #4
 8003634:	4604      	mov	r4, r0
    heth->gState = HAL_ETH_STATE_BUSY;
 8003636:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    heth->RxDescList.ItMode = 1U;
 800363a:	6582      	str	r2, [r0, #88]	@ 0x58
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 800363c:	66c3      	str	r3, [r0, #108]	@ 0x6c
    ETH_UpdateDescriptor(heth);
 800363e:	f7ff ffa9 	bl	8003594 <ETH_UpdateDescriptor>
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003642:	6822      	ldr	r2, [r4, #0]
    return HAL_OK;
 8003644:	2000      	movs	r0, #0
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003646:	f502 5380 	add.w	r3, r2, #4096	@ 0x1000
 800364a:	f8d3 1104 	ldr.w	r1, [r3, #260]	@ 0x104
 800364e:	f041 0101 	orr.w	r1, r1, #1
 8003652:	f8c3 1104 	str.w	r1, [r3, #260]	@ 0x104
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8003656:	f8d3 1108 	ldr.w	r1, [r3, #264]	@ 0x108
 800365a:	f041 0101 	orr.w	r1, r1, #1
 800365e:	f8c3 1108 	str.w	r1, [r3, #264]	@ 0x108
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8003662:	f8d3 1160 	ldr.w	r1, [r3, #352]	@ 0x160
 8003666:	f441 7181 	orr.w	r1, r1, #258	@ 0x102
 800366a:	f8c3 1160 	str.w	r1, [r3, #352]	@ 0x160
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800366e:	f8d2 1d00 	ldr.w	r1, [r2, #3328]	@ 0xd00
 8003672:	f041 0101 	orr.w	r1, r1, #1
 8003676:	f8c2 1d00 	str.w	r1, [r2, #3328]	@ 0xd00
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800367a:	6811      	ldr	r1, [r2, #0]
 800367c:	f041 0102 	orr.w	r1, r1, #2
 8003680:	6011      	str	r1, [r2, #0]
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003682:	6811      	ldr	r1, [r2, #0]
 8003684:	f041 0101 	orr.w	r1, r1, #1
 8003688:	6011      	str	r1, [r2, #0]
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 800368a:	f24d 02c1 	movw	r2, #53441	@ 0xd0c1
 800368e:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8003692:	430a      	orrs	r2, r1
 8003694:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    heth->gState = HAL_ETH_STATE_STARTED;
 8003698:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
}
 800369c:	bd38      	pop	{r3, r4, r5, pc}
 800369e:	bf00      	nop

080036a0 <HAL_ETH_Stop_IT>:
  if (heth->gState == HAL_ETH_STATE_STARTED)
 80036a0:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 80036a4:	2a23      	cmp	r2, #35	@ 0x23
 80036a6:	d001      	beq.n	80036ac <HAL_ETH_Stop_IT+0xc>
    return HAL_ERROR;
 80036a8:	2001      	movs	r0, #1
}
 80036aa:	4770      	bx	lr
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80036ac:	4601      	mov	r1, r0
 80036ae:	4603      	mov	r3, r0
{
 80036b0:	b430      	push	{r4, r5}
    heth->gState = HAL_ETH_STATE_BUSY;
 80036b2:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80036b6:	f103 0c54 	add.w	ip, r3, #84	@ 0x54
 80036ba:	f851 2b44 	ldr.w	r2, [r1], #68
 80036be:	4c19      	ldr	r4, [pc, #100]	@ (8003724 <HAL_ETH_Stop_IT+0x84>)
 80036c0:	f502 5080 	add.w	r0, r2, #4096	@ 0x1000
 80036c4:	f8d0 5134 	ldr.w	r5, [r0, #308]	@ 0x134
 80036c8:	402c      	ands	r4, r5
 80036ca:	f8c0 4134 	str.w	r4, [r0, #308]	@ 0x134
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 80036ce:	f8d0 4104 	ldr.w	r4, [r0, #260]	@ 0x104
 80036d2:	f024 0401 	bic.w	r4, r4, #1
 80036d6:	f8c0 4104 	str.w	r4, [r0, #260]	@ 0x104
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80036da:	f8d0 4108 	ldr.w	r4, [r0, #264]	@ 0x108
 80036de:	f024 0401 	bic.w	r4, r4, #1
 80036e2:	f8c0 4108 	str.w	r4, [r0, #264]	@ 0x108
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80036e6:	6810      	ldr	r0, [r2, #0]
 80036e8:	f020 0001 	bic.w	r0, r0, #1
 80036ec:	6010      	str	r0, [r2, #0]
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80036ee:	f8d2 0d00 	ldr.w	r0, [r2, #3328]	@ 0xd00
 80036f2:	f040 0001 	orr.w	r0, r0, #1
 80036f6:	f8c2 0d00 	str.w	r0, [r2, #3328]	@ 0xd00
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80036fa:	6810      	ldr	r0, [r2, #0]
 80036fc:	f020 0002 	bic.w	r0, r0, #2
 8003700:	6010      	str	r0, [r2, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8003702:	f851 0f04 	ldr.w	r0, [r1, #4]!
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8003706:	68c2      	ldr	r2, [r0, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003708:	4561      	cmp	r1, ip
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 800370a:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 800370e:	60c2      	str	r2, [r0, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003710:	d1f7      	bne.n	8003702 <HAL_ETH_Stop_IT+0x62>
    heth->RxDescList.ItMode = 0U;
 8003712:	2200      	movs	r2, #0
    heth->gState = HAL_ETH_STATE_READY;
 8003714:	2110      	movs	r1, #16
    return HAL_OK;
 8003716:	4610      	mov	r0, r2
    heth->RxDescList.ItMode = 0U;
 8003718:	659a      	str	r2, [r3, #88]	@ 0x58
    heth->gState = HAL_ETH_STATE_READY;
 800371a:	f8c3 1084 	str.w	r1, [r3, #132]	@ 0x84
}
 800371e:	bc30      	pop	{r4, r5}
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	ffff2f3e 	.word	0xffff2f3e

08003728 <HAL_ETH_Transmit_IT>:
{
 8003728:	b510      	push	{r4, lr}
 800372a:	4604      	mov	r4, r0
  if (pTxConfig == NULL)
 800372c:	b321      	cbz	r1, 8003778 <HAL_ETH_Transmit_IT+0x50>
  if (heth->gState == HAL_ETH_STATE_STARTED)
 800372e:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 8003732:	2a23      	cmp	r2, #35	@ 0x23
 8003734:	d001      	beq.n	800373a <HAL_ETH_Transmit_IT+0x12>
    return HAL_ERROR;
 8003736:	2001      	movs	r0, #1
}
 8003738:	bd10      	pop	{r4, pc}
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800373a:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 800373c:	2201      	movs	r2, #1
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800373e:	63c3      	str	r3, [r0, #60]	@ 0x3c
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8003740:	f7ff fd76 	bl	8003230 <ETH_Prepare_Tx_Descriptors>
 8003744:	b130      	cbz	r0, 8003754 <HAL_ETH_Transmit_IT+0x2c>
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8003746:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 800374a:	f043 0302 	orr.w	r3, r3, #2
 800374e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_ERROR;
 8003752:	e7f0      	b.n	8003736 <HAL_ETH_Transmit_IT+0xe>
  __ASM volatile ("dsb 0xF":::"memory");
 8003754:	f3bf 8f4f 	dsb	sy
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003758:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
    return HAL_OK;
 800375a:	2000      	movs	r0, #0
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800375c:	1c53      	adds	r3, r2, #1
 800375e:	2b03      	cmp	r3, #3
 8003760:	bf88      	it	hi
 8003762:	1ed3      	subhi	r3, r2, #3
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8003764:	6822      	ldr	r2, [r4, #0]
 8003766:	1d99      	adds	r1, r3, #6
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003768:	62a3      	str	r3, [r4, #40]	@ 0x28
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 800376a:	f502 5380 	add.w	r3, r2, #4096	@ 0x1000
 800376e:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8003772:	f8c3 1120 	str.w	r1, [r3, #288]	@ 0x120
}
 8003776:	bd10      	pop	{r4, pc}
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003778:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800377c:	f043 0301 	orr.w	r3, r3, #1
 8003780:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    return HAL_ERROR;
 8003784:	e7d7      	b.n	8003736 <HAL_ETH_Transmit_IT+0xe>
 8003786:	bf00      	nop

08003788 <HAL_ETH_ReadData>:
{
 8003788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800378c:	4604      	mov	r4, r0
 800378e:	b083      	sub	sp, #12
  if (pAppBuff == NULL)
 8003790:	2900      	cmp	r1, #0
 8003792:	d070      	beq.n	8003876 <HAL_ETH_ReadData+0xee>
  if (heth->gState != HAL_ETH_STATE_STARTED)
 8003794:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 8003798:	2b23      	cmp	r3, #35	@ 0x23
 800379a:	d162      	bne.n	8003862 <HAL_ETH_ReadData+0xda>
  descidx = heth->RxDescList.RxDescIdx;
 800379c:	f8d0 805c 	ldr.w	r8, [r0, #92]	@ 0x5c
 80037a0:	460f      	mov	r7, r1
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80037a2:	f108 0312 	add.w	r3, r8, #18
 80037a6:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80037aa:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80037ac:	68e9      	ldr	r1, [r5, #12]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80037ae:	f1c3 0b04 	rsb	fp, r3, #4
         && (rxdataready == 0U))
 80037b2:	2900      	cmp	r1, #0
 80037b4:	db6a      	blt.n	800388c <HAL_ETH_ReadData+0x104>
 80037b6:	f1bb 0f00 	cmp.w	fp, #0
 80037ba:	d069      	beq.n	8003890 <HAL_ETH_ReadData+0x108>
  uint32_t desccnt = 0U;
 80037bc:	f04f 0900 	mov.w	r9, #0
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80037c0:	f100 0380 	add.w	r3, r0, #128	@ 0x80
      dmarxdesc->BackupAddr0 = 0;
 80037c4:	9701      	str	r7, [sp, #4]
 80037c6:	46ca      	mov	sl, r9
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	e02e      	b.n	800382a <HAL_ETH_ReadData+0xa2>
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 80037cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80037ce:	68ef      	ldr	r7, [r5, #12]
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 80037d0:	68ee      	ldr	r6, [r5, #12]
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 80037d2:	f3c7 070e 	ubfx	r7, r7, #0, #15
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 80037d6:	f016 5680 	ands.w	r6, r6, #268435456	@ 0x10000000
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 80037da:	eba7 0703 	sub.w	r7, r7, r3
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 80037de:	d002      	beq.n	80037e6 <HAL_ETH_ReadData+0x5e>
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 80037e0:	68eb      	ldr	r3, [r5, #12]
        rxdataready = 1;
 80037e2:	2601      	movs	r6, #1
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 80037e4:	6723      	str	r3, [r4, #112]	@ 0x70
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80037e6:	b2bb      	uxth	r3, r7
 80037e8:	692a      	ldr	r2, [r5, #16]
 80037ea:	9900      	ldr	r1, [sp, #0]
 80037ec:	f104 007c 	add.w	r0, r4, #124	@ 0x7c
 80037f0:	f004 fa14 	bl	8007c1c <HAL_ETH_RxLinkCallback>
      heth->RxDescList.RxDescCnt++;
 80037f4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80037f6:	3301      	adds	r3, #1
 80037f8:	6623      	str	r3, [r4, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80037fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80037fc:	443b      	add	r3, r7
 80037fe:	6663      	str	r3, [r4, #100]	@ 0x64
      dmarxdesc->BackupAddr0 = 0;
 8003800:	f8c5 a010 	str.w	sl, [r5, #16]
    INCR_RX_DESC_INDEX(descidx, 1U);
 8003804:	f108 0301 	add.w	r3, r8, #1
    desccnt++;
 8003808:	f109 0901 	add.w	r9, r9, #1
    INCR_RX_DESC_INDEX(descidx, 1U);
 800380c:	2b03      	cmp	r3, #3
 800380e:	bf8c      	ite	hi
 8003810:	f1a8 0803 	subhi.w	r8, r8, #3
 8003814:	4698      	movls	r8, r3
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003816:	f108 0312 	add.w	r3, r8, #18
 800381a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800381e:	68eb      	ldr	r3, [r5, #12]
         && (rxdataready == 0U))
 8003820:	2b00      	cmp	r3, #0
 8003822:	db16      	blt.n	8003852 <HAL_ETH_ReadData+0xca>
 8003824:	45cb      	cmp	fp, r9
 8003826:	d914      	bls.n	8003852 <HAL_ETH_ReadData+0xca>
 8003828:	b99e      	cbnz	r6, 8003852 <HAL_ETH_ReadData+0xca>
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 800382a:	68eb      	ldr	r3, [r5, #12]
 800382c:	0059      	lsls	r1, r3, #1
 800382e:	d503      	bpl.n	8003838 <HAL_ETH_ReadData+0xb0>
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 8003830:	686b      	ldr	r3, [r5, #4]
 8003832:	67a3      	str	r3, [r4, #120]	@ 0x78
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 8003834:	682b      	ldr	r3, [r5, #0]
 8003836:	6763      	str	r3, [r4, #116]	@ 0x74
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8003838:	68eb      	ldr	r3, [r5, #12]
 800383a:	009a      	lsls	r2, r3, #2
 800383c:	d402      	bmi.n	8003844 <HAL_ETH_ReadData+0xbc>
 800383e:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
 8003840:	2e00      	cmp	r6, #0
 8003842:	d0df      	beq.n	8003804 <HAL_ETH_ReadData+0x7c>
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8003844:	68eb      	ldr	r3, [r5, #12]
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	d5c0      	bpl.n	80037cc <HAL_ETH_ReadData+0x44>
        heth->RxDescList.RxDescCnt = 0;
 800384a:	2300      	movs	r3, #0
 800384c:	e9c4 aa18 	strd	sl, sl, [r4, #96]	@ 0x60
 8003850:	e7bd      	b.n	80037ce <HAL_ETH_ReadData+0x46>
  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003852:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003854:	9f01      	ldr	r7, [sp, #4]
 8003856:	444b      	add	r3, r9
 8003858:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800385a:	b99b      	cbnz	r3, 8003884 <HAL_ETH_ReadData+0xfc>
  heth->RxDescList.RxDescIdx = descidx;
 800385c:	f8c4 805c 	str.w	r8, [r4, #92]	@ 0x5c
  if (rxdataready == 1U)
 8003860:	b91e      	cbnz	r6, 800386a <HAL_ETH_ReadData+0xe2>
    return HAL_ERROR;
 8003862:	2001      	movs	r0, #1
}
 8003864:	b003      	add	sp, #12
 8003866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    *pAppBuff = heth->RxDescList.pRxStart;
 800386a:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
    heth->RxDescList.pRxStart = NULL;
 800386c:	2300      	movs	r3, #0
    *pAppBuff = heth->RxDescList.pRxStart;
 800386e:	603a      	str	r2, [r7, #0]
    return HAL_OK;
 8003870:	4618      	mov	r0, r3
    heth->RxDescList.pRxStart = NULL;
 8003872:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 8003874:	e7f6      	b.n	8003864 <HAL_ETH_ReadData+0xdc>
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003876:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800387a:	f043 0301 	orr.w	r3, r3, #1
 800387e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    return HAL_ERROR;
 8003882:	e7ee      	b.n	8003862 <HAL_ETH_ReadData+0xda>
    ETH_UpdateDescriptor(heth);
 8003884:	4620      	mov	r0, r4
 8003886:	f7ff fe85 	bl	8003594 <ETH_UpdateDescriptor>
 800388a:	e7e7      	b.n	800385c <HAL_ETH_ReadData+0xd4>
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0e8      	beq.n	8003862 <HAL_ETH_ReadData+0xda>
    ETH_UpdateDescriptor(heth);
 8003890:	f7ff fe80 	bl	8003594 <ETH_UpdateDescriptor>
  heth->RxDescList.RxDescIdx = descidx;
 8003894:	f8c4 805c 	str.w	r8, [r4, #92]	@ 0x5c
  if (rxdataready == 1U)
 8003898:	e7e3      	b.n	8003862 <HAL_ETH_ReadData+0xda>
 800389a:	bf00      	nop

0800389c <HAL_ETH_ReleaseTxPacket>:
{
 800389c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80038a0:	e9d0 5410 	ldrd	r5, r4, [r0, #64]	@ 0x40
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80038a4:	b17d      	cbz	r5, 80038c6 <HAL_ETH_ReleaseTxPacket+0x2a>
 80038a6:	4606      	mov	r6, r0
        dmatxdesclist->PacketAddress[idx] = NULL;
 80038a8:	f04f 0800 	mov.w	r8, #0
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 80038ac:	eb06 0784 	add.w	r7, r6, r4, lsl #2
    numOfBuf--;
 80038b0:	3d01      	subs	r5, #1
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 80038b2:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 80038b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80038b8:	b140      	cbz	r0, 80038cc <HAL_ETH_ReleaseTxPacket+0x30>
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 80038ba:	68f3      	ldr	r3, [r6, #12]
 80038bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	da0c      	bge.n	80038e0 <HAL_ETH_ReleaseTxPacket+0x44>
}
 80038c6:	2000      	movs	r0, #0
 80038c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      INCR_TX_DESC_INDEX(idx, 1U);
 80038cc:	1c63      	adds	r3, r4, #1
 80038ce:	3c03      	subs	r4, #3
 80038d0:	2b03      	cmp	r3, #3
 80038d2:	d800      	bhi.n	80038d6 <HAL_ETH_ReleaseTxPacket+0x3a>
 80038d4:	461c      	mov	r4, r3
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80038d6:	2d00      	cmp	r5, #0
 80038d8:	d1e8      	bne.n	80038ac <HAL_ETH_ReleaseTxPacket+0x10>
}
 80038da:	2000      	movs	r0, #0
 80038dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 80038e0:	f004 f9cc 	bl	8007c7c <HAL_ETH_TxFreeCallback>
        INCR_TX_DESC_INDEX(idx, 1U);
 80038e4:	1c63      	adds	r3, r4, #1
 80038e6:	3c03      	subs	r4, #3
        dmatxdesclist->PacketAddress[idx] = NULL;
 80038e8:	f8c7 802c 	str.w	r8, [r7, #44]	@ 0x2c
        INCR_TX_DESC_INDEX(idx, 1U);
 80038ec:	2b03      	cmp	r3, #3
 80038ee:	bf98      	it	ls
 80038f0:	461c      	movls	r4, r3
        dmatxdesclist->releaseIndex = idx;
 80038f2:	e9c6 5410 	strd	r5, r4, [r6, #64]	@ 0x40
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80038f6:	2d00      	cmp	r5, #0
 80038f8:	d1d8      	bne.n	80038ac <HAL_ETH_ReleaseTxPacket+0x10>
 80038fa:	e7ee      	b.n	80038da <HAL_ETH_ReleaseTxPacket+0x3e>

080038fc <HAL_ETH_PMTCallback>:
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop

08003900 <HAL_ETH_EEECallback>:
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop

08003904 <HAL_ETH_WakeUpCallback>:
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop

08003908 <HAL_ETH_IRQHandler>:
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8003908:	6802      	ldr	r2, [r0, #0]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 800390a:	f502 5380 	add.w	r3, r2, #4096	@ 0x1000
{
 800390e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8003912:	f8d2 60b0 	ldr.w	r6, [r2, #176]	@ 0xb0
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8003916:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 800391a:	f8d3 5160 	ldr.w	r5, [r3, #352]	@ 0x160
{
 800391e:	4604      	mov	r4, r0
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8003920:	f8d3 7134 	ldr.w	r7, [r3, #308]	@ 0x134
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8003924:	0669      	lsls	r1, r5, #25
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8003926:	f8d2 80a8 	ldr.w	r8, [r2, #168]	@ 0xa8
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 800392a:	d501      	bpl.n	8003930 <HAL_ETH_IRQHandler+0x28>
 800392c:	067a      	lsls	r2, r7, #25
 800392e:	d479      	bmi.n	8003a24 <HAL_ETH_IRQHandler+0x11c>
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8003930:	07e9      	lsls	r1, r5, #31
 8003932:	d501      	bpl.n	8003938 <HAL_ETH_IRQHandler+0x30>
 8003934:	07fa      	lsls	r2, r7, #31
 8003936:	d46a      	bmi.n	8003a0e <HAL_ETH_IRQHandler+0x106>
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8003938:	046b      	lsls	r3, r5, #17
 800393a:	d501      	bpl.n	8003940 <HAL_ETH_IRQHandler+0x38>
 800393c:	0478      	lsls	r0, r7, #17
 800393e:	d40b      	bmi.n	8003958 <HAL_ETH_IRQHandler+0x50>
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8003940:	f416 4fc0 	tst.w	r6, #24576	@ 0x6000
 8003944:	d123      	bne.n	800398e <HAL_ETH_IRQHandler+0x86>
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8003946:	06f2      	lsls	r2, r6, #27
 8003948:	d437      	bmi.n	80039ba <HAL_ETH_IRQHandler+0xb2>
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 800394a:	06b3      	lsls	r3, r6, #26
 800394c:	d444      	bmi.n	80039d8 <HAL_ETH_IRQHandler+0xd0>
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 800394e:	f418 0f80 	tst.w	r8, #4194304	@ 0x400000
 8003952:	d151      	bne.n	80039f8 <HAL_ETH_IRQHandler+0xf0>
}
 8003954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003958:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 800395c:	04e9      	lsls	r1, r5, #19
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800395e:	f043 0308 	orr.w	r3, r3, #8
 8003962:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8003966:	6823      	ldr	r3, [r4, #0]
 8003968:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800396c:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8003970:	d45f      	bmi.n	8003a32 <HAL_ETH_IRQHandler+0x12a>
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8003972:	f402 42cd 	and.w	r2, r2, #26240	@ 0x6680
 8003976:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800397a:	f44f 42cd 	mov.w	r2, #26240	@ 0x6680
 800397e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    HAL_ETH_ErrorCallback(heth);
 8003982:	4620      	mov	r0, r4
 8003984:	f003 ff7e 	bl	8007884 <HAL_ETH_ErrorCallback>
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8003988:	f416 4fc0 	tst.w	r6, #24576	@ 0x6000
 800398c:	d0db      	beq.n	8003946 <HAL_ETH_IRQHandler+0x3e>
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 800398e:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
    HAL_ETH_ErrorCallback(heth);
 8003992:	4620      	mov	r0, r4
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8003994:	6822      	ldr	r2, [r4, #0]
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8003996:	f043 0310 	orr.w	r3, r3, #16
 800399a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 800399e:	f8d2 30b8 	ldr.w	r3, [r2, #184]	@ 0xb8
 80039a2:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    heth->gState = HAL_ETH_STATE_ERROR;
 80039a6:	23e0      	movs	r3, #224	@ 0xe0
 80039a8:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    HAL_ETH_ErrorCallback(heth);
 80039ac:	f003 ff6a 	bl	8007884 <HAL_ETH_ErrorCallback>
    heth->MACErrorCode = (uint32_t)(0x0U);
 80039b0:	2300      	movs	r3, #0
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80039b2:	06f2      	lsls	r2, r6, #27
    heth->MACErrorCode = (uint32_t)(0x0U);
 80039b4:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80039b8:	d5c7      	bpl.n	800394a <HAL_ETH_IRQHandler+0x42>
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80039ba:	6823      	ldr	r3, [r4, #0]
    HAL_ETH_PMTCallback(heth);
 80039bc:	4620      	mov	r0, r4
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80039be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80039c2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80039c6:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
    HAL_ETH_PMTCallback(heth);
 80039ca:	f7ff ff97 	bl	80038fc <HAL_ETH_PMTCallback>
    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80039ce:	2300      	movs	r3, #0
 80039d0:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 80039d4:	06b3      	lsls	r3, r6, #26
 80039d6:	d5ba      	bpl.n	800394e <HAL_ETH_IRQHandler+0x46>
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 80039d8:	6823      	ldr	r3, [r4, #0]
    HAL_ETH_EEECallback(heth);
 80039da:	4620      	mov	r0, r4
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 80039dc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80039e0:	f003 030f 	and.w	r3, r3, #15
 80039e4:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
    HAL_ETH_EEECallback(heth);
 80039e8:	f7ff ff8a 	bl	8003900 <HAL_ETH_EEECallback>
    heth->MACLPIEvent = (uint32_t)(0x0U);
 80039ec:	2300      	movs	r3, #0
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 80039ee:	f418 0f80 	tst.w	r8, #4194304	@ 0x400000
    heth->MACLPIEvent = (uint32_t)(0x0U);
 80039f2:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 80039f6:	d0ad      	beq.n	8003954 <HAL_ETH_IRQHandler+0x4c>
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80039f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039fc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
    HAL_ETH_WakeUpCallback(heth);
 8003a00:	4620      	mov	r0, r4
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003a02:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    HAL_ETH_WakeUpCallback(heth);
 8003a06:	f7ff ff7d 	bl	8003904 <HAL_ETH_WakeUpCallback>
}
 8003a0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8003a0e:	6823      	ldr	r3, [r4, #0]
 8003a10:	f248 0201 	movw	r2, #32769	@ 0x8001
    HAL_ETH_TxCpltCallback(heth);
 8003a14:	4620      	mov	r0, r4
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8003a16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a1a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    HAL_ETH_TxCpltCallback(heth);
 8003a1e:	f003 ff2b 	bl	8007878 <HAL_ETH_TxCpltCallback>
 8003a22:	e789      	b.n	8003938 <HAL_ETH_IRQHandler+0x30>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8003a24:	f248 0240 	movw	r2, #32832	@ 0x8040
 8003a28:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    HAL_ETH_RxCpltCallback(heth);
 8003a2c:	f003 ff1e 	bl	800786c <HAL_ETH_RxCpltCallback>
 8003a30:	e77e      	b.n	8003930 <HAL_ETH_IRQHandler+0x28>
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8003a32:	f241 1102 	movw	r1, #4354	@ 0x1102
 8003a36:	400a      	ands	r2, r1
 8003a38:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8003a3c:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 8003a40:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003a44:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
      heth->gState = HAL_ETH_STATE_ERROR;
 8003a48:	23e0      	movs	r3, #224	@ 0xe0
 8003a4a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8003a4e:	e798      	b.n	8003982 <HAL_ETH_IRQHandler+0x7a>

08003a50 <HAL_ETH_ReadPHYRegister>:
{
 8003a50:	b570      	push	{r4, r5, r6, lr}
 8003a52:	4604      	mov	r4, r0
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8003a54:	6800      	ldr	r0, [r0, #0]
{
 8003a56:	461d      	mov	r5, r3
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8003a58:	f8d0 3200 	ldr.w	r3, [r0, #512]	@ 0x200
 8003a5c:	07db      	lsls	r3, r3, #31
 8003a5e:	d501      	bpl.n	8003a64 <HAL_ETH_ReadPHYRegister+0x14>
    return HAL_ERROR;
 8003a60:	2001      	movs	r0, #1
}
 8003a62:	bd70      	pop	{r4, r5, r6, pc}
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8003a64:	f8d0 3200 	ldr.w	r3, [r0, #512]	@ 0x200
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8003a68:	f023 7378 	bic.w	r3, r3, #65011712	@ 0x3e00000
 8003a6c:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003a70:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003a74:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8003a78:	f042 020d 	orr.w	r2, r2, #13
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8003a7c:	f8c0 2200 	str.w	r2, [r0, #512]	@ 0x200
  tickstart = HAL_GetTick();
 8003a80:	f7fe f91c 	bl	8001cbc <HAL_GetTick>
 8003a84:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003a86:	e005      	b.n	8003a94 <HAL_ETH_ReadPHYRegister+0x44>
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8003a88:	f7fe f918 	bl	8001cbc <HAL_GetTick>
 8003a8c:	1b82      	subs	r2, r0, r6
 8003a8e:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 8003a92:	d8e5      	bhi.n	8003a60 <HAL_ETH_ReadPHYRegister+0x10>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003a94:	6821      	ldr	r1, [r4, #0]
 8003a96:	f8d1 2200 	ldr.w	r2, [r1, #512]	@ 0x200
 8003a9a:	f012 0201 	ands.w	r2, r2, #1
 8003a9e:	d1f3      	bne.n	8003a88 <HAL_ETH_ReadPHYRegister+0x38>
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8003aa0:	f8d1 3204 	ldr.w	r3, [r1, #516]	@ 0x204
  return HAL_OK;
 8003aa4:	4610      	mov	r0, r2
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	602b      	str	r3, [r5, #0]
}
 8003aaa:	bd70      	pop	{r4, r5, r6, pc}

08003aac <HAL_ETH_WritePHYRegister>:
{
 8003aac:	b538      	push	{r3, r4, r5, lr}
 8003aae:	4604      	mov	r4, r0
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8003ab0:	6800      	ldr	r0, [r0, #0]
 8003ab2:	f8d0 5200 	ldr.w	r5, [r0, #512]	@ 0x200
 8003ab6:	07ed      	lsls	r5, r5, #31
 8003ab8:	d501      	bpl.n	8003abe <HAL_ETH_WritePHYRegister+0x12>
    return HAL_ERROR;
 8003aba:	2001      	movs	r0, #1
}
 8003abc:	bd38      	pop	{r3, r4, r5, pc}
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8003abe:	f8d0 0200 	ldr.w	r0, [r0, #512]	@ 0x200
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8003ac2:	b29d      	uxth	r5, r3
 8003ac4:	f020 7378 	bic.w	r3, r0, #65011712	@ 0x3e00000
 8003ac8:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8003acc:	490f      	ldr	r1, [pc, #60]	@ (8003b0c <HAL_ETH_WritePHYRegister+0x60>)
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003ace:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8003ad2:	f8c1 5204 	str.w	r5, [r1, #516]	@ 0x204
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003ad6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8003ada:	f023 030c 	bic.w	r3, r3, #12
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8003ade:	f043 0305 	orr.w	r3, r3, #5
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8003ae2:	f8c1 3200 	str.w	r3, [r1, #512]	@ 0x200
  tickstart = HAL_GetTick();
 8003ae6:	f7fe f8e9 	bl	8001cbc <HAL_GetTick>
 8003aea:	4605      	mov	r5, r0
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003aec:	e005      	b.n	8003afa <HAL_ETH_WritePHYRegister+0x4e>
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8003aee:	f7fe f8e5 	bl	8001cbc <HAL_GetTick>
 8003af2:	1b43      	subs	r3, r0, r5
 8003af4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003af8:	d8df      	bhi.n	8003aba <HAL_ETH_WritePHYRegister+0xe>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003afa:	6823      	ldr	r3, [r4, #0]
 8003afc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003b00:	f013 0301 	ands.w	r3, r3, #1
 8003b04:	d1f3      	bne.n	8003aee <HAL_ETH_WritePHYRegister+0x42>
  return HAL_OK;
 8003b06:	4618      	mov	r0, r3
}
 8003b08:	bd38      	pop	{r3, r4, r5, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40028000 	.word	0x40028000

08003b10 <HAL_ETH_GetMACConfig>:
  if (macconf == NULL)
 8003b10:	2900      	cmp	r1, #0
 8003b12:	f000 80c4 	beq.w	8003c9e <HAL_ETH_GetMACConfig+0x18e>
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003b16:	6803      	ldr	r3, [r0, #0]
  return HAL_OK;
 8003b18:	2000      	movs	r0, #0
{
 8003b1a:	b410      	push	{r4}
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003b1c:	681c      	ldr	r4, [r3, #0]
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003b1e:	681a      	ldr	r2, [r3, #0]
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003b20:	f004 040c 	and.w	r4, r4, #12
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003b24:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8003b28:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003b2c:	681a      	ldr	r2, [r3, #0]
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003b2e:	62cc      	str	r4, [r1, #44]	@ 0x2c
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003b30:	f002 0260 	and.w	r2, r2, #96	@ 0x60
 8003b34:	624a      	str	r2, [r1, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	f482 7280 	eor.w	r2, r2, #256	@ 0x100
 8003b3c:	f3c2 2200 	ubfx	r2, r2, #8, #1
 8003b40:	f881 2020 	strb.w	r2, [r1, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8003b44:	681a      	ldr	r2, [r3, #0]
                                        ? ENABLE : DISABLE;
 8003b46:	f3c2 2240 	ubfx	r2, r2, #9, #1
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8003b4a:	77ca      	strb	r2, [r1, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	f482 6280 	eor.w	r2, r2, #1024	@ 0x400
 8003b52:	f3c2 2280 	ubfx	r2, r2, #10, #1
 8003b56:	778a      	strb	r2, [r1, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8003b58:	681a      	ldr	r2, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8003b5a:	f3c2 22c0 	ubfx	r2, r2, #11, #1
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8003b5e:	774a      	strb	r2, [r1, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8003b66:	770a      	strb	r2, [r1, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003b68:	681c      	ldr	r4, [r3, #0]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003b6a:	681a      	ldr	r2, [r3, #0]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003b6c:	f404 5400 	and.w	r4, r4, #8192	@ 0x2000
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003b70:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003b74:	e9c1 2405 	strd	r2, r4, [r1, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	f3c2 4200 	ubfx	r2, r2, #16, #1
 8003b7e:	748a      	strb	r2, [r1, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	f482 3200 	eor.w	r2, r2, #131072	@ 0x20000
 8003b86:	f3c2 4240 	ubfx	r2, r2, #17, #1
 8003b8a:	744a      	strb	r2, [r1, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8003b92:	f3c2 42c0 	ubfx	r2, r2, #19, #1
 8003b96:	740a      	strb	r2, [r1, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	f3c2 5200 	ubfx	r2, r2, #20, #1
 8003b9e:	73ca      	strb	r2, [r1, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	f3c2 5240 	ubfx	r2, r2, #21, #1
 8003ba6:	738a      	strb	r2, [r1, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	f3c2 5280 	ubfx	r2, r2, #22, #1
 8003bae:	734a      	strb	r2, [r1, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8003bb0:	681a      	ldr	r2, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8003bb2:	f3c2 52c0 	ubfx	r2, r2, #23, #1
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8003bb6:	730a      	strb	r2, [r1, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8003bb8:	681c      	ldr	r4, [r3, #0]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8003bba:	681a      	ldr	r2, [r3, #0]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8003bbc:	f004 64e0 	and.w	r4, r4, #117440512	@ 0x7000000
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8003bc0:	f3c2 62c0 	ubfx	r2, r2, #27, #1
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8003bc4:	608c      	str	r4, [r1, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8003bc6:	710a      	strb	r2, [r1, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8003bc8:	681c      	ldr	r4, [r3, #0]
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8003bca:	685a      	ldr	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8003bcc:	f004 44e0 	and.w	r4, r4, #1879048192	@ 0x70000000
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8003bd0:	f3c2 020d 	ubfx	r2, r2, #0, #14
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8003bd4:	600c      	str	r4, [r1, #0]
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8003bd6:	634a      	str	r2, [r1, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8003bd8:	685a      	ldr	r2, [r3, #4]
 8003bda:	f482 3280 	eor.w	r2, r2, #65536	@ 0x10000
 8003bde:	f3c2 4200 	ubfx	r2, r2, #16, #1
 8003be2:	f881 2032 	strb.w	r2, [r1, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	f3c2 4240 	ubfx	r2, r2, #17, #1
 8003bec:	f881 2031 	strb.w	r2, [r1, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8003bf0:	685a      	ldr	r2, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8003bf2:	f3c2 4280 	ubfx	r2, r2, #18, #1
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8003bf6:	f881 2030 	strb.w	r2, [r1, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8003bfa:	685a      	ldr	r2, [r3, #4]
                                    ? ENABLE : DISABLE;
 8003bfc:	f3c2 6200 	ubfx	r2, r2, #24, #1
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8003c00:	f881 2038 	strb.w	r2, [r1, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003c04:	685c      	ldr	r4, [r3, #4]
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003c06:	68da      	ldr	r2, [r3, #12]
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003c08:	f3c4 6444 	ubfx	r4, r4, #25, #5
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003c0c:	f3c2 2200 	ubfx	r2, r2, #8, #1
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003c10:	63cc      	str	r4, [r1, #60]	@ 0x3c
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003c12:	f881 2040 	strb.w	r2, [r1, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003c16:	68dc      	ldr	r4, [r3, #12]
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003c18:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003c1a:	f004 040f 	and.w	r4, r4, #15
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003c1e:	f3c2 0240 	ubfx	r2, r2, #1, #1
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003c22:	644c      	str	r4, [r1, #68]	@ 0x44
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003c24:	f881 2054 	strb.w	r2, [r1, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8003c28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c2a:	f082 0280 	eor.w	r2, r2, #128	@ 0x80
 8003c2e:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8003c32:	f881 204c 	strb.w	r2, [r1, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003c36:	6f1c      	ldr	r4, [r3, #112]	@ 0x70
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003c38:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003c3a:	f004 0470 	and.w	r4, r4, #112	@ 0x70
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003c3e:	0c12      	lsrs	r2, r2, #16
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003c40:	650c      	str	r4, [r1, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003c42:	648a      	str	r2, [r1, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8003c44:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003c48:	f002 0201 	and.w	r2, r2, #1
 8003c4c:	f881 2056 	strb.w	r2, [r1, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8003c50:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
                                      ? ENABLE : DISABLE;
 8003c54:	f3c2 0240 	ubfx	r2, r2, #1, #1
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8003c58:	f881 2055 	strb.w	r2, [r1, #85]	@ 0x55
  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8003c5c:	f8d3 4d00 	ldr.w	r4, [r3, #3328]	@ 0xd00
  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8003c60:	f8d3 2d30 	ldr.w	r2, [r3, #3376]	@ 0xd30
  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8003c64:	f004 0472 	and.w	r4, r4, #114	@ 0x72
  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8003c68:	f002 0223 	and.w	r2, r2, #35	@ 0x23
 8003c6c:	e9c1 4216 	strd	r4, r2, [r1, #88]	@ 0x58
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003c70:	f8d3 2d30 	ldr.w	r2, [r3, #3376]	@ 0xd30
}
 8003c74:	f85d 4b04 	ldr.w	r4, [sp], #4
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8003c78:	f3c2 02c0 	ubfx	r2, r2, #3, #1
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003c7c:	f881 2062 	strb.w	r2, [r1, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8003c80:	f8d3 2d30 	ldr.w	r2, [r3, #3376]	@ 0xd30
 8003c84:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8003c88:	f881 2061 	strb.w	r2, [r1, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003c8c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8003c90:	f083 0340 	eor.w	r3, r3, #64	@ 0x40
 8003c94:	f3c3 1380 	ubfx	r3, r3, #6, #1
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003c98:	f881 3060 	strb.w	r3, [r1, #96]	@ 0x60
}
 8003c9c:	4770      	bx	lr
    return HAL_ERROR;
 8003c9e:	2001      	movs	r0, #1
}
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop

08003ca4 <HAL_ETH_SetMACConfig>:
  if (macconf == NULL)
 8003ca4:	b131      	cbz	r1, 8003cb4 <HAL_ETH_SetMACConfig+0x10>
{
 8003ca6:	b508      	push	{r3, lr}
  if (heth->gState == HAL_ETH_STATE_READY)
 8003ca8:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 8003cac:	2b10      	cmp	r3, #16
 8003cae:	d003      	beq.n	8003cb8 <HAL_ETH_SetMACConfig+0x14>
    return HAL_ERROR;
 8003cb0:	2001      	movs	r0, #1
}
 8003cb2:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 8003cb4:	2001      	movs	r0, #1
}
 8003cb6:	4770      	bx	lr
    ETH_SetMACConfig(heth, macconf);
 8003cb8:	f7ff f9b6 	bl	8003028 <ETH_SetMACConfig>
    return HAL_OK;
 8003cbc:	2000      	movs	r0, #0
}
 8003cbe:	bd08      	pop	{r3, pc}

08003cc0 <HAL_ETH_SetMDIOClockRange>:
{
 8003cc0:	b538      	push	{r3, r4, r5, lr}
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003cc2:	6803      	ldr	r3, [r0, #0]
{
 8003cc4:	4605      	mov	r5, r0
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003cc6:	f8d3 4200 	ldr.w	r4, [r3, #512]	@ 0x200
  hclk = HAL_RCC_GetHCLKFreq();
 8003cca:	f000 ff7b 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
  if (hclk < 35000000U)
 8003cce:	4b12      	ldr	r3, [pc, #72]	@ (8003d18 <HAL_ETH_SetMDIOClockRange+0x58>)
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8003cd0:	f424 6470 	bic.w	r4, r4, #3840	@ 0xf00
  if (hclk < 35000000U)
 8003cd4:	4298      	cmp	r0, r3
 8003cd6:	d805      	bhi.n	8003ce4 <HAL_ETH_SetMDIOClockRange+0x24>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8003cd8:	f444 7400 	orr.w	r4, r4, #512	@ 0x200
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003cdc:	682b      	ldr	r3, [r5, #0]
 8003cde:	f8c3 4200 	str.w	r4, [r3, #512]	@ 0x200
}
 8003ce2:	bd38      	pop	{r3, r4, r5, pc}
  else if (hclk < 60000000U)
 8003ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8003d1c <HAL_ETH_SetMDIOClockRange+0x5c>)
 8003ce6:	4298      	cmp	r0, r3
 8003ce8:	d205      	bcs.n	8003cf6 <HAL_ETH_SetMDIOClockRange+0x36>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003cea:	f444 7440 	orr.w	r4, r4, #768	@ 0x300
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003cee:	682b      	ldr	r3, [r5, #0]
 8003cf0:	f8c3 4200 	str.w	r4, [r3, #512]	@ 0x200
}
 8003cf4:	bd38      	pop	{r3, r4, r5, pc}
  else if (hclk < 100000000U)
 8003cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8003d20 <HAL_ETH_SetMDIOClockRange+0x60>)
 8003cf8:	4298      	cmp	r0, r3
 8003cfa:	d9ef      	bls.n	8003cdc <HAL_ETH_SetMDIOClockRange+0x1c>
  else if (hclk < 150000000U)
 8003cfc:	4b09      	ldr	r3, [pc, #36]	@ (8003d24 <HAL_ETH_SetMDIOClockRange+0x64>)
 8003cfe:	4298      	cmp	r0, r3
 8003d00:	d802      	bhi.n	8003d08 <HAL_ETH_SetMDIOClockRange+0x48>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003d02:	f444 7480 	orr.w	r4, r4, #256	@ 0x100
 8003d06:	e7e9      	b.n	8003cdc <HAL_ETH_SetMDIOClockRange+0x1c>
  else if (hclk < 250000000U)
 8003d08:	4b07      	ldr	r3, [pc, #28]	@ (8003d28 <HAL_ETH_SetMDIOClockRange+0x68>)
 8003d0a:	4298      	cmp	r0, r3
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003d0c:	bf94      	ite	ls
 8003d0e:	f444 6480 	orrls.w	r4, r4, #1024	@ 0x400
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8003d12:	f444 64a0 	orrhi.w	r4, r4, #1280	@ 0x500
 8003d16:	e7e1      	b.n	8003cdc <HAL_ETH_SetMDIOClockRange+0x1c>
 8003d18:	02160ebf 	.word	0x02160ebf
 8003d1c:	03938700 	.word	0x03938700
 8003d20:	05f5e0ff 	.word	0x05f5e0ff
 8003d24:	08f0d17f 	.word	0x08f0d17f
 8003d28:	0ee6b27f 	.word	0x0ee6b27f

08003d2c <HAL_ETH_Init>:
  if (heth == NULL)
 8003d2c:	2800      	cmp	r0, #0
 8003d2e:	f000 8117 	beq.w	8003f60 <HAL_ETH_Init+0x234>
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003d32:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 8003d36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d38:	4605      	mov	r5, r0
 8003d3a:	b0a5      	sub	sp, #148	@ 0x94
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 80af 	beq.w	8003ea0 <HAL_ETH_Init+0x174>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d42:	4b88      	ldr	r3, [pc, #544]	@ (8003f64 <HAL_ETH_Init+0x238>)
 8003d44:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8003d48:	f042 0202 	orr.w	r2, r2, #2
 8003d4c:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8003d50:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003d54:	7a28      	ldrb	r0, [r5, #8]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	9301      	str	r3, [sp, #4]
 8003d5c:	9b01      	ldr	r3, [sp, #4]
  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003d5e:	2800      	cmp	r0, #0
 8003d60:	f040 8094 	bne.w	8003e8c <HAL_ETH_Init+0x160>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003d64:	f7fd ffb6 	bl	8001cd4 <HAL_SYSCFG_ETHInterfaceSelect>
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003d68:	682b      	ldr	r3, [r5, #0]
  (void)SYSCFG->PMCR;
 8003d6a:	4a7f      	ldr	r2, [pc, #508]	@ (8003f68 <HAL_ETH_Init+0x23c>)
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003d6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  (void)SYSCFG->PMCR;
 8003d70:	6852      	ldr	r2, [r2, #4]
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	f042 0201 	orr.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8003d7a:	f7fd ff9f 	bl	8001cbc <HAL_GetTick>
 8003d7e:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003d80:	e006      	b.n	8003d90 <HAL_ETH_Init+0x64>
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003d82:	f7fd ff9b 	bl	8001cbc <HAL_GetTick>
 8003d86:	1b80      	subs	r0, r0, r6
 8003d88:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 8003d8c:	f200 8081 	bhi.w	8003e92 <HAL_ETH_Init+0x166>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003d90:	682b      	ldr	r3, [r5, #0]
 8003d92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d96:	681c      	ldr	r4, [r3, #0]
 8003d98:	f014 0401 	ands.w	r4, r4, #1
 8003d9c:	d1f1      	bne.n	8003d82 <HAL_ETH_Init+0x56>
  HAL_ETH_SetMDIOClockRange(heth);
 8003d9e:	4628      	mov	r0, r5
  macDefaultConf.ChecksumOffload = ENABLE;
 8003da0:	2701      	movs	r7, #1
  HAL_ETH_SetMDIOClockRange(heth);
 8003da2:	f7ff ff8d 	bl	8003cc0 <HAL_ETH_SetMDIOClockRange>
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003da6:	f000 ff0d 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8003daa:	4b70      	ldr	r3, [pc, #448]	@ (8003f6c <HAL_ETH_Init+0x240>)
 8003dac:	682e      	ldr	r6, [r5, #0]
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003dae:	a90b      	add	r1, sp, #44	@ 0x2c
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003db0:	fba3 2300 	umull	r2, r3, r3, r0
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003db4:	4628      	mov	r0, r5
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003db6:	9414      	str	r4, [sp, #80]	@ 0x50
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003db8:	0c9b      	lsrs	r3, r3, #18
  macDefaultConf.DeferralCheck = DISABLE;
 8003dba:	f88d 4054 	strb.w	r4, [sp, #84]	@ 0x54
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8003dbe:	f88d 4064 	strb.w	r4, [sp, #100]	@ 0x64
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003dc2:	3b01      	subs	r3, #1
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8003dc4:	941a      	str	r4, [sp, #104]	@ 0x68
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8003dc6:	f88d 408e 	strb.w	r4, [sp, #142]	@ 0x8e
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003dca:	f8c6 30dc 	str.w	r3, [r6, #220]	@ 0xdc
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003dce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8003dd2:	940d      	str	r4, [sp, #52]	@ 0x34
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003dd4:	9311      	str	r3, [sp, #68]	@ 0x44
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8003dd6:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
  macDefaultConf.ChecksumOffload = ENABLE;
 8003dda:	f88d 7030 	strb.w	r7, [sp, #48]	@ 0x30
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8003dde:	9318      	str	r3, [sp, #96]	@ 0x60
  macDefaultConf.LoopbackMode = DISABLE;
 8003de0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8003de4:	f88d 705e 	strb.w	r7, [sp, #94]	@ 0x5e
  macDefaultConf.LoopbackMode = DISABLE;
 8003de8:	9312      	str	r3, [sp, #72]	@ 0x48
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003dea:	2320      	movs	r3, #32
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8003dec:	f8ad 708c 	strh.w	r7, [sp, #140]	@ 0x8c
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003df0:	9322      	str	r3, [sp, #136]	@ 0x88
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003df2:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
  macDefaultConf.JumboPacket = DISABLE;
 8003df6:	f88d 403e 	strb.w	r4, [sp, #62]	@ 0x3e
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003dfa:	930b      	str	r3, [sp, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003dfc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8003e00:	941f      	str	r4, [sp, #124]	@ 0x7c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003e02:	9310      	str	r3, [sp, #64]	@ 0x40
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8003e04:	4b5a      	ldr	r3, [pc, #360]	@ (8003f70 <HAL_ETH_Init+0x244>)
  macDefaultConf.PauseTime = 0x0U;
 8003e06:	941d      	str	r4, [sp, #116]	@ 0x74
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8003e08:	930e      	str	r3, [sp, #56]	@ 0x38
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003e0a:	2302      	movs	r3, #2
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8003e0c:	9416      	str	r4, [sp, #88]	@ 0x58
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003e0e:	9321      	str	r3, [sp, #132]	@ 0x84
  macDefaultConf.Watchdog = ENABLE;
 8003e10:	f240 1301 	movw	r3, #257	@ 0x101
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8003e14:	f88d 406c 	strb.w	r4, [sp, #108]	@ 0x6c
  macDefaultConf.Watchdog = ENABLE;
 8003e18:	f8ad 303c 	strh.w	r3, [sp, #60]	@ 0x3c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003e1c:	f88d 4082 	strb.w	r4, [sp, #130]	@ 0x82
  macDefaultConf.RetryTransmission = ENABLE;
 8003e20:	f88d 704c 	strb.w	r7, [sp, #76]	@ 0x4c
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003e24:	f8ad 4080 	strh.w	r4, [sp, #128]	@ 0x80
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8003e28:	f8ad 405c 	strh.w	r4, [sp, #92]	@ 0x5c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8003e2c:	941c      	str	r4, [sp, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8003e2e:	f88d 7078 	strb.w	r7, [sp, #120]	@ 0x78
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003e32:	f7ff f8f9 	bl	8003028 <ETH_SetMACConfig>
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003e36:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003e3a:	a902      	add	r1, sp, #8
 8003e3c:	4628      	mov	r0, r5
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003e3e:	f88d 700c 	strb.w	r7, [sp, #12]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003e42:	9308      	str	r3, [sp, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003e44:	9306      	str	r3, [sp, #24]
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8003e46:	f44f 7306 	mov.w	r3, #536	@ 0x218
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003e4a:	9704      	str	r7, [sp, #16]
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8003e4c:	930a      	str	r3, [sp, #40]	@ 0x28
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8003e4e:	9402      	str	r4, [sp, #8]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8003e50:	f8ad 4014 	strh.w	r4, [sp, #20]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8003e54:	f88d 401c 	strb.w	r4, [sp, #28]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8003e58:	f8ad 4024 	strh.w	r4, [sp, #36]	@ 0x24
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003e5c:	f7ff f9a0 	bl	80031a0 <ETH_SetDMAConfig>
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003e60:	f506 5180 	add.w	r1, r6, #4096	@ 0x1000
 8003e64:	f8d1 3100 	ldr.w	r3, [r1, #256]	@ 0x100
 8003e68:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8003e6c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003e70:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003e74:	696b      	ldr	r3, [r5, #20]
 8003e76:	f013 0203 	ands.w	r2, r3, #3
 8003e7a:	d017      	beq.n	8003eac <HAL_ETH_Init+0x180>
    heth->gState = HAL_ETH_STATE_ERROR;
 8003e7c:	23e0      	movs	r3, #224	@ 0xe0
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003e7e:	f8c5 7088 	str.w	r7, [r5, #136]	@ 0x88
    heth->gState = HAL_ETH_STATE_ERROR;
 8003e82:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
    return HAL_ERROR;
 8003e86:	2001      	movs	r0, #1
}
 8003e88:	b025      	add	sp, #148	@ 0x94
 8003e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003e8c:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8003e90:	e768      	b.n	8003d64 <HAL_ETH_Init+0x38>
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003e92:	2204      	movs	r2, #4
      heth->gState = HAL_ETH_STATE_ERROR;
 8003e94:	23e0      	movs	r3, #224	@ 0xe0
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003e96:	f8c5 2088 	str.w	r2, [r5, #136]	@ 0x88
      heth->gState = HAL_ETH_STATE_ERROR;
 8003e9a:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
      return HAL_ERROR;
 8003e9e:	e7f2      	b.n	8003e86 <HAL_ETH_Init+0x15a>
    heth->gState = HAL_ETH_STATE_BUSY;
 8003ea0:	2323      	movs	r3, #35	@ 0x23
 8003ea2:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    HAL_ETH_MspInit(heth);
 8003ea6:	f003 fded 	bl	8007a84 <HAL_ETH_MspInit>
 8003eaa:	e74a      	b.n	8003d42 <HAL_ETH_Init+0x16>
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003eac:	f8d1 4108 	ldr.w	r4, [r1, #264]	@ 0x108
 8003eb0:	4830      	ldr	r0, [pc, #192]	@ (8003f74 <HAL_ETH_Init+0x248>)
 8003eb2:	68ef      	ldr	r7, [r5, #12]
 8003eb4:	4020      	ands	r0, r4
 8003eb6:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8003eba:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    dmatxdesc = heth->Init.TxDesc + i;
 8003ebe:	463b      	mov	r3, r7
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003ec0:	f8c1 0108 	str.w	r0, [r1, #264]	@ 0x108
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003ec4:	f105 0014 	add.w	r0, r5, #20
    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003ec8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003eca:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003ecc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003ece:	60da      	str	r2, [r3, #12]
    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003ed0:	f840 3f04 	str.w	r3, [r0, #4]!
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003ed4:	3318      	adds	r3, #24
 8003ed6:	429c      	cmp	r4, r3
 8003ed8:	d1f6      	bne.n	8003ec8 <HAL_ETH_Init+0x19c>
    dmarxdesc =  heth->Init.RxDesc + i;
 8003eda:	692c      	ldr	r4, [r5, #16]
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8003edc:	2303      	movs	r3, #3
  heth->TxDescList.CurTxDesc = 0;
 8003ede:	62aa      	str	r2, [r5, #40]	@ 0x28
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8003ee0:	f105 0044 	add.w	r0, r5, #68	@ 0x44
 8003ee4:	f8c1 312c 	str.w	r3, [r1, #300]	@ 0x12c
    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003ee8:	2200      	movs	r2, #0
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8003eea:	f8c1 7114 	str.w	r7, [r1, #276]	@ 0x114
    dmarxdesc =  heth->Init.RxDesc + i;
 8003eee:	4623      	mov	r3, r4
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8003ef0:	f8c1 7120 	str.w	r7, [r1, #288]	@ 0x120
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003ef4:	f105 0754 	add.w	r7, r5, #84	@ 0x54
    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003ef8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003efa:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003efc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003efe:	615a      	str	r2, [r3, #20]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003f00:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003f02:	60da      	str	r2, [r3, #12]
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003f04:	f840 3f04 	str.w	r3, [r0, #4]!
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003f08:	4287      	cmp	r7, r0
 8003f0a:	f103 0318 	add.w	r3, r3, #24
 8003f0e:	d1f3      	bne.n	8003ef8 <HAL_ETH_Init+0x1cc>
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8003f10:	2003      	movs	r0, #3
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003f12:	686b      	ldr	r3, [r5, #4]
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003f14:	65aa      	str	r2, [r5, #88]	@ 0x58
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003f16:	e9c5 2217 	strd	r2, r2, [r5, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003f1a:	e9c5 221a 	strd	r2, r2, [r5, #104]	@ 0x68
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8003f1e:	f8c1 0130 	str.w	r0, [r1, #304]	@ 0x130
  return HAL_OK;
 8003f22:	2000      	movs	r0, #0
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8003f24:	f8c1 411c 	str.w	r4, [r1, #284]	@ 0x11c
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8003f28:	3448      	adds	r4, #72	@ 0x48
 8003f2a:	f8c1 4128 	str.w	r4, [r1, #296]	@ 0x128
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003f2e:	8899      	ldrh	r1, [r3, #4]
 8003f30:	f8c6 1300 	str.w	r1, [r6, #768]	@ 0x300
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003f34:	681b      	ldr	r3, [r3, #0]
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003f36:	4910      	ldr	r1, [pc, #64]	@ (8003f78 <HAL_ETH_Init+0x24c>)
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003f38:	f8c6 3304 	str.w	r3, [r6, #772]	@ 0x304
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003f3c:	f8d6 370c 	ldr.w	r3, [r6, #1804]	@ 0x70c
 8003f40:	4319      	orrs	r1, r3
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8003f42:	4b0e      	ldr	r3, [pc, #56]	@ (8003f7c <HAL_ETH_Init+0x250>)
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003f44:	f8c6 170c 	str.w	r1, [r6, #1804]	@ 0x70c
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8003f48:	f8d6 1710 	ldr.w	r1, [r6, #1808]	@ 0x710
 8003f4c:	430b      	orrs	r3, r1
  heth->gState = HAL_ETH_STATE_READY;
 8003f4e:	2110      	movs	r1, #16
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8003f50:	f8c6 3710 	str.w	r3, [r6, #1808]	@ 0x710
  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003f54:	f8c5 2088 	str.w	r2, [r5, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003f58:	f8c5 1084 	str.w	r1, [r5, #132]	@ 0x84
}
 8003f5c:	b025      	add	sp, #148	@ 0x94
 8003f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8003f60:	2001      	movs	r0, #1
}
 8003f62:	4770      	bx	lr
 8003f64:	58024400 	.word	0x58024400
 8003f68:	58000400 	.word	0x58000400
 8003f6c:	431bde83 	.word	0x431bde83
 8003f70:	01010000 	.word	0x01010000
 8003f74:	ffff8001 	.word	0xffff8001
 8003f78:	0c020060 	.word	0x0c020060
 8003f7c:	0c20c000 	.word	0x0c20c000

08003f80 <HAL_ETH_GetError>:
  return heth->ErrorCode;
 8003f80:	f8d0 0088 	ldr.w	r0, [r0, #136]	@ 0x88
}
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop

08003f88 <HAL_ETH_GetDMAError>:
  return heth->DMAErrorCode;
 8003f88:	f8d0 008c 	ldr.w	r0, [r0, #140]	@ 0x8c
}
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop

08003f90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003f94:	680c      	ldr	r4, [r1, #0]
{
 8003f96:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003f98:	2c00      	cmp	r4, #0
 8003f9a:	f000 80a5 	beq.w	80040e8 <HAL_GPIO_Init+0x158>
  uint32_t position = 0x00U;
 8003f9e:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003fa0:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fa4:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003fa8:	9100      	str	r1, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003faa:	fa0b fc03 	lsl.w	ip, fp, r3
    if (iocurrent != 0x00U)
 8003fae:	ea1c 0a04 	ands.w	sl, ip, r4
 8003fb2:	f000 8094 	beq.w	80040de <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fb6:	9900      	ldr	r1, [sp, #0]
 8003fb8:	005f      	lsls	r7, r3, #1
 8003fba:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fbc:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fbe:	f005 0203 	and.w	r2, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fc2:	fa01 f607 	lsl.w	r6, r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fc6:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fca:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fcc:	f1b8 0f01 	cmp.w	r8, #1
 8003fd0:	f240 808d 	bls.w	80040ee <HAL_GPIO_Init+0x15e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fd4:	2a03      	cmp	r2, #3
 8003fd6:	f040 80cb 	bne.w	8004170 <HAL_GPIO_Init+0x1e0>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fda:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8003fdc:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fde:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003fe2:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fe6:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 8003fea:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fec:	d077      	beq.n	80040de <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fee:	4e7f      	ldr	r6, [pc, #508]	@ (80041ec <HAL_GPIO_Init+0x25c>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ff0:	f003 0703 	and.w	r7, r3, #3
 8003ff4:	210f      	movs	r1, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ff6:	f8d6 20f4 	ldr.w	r2, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ffa:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ffc:	f042 0202 	orr.w	r2, r2, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004000:	fa01 fc07 	lsl.w	ip, r1, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004004:	497a      	ldr	r1, [pc, #488]	@ (80041f0 <HAL_GPIO_Init+0x260>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004006:	f8c6 20f4 	str.w	r2, [r6, #244]	@ 0xf4
 800400a:	f8d6 20f4 	ldr.w	r2, [r6, #244]	@ 0xf4
 800400e:	f023 0603 	bic.w	r6, r3, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004012:	4288      	cmp	r0, r1
 8004014:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004018:	f002 0202 	and.w	r2, r2, #2
 800401c:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004020:	9203      	str	r2, [sp, #12]
 8004022:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004024:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004026:	ea22 020c 	bic.w	r2, r2, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800402a:	d031      	beq.n	8004090 <HAL_GPIO_Init+0x100>
 800402c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004030:	4288      	cmp	r0, r1
 8004032:	f000 80b0 	beq.w	8004196 <HAL_GPIO_Init+0x206>
 8004036:	496f      	ldr	r1, [pc, #444]	@ (80041f4 <HAL_GPIO_Init+0x264>)
 8004038:	4288      	cmp	r0, r1
 800403a:	f000 80b2 	beq.w	80041a2 <HAL_GPIO_Init+0x212>
 800403e:	f8df c1b8 	ldr.w	ip, [pc, #440]	@ 80041f8 <HAL_GPIO_Init+0x268>
 8004042:	4560      	cmp	r0, ip
 8004044:	f000 80a1 	beq.w	800418a <HAL_GPIO_Init+0x1fa>
 8004048:	f8df c1b0 	ldr.w	ip, [pc, #432]	@ 80041fc <HAL_GPIO_Init+0x26c>
 800404c:	4560      	cmp	r0, ip
 800404e:	f000 80b4 	beq.w	80041ba <HAL_GPIO_Init+0x22a>
 8004052:	f8df c1ac 	ldr.w	ip, [pc, #428]	@ 8004200 <HAL_GPIO_Init+0x270>
 8004056:	4560      	cmp	r0, ip
 8004058:	f000 80b5 	beq.w	80041c6 <HAL_GPIO_Init+0x236>
 800405c:	f8df c1a4 	ldr.w	ip, [pc, #420]	@ 8004204 <HAL_GPIO_Init+0x274>
 8004060:	4560      	cmp	r0, ip
 8004062:	f000 80a4 	beq.w	80041ae <HAL_GPIO_Init+0x21e>
 8004066:	f8df c1a0 	ldr.w	ip, [pc, #416]	@ 8004208 <HAL_GPIO_Init+0x278>
 800406a:	4560      	cmp	r0, ip
 800406c:	f000 80b1 	beq.w	80041d2 <HAL_GPIO_Init+0x242>
 8004070:	f8df c198 	ldr.w	ip, [pc, #408]	@ 800420c <HAL_GPIO_Init+0x27c>
 8004074:	4560      	cmp	r0, ip
 8004076:	f000 80b2 	beq.w	80041de <HAL_GPIO_Init+0x24e>
 800407a:	f8df c194 	ldr.w	ip, [pc, #404]	@ 8004210 <HAL_GPIO_Init+0x280>
 800407e:	4560      	cmp	r0, ip
 8004080:	bf0c      	ite	eq
 8004082:	f04f 0c09 	moveq.w	ip, #9
 8004086:	f04f 0c0a 	movne.w	ip, #10
 800408a:	fa0c f707 	lsl.w	r7, ip, r7
 800408e:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004090:	60b2      	str	r2, [r6, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004092:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 8004094:	f8de 2000 	ldr.w	r2, [lr]
        temp &= ~(iocurrent);
 8004098:	ea6f 060a 	mvn.w	r6, sl
        {
          temp |= iocurrent;
 800409c:	bf4c      	ite	mi
 800409e:	ea4a 0202 	orrmi.w	r2, sl, r2
        temp &= ~(iocurrent);
 80040a2:	4032      	andpl	r2, r6
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040a4:	02a9      	lsls	r1, r5, #10
        EXTI->RTSR1 = temp;
 80040a6:	f8ce 2000 	str.w	r2, [lr]
        temp = EXTI->FTSR1;
 80040aa:	f8de 2004 	ldr.w	r2, [lr, #4]
        temp &= ~(iocurrent);
 80040ae:	bf54      	ite	pl
 80040b0:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 80040b2:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040b6:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 80040b8:	f8ce 2004 	str.w	r2, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 80040bc:	f8de 2084 	ldr.w	r2, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 80040c0:	bf54      	ite	pl
 80040c2:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 80040c4:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040c8:	03e9      	lsls	r1, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 80040ca:	f8ce 2084 	str.w	r2, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 80040ce:	f8de 2080 	ldr.w	r2, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 80040d2:	bf54      	ite	pl
 80040d4:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 80040d6:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80040da:	f8ce 2080 	str.w	r2, [lr, #128]	@ 0x80
      }
    }

    position++;
 80040de:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80040e0:	fa34 f203 	lsrs.w	r2, r4, r3
 80040e4:	f47f af61 	bne.w	8003faa <HAL_GPIO_Init+0x1a>
  }
}
 80040e8:	b005      	add	sp, #20
 80040ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040ee:	9900      	ldr	r1, [sp, #0]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040f0:	2a02      	cmp	r2, #2
        temp = GPIOx->OSPEEDR;
 80040f2:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040f6:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80040f8:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040fc:	fa01 f807 	lsl.w	r8, r1, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004100:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004102:	ea48 0809 	orr.w	r8, r8, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004106:	6889      	ldr	r1, [r1, #8]
        GPIOx->OSPEEDR = temp;
 8004108:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800410c:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8004110:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004114:	fa08 f803 	lsl.w	r8, r8, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004118:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800411c:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8004120:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004124:	fa01 fc07 	lsl.w	ip, r1, r7
      temp = GPIOx->PUPDR;
 8004128:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800412c:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004130:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8004134:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004138:	f47f af4f 	bne.w	8003fda <HAL_GPIO_Init+0x4a>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800413c:	f003 0c07 	and.w	ip, r3, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004140:	9900      	ldr	r1, [sp, #0]
        temp = GPIOx->AFR[position >> 3U];
 8004142:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004146:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800414a:	6909      	ldr	r1, [r1, #16]
 800414c:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8004150:	fa01 f10c 	lsl.w	r1, r1, ip
        temp = GPIOx->AFR[position >> 3U];
 8004154:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004158:	9101      	str	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800415a:	210f      	movs	r1, #15
 800415c:	fa01 fc0c 	lsl.w	ip, r1, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004160:	9901      	ldr	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004162:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004166:	ea41 0c09 	orr.w	ip, r1, r9
        GPIOx->AFR[position >> 3U] = temp;
 800416a:	f8c8 c020 	str.w	ip, [r8, #32]
 800416e:	e734      	b.n	8003fda <HAL_GPIO_Init+0x4a>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004170:	9900      	ldr	r1, [sp, #0]
      temp = GPIOx->PUPDR;
 8004172:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004176:	6889      	ldr	r1, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004178:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800417c:	fa01 fc07 	lsl.w	ip, r1, r7
 8004180:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8004184:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004188:	e727      	b.n	8003fda <HAL_GPIO_Init+0x4a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800418a:	f04f 0c03 	mov.w	ip, #3
 800418e:	fa0c f707 	lsl.w	r7, ip, r7
 8004192:	433a      	orrs	r2, r7
 8004194:	e77c      	b.n	8004090 <HAL_GPIO_Init+0x100>
 8004196:	f04f 0c01 	mov.w	ip, #1
 800419a:	fa0c f707 	lsl.w	r7, ip, r7
 800419e:	433a      	orrs	r2, r7
 80041a0:	e776      	b.n	8004090 <HAL_GPIO_Init+0x100>
 80041a2:	f04f 0c02 	mov.w	ip, #2
 80041a6:	fa0c f707 	lsl.w	r7, ip, r7
 80041aa:	433a      	orrs	r2, r7
 80041ac:	e770      	b.n	8004090 <HAL_GPIO_Init+0x100>
 80041ae:	f04f 0c06 	mov.w	ip, #6
 80041b2:	fa0c f707 	lsl.w	r7, ip, r7
 80041b6:	433a      	orrs	r2, r7
 80041b8:	e76a      	b.n	8004090 <HAL_GPIO_Init+0x100>
 80041ba:	f04f 0c04 	mov.w	ip, #4
 80041be:	fa0c f707 	lsl.w	r7, ip, r7
 80041c2:	433a      	orrs	r2, r7
 80041c4:	e764      	b.n	8004090 <HAL_GPIO_Init+0x100>
 80041c6:	f04f 0c05 	mov.w	ip, #5
 80041ca:	fa0c f707 	lsl.w	r7, ip, r7
 80041ce:	433a      	orrs	r2, r7
 80041d0:	e75e      	b.n	8004090 <HAL_GPIO_Init+0x100>
 80041d2:	f04f 0c07 	mov.w	ip, #7
 80041d6:	fa0c f707 	lsl.w	r7, ip, r7
 80041da:	433a      	orrs	r2, r7
 80041dc:	e758      	b.n	8004090 <HAL_GPIO_Init+0x100>
 80041de:	f04f 0c08 	mov.w	ip, #8
 80041e2:	fa0c f707 	lsl.w	r7, ip, r7
 80041e6:	433a      	orrs	r2, r7
 80041e8:	e752      	b.n	8004090 <HAL_GPIO_Init+0x100>
 80041ea:	bf00      	nop
 80041ec:	58024400 	.word	0x58024400
 80041f0:	58020000 	.word	0x58020000
 80041f4:	58020800 	.word	0x58020800
 80041f8:	58020c00 	.word	0x58020c00
 80041fc:	58021000 	.word	0x58021000
 8004200:	58021400 	.word	0x58021400
 8004204:	58021800 	.word	0x58021800
 8004208:	58021c00 	.word	0x58021c00
 800420c:	58022000 	.word	0x58022000
 8004210:	58022400 	.word	0x58022400

08004214 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004214:	b902      	cbnz	r2, 8004218 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004216:	0409      	lsls	r1, r1, #16
 8004218:	6181      	str	r1, [r0, #24]
  }
}
 800421a:	4770      	bx	lr

0800421c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800421c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800421e:	4c10      	ldr	r4, [pc, #64]	@ (8004260 <HAL_PWREx_ConfigSupply+0x44>)
 8004220:	68e3      	ldr	r3, [r4, #12]
 8004222:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004226:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004228:	d105      	bne.n	8004236 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	1a18      	subs	r0, r3, r0
 8004230:	bf18      	it	ne
 8004232:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8004234:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004236:	f023 0307 	bic.w	r3, r3, #7
 800423a:	4303      	orrs	r3, r0
 800423c:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 800423e:	f7fd fd3d 	bl	8001cbc <HAL_GetTick>
 8004242:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004244:	e005      	b.n	8004252 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004246:	f7fd fd39 	bl	8001cbc <HAL_GetTick>
 800424a:	1b40      	subs	r0, r0, r5
 800424c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004250:	d804      	bhi.n	800425c <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004252:	6863      	ldr	r3, [r4, #4]
 8004254:	049b      	lsls	r3, r3, #18
 8004256:	d5f6      	bpl.n	8004246 <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 8004258:	2000      	movs	r0, #0
}
 800425a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800425c:	2001      	movs	r0, #1
}
 800425e:	bd38      	pop	{r3, r4, r5, pc}
 8004260:	58024800 	.word	0x58024800

08004264 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004264:	4b33      	ldr	r3, [pc, #204]	@ (8004334 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8004266:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004268:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800426a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800426c:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 800426e:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004272:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004274:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8004278:	d036      	beq.n	80042e8 <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800427a:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800427e:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004282:	f001 0103 	and.w	r1, r1, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004286:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800428a:	fb05 f202 	mul.w	r2, r5, r2
 800428e:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004290:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004294:	ee06 2a90 	vmov	s13, r2
 8004298:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 800429c:	d002      	beq.n	80042a4 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 800429e:	2902      	cmp	r1, #2
 80042a0:	d042      	beq.n	8004328 <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 80042a2:	b319      	cbz	r1, 80042ec <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042a4:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8004338 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 80042a8:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80042ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b2:	ee07 3a90 	vmov	s15, r3
 80042b6:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80042ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042c2:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80042c6:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80042ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004334 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 80042cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ce:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80042d2:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80042d4:	ee07 3a10 	vmov	s14, r3
 80042d8:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80042dc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80042e0:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80042e4:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 80042e8:	bc30      	pop	{r4, r5}
 80042ea:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	0692      	lsls	r2, r2, #26
 80042f0:	d51d      	bpl.n	800432e <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042f2:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042f4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042f8:	4a10      	ldr	r2, [pc, #64]	@ (800433c <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042fc:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004300:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004304:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004306:	ee07 3a90 	vmov	s15, r3
 800430a:	ee06 2a10 	vmov	s12, r2
 800430e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004312:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004316:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800431a:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800431e:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8004322:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004326:	e7d0      	b.n	80042ca <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004328:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004340 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 800432c:	e7bc      	b.n	80042a8 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800432e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004344 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 8004332:	e7b9      	b.n	80042a8 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8004334:	58024400 	.word	0x58024400
 8004338:	4a742400 	.word	0x4a742400
 800433c:	03d09000 	.word	0x03d09000
 8004340:	4bbebc20 	.word	0x4bbebc20
 8004344:	4c742400 	.word	0x4c742400

08004348 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004348:	2800      	cmp	r0, #0
 800434a:	f000 82e9 	beq.w	8004920 <HAL_RCC_OscConfig+0x5d8>
{
 800434e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004350:	6803      	ldr	r3, [r0, #0]
 8004352:	4604      	mov	r4, r0
 8004354:	07d9      	lsls	r1, r3, #31
 8004356:	d52e      	bpl.n	80043b6 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004358:	4997      	ldr	r1, [pc, #604]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
 800435a:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800435c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800435e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004362:	2a10      	cmp	r2, #16
 8004364:	f000 80ee 	beq.w	8004544 <HAL_RCC_OscConfig+0x1fc>
 8004368:	2a18      	cmp	r2, #24
 800436a:	f000 80e6 	beq.w	800453a <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800436e:	6863      	ldr	r3, [r4, #4]
 8004370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004374:	f000 8111 	beq.w	800459a <HAL_RCC_OscConfig+0x252>
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 8167 	beq.w	800464c <HAL_RCC_OscConfig+0x304>
 800437e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004382:	4b8d      	ldr	r3, [pc, #564]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	f000 828a 	beq.w	800489e <HAL_RCC_OscConfig+0x556>
 800438a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004396:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004398:	f7fd fc90 	bl	8001cbc <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800439c:	4e86      	ldr	r6, [pc, #536]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 800439e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043a0:	e005      	b.n	80043ae <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043a2:	f7fd fc8b 	bl	8001cbc <HAL_GetTick>
 80043a6:	1b40      	subs	r0, r0, r5
 80043a8:	2864      	cmp	r0, #100	@ 0x64
 80043aa:	f200 814d 	bhi.w	8004648 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043ae:	6833      	ldr	r3, [r6, #0]
 80043b0:	039b      	lsls	r3, r3, #14
 80043b2:	d5f6      	bpl.n	80043a2 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043b4:	6823      	ldr	r3, [r4, #0]
 80043b6:	079d      	lsls	r5, r3, #30
 80043b8:	d470      	bmi.n	800449c <HAL_RCC_OscConfig+0x154>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80043ba:	06d9      	lsls	r1, r3, #27
 80043bc:	d533      	bpl.n	8004426 <HAL_RCC_OscConfig+0xde>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043be:	4a7e      	ldr	r2, [pc, #504]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
 80043c0:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80043c2:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80043c8:	2b08      	cmp	r3, #8
 80043ca:	f000 80cb 	beq.w	8004564 <HAL_RCC_OscConfig+0x21c>
 80043ce:	2b18      	cmp	r3, #24
 80043d0:	f000 80c3 	beq.w	800455a <HAL_RCC_OscConfig+0x212>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80043d4:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 80043d6:	4d78      	ldr	r5, [pc, #480]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80043d8:	2b00      	cmp	r3, #0
 80043da:	f000 816f 	beq.w	80046bc <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_CSI_ENABLE();
 80043de:	682b      	ldr	r3, [r5, #0]
 80043e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043e4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80043e6:	f7fd fc69 	bl	8001cbc <HAL_GetTick>
 80043ea:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80043ec:	e005      	b.n	80043fa <HAL_RCC_OscConfig+0xb2>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80043ee:	f7fd fc65 	bl	8001cbc <HAL_GetTick>
 80043f2:	1b80      	subs	r0, r0, r6
 80043f4:	2802      	cmp	r0, #2
 80043f6:	f200 8127 	bhi.w	8004648 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80043fa:	682b      	ldr	r3, [r5, #0]
 80043fc:	05db      	lsls	r3, r3, #23
 80043fe:	d5f6      	bpl.n	80043ee <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004400:	f7fd fc62 	bl	8001cc8 <HAL_GetREVID>
 8004404:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004408:	4298      	cmp	r0, r3
 800440a:	f200 8269 	bhi.w	80048e0 <HAL_RCC_OscConfig+0x598>
 800440e:	6a22      	ldr	r2, [r4, #32]
 8004410:	686b      	ldr	r3, [r5, #4]
 8004412:	2a20      	cmp	r2, #32
 8004414:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004418:	bf0c      	ite	eq
 800441a:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 800441e:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8004422:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004424:	6823      	ldr	r3, [r4, #0]
 8004426:	071d      	lsls	r5, r3, #28
 8004428:	d516      	bpl.n	8004458 <HAL_RCC_OscConfig+0x110>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800442a:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800442c:	4d62      	ldr	r5, [pc, #392]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800442e:	2b00      	cmp	r3, #0
 8004430:	f000 8122 	beq.w	8004678 <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_LSI_ENABLE();
 8004434:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004436:	f043 0301 	orr.w	r3, r3, #1
 800443a:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 800443c:	f7fd fc3e 	bl	8001cbc <HAL_GetTick>
 8004440:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004442:	e005      	b.n	8004450 <HAL_RCC_OscConfig+0x108>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004444:	f7fd fc3a 	bl	8001cbc <HAL_GetTick>
 8004448:	1b80      	subs	r0, r0, r6
 800444a:	2802      	cmp	r0, #2
 800444c:	f200 80fc 	bhi.w	8004648 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004450:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004452:	0798      	lsls	r0, r3, #30
 8004454:	d5f6      	bpl.n	8004444 <HAL_RCC_OscConfig+0xfc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004456:	6823      	ldr	r3, [r4, #0]
 8004458:	069a      	lsls	r2, r3, #26
 800445a:	d516      	bpl.n	800448a <HAL_RCC_OscConfig+0x142>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800445c:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 800445e:	4d56      	ldr	r5, [pc, #344]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 811a 	beq.w	800469a <HAL_RCC_OscConfig+0x352>
      __HAL_RCC_HSI48_ENABLE();
 8004466:	682b      	ldr	r3, [r5, #0]
 8004468:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800446c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800446e:	f7fd fc25 	bl	8001cbc <HAL_GetTick>
 8004472:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004474:	e005      	b.n	8004482 <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004476:	f7fd fc21 	bl	8001cbc <HAL_GetTick>
 800447a:	1b80      	subs	r0, r0, r6
 800447c:	2802      	cmp	r0, #2
 800447e:	f200 80e3 	bhi.w	8004648 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004482:	682b      	ldr	r3, [r5, #0]
 8004484:	049f      	lsls	r7, r3, #18
 8004486:	d5f6      	bpl.n	8004476 <HAL_RCC_OscConfig+0x12e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004488:	6823      	ldr	r3, [r4, #0]
 800448a:	0759      	lsls	r1, r3, #29
 800448c:	f100 808b 	bmi.w	80045a6 <HAL_RCC_OscConfig+0x25e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004490:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004492:	2b00      	cmp	r3, #0
 8004494:	f040 80bf 	bne.w	8004616 <HAL_RCC_OscConfig+0x2ce>
  return HAL_OK;
 8004498:	2000      	movs	r0, #0
}
 800449a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800449c:	4a46      	ldr	r2, [pc, #280]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
 800449e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80044a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80044a2:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80044a6:	d12d      	bne.n	8004504 <HAL_RCC_OscConfig+0x1bc>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044a8:	4b43      	ldr	r3, [pc, #268]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044aa:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	0759      	lsls	r1, r3, #29
 80044b0:	d501      	bpl.n	80044b6 <HAL_RCC_OscConfig+0x16e>
 80044b2:	2a00      	cmp	r2, #0
 80044b4:	d04f      	beq.n	8004556 <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80044b6:	4d40      	ldr	r5, [pc, #256]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
 80044b8:	682b      	ldr	r3, [r5, #0]
 80044ba:	f023 0319 	bic.w	r3, r3, #25
 80044be:	4313      	orrs	r3, r2
 80044c0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80044c2:	f7fd fbfb 	bl	8001cbc <HAL_GetTick>
 80044c6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044c8:	e005      	b.n	80044d6 <HAL_RCC_OscConfig+0x18e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044ca:	f7fd fbf7 	bl	8001cbc <HAL_GetTick>
 80044ce:	1b80      	subs	r0, r0, r6
 80044d0:	2802      	cmp	r0, #2
 80044d2:	f200 80b9 	bhi.w	8004648 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044d6:	682b      	ldr	r3, [r5, #0]
 80044d8:	075b      	lsls	r3, r3, #29
 80044da:	d5f6      	bpl.n	80044ca <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044dc:	f7fd fbf4 	bl	8001cc8 <HAL_GetREVID>
 80044e0:	f241 0303 	movw	r3, #4099	@ 0x1003
 80044e4:	4298      	cmp	r0, r3
 80044e6:	f200 8110 	bhi.w	800470a <HAL_RCC_OscConfig+0x3c2>
 80044ea:	6922      	ldr	r2, [r4, #16]
 80044ec:	686b      	ldr	r3, [r5, #4]
 80044ee:	2a40      	cmp	r2, #64	@ 0x40
 80044f0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80044f4:	bf0c      	ite	eq
 80044f6:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 80044fa:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 80044fe:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004500:	6823      	ldr	r3, [r4, #0]
 8004502:	e75a      	b.n	80043ba <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004504:	2b18      	cmp	r3, #24
 8004506:	f000 80fc 	beq.w	8004702 <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800450a:	4d2b      	ldr	r5, [pc, #172]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800450c:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800450e:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004510:	2a00      	cmp	r2, #0
 8004512:	f000 80e5 	beq.w	80046e0 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004516:	f023 0319 	bic.w	r3, r3, #25
 800451a:	4313      	orrs	r3, r2
 800451c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800451e:	f7fd fbcd 	bl	8001cbc <HAL_GetTick>
 8004522:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004524:	e005      	b.n	8004532 <HAL_RCC_OscConfig+0x1ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004526:	f7fd fbc9 	bl	8001cbc <HAL_GetTick>
 800452a:	1b80      	subs	r0, r0, r6
 800452c:	2802      	cmp	r0, #2
 800452e:	f200 808b 	bhi.w	8004648 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004532:	682b      	ldr	r3, [r5, #0]
 8004534:	075f      	lsls	r7, r3, #29
 8004536:	d5f6      	bpl.n	8004526 <HAL_RCC_OscConfig+0x1de>
 8004538:	e7d0      	b.n	80044dc <HAL_RCC_OscConfig+0x194>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800453a:	f001 0103 	and.w	r1, r1, #3
 800453e:	2902      	cmp	r1, #2
 8004540:	f47f af15 	bne.w	800436e <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004544:	4a1c      	ldr	r2, [pc, #112]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
 8004546:	6812      	ldr	r2, [r2, #0]
 8004548:	0392      	lsls	r2, r2, #14
 800454a:	f57f af34 	bpl.w	80043b6 <HAL_RCC_OscConfig+0x6e>
 800454e:	6862      	ldr	r2, [r4, #4]
 8004550:	2a00      	cmp	r2, #0
 8004552:	f47f af30 	bne.w	80043b6 <HAL_RCC_OscConfig+0x6e>
    return HAL_ERROR;
 8004556:	2001      	movs	r0, #1
}
 8004558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800455a:	f002 0203 	and.w	r2, r2, #3
 800455e:	2a01      	cmp	r2, #1
 8004560:	f47f af38 	bne.w	80043d4 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004564:	4b14      	ldr	r3, [pc, #80]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	05da      	lsls	r2, r3, #23
 800456a:	d502      	bpl.n	8004572 <HAL_RCC_OscConfig+0x22a>
 800456c:	69e3      	ldr	r3, [r4, #28]
 800456e:	2b80      	cmp	r3, #128	@ 0x80
 8004570:	d1f1      	bne.n	8004556 <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004572:	f7fd fba9 	bl	8001cc8 <HAL_GetREVID>
 8004576:	f241 0303 	movw	r3, #4099	@ 0x1003
 800457a:	4298      	cmp	r0, r3
 800457c:	f200 80ce 	bhi.w	800471c <HAL_RCC_OscConfig+0x3d4>
 8004580:	6a22      	ldr	r2, [r4, #32]
 8004582:	2a20      	cmp	r2, #32
 8004584:	f000 81bb 	beq.w	80048fe <HAL_RCC_OscConfig+0x5b6>
 8004588:	490b      	ldr	r1, [pc, #44]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
 800458a:	684b      	ldr	r3, [r1, #4]
 800458c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004590:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8004594:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004596:	6823      	ldr	r3, [r4, #0]
 8004598:	e745      	b.n	8004426 <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800459a:	4a07      	ldr	r2, [pc, #28]	@ (80045b8 <HAL_RCC_OscConfig+0x270>)
 800459c:	6813      	ldr	r3, [r2, #0]
 800459e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045a2:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045a4:	e6f8      	b.n	8004398 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 80045a6:	4d05      	ldr	r5, [pc, #20]	@ (80045bc <HAL_RCC_OscConfig+0x274>)
 80045a8:	682b      	ldr	r3, [r5, #0]
 80045aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ae:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80045b0:	f7fd fb84 	bl	8001cbc <HAL_GetTick>
 80045b4:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x282>
 80045b8:	58024400 	.word	0x58024400
 80045bc:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045c0:	f7fd fb7c 	bl	8001cbc <HAL_GetTick>
 80045c4:	1b80      	subs	r0, r0, r6
 80045c6:	2864      	cmp	r0, #100	@ 0x64
 80045c8:	d83e      	bhi.n	8004648 <HAL_RCC_OscConfig+0x300>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045ca:	682b      	ldr	r3, [r5, #0]
 80045cc:	05da      	lsls	r2, r3, #23
 80045ce:	d5f7      	bpl.n	80045c0 <HAL_RCC_OscConfig+0x278>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045d0:	68a3      	ldr	r3, [r4, #8]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	f000 818d 	beq.w	80048f2 <HAL_RCC_OscConfig+0x5aa>
 80045d8:	2b00      	cmp	r3, #0
 80045da:	f000 8168 	beq.w	80048ae <HAL_RCC_OscConfig+0x566>
 80045de:	2b05      	cmp	r3, #5
 80045e0:	4b85      	ldr	r3, [pc, #532]	@ (80047f8 <HAL_RCC_OscConfig+0x4b0>)
 80045e2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80045e4:	f000 8194 	beq.w	8004910 <HAL_RCC_OscConfig+0x5c8>
 80045e8:	f022 0201 	bic.w	r2, r2, #1
 80045ec:	671a      	str	r2, [r3, #112]	@ 0x70
 80045ee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80045f0:	f022 0204 	bic.w	r2, r2, #4
 80045f4:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80045f6:	f7fd fb61 	bl	8001cbc <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80045fa:	4e7f      	ldr	r6, [pc, #508]	@ (80047f8 <HAL_RCC_OscConfig+0x4b0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045fc:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8004600:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004602:	e004      	b.n	800460e <HAL_RCC_OscConfig+0x2c6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004604:	f7fd fb5a 	bl	8001cbc <HAL_GetTick>
 8004608:	1b40      	subs	r0, r0, r5
 800460a:	42b8      	cmp	r0, r7
 800460c:	d81c      	bhi.n	8004648 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800460e:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8004610:	079b      	lsls	r3, r3, #30
 8004612:	d5f7      	bpl.n	8004604 <HAL_RCC_OscConfig+0x2bc>
 8004614:	e73c      	b.n	8004490 <HAL_RCC_OscConfig+0x148>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004616:	4d78      	ldr	r5, [pc, #480]	@ (80047f8 <HAL_RCC_OscConfig+0x4b0>)
 8004618:	692a      	ldr	r2, [r5, #16]
 800461a:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800461e:	2a18      	cmp	r2, #24
 8004620:	f000 80f0 	beq.w	8004804 <HAL_RCC_OscConfig+0x4bc>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004624:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8004626:	682b      	ldr	r3, [r5, #0]
 8004628:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800462c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800462e:	d07f      	beq.n	8004730 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 8004630:	f7fd fb44 	bl	8001cbc <HAL_GetTick>
 8004634:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004636:	682b      	ldr	r3, [r5, #0]
 8004638:	019b      	lsls	r3, r3, #6
 800463a:	f57f af2d 	bpl.w	8004498 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463e:	f7fd fb3d 	bl	8001cbc <HAL_GetTick>
 8004642:	1b00      	subs	r0, r0, r4
 8004644:	2802      	cmp	r0, #2
 8004646:	d9f6      	bls.n	8004636 <HAL_RCC_OscConfig+0x2ee>
            return HAL_TIMEOUT;
 8004648:	2003      	movs	r0, #3
}
 800464a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800464c:	4d6a      	ldr	r5, [pc, #424]	@ (80047f8 <HAL_RCC_OscConfig+0x4b0>)
 800464e:	682b      	ldr	r3, [r5, #0]
 8004650:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004654:	602b      	str	r3, [r5, #0]
 8004656:	682b      	ldr	r3, [r5, #0]
 8004658:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800465c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800465e:	f7fd fb2d 	bl	8001cbc <HAL_GetTick>
 8004662:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004664:	e004      	b.n	8004670 <HAL_RCC_OscConfig+0x328>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004666:	f7fd fb29 	bl	8001cbc <HAL_GetTick>
 800466a:	1b80      	subs	r0, r0, r6
 800466c:	2864      	cmp	r0, #100	@ 0x64
 800466e:	d8eb      	bhi.n	8004648 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004670:	682b      	ldr	r3, [r5, #0]
 8004672:	039f      	lsls	r7, r3, #14
 8004674:	d4f7      	bmi.n	8004666 <HAL_RCC_OscConfig+0x31e>
 8004676:	e69d      	b.n	80043b4 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 8004678:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800467a:	f023 0301 	bic.w	r3, r3, #1
 800467e:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8004680:	f7fd fb1c 	bl	8001cbc <HAL_GetTick>
 8004684:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004686:	e004      	b.n	8004692 <HAL_RCC_OscConfig+0x34a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004688:	f7fd fb18 	bl	8001cbc <HAL_GetTick>
 800468c:	1b80      	subs	r0, r0, r6
 800468e:	2802      	cmp	r0, #2
 8004690:	d8da      	bhi.n	8004648 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004692:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004694:	0799      	lsls	r1, r3, #30
 8004696:	d4f7      	bmi.n	8004688 <HAL_RCC_OscConfig+0x340>
 8004698:	e6dd      	b.n	8004456 <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_HSI48_DISABLE();
 800469a:	682b      	ldr	r3, [r5, #0]
 800469c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046a0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80046a2:	f7fd fb0b 	bl	8001cbc <HAL_GetTick>
 80046a6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80046a8:	e004      	b.n	80046b4 <HAL_RCC_OscConfig+0x36c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046aa:	f7fd fb07 	bl	8001cbc <HAL_GetTick>
 80046ae:	1b80      	subs	r0, r0, r6
 80046b0:	2802      	cmp	r0, #2
 80046b2:	d8c9      	bhi.n	8004648 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80046b4:	682b      	ldr	r3, [r5, #0]
 80046b6:	0498      	lsls	r0, r3, #18
 80046b8:	d4f7      	bmi.n	80046aa <HAL_RCC_OscConfig+0x362>
 80046ba:	e6e5      	b.n	8004488 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_CSI_DISABLE();
 80046bc:	682b      	ldr	r3, [r5, #0]
 80046be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046c2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80046c4:	f7fd fafa 	bl	8001cbc <HAL_GetTick>
 80046c8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80046ca:	e004      	b.n	80046d6 <HAL_RCC_OscConfig+0x38e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80046cc:	f7fd faf6 	bl	8001cbc <HAL_GetTick>
 80046d0:	1b80      	subs	r0, r0, r6
 80046d2:	2802      	cmp	r0, #2
 80046d4:	d8b8      	bhi.n	8004648 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80046d6:	682b      	ldr	r3, [r5, #0]
 80046d8:	05df      	lsls	r7, r3, #23
 80046da:	d4f7      	bmi.n	80046cc <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	e6a2      	b.n	8004426 <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 80046e0:	f023 0301 	bic.w	r3, r3, #1
 80046e4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80046e6:	f7fd fae9 	bl	8001cbc <HAL_GetTick>
 80046ea:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80046ec:	e004      	b.n	80046f8 <HAL_RCC_OscConfig+0x3b0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ee:	f7fd fae5 	bl	8001cbc <HAL_GetTick>
 80046f2:	1b80      	subs	r0, r0, r6
 80046f4:	2802      	cmp	r0, #2
 80046f6:	d8a7      	bhi.n	8004648 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80046f8:	682b      	ldr	r3, [r5, #0]
 80046fa:	0758      	lsls	r0, r3, #29
 80046fc:	d4f7      	bmi.n	80046ee <HAL_RCC_OscConfig+0x3a6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80046fe:	6823      	ldr	r3, [r4, #0]
 8004700:	e65b      	b.n	80043ba <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004702:	0790      	lsls	r0, r2, #30
 8004704:	f47f af01 	bne.w	800450a <HAL_RCC_OscConfig+0x1c2>
 8004708:	e6ce      	b.n	80044a8 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800470a:	686b      	ldr	r3, [r5, #4]
 800470c:	6922      	ldr	r2, [r4, #16]
 800470e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004712:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004716:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004718:	6823      	ldr	r3, [r4, #0]
 800471a:	e64e      	b.n	80043ba <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800471c:	4a36      	ldr	r2, [pc, #216]	@ (80047f8 <HAL_RCC_OscConfig+0x4b0>)
 800471e:	6a21      	ldr	r1, [r4, #32]
 8004720:	68d3      	ldr	r3, [r2, #12]
 8004722:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8004726:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800472a:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800472c:	6823      	ldr	r3, [r4, #0]
 800472e:	e67a      	b.n	8004426 <HAL_RCC_OscConfig+0xde>
        tickstart = HAL_GetTick();
 8004730:	f7fd fac4 	bl	8001cbc <HAL_GetTick>
 8004734:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004736:	e004      	b.n	8004742 <HAL_RCC_OscConfig+0x3fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004738:	f7fd fac0 	bl	8001cbc <HAL_GetTick>
 800473c:	1b80      	subs	r0, r0, r6
 800473e:	2802      	cmp	r0, #2
 8004740:	d882      	bhi.n	8004648 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004742:	682b      	ldr	r3, [r5, #0]
 8004744:	0199      	lsls	r1, r3, #6
 8004746:	d4f7      	bmi.n	8004738 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004748:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800474a:	4b2c      	ldr	r3, [pc, #176]	@ (80047fc <HAL_RCC_OscConfig+0x4b4>)
 800474c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800474e:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004750:	492b      	ldr	r1, [pc, #172]	@ (8004800 <HAL_RCC_OscConfig+0x4b8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004752:	4e29      	ldr	r6, [pc, #164]	@ (80047f8 <HAL_RCC_OscConfig+0x4b0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004754:	4313      	orrs	r3, r2
 8004756:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004758:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800475c:	62ab      	str	r3, [r5, #40]	@ 0x28
 800475e:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8004762:	3b01      	subs	r3, #1
 8004764:	3a01      	subs	r2, #1
 8004766:	025b      	lsls	r3, r3, #9
 8004768:	0412      	lsls	r2, r2, #16
 800476a:	b29b      	uxth	r3, r3
 800476c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004770:	4313      	orrs	r3, r2
 8004772:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004774:	3a01      	subs	r2, #1
 8004776:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800477a:	4313      	orrs	r3, r2
 800477c:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800477e:	3a01      	subs	r2, #1
 8004780:	0612      	lsls	r2, r2, #24
 8004782:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004786:	4313      	orrs	r3, r2
 8004788:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800478a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800478c:	f023 0301 	bic.w	r3, r3, #1
 8004790:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004792:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8004794:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8004796:	4011      	ands	r1, r2
 8004798:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800479c:	6369      	str	r1, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800479e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047a0:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80047a2:	f023 030c 	bic.w	r3, r3, #12
 80047a6:	4313      	orrs	r3, r2
 80047a8:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80047aa:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047ac:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80047ae:	f023 0302 	bic.w	r3, r3, #2
 80047b2:	4313      	orrs	r3, r2
 80047b4:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80047b6:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047bc:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047be:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047c4:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80047c6:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047cc:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 80047ce:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047d0:	f043 0301 	orr.w	r3, r3, #1
 80047d4:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 80047d6:	682b      	ldr	r3, [r5, #0]
 80047d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047dc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80047de:	f7fd fa6d 	bl	8001cbc <HAL_GetTick>
 80047e2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047e4:	6833      	ldr	r3, [r6, #0]
 80047e6:	019a      	lsls	r2, r3, #6
 80047e8:	f53f ae56 	bmi.w	8004498 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047ec:	f7fd fa66 	bl	8001cbc <HAL_GetTick>
 80047f0:	1b00      	subs	r0, r0, r4
 80047f2:	2802      	cmp	r0, #2
 80047f4:	d9f6      	bls.n	80047e4 <HAL_RCC_OscConfig+0x49c>
 80047f6:	e727      	b.n	8004648 <HAL_RCC_OscConfig+0x300>
 80047f8:	58024400 	.word	0x58024400
 80047fc:	fffffc0c 	.word	0xfffffc0c
 8004800:	ffff0007 	.word	0xffff0007
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004804:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004806:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004808:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800480a:	f43f aea4 	beq.w	8004556 <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800480e:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004812:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004814:	428b      	cmp	r3, r1
 8004816:	f47f ae9e 	bne.w	8004556 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800481a:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800481e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004820:	429a      	cmp	r2, r3
 8004822:	f47f ae98 	bne.w	8004556 <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004826:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004828:	f3c0 0208 	ubfx	r2, r0, #0, #9
 800482c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800482e:	429a      	cmp	r2, r3
 8004830:	f47f ae91 	bne.w	8004556 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004834:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004836:	f3c0 2246 	ubfx	r2, r0, #9, #7
 800483a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800483c:	429a      	cmp	r2, r3
 800483e:	f47f ae8a 	bne.w	8004556 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004842:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004844:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8004848:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800484a:	429a      	cmp	r2, r3
 800484c:	f47f ae83 	bne.w	8004556 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004850:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004852:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8004856:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004858:	4298      	cmp	r0, r3
 800485a:	f47f ae7c 	bne.w	8004556 <HAL_RCC_OscConfig+0x20e>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800485e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004860:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004862:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004866:	429a      	cmp	r2, r3
 8004868:	f43f ae16 	beq.w	8004498 <HAL_RCC_OscConfig+0x150>
          __HAL_RCC_PLLFRACN_DISABLE();
 800486c:	4a2d      	ldr	r2, [pc, #180]	@ (8004924 <HAL_RCC_OscConfig+0x5dc>)
 800486e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004870:	f023 0301 	bic.w	r3, r3, #1
 8004874:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8004876:	f7fd fa21 	bl	8001cbc <HAL_GetTick>
 800487a:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800487c:	f7fd fa1e 	bl	8001cbc <HAL_GetTick>
 8004880:	42a8      	cmp	r0, r5
 8004882:	d0fb      	beq.n	800487c <HAL_RCC_OscConfig+0x534>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004884:	4a27      	ldr	r2, [pc, #156]	@ (8004924 <HAL_RCC_OscConfig+0x5dc>)
 8004886:	4b28      	ldr	r3, [pc, #160]	@ (8004928 <HAL_RCC_OscConfig+0x5e0>)
 8004888:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 800488a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800488c:	4003      	ands	r3, r0
 800488e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004892:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8004894:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004896:	f043 0301 	orr.w	r3, r3, #1
 800489a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800489c:	e5fc      	b.n	8004498 <HAL_RCC_OscConfig+0x150>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800489e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80048aa:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048ac:	e574      	b.n	8004398 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048ae:	4d1d      	ldr	r5, [pc, #116]	@ (8004924 <HAL_RCC_OscConfig+0x5dc>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048b0:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048b4:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80048b6:	f023 0301 	bic.w	r3, r3, #1
 80048ba:	672b      	str	r3, [r5, #112]	@ 0x70
 80048bc:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80048be:	f023 0304 	bic.w	r3, r3, #4
 80048c2:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80048c4:	f7fd f9fa 	bl	8001cbc <HAL_GetTick>
 80048c8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048ca:	e005      	b.n	80048d8 <HAL_RCC_OscConfig+0x590>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048cc:	f7fd f9f6 	bl	8001cbc <HAL_GetTick>
 80048d0:	1b80      	subs	r0, r0, r6
 80048d2:	42b8      	cmp	r0, r7
 80048d4:	f63f aeb8 	bhi.w	8004648 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048d8:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80048da:	0798      	lsls	r0, r3, #30
 80048dc:	d4f6      	bmi.n	80048cc <HAL_RCC_OscConfig+0x584>
 80048de:	e5d7      	b.n	8004490 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80048e0:	68eb      	ldr	r3, [r5, #12]
 80048e2:	6a22      	ldr	r2, [r4, #32]
 80048e4:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80048e8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80048ec:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048ee:	6823      	ldr	r3, [r4, #0]
 80048f0:	e599      	b.n	8004426 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048f2:	4a0c      	ldr	r2, [pc, #48]	@ (8004924 <HAL_RCC_OscConfig+0x5dc>)
 80048f4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80048f6:	f043 0301 	orr.w	r3, r3, #1
 80048fa:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048fc:	e67b      	b.n	80045f6 <HAL_RCC_OscConfig+0x2ae>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80048fe:	4a09      	ldr	r2, [pc, #36]	@ (8004924 <HAL_RCC_OscConfig+0x5dc>)
 8004900:	6853      	ldr	r3, [r2, #4]
 8004902:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004906:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800490a:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800490c:	6823      	ldr	r3, [r4, #0]
 800490e:	e58a      	b.n	8004426 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004910:	f042 0204 	orr.w	r2, r2, #4
 8004914:	671a      	str	r2, [r3, #112]	@ 0x70
 8004916:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004918:	f042 0201 	orr.w	r2, r2, #1
 800491c:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800491e:	e66a      	b.n	80045f6 <HAL_RCC_OscConfig+0x2ae>
    return HAL_ERROR;
 8004920:	2001      	movs	r0, #1
}
 8004922:	4770      	bx	lr
 8004924:	58024400 	.word	0x58024400
 8004928:	ffff0007 	.word	0xffff0007

0800492c <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800492c:	4a0c      	ldr	r2, [pc, #48]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x34>)
 800492e:	6913      	ldr	r3, [r2, #16]
 8004930:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004934:	2b10      	cmp	r3, #16
 8004936:	d004      	beq.n	8004942 <HAL_RCC_GetSysClockFreq+0x16>
 8004938:	2b18      	cmp	r3, #24
 800493a:	d00d      	beq.n	8004958 <HAL_RCC_GetSysClockFreq+0x2c>
 800493c:	b11b      	cbz	r3, 8004946 <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 800493e:	4809      	ldr	r0, [pc, #36]	@ (8004964 <HAL_RCC_GetSysClockFreq+0x38>)
 8004940:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004942:	4809      	ldr	r0, [pc, #36]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004944:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004946:	6813      	ldr	r3, [r2, #0]
 8004948:	069b      	lsls	r3, r3, #26
 800494a:	d507      	bpl.n	800495c <HAL_RCC_GetSysClockFreq+0x30>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800494c:	6813      	ldr	r3, [r2, #0]
 800494e:	4807      	ldr	r0, [pc, #28]	@ (800496c <HAL_RCC_GetSysClockFreq+0x40>)
 8004950:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004954:	40d8      	lsrs	r0, r3
 8004956:	4770      	bx	lr
 8004958:	f7ff bc84 	b.w	8004264 <HAL_RCC_GetSysClockFreq.part.0>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800495c:	4803      	ldr	r0, [pc, #12]	@ (800496c <HAL_RCC_GetSysClockFreq+0x40>)
}
 800495e:	4770      	bx	lr
 8004960:	58024400 	.word	0x58024400
 8004964:	003d0900 	.word	0x003d0900
 8004968:	017d7840 	.word	0x017d7840
 800496c:	03d09000 	.word	0x03d09000

08004970 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004970:	2800      	cmp	r0, #0
 8004972:	f000 810e 	beq.w	8004b92 <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004976:	4a8d      	ldr	r2, [pc, #564]	@ (8004bac <HAL_RCC_ClockConfig+0x23c>)
 8004978:	6813      	ldr	r3, [r2, #0]
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	428b      	cmp	r3, r1
{
 8004980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004984:	4604      	mov	r4, r0
 8004986:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004988:	d20c      	bcs.n	80049a4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800498a:	6813      	ldr	r3, [r2, #0]
 800498c:	f023 030f 	bic.w	r3, r3, #15
 8004990:	430b      	orrs	r3, r1
 8004992:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004994:	6813      	ldr	r3, [r2, #0]
 8004996:	f003 030f 	and.w	r3, r3, #15
 800499a:	428b      	cmp	r3, r1
 800499c:	d002      	beq.n	80049a4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800499e:	2001      	movs	r0, #1
}
 80049a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	0758      	lsls	r0, r3, #29
 80049a8:	d50b      	bpl.n	80049c2 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80049aa:	4981      	ldr	r1, [pc, #516]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 80049ac:	6920      	ldr	r0, [r4, #16]
 80049ae:	698a      	ldr	r2, [r1, #24]
 80049b0:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80049b4:	4290      	cmp	r0, r2
 80049b6:	d904      	bls.n	80049c2 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80049b8:	698a      	ldr	r2, [r1, #24]
 80049ba:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80049be:	4302      	orrs	r2, r0
 80049c0:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049c2:	0719      	lsls	r1, r3, #28
 80049c4:	d50b      	bpl.n	80049de <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80049c6:	497a      	ldr	r1, [pc, #488]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 80049c8:	6960      	ldr	r0, [r4, #20]
 80049ca:	69ca      	ldr	r2, [r1, #28]
 80049cc:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80049d0:	4290      	cmp	r0, r2
 80049d2:	d904      	bls.n	80049de <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80049d4:	69ca      	ldr	r2, [r1, #28]
 80049d6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80049da:	4302      	orrs	r2, r0
 80049dc:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049de:	06da      	lsls	r2, r3, #27
 80049e0:	d50b      	bpl.n	80049fa <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80049e2:	4973      	ldr	r1, [pc, #460]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 80049e4:	69a0      	ldr	r0, [r4, #24]
 80049e6:	69ca      	ldr	r2, [r1, #28]
 80049e8:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80049ec:	4290      	cmp	r0, r2
 80049ee:	d904      	bls.n	80049fa <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80049f0:	69ca      	ldr	r2, [r1, #28]
 80049f2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049f6:	4302      	orrs	r2, r0
 80049f8:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80049fa:	069f      	lsls	r7, r3, #26
 80049fc:	d50b      	bpl.n	8004a16 <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80049fe:	496c      	ldr	r1, [pc, #432]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 8004a00:	69e0      	ldr	r0, [r4, #28]
 8004a02:	6a0a      	ldr	r2, [r1, #32]
 8004a04:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004a08:	4290      	cmp	r0, r2
 8004a0a:	d904      	bls.n	8004a16 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004a0c:	6a0a      	ldr	r2, [r1, #32]
 8004a0e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004a12:	4302      	orrs	r2, r0
 8004a14:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a16:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a18:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a1c:	f140 80ab 	bpl.w	8004b76 <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004a20:	4e63      	ldr	r6, [pc, #396]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 8004a22:	68e0      	ldr	r0, [r4, #12]
 8004a24:	69b1      	ldr	r1, [r6, #24]
 8004a26:	f001 010f 	and.w	r1, r1, #15
 8004a2a:	4288      	cmp	r0, r1
 8004a2c:	d904      	bls.n	8004a38 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a2e:	69b1      	ldr	r1, [r6, #24]
 8004a30:	f021 010f 	bic.w	r1, r1, #15
 8004a34:	4301      	orrs	r1, r0
 8004a36:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a38:	2a00      	cmp	r2, #0
 8004a3a:	d030      	beq.n	8004a9e <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004a3c:	4a5c      	ldr	r2, [pc, #368]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 8004a3e:	68a1      	ldr	r1, [r4, #8]
 8004a40:	6993      	ldr	r3, [r2, #24]
 8004a42:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004a46:	430b      	orrs	r3, r1
 8004a48:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a4a:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a4c:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a4e:	2902      	cmp	r1, #2
 8004a50:	f000 80a1 	beq.w	8004b96 <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a54:	2903      	cmp	r1, #3
 8004a56:	f000 8098 	beq.w	8004b8a <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004a5a:	2901      	cmp	r1, #1
 8004a5c:	f000 80a1 	beq.w	8004ba2 <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a60:	075f      	lsls	r7, r3, #29
 8004a62:	d59c      	bpl.n	800499e <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a64:	4e52      	ldr	r6, [pc, #328]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a66:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a6a:	6933      	ldr	r3, [r6, #16]
 8004a6c:	f023 0307 	bic.w	r3, r3, #7
 8004a70:	430b      	orrs	r3, r1
 8004a72:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 8004a74:	f7fd f922 	bl	8001cbc <HAL_GetTick>
 8004a78:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a7a:	e005      	b.n	8004a88 <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a7c:	f7fd f91e 	bl	8001cbc <HAL_GetTick>
 8004a80:	1bc0      	subs	r0, r0, r7
 8004a82:	4540      	cmp	r0, r8
 8004a84:	f200 808b 	bhi.w	8004b9e <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a88:	6933      	ldr	r3, [r6, #16]
 8004a8a:	6862      	ldr	r2, [r4, #4]
 8004a8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a90:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8004a94:	d1f2      	bne.n	8004a7c <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a96:	6823      	ldr	r3, [r4, #0]
 8004a98:	079e      	lsls	r6, r3, #30
 8004a9a:	d506      	bpl.n	8004aaa <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004a9c:	68e0      	ldr	r0, [r4, #12]
 8004a9e:	4944      	ldr	r1, [pc, #272]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 8004aa0:	698a      	ldr	r2, [r1, #24]
 8004aa2:	f002 020f 	and.w	r2, r2, #15
 8004aa6:	4282      	cmp	r2, r0
 8004aa8:	d869      	bhi.n	8004b7e <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004aaa:	4940      	ldr	r1, [pc, #256]	@ (8004bac <HAL_RCC_ClockConfig+0x23c>)
 8004aac:	680a      	ldr	r2, [r1, #0]
 8004aae:	f002 020f 	and.w	r2, r2, #15
 8004ab2:	42aa      	cmp	r2, r5
 8004ab4:	d90a      	bls.n	8004acc <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ab6:	680a      	ldr	r2, [r1, #0]
 8004ab8:	f022 020f 	bic.w	r2, r2, #15
 8004abc:	432a      	orrs	r2, r5
 8004abe:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ac0:	680a      	ldr	r2, [r1, #0]
 8004ac2:	f002 020f 	and.w	r2, r2, #15
 8004ac6:	42aa      	cmp	r2, r5
 8004ac8:	f47f af69 	bne.w	800499e <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004acc:	0758      	lsls	r0, r3, #29
 8004ace:	d50b      	bpl.n	8004ae8 <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004ad0:	4937      	ldr	r1, [pc, #220]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 8004ad2:	6920      	ldr	r0, [r4, #16]
 8004ad4:	698a      	ldr	r2, [r1, #24]
 8004ad6:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004ada:	4290      	cmp	r0, r2
 8004adc:	d204      	bcs.n	8004ae8 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004ade:	698a      	ldr	r2, [r1, #24]
 8004ae0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004ae4:	4302      	orrs	r2, r0
 8004ae6:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae8:	0719      	lsls	r1, r3, #28
 8004aea:	d50b      	bpl.n	8004b04 <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004aec:	4930      	ldr	r1, [pc, #192]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 8004aee:	6960      	ldr	r0, [r4, #20]
 8004af0:	69ca      	ldr	r2, [r1, #28]
 8004af2:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004af6:	4290      	cmp	r0, r2
 8004af8:	d204      	bcs.n	8004b04 <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004afa:	69ca      	ldr	r2, [r1, #28]
 8004afc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004b00:	4302      	orrs	r2, r0
 8004b02:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b04:	06da      	lsls	r2, r3, #27
 8004b06:	d50b      	bpl.n	8004b20 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004b08:	4929      	ldr	r1, [pc, #164]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 8004b0a:	69a0      	ldr	r0, [r4, #24]
 8004b0c:	69ca      	ldr	r2, [r1, #28]
 8004b0e:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004b12:	4290      	cmp	r0, r2
 8004b14:	d204      	bcs.n	8004b20 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004b16:	69ca      	ldr	r2, [r1, #28]
 8004b18:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b1c:	4302      	orrs	r2, r0
 8004b1e:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004b20:	069b      	lsls	r3, r3, #26
 8004b22:	d50b      	bpl.n	8004b3c <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004b24:	4a22      	ldr	r2, [pc, #136]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 8004b26:	69e1      	ldr	r1, [r4, #28]
 8004b28:	6a13      	ldr	r3, [r2, #32]
 8004b2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b2e:	4299      	cmp	r1, r3
 8004b30:	d204      	bcs.n	8004b3c <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004b32:	6a13      	ldr	r3, [r2, #32]
 8004b34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b38:	430b      	orrs	r3, r1
 8004b3a:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004b3c:	f7ff fef6 	bl	800492c <HAL_RCC_GetSysClockFreq>
 8004b40:	4a1b      	ldr	r2, [pc, #108]	@ (8004bb0 <HAL_RCC_ClockConfig+0x240>)
 8004b42:	4603      	mov	r3, r0
 8004b44:	481b      	ldr	r0, [pc, #108]	@ (8004bb4 <HAL_RCC_ClockConfig+0x244>)
 8004b46:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b48:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004b4a:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 8004b4e:	4d1a      	ldr	r5, [pc, #104]	@ (8004bb8 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b50:	f002 020f 	and.w	r2, r2, #15
 8004b54:	4c19      	ldr	r4, [pc, #100]	@ (8004bbc <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004b56:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b58:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004b5a:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 8004b5e:	4818      	ldr	r0, [pc, #96]	@ (8004bc0 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b60:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004b64:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 8004b66:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8004b68:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b6a:	40d3      	lsrs	r3, r2
 8004b6c:	6023      	str	r3, [r4, #0]
}
 8004b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8004b72:	f7fc bd9b 	b.w	80016ac <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b76:	2a00      	cmp	r2, #0
 8004b78:	f47f af60 	bne.w	8004a3c <HAL_RCC_ClockConfig+0xcc>
 8004b7c:	e795      	b.n	8004aaa <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b7e:	698a      	ldr	r2, [r1, #24]
 8004b80:	f022 020f 	bic.w	r2, r2, #15
 8004b84:	4302      	orrs	r2, r0
 8004b86:	618a      	str	r2, [r1, #24]
 8004b88:	e78f      	b.n	8004aaa <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004b8a:	019a      	lsls	r2, r3, #6
 8004b8c:	f53f af6a 	bmi.w	8004a64 <HAL_RCC_ClockConfig+0xf4>
 8004b90:	e705      	b.n	800499e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004b92:	2001      	movs	r0, #1
}
 8004b94:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b96:	0398      	lsls	r0, r3, #14
 8004b98:	f53f af64 	bmi.w	8004a64 <HAL_RCC_ClockConfig+0xf4>
 8004b9c:	e6ff      	b.n	800499e <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8004b9e:	2003      	movs	r0, #3
 8004ba0:	e6fe      	b.n	80049a0 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004ba2:	05db      	lsls	r3, r3, #23
 8004ba4:	f53f af5e 	bmi.w	8004a64 <HAL_RCC_ClockConfig+0xf4>
 8004ba8:	e6f9      	b.n	800499e <HAL_RCC_ClockConfig+0x2e>
 8004baa:	bf00      	nop
 8004bac:	52002000 	.word	0x52002000
 8004bb0:	58024400 	.word	0x58024400
 8004bb4:	08013768 	.word	0x08013768
 8004bb8:	24000008 	.word	0x24000008
 8004bbc:	24000004 	.word	0x24000004
 8004bc0:	24000010 	.word	0x24000010

08004bc4 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bc4:	4a18      	ldr	r2, [pc, #96]	@ (8004c28 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bc6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bc8:	6913      	ldr	r3, [r2, #16]
 8004bca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bce:	2b10      	cmp	r3, #16
 8004bd0:	d019      	beq.n	8004c06 <HAL_RCC_GetHCLKFreq+0x42>
 8004bd2:	2b18      	cmp	r3, #24
 8004bd4:	d022      	beq.n	8004c1c <HAL_RCC_GetHCLKFreq+0x58>
 8004bd6:	b1c3      	cbz	r3, 8004c0a <HAL_RCC_GetHCLKFreq+0x46>
      sysclockfreq = CSI_VALUE;
 8004bd8:	4b14      	ldr	r3, [pc, #80]	@ (8004c2c <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004bda:	4913      	ldr	r1, [pc, #76]	@ (8004c28 <HAL_RCC_GetHCLKFreq+0x64>)
 8004bdc:	4814      	ldr	r0, [pc, #80]	@ (8004c30 <HAL_RCC_GetHCLKFreq+0x6c>)
 8004bde:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004be0:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004be2:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004be6:	4c13      	ldr	r4, [pc, #76]	@ (8004c34 <HAL_RCC_GetHCLKFreq+0x70>)
 8004be8:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004bec:	4d12      	ldr	r5, [pc, #72]	@ (8004c38 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004bee:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004bf0:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004bf2:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004bf6:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004bfa:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004bfc:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8004c00:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c02:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8004c04:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c06:	4b0d      	ldr	r3, [pc, #52]	@ (8004c3c <HAL_RCC_GetHCLKFreq+0x78>)
 8004c08:	e7e7      	b.n	8004bda <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c0a:	6813      	ldr	r3, [r2, #0]
 8004c0c:	069b      	lsls	r3, r3, #26
 8004c0e:	d509      	bpl.n	8004c24 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c10:	6812      	ldr	r2, [r2, #0]
 8004c12:	4b0b      	ldr	r3, [pc, #44]	@ (8004c40 <HAL_RCC_GetHCLKFreq+0x7c>)
 8004c14:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004c18:	40d3      	lsrs	r3, r2
 8004c1a:	e7de      	b.n	8004bda <HAL_RCC_GetHCLKFreq+0x16>
 8004c1c:	f7ff fb22 	bl	8004264 <HAL_RCC_GetSysClockFreq.part.0>
 8004c20:	4603      	mov	r3, r0
 8004c22:	e7da      	b.n	8004bda <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004c24:	4b06      	ldr	r3, [pc, #24]	@ (8004c40 <HAL_RCC_GetHCLKFreq+0x7c>)
 8004c26:	e7d8      	b.n	8004bda <HAL_RCC_GetHCLKFreq+0x16>
 8004c28:	58024400 	.word	0x58024400
 8004c2c:	003d0900 	.word	0x003d0900
 8004c30:	08013768 	.word	0x08013768
 8004c34:	24000004 	.word	0x24000004
 8004c38:	24000008 	.word	0x24000008
 8004c3c:	017d7840 	.word	0x017d7840
 8004c40:	03d09000 	.word	0x03d09000

08004c44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c44:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004c46:	f7ff ffbd 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8004c4a:	4b05      	ldr	r3, [pc, #20]	@ (8004c60 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004c4c:	4a05      	ldr	r2, [pc, #20]	@ (8004c64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c4e:	69db      	ldr	r3, [r3, #28]
 8004c50:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004c54:	5cd3      	ldrb	r3, [r2, r3]
 8004c56:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004c5a:	40d8      	lsrs	r0, r3
 8004c5c:	bd08      	pop	{r3, pc}
 8004c5e:	bf00      	nop
 8004c60:	58024400 	.word	0x58024400
 8004c64:	08013768 	.word	0x08013768

08004c68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c68:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004c6a:	f7ff ffab 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8004c6e:	4b05      	ldr	r3, [pc, #20]	@ (8004c84 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004c70:	4a05      	ldr	r2, [pc, #20]	@ (8004c88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c72:	69db      	ldr	r3, [r3, #28]
 8004c74:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004c78:	5cd3      	ldrb	r3, [r2, r3]
 8004c7a:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004c7e:	40d8      	lsrs	r0, r3
 8004c80:	bd08      	pop	{r3, pc}
 8004c82:	bf00      	nop
 8004c84:	58024400 	.word	0x58024400
 8004c88:	08013768 	.word	0x08013768

08004c8c <HAL_RCC_GetClockConfig>:
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c8c:	4b13      	ldr	r3, [pc, #76]	@ (8004cdc <HAL_RCC_GetClockConfig+0x50>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004c8e:	223f      	movs	r2, #63	@ 0x3f
 8004c90:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c92:	691a      	ldr	r2, [r3, #16]
 8004c94:	f002 0207 	and.w	r2, r2, #7
 8004c98:	6042      	str	r2, [r0, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004c9a:	699a      	ldr	r2, [r3, #24]
 8004c9c:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 8004ca0:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004ca2:	699a      	ldr	r2, [r3, #24]
 8004ca4:	f002 020f 	and.w	r2, r2, #15
 8004ca8:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004caa:	699a      	ldr	r2, [r3, #24]
 8004cac:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004cb0:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004cb2:	69da      	ldr	r2, [r3, #28]
 8004cb4:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004cb8:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004cba:	69da      	ldr	r2, [r3, #28]
 8004cbc:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004cc0:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004cc2:	6a1b      	ldr	r3, [r3, #32]
{
 8004cc4:	b410      	push	{r4}
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004cc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004cca:	4c05      	ldr	r4, [pc, #20]	@ (8004ce0 <HAL_RCC_GetClockConfig+0x54>)
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004ccc:	61c3      	str	r3, [r0, #28]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004cce:	6823      	ldr	r3, [r4, #0]
}
 8004cd0:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004cd4:	f003 030f 	and.w	r3, r3, #15
 8004cd8:	600b      	str	r3, [r1, #0]
}
 8004cda:	4770      	bx	lr
 8004cdc:	58024400 	.word	0x58024400
 8004ce0:	52002000 	.word	0x52002000

08004ce4 <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8004ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004ce6:	4c36      	ldr	r4, [pc, #216]	@ (8004dc0 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8004ce8:	4606      	mov	r6, r0
 8004cea:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004cf2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cf4:	f7fc ffe2 	bl	8001cbc <HAL_GetTick>
 8004cf8:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004cfa:	e004      	b.n	8004d06 <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004cfc:	f7fc ffde 	bl	8001cbc <HAL_GetTick>
 8004d00:	1b40      	subs	r0, r0, r5
 8004d02:	2802      	cmp	r0, #2
 8004d04:	d856      	bhi.n	8004db4 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d06:	6823      	ldr	r3, [r4, #0]
 8004d08:	011a      	lsls	r2, r3, #4
 8004d0a:	d4f7      	bmi.n	8004cfc <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004d0c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004d0e:	6832      	ldr	r2, [r6, #0]
 8004d10:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004d14:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004d18:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004d1a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	3a01      	subs	r2, #1
 8004d22:	025b      	lsls	r3, r3, #9
 8004d24:	0412      	lsls	r2, r2, #16
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	6872      	ldr	r2, [r6, #4]
 8004d30:	3a01      	subs	r2, #1
 8004d32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d36:	4313      	orrs	r3, r2
 8004d38:	6932      	ldr	r2, [r6, #16]
 8004d3a:	3a01      	subs	r2, #1
 8004d3c:	0612      	lsls	r2, r2, #24
 8004d3e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004d42:	4313      	orrs	r3, r2
 8004d44:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004d46:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004d48:	6972      	ldr	r2, [r6, #20]
 8004d4a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004d52:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004d54:	69b3      	ldr	r3, [r6, #24]
 8004d56:	f022 0220 	bic.w	r2, r2, #32
 8004d5a:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004d5c:	4b19      	ldr	r3, [pc, #100]	@ (8004dc4 <RCCEx_PLL2_Config.part.0+0xe0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004d5e:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004d60:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004d62:	f022 0210 	bic.w	r2, r2, #16
 8004d66:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004d68:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8004d6a:	69f2      	ldr	r2, [r6, #28]
 8004d6c:	400b      	ands	r3, r1
 8004d6e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004d72:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004d74:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004d76:	f043 0310 	orr.w	r3, r3, #16
 8004d7a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004d7c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004d7e:	b1df      	cbz	r7, 8004db8 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004d80:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004d82:	bf0c      	ite	eq
 8004d84:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004d88:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8004d8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004d8e:	4c0c      	ldr	r4, [pc, #48]	@ (8004dc0 <RCCEx_PLL2_Config.part.0+0xdc>)
 8004d90:	6823      	ldr	r3, [r4, #0]
 8004d92:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d96:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d98:	f7fc ff90 	bl	8001cbc <HAL_GetTick>
 8004d9c:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004d9e:	e004      	b.n	8004daa <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004da0:	f7fc ff8c 	bl	8001cbc <HAL_GetTick>
 8004da4:	1b40      	subs	r0, r0, r5
 8004da6:	2802      	cmp	r0, #2
 8004da8:	d804      	bhi.n	8004db4 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004daa:	6823      	ldr	r3, [r4, #0]
 8004dac:	011b      	lsls	r3, r3, #4
 8004dae:	d5f7      	bpl.n	8004da0 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 8004db0:	2000      	movs	r0, #0
}
 8004db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004db4:	2003      	movs	r0, #3
}
 8004db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004db8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004dbc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004dbe:	e7e6      	b.n	8004d8e <RCCEx_PLL2_Config.part.0+0xaa>
 8004dc0:	58024400 	.word	0x58024400
 8004dc4:	ffff0007 	.word	0xffff0007

08004dc8 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8004dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004dca:	4c36      	ldr	r4, [pc, #216]	@ (8004ea4 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8004dcc:	4606      	mov	r6, r0
 8004dce:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 8004dd0:	6823      	ldr	r3, [r4, #0]
 8004dd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dd6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dd8:	f7fc ff70 	bl	8001cbc <HAL_GetTick>
 8004ddc:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004dde:	e004      	b.n	8004dea <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004de0:	f7fc ff6c 	bl	8001cbc <HAL_GetTick>
 8004de4:	1b40      	subs	r0, r0, r5
 8004de6:	2802      	cmp	r0, #2
 8004de8:	d856      	bhi.n	8004e98 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004dea:	6823      	ldr	r3, [r4, #0]
 8004dec:	009a      	lsls	r2, r3, #2
 8004dee:	d4f7      	bmi.n	8004de0 <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004df0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004df2:	6832      	ldr	r2, [r6, #0]
 8004df4:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8004df8:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8004dfc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004dfe:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004e02:	3b01      	subs	r3, #1
 8004e04:	3a01      	subs	r2, #1
 8004e06:	025b      	lsls	r3, r3, #9
 8004e08:	0412      	lsls	r2, r2, #16
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004e10:	4313      	orrs	r3, r2
 8004e12:	6872      	ldr	r2, [r6, #4]
 8004e14:	3a01      	subs	r2, #1
 8004e16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	6932      	ldr	r2, [r6, #16]
 8004e1e:	3a01      	subs	r2, #1
 8004e20:	0612      	lsls	r2, r2, #24
 8004e22:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004e26:	4313      	orrs	r3, r2
 8004e28:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004e2a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e2c:	6972      	ldr	r2, [r6, #20]
 8004e2e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004e32:	4313      	orrs	r3, r2
 8004e34:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004e36:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004e38:	69b3      	ldr	r3, [r6, #24]
 8004e3a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004e3e:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004e40:	4b19      	ldr	r3, [pc, #100]	@ (8004ea8 <RCCEx_PLL3_Config.part.0+0xe0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004e42:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004e44:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004e46:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e4a:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004e4c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004e4e:	69f2      	ldr	r2, [r6, #28]
 8004e50:	400b      	ands	r3, r1
 8004e52:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004e56:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004e58:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e5e:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004e60:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004e62:	b1df      	cbz	r7, 8004e9c <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e64:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004e66:	bf0c      	ite	eq
 8004e68:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004e6c:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8004e70:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004e72:	4c0c      	ldr	r4, [pc, #48]	@ (8004ea4 <RCCEx_PLL3_Config.part.0+0xdc>)
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e7a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e7c:	f7fc ff1e 	bl	8001cbc <HAL_GetTick>
 8004e80:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e82:	e004      	b.n	8004e8e <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e84:	f7fc ff1a 	bl	8001cbc <HAL_GetTick>
 8004e88:	1b40      	subs	r0, r0, r5
 8004e8a:	2802      	cmp	r0, #2
 8004e8c:	d804      	bhi.n	8004e98 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e8e:	6823      	ldr	r3, [r4, #0]
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	d5f7      	bpl.n	8004e84 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 8004e94:	2000      	movs	r0, #0
}
 8004e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004e98:	2003      	movs	r0, #3
}
 8004e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004e9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004ea0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ea2:	e7e6      	b.n	8004e72 <RCCEx_PLL3_Config.part.0+0xaa>
 8004ea4:	58024400 	.word	0x58024400
 8004ea8:	ffff0007 	.word	0xffff0007

08004eac <HAL_RCCEx_PeriphCLKConfig>:
{
 8004eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004eb0:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8004eb4:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004eb6:	011d      	lsls	r5, r3, #4
 8004eb8:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 8004ebc:	d525      	bpl.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x5e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004ebe:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8004ec0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8004ec4:	f000 8683 	beq.w	8005bce <HAL_RCCEx_PeriphCLKConfig+0xd22>
 8004ec8:	d814      	bhi.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8004eca:	2900      	cmp	r1, #0
 8004ecc:	f000 86f9 	beq.w	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xe16>
 8004ed0:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004ed4:	f040 841b 	bne.w	800570e <HAL_RCCEx_PeriphCLKConfig+0x862>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004ed8:	49ad      	ldr	r1, [pc, #692]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004eda:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004edc:	f001 0103 	and.w	r1, r1, #3
 8004ee0:	2903      	cmp	r1, #3
 8004ee2:	f000 8414 	beq.w	800570e <HAL_RCCEx_PeriphCLKConfig+0x862>
 8004ee6:	2102      	movs	r1, #2
 8004ee8:	3008      	adds	r0, #8
 8004eea:	f7ff fefb 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 8004eee:	4606      	mov	r6, r0
 8004ef0:	f000 be79 	b.w	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004ef4:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8004ef8:	f040 8409 	bne.w	800570e <HAL_RCCEx_PeriphCLKConfig+0x862>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004efc:	4da4      	ldr	r5, [pc, #656]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004efe:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004f00:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8004f02:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8004f06:	4301      	orrs	r1, r0
 8004f08:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004f0a:	05d8      	lsls	r0, r3, #23
 8004f0c:	d50a      	bpl.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x78>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004f0e:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8004f10:	2904      	cmp	r1, #4
 8004f12:	d806      	bhi.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004f14:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004f18:	062504ce 	.word	0x062504ce
 8004f1c:	04d3063a 	.word	0x04d3063a
 8004f20:	04d3      	.short	0x04d3
        ret = HAL_ERROR;
 8004f22:	2601      	movs	r6, #1
 8004f24:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004f26:	0599      	lsls	r1, r3, #22
 8004f28:	d524      	bpl.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0xc8>
    switch (PeriphClkInit->Sai23ClockSelection)
 8004f2a:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8004f2c:	2980      	cmp	r1, #128	@ 0x80
 8004f2e:	f000 863d 	beq.w	8005bac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f32:	f200 8122 	bhi.w	800517a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8004f36:	2900      	cmp	r1, #0
 8004f38:	f000 84a6 	beq.w	8005888 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 8004f3c:	2940      	cmp	r1, #64	@ 0x40
 8004f3e:	f040 8123 	bne.w	8005188 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f42:	4993      	ldr	r1, [pc, #588]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f44:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004f46:	f001 0103 	and.w	r1, r1, #3
 8004f4a:	2903      	cmp	r1, #3
 8004f4c:	f000 811c 	beq.w	8005188 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8004f50:	2100      	movs	r1, #0
 8004f52:	f104 0008 	add.w	r0, r4, #8
 8004f56:	f7ff fec5 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 8004f5a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004f5c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004f60:	2d00      	cmp	r5, #0
 8004f62:	f040 8499 	bne.w	8005898 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004f66:	4f8a      	ldr	r7, [pc, #552]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f68:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8004f6a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004f6c:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8004f70:	4301      	orrs	r1, r0
 8004f72:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004f74:	055f      	lsls	r7, r3, #21
 8004f76:	d528      	bpl.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4AClockSelection)
 8004f78:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8004f7c:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8004f80:	f000 85de 	beq.w	8005b40 <HAL_RCCEx_PeriphCLKConfig+0xc94>
 8004f84:	f200 8106 	bhi.w	8005194 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8004f88:	2900      	cmp	r1, #0
 8004f8a:	f000 8472 	beq.w	8005872 <HAL_RCCEx_PeriphCLKConfig+0x9c6>
 8004f8e:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8004f92:	f040 8107 	bne.w	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f96:	497e      	ldr	r1, [pc, #504]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f98:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004f9a:	f001 0103 	and.w	r1, r1, #3
 8004f9e:	2903      	cmp	r1, #3
 8004fa0:	f000 8100 	beq.w	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8004fa4:	2100      	movs	r1, #0
 8004fa6:	f104 0008 	add.w	r0, r4, #8
 8004faa:	f7ff fe9b 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 8004fae:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004fb0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004fb4:	2d00      	cmp	r5, #0
 8004fb6:	f040 8464 	bne.w	8005882 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004fba:	4f75      	ldr	r7, [pc, #468]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004fbc:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 8004fc0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004fc2:	f421 0160 	bic.w	r1, r1, #14680064	@ 0xe00000
 8004fc6:	4301      	orrs	r1, r0
 8004fc8:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004fca:	0518      	lsls	r0, r3, #20
 8004fcc:	d528      	bpl.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x174>
    switch (PeriphClkInit->Sai4BClockSelection)
 8004fce:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8004fd2:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 8004fd6:	f000 85a2 	beq.w	8005b1e <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8004fda:	f200 80e6 	bhi.w	80051aa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8004fde:	2900      	cmp	r1, #0
 8004fe0:	f000 847a 	beq.w	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8004fe4:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8004fe8:	f040 80e7 	bne.w	80051ba <HAL_RCCEx_PeriphCLKConfig+0x30e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004fec:	4968      	ldr	r1, [pc, #416]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004fee:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004ff0:	f001 0103 	and.w	r1, r1, #3
 8004ff4:	2903      	cmp	r1, #3
 8004ff6:	f000 80e0 	beq.w	80051ba <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	f104 0008 	add.w	r0, r4, #8
 8005000:	f7ff fe70 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 8005004:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005006:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800500a:	2d00      	cmp	r5, #0
 800500c:	f040 846c 	bne.w	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005010:	4f5f      	ldr	r7, [pc, #380]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005012:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 8005016:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005018:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 800501c:	4301      	orrs	r1, r0
 800501e:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005020:	0199      	lsls	r1, r3, #6
 8005022:	d518      	bpl.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch (PeriphClkInit->QspiClockSelection)
 8005024:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8005026:	2920      	cmp	r1, #32
 8005028:	f000 84bb 	beq.w	80059a2 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 800502c:	f200 80c8 	bhi.w	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8005030:	b139      	cbz	r1, 8005042 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005032:	2910      	cmp	r1, #16
 8005034:	f040 80c7 	bne.w	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x31a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005038:	4855      	ldr	r0, [pc, #340]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800503a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800503c:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005040:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005042:	2d00      	cmp	r5, #0
 8005044:	f040 8492 	bne.w	800596c <HAL_RCCEx_PeriphCLKConfig+0xac0>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005048:	4f51      	ldr	r7, [pc, #324]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800504a:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800504c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800504e:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8005052:	4301      	orrs	r1, r0
 8005054:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005056:	04df      	lsls	r7, r3, #19
 8005058:	d526      	bpl.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    switch (PeriphClkInit->Spi123ClockSelection)
 800505a:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800505c:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005060:	f000 854c 	beq.w	8005afc <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8005064:	f200 80b2 	bhi.w	80051cc <HAL_RCCEx_PeriphCLKConfig+0x320>
 8005068:	2900      	cmp	r1, #0
 800506a:	f000 8418 	beq.w	800589e <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 800506e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005072:	f040 80b3 	bne.w	80051dc <HAL_RCCEx_PeriphCLKConfig+0x330>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005076:	4946      	ldr	r1, [pc, #280]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005078:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800507a:	f001 0103 	and.w	r1, r1, #3
 800507e:	2903      	cmp	r1, #3
 8005080:	f000 80ac 	beq.w	80051dc <HAL_RCCEx_PeriphCLKConfig+0x330>
 8005084:	2100      	movs	r1, #0
 8005086:	f104 0008 	add.w	r0, r4, #8
 800508a:	f7ff fe2b 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 800508e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005090:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005094:	2d00      	cmp	r5, #0
 8005096:	f040 840a 	bne.w	80058ae <HAL_RCCEx_PeriphCLKConfig+0xa02>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800509a:	4f3d      	ldr	r7, [pc, #244]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800509c:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 800509e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80050a0:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 80050a4:	4301      	orrs	r1, r0
 80050a6:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80050a8:	0498      	lsls	r0, r3, #18
 80050aa:	d524      	bpl.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
    switch (PeriphClkInit->Spi45ClockSelection)
 80050ac:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80050ae:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 80050b2:	f000 84e8 	beq.w	8005a86 <HAL_RCCEx_PeriphCLKConfig+0xbda>
 80050b6:	f200 8094 	bhi.w	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80050ba:	b191      	cbz	r1, 80050e2 <HAL_RCCEx_PeriphCLKConfig+0x236>
 80050bc:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80050c0:	f040 8099 	bne.w	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80050c4:	4932      	ldr	r1, [pc, #200]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80050c6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80050c8:	f001 0103 	and.w	r1, r1, #3
 80050cc:	2903      	cmp	r1, #3
 80050ce:	f000 8092 	beq.w	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80050d2:	2101      	movs	r1, #1
 80050d4:	f104 0008 	add.w	r0, r4, #8
 80050d8:	f7ff fe04 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 80050dc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80050de:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80050e2:	2d00      	cmp	r5, #0
 80050e4:	f040 8590 	bne.w	8005c08 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80050e8:	4f29      	ldr	r7, [pc, #164]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80050ea:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 80050ec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80050ee:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 80050f2:	4301      	orrs	r1, r0
 80050f4:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80050f6:	0459      	lsls	r1, r3, #17
 80050f8:	d523      	bpl.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x296>
    switch (PeriphClkInit->Spi6ClockSelection)
 80050fa:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 80050fe:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005102:	f000 8474 	beq.w	80059ee <HAL_RCCEx_PeriphCLKConfig+0xb42>
 8005106:	d879      	bhi.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005108:	b181      	cbz	r1, 800512c <HAL_RCCEx_PeriphCLKConfig+0x280>
 800510a:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 800510e:	d17d      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x360>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005110:	491f      	ldr	r1, [pc, #124]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005112:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005114:	f001 0103 	and.w	r1, r1, #3
 8005118:	2903      	cmp	r1, #3
 800511a:	d077      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800511c:	2101      	movs	r1, #1
 800511e:	f104 0008 	add.w	r0, r4, #8
 8005122:	f7ff fddf 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 8005126:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005128:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800512c:	2d00      	cmp	r5, #0
 800512e:	f040 8565 	bne.w	8005bfc <HAL_RCCEx_PeriphCLKConfig+0xd50>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005132:	4f17      	ldr	r7, [pc, #92]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005134:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 8005138:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800513a:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 800513e:	4301      	orrs	r1, r0
 8005140:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005142:	041f      	lsls	r7, r3, #16
 8005144:	d50d      	bpl.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    switch (PeriphClkInit->FdcanClockSelection)
 8005146:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8005148:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 800514c:	f000 829a 	beq.w	8005684 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8005150:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005154:	f000 83f5 	beq.w	8005942 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8005158:	2900      	cmp	r1, #0
 800515a:	f000 8298 	beq.w	800568e <HAL_RCCEx_PeriphCLKConfig+0x7e2>
        ret = HAL_ERROR;
 800515e:	2601      	movs	r6, #1
 8005160:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005162:	01d8      	lsls	r0, r3, #7
 8005164:	d564      	bpl.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x384>
    switch (PeriphClkInit->FmcClockSelection)
 8005166:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005168:	2903      	cmp	r1, #3
 800516a:	f200 85b9 	bhi.w	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xe34>
 800516e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005172:	0055      	.short	0x0055
 8005174:	04050050 	.word	0x04050050
 8005178:	0055      	.short	0x0055
    switch (PeriphClkInit->Sai23ClockSelection)
 800517a:	29c0      	cmp	r1, #192	@ 0xc0
 800517c:	f43f aef0 	beq.w	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8005180:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005184:	f43f aeec 	beq.w	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        ret = HAL_ERROR;
 8005188:	2601      	movs	r6, #1
 800518a:	4635      	mov	r5, r6
 800518c:	e6f2      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 800518e:	bf00      	nop
 8005190:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Sai4AClockSelection)
 8005194:	f5b1 0fc0 	cmp.w	r1, #6291456	@ 0x600000
 8005198:	f43f af0c 	beq.w	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x108>
 800519c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80051a0:	f43f af08 	beq.w	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        ret = HAL_ERROR;
 80051a4:	2601      	movs	r6, #1
 80051a6:	4635      	mov	r5, r6
 80051a8:	e70f      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4BClockSelection)
 80051aa:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 80051ae:	f43f af2c 	beq.w	800500a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80051b2:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 80051b6:	f43f af28 	beq.w	800500a <HAL_RCCEx_PeriphCLKConfig+0x15e>
        ret = HAL_ERROR;
 80051ba:	2601      	movs	r6, #1
 80051bc:	4635      	mov	r5, r6
 80051be:	e72f      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x174>
    switch (PeriphClkInit->QspiClockSelection)
 80051c0:	2930      	cmp	r1, #48	@ 0x30
 80051c2:	f43f af3e 	beq.w	8005042 <HAL_RCCEx_PeriphCLKConfig+0x196>
        ret = HAL_ERROR;
 80051c6:	2601      	movs	r6, #1
 80051c8:	4635      	mov	r5, r6
 80051ca:	e744      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch (PeriphClkInit->Spi123ClockSelection)
 80051cc:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 80051d0:	f43f af60 	beq.w	8005094 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80051d4:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 80051d8:	f43f af5c 	beq.w	8005094 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
        ret = HAL_ERROR;
 80051dc:	2601      	movs	r6, #1
 80051de:	4635      	mov	r5, r6
 80051e0:	e762      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    switch (PeriphClkInit->Spi45ClockSelection)
 80051e2:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 80051e6:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 80051ea:	f43f af7a 	beq.w	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x236>
 80051ee:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 80051f2:	f43f af76 	beq.w	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x236>
        ret = HAL_ERROR;
 80051f6:	2601      	movs	r6, #1
 80051f8:	4635      	mov	r5, r6
 80051fa:	e77c      	b.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
    switch (PeriphClkInit->Spi6ClockSelection)
 80051fc:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005200:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005204:	d092      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x280>
 8005206:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 800520a:	d08f      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x280>
        ret = HAL_ERROR;
 800520c:	2601      	movs	r6, #1
 800520e:	4635      	mov	r5, r6
 8005210:	e797      	b.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x296>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005212:	483d      	ldr	r0, [pc, #244]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005214:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005216:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800521a:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800521c:	2d00      	cmp	r5, #0
 800521e:	f040 83a3 	bne.w	8005968 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005222:	4f39      	ldr	r7, [pc, #228]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005224:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8005226:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005228:	f021 0103 	bic.w	r1, r1, #3
 800522c:	4301      	orrs	r1, r0
 800522e:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005230:	0259      	lsls	r1, r3, #9
 8005232:	f100 826f 	bmi.w	8005714 <HAL_RCCEx_PeriphCLKConfig+0x868>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005236:	07d8      	lsls	r0, r3, #31
 8005238:	d52f      	bpl.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    switch (PeriphClkInit->Usart16ClockSelection)
 800523a:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 800523c:	2928      	cmp	r1, #40	@ 0x28
 800523e:	d82a      	bhi.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8005240:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005244:	0029025a 	.word	0x0029025a
 8005248:	00290029 	.word	0x00290029
 800524c:	00290029 	.word	0x00290029
 8005250:	00290029 	.word	0x00290029
 8005254:	0029024b 	.word	0x0029024b
 8005258:	00290029 	.word	0x00290029
 800525c:	00290029 	.word	0x00290029
 8005260:	00290029 	.word	0x00290029
 8005264:	00290518 	.word	0x00290518
 8005268:	00290029 	.word	0x00290029
 800526c:	00290029 	.word	0x00290029
 8005270:	00290029 	.word	0x00290029
 8005274:	0029025a 	.word	0x0029025a
 8005278:	00290029 	.word	0x00290029
 800527c:	00290029 	.word	0x00290029
 8005280:	00290029 	.word	0x00290029
 8005284:	0029025a 	.word	0x0029025a
 8005288:	00290029 	.word	0x00290029
 800528c:	00290029 	.word	0x00290029
 8005290:	00290029 	.word	0x00290029
 8005294:	025a      	.short	0x025a
        ret = HAL_ERROR;
 8005296:	2601      	movs	r6, #1
 8005298:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800529a:	0799      	lsls	r1, r3, #30
 800529c:	d524      	bpl.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800529e:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 80052a0:	2905      	cmp	r1, #5
 80052a2:	f200 8515 	bhi.w	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xe24>
 80052a6:	e8df f011 	tbh	[pc, r1, lsl #1]
 80052aa:	0015      	.short	0x0015
 80052ac:	04c10006 	.word	0x04c10006
 80052b0:	00150015 	.word	0x00150015
 80052b4:	0015      	.short	0x0015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80052b6:	4914      	ldr	r1, [pc, #80]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80052b8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80052ba:	f001 0103 	and.w	r1, r1, #3
 80052be:	2903      	cmp	r1, #3
 80052c0:	f000 8506 	beq.w	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xe24>
 80052c4:	2101      	movs	r1, #1
 80052c6:	f104 0008 	add.w	r0, r4, #8
 80052ca:	f7ff fd0b 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 80052ce:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052d0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80052d4:	2d00      	cmp	r5, #0
 80052d6:	f040 8494 	bne.w	8005c02 <HAL_RCCEx_PeriphCLKConfig+0xd56>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80052da:	4f0b      	ldr	r7, [pc, #44]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80052dc:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 80052de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052e0:	f021 0107 	bic.w	r1, r1, #7
 80052e4:	4301      	orrs	r1, r0
 80052e6:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052e8:	075f      	lsls	r7, r3, #29
 80052ea:	d529      	bpl.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x494>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80052ec:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80052f0:	2905      	cmp	r1, #5
 80052f2:	f200 84f1 	bhi.w	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xe2c>
 80052f6:	e8df f011 	tbh	[pc, r1, lsl #1]
 80052fa:	0018      	.short	0x0018
 80052fc:	04ab0009 	.word	0x04ab0009
 8005300:	00180018 	.word	0x00180018
 8005304:	0018      	.short	0x0018
 8005306:	bf00      	nop
 8005308:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800530c:	49ae      	ldr	r1, [pc, #696]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800530e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005310:	f001 0103 	and.w	r1, r1, #3
 8005314:	2903      	cmp	r1, #3
 8005316:	f000 84df 	beq.w	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xe2c>
 800531a:	2101      	movs	r1, #1
 800531c:	f104 0008 	add.w	r0, r4, #8
 8005320:	f7ff fce0 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 8005324:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005326:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800532a:	2d00      	cmp	r5, #0
 800532c:	f040 8463 	bne.w	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005330:	4fa5      	ldr	r7, [pc, #660]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005332:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 8005336:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005338:	f021 0107 	bic.w	r1, r1, #7
 800533c:	4301      	orrs	r1, r0
 800533e:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005340:	0698      	lsls	r0, r3, #26
 8005342:	d526      	bpl.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005344:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8005348:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 800534c:	f000 833c 	beq.w	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005350:	f200 813c 	bhi.w	80055cc <HAL_RCCEx_PeriphCLKConfig+0x720>
 8005354:	b191      	cbz	r1, 800537c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8005356:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 800535a:	f040 8141 	bne.w	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x734>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800535e:	499a      	ldr	r1, [pc, #616]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005360:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005362:	f001 0103 	and.w	r1, r1, #3
 8005366:	2903      	cmp	r1, #3
 8005368:	f000 813a 	beq.w	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x734>
 800536c:	2100      	movs	r1, #0
 800536e:	f104 0008 	add.w	r0, r4, #8
 8005372:	f7ff fcb7 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 8005376:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005378:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800537c:	2d00      	cmp	r5, #0
 800537e:	f040 8448 	bne.w	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xd66>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005382:	4f91      	ldr	r7, [pc, #580]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005384:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8005388:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800538a:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 800538e:	4301      	orrs	r1, r0
 8005390:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005392:	0659      	lsls	r1, r3, #25
 8005394:	d526      	bpl.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x538>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005396:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 800539a:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800539e:	f000 834c 	beq.w	8005a3a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 80053a2:	f200 8120 	bhi.w	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
 80053a6:	b191      	cbz	r1, 80053ce <HAL_RCCEx_PeriphCLKConfig+0x522>
 80053a8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80053ac:	f040 8125 	bne.w	80055fa <HAL_RCCEx_PeriphCLKConfig+0x74e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053b0:	4985      	ldr	r1, [pc, #532]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80053b2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80053b4:	f001 0103 	and.w	r1, r1, #3
 80053b8:	2903      	cmp	r1, #3
 80053ba:	f000 811e 	beq.w	80055fa <HAL_RCCEx_PeriphCLKConfig+0x74e>
 80053be:	2100      	movs	r1, #0
 80053c0:	f104 0008 	add.w	r0, r4, #8
 80053c4:	f7ff fc8e 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 80053c8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80053ca:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80053ce:	2d00      	cmp	r5, #0
 80053d0:	f040 8422 	bne.w	8005c18 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80053d4:	4f7c      	ldr	r7, [pc, #496]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80053d6:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 80053da:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80053dc:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 80053e0:	4301      	orrs	r1, r0
 80053e2:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80053e4:	061f      	lsls	r7, r3, #24
 80053e6:	d526      	bpl.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x58a>
    switch (PeriphClkInit->Lptim345ClockSelection)
 80053e8:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 80053ec:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 80053f0:	f000 8336 	beq.w	8005a60 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 80053f4:	f200 8104 	bhi.w	8005600 <HAL_RCCEx_PeriphCLKConfig+0x754>
 80053f8:	b191      	cbz	r1, 8005420 <HAL_RCCEx_PeriphCLKConfig+0x574>
 80053fa:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 80053fe:	f040 8109 	bne.w	8005614 <HAL_RCCEx_PeriphCLKConfig+0x768>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005402:	4971      	ldr	r1, [pc, #452]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005404:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005406:	f001 0103 	and.w	r1, r1, #3
 800540a:	2903      	cmp	r1, #3
 800540c:	f000 8102 	beq.w	8005614 <HAL_RCCEx_PeriphCLKConfig+0x768>
 8005410:	2100      	movs	r1, #0
 8005412:	f104 0008 	add.w	r0, r4, #8
 8005416:	f7ff fc65 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 800541a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800541c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005420:	2d00      	cmp	r5, #0
 8005422:	f040 83f4 	bne.w	8005c0e <HAL_RCCEx_PeriphCLKConfig+0xd62>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005426:	4f68      	ldr	r7, [pc, #416]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005428:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 800542c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800542e:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005432:	4301      	orrs	r1, r0
 8005434:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005436:	0718      	lsls	r0, r3, #28
 8005438:	d50b      	bpl.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800543a:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800543e:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8005442:	f000 8347 	beq.w	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005446:	4f60      	ldr	r7, [pc, #384]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005448:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800544a:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 800544e:	4301      	orrs	r1, r0
 8005450:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005452:	06d9      	lsls	r1, r3, #27
 8005454:	d50b      	bpl.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005456:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 800545a:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 800545e:	f000 8325 	beq.w	8005aac <HAL_RCCEx_PeriphCLKConfig+0xc00>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005462:	4f59      	ldr	r7, [pc, #356]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005464:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005466:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 800546a:	4301      	orrs	r1, r0
 800546c:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800546e:	031f      	lsls	r7, r3, #12
 8005470:	d50e      	bpl.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    switch (PeriphClkInit->AdcClockSelection)
 8005472:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8005476:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800547a:	f000 8113 	beq.w	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 800547e:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8005482:	f000 811e 	beq.w	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8005486:	2900      	cmp	r1, #0
 8005488:	f000 8249 	beq.w	800591e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        ret = HAL_ERROR;
 800548c:	2601      	movs	r6, #1
 800548e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005490:	0358      	lsls	r0, r3, #13
 8005492:	d50f      	bpl.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x608>
    switch (PeriphClkInit->UsbClockSelection)
 8005494:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8005498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800549c:	f000 82ba 	beq.w	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xb68>
 80054a0:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 80054a4:	f000 80e2 	beq.w	800566c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80054a8:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80054ac:	f000 80d9 	beq.w	8005662 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
        ret = HAL_ERROR;
 80054b0:	2601      	movs	r6, #1
 80054b2:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80054b4:	03d9      	lsls	r1, r3, #15
 80054b6:	d520      	bpl.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x64e>
    switch (PeriphClkInit->SdmmcClockSelection)
 80054b8:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80054ba:	2900      	cmp	r1, #0
 80054bc:	f000 8217 	beq.w	80058ee <HAL_RCCEx_PeriphCLKConfig+0xa42>
 80054c0:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80054c4:	f040 80b6 	bne.w	8005634 <HAL_RCCEx_PeriphCLKConfig+0x788>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80054c8:	493f      	ldr	r1, [pc, #252]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80054ca:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80054cc:	f001 0103 	and.w	r1, r1, #3
 80054d0:	2903      	cmp	r1, #3
 80054d2:	f000 80af 	beq.w	8005634 <HAL_RCCEx_PeriphCLKConfig+0x788>
 80054d6:	2102      	movs	r1, #2
 80054d8:	f104 0008 	add.w	r0, r4, #8
 80054dc:	f7ff fc02 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 80054e0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80054e2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80054e6:	2d00      	cmp	r5, #0
 80054e8:	f040 8209 	bne.w	80058fe <HAL_RCCEx_PeriphCLKConfig+0xa52>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80054ec:	4f36      	ldr	r7, [pc, #216]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80054ee:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80054f0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80054f2:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80054f6:	4301      	orrs	r1, r0
 80054f8:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80054fa:	009f      	lsls	r7, r3, #2
 80054fc:	f100 809f 	bmi.w	800563e <HAL_RCCEx_PeriphCLKConfig+0x792>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005500:	0398      	lsls	r0, r3, #14
 8005502:	f140 8095 	bpl.w	8005630 <HAL_RCCEx_PeriphCLKConfig+0x784>
    switch (PeriphClkInit->RngClockSelection)
 8005506:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 800550a:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800550e:	f000 81fd 	beq.w	800590c <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8005512:	f240 8082 	bls.w	800561a <HAL_RCCEx_PeriphCLKConfig+0x76e>
 8005516:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 800551a:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800551e:	d07e      	beq.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x772>
 8005520:	2501      	movs	r5, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005522:	02d9      	lsls	r1, r3, #11
 8005524:	d506      	bpl.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x688>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005526:	4828      	ldr	r0, [pc, #160]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005528:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 800552a:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800552c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8005530:	4331      	orrs	r1, r6
 8005532:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005534:	00df      	lsls	r7, r3, #3
 8005536:	d507      	bpl.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x69c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005538:	4823      	ldr	r0, [pc, #140]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800553a:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 800553e:	6901      	ldr	r1, [r0, #16]
 8005540:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8005544:	4331      	orrs	r1, r6
 8005546:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005548:	029e      	lsls	r6, r3, #10
 800554a:	d506      	bpl.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800554c:	481e      	ldr	r0, [pc, #120]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800554e:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
 8005550:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8005552:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8005556:	4331      	orrs	r1, r6
 8005558:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800555a:	0058      	lsls	r0, r3, #1
 800555c:	d509      	bpl.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800555e:	491a      	ldr	r1, [pc, #104]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005560:	6908      	ldr	r0, [r1, #16]
 8005562:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 8005566:	6108      	str	r0, [r1, #16]
 8005568:	6908      	ldr	r0, [r1, #16]
 800556a:	f8d4 60bc 	ldr.w	r6, [r4, #188]	@ 0xbc
 800556e:	4330      	orrs	r0, r6
 8005570:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005572:	2b00      	cmp	r3, #0
 8005574:	da06      	bge.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005576:	4814      	ldr	r0, [pc, #80]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005578:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 800557a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800557c:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8005580:	4331      	orrs	r1, r6
 8005582:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005584:	0219      	lsls	r1, r3, #8
 8005586:	d507      	bpl.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005588:	490f      	ldr	r1, [pc, #60]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800558a:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 800558e:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8005590:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005594:	4303      	orrs	r3, r0
 8005596:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005598:	07d3      	lsls	r3, r2, #31
 800559a:	f100 810f 	bmi.w	80057bc <HAL_RCCEx_PeriphCLKConfig+0x910>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800559e:	0797      	lsls	r7, r2, #30
 80055a0:	f100 80fa 	bmi.w	8005798 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80055a4:	0756      	lsls	r6, r2, #29
 80055a6:	f100 8140 	bmi.w	800582a <HAL_RCCEx_PeriphCLKConfig+0x97e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80055aa:	0710      	lsls	r0, r2, #28
 80055ac:	f100 812b 	bmi.w	8005806 <HAL_RCCEx_PeriphCLKConfig+0x95a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80055b0:	06d1      	lsls	r1, r2, #27
 80055b2:	f100 8115 	bmi.w	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x934>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80055b6:	0693      	lsls	r3, r2, #26
 80055b8:	f100 8149 	bmi.w	800584e <HAL_RCCEx_PeriphCLKConfig+0x9a2>
  if (status == HAL_OK)
 80055bc:	1e28      	subs	r0, r5, #0
 80055be:	bf18      	it	ne
 80055c0:	2001      	movne	r0, #1
}
 80055c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055c6:	bf00      	nop
 80055c8:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Lptim1ClockSelection)
 80055cc:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 80055d0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80055d4:	f43f aed2 	beq.w	800537c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80055d8:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 80055dc:	f43f aece 	beq.w	800537c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        ret = HAL_ERROR;
 80055e0:	2601      	movs	r6, #1
 80055e2:	4635      	mov	r5, r6
 80055e4:	e6d5      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    switch (PeriphClkInit->Lptim2ClockSelection)
 80055e6:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 80055ea:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 80055ee:	f43f aeee 	beq.w	80053ce <HAL_RCCEx_PeriphCLKConfig+0x522>
 80055f2:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 80055f6:	f43f aeea 	beq.w	80053ce <HAL_RCCEx_PeriphCLKConfig+0x522>
        ret = HAL_ERROR;
 80055fa:	2601      	movs	r6, #1
 80055fc:	4635      	mov	r5, r6
 80055fe:	e6f1      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x538>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005600:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 8005604:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005608:	f43f af0a 	beq.w	8005420 <HAL_RCCEx_PeriphCLKConfig+0x574>
 800560c:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 8005610:	f43f af06 	beq.w	8005420 <HAL_RCCEx_PeriphCLKConfig+0x574>
        ret = HAL_ERROR;
 8005614:	2601      	movs	r6, #1
 8005616:	4635      	mov	r5, r6
 8005618:	e70d      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x58a>
    switch (PeriphClkInit->RngClockSelection)
 800561a:	2900      	cmp	r1, #0
 800561c:	d180      	bne.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x674>
    if (ret == HAL_OK)
 800561e:	2d00      	cmp	r5, #0
 8005620:	f47f af7f 	bne.w	8005522 <HAL_RCCEx_PeriphCLKConfig+0x676>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005624:	4db7      	ldr	r5, [pc, #732]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005626:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 8005628:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 800562c:	4301      	orrs	r1, r0
 800562e:	6569      	str	r1, [r5, #84]	@ 0x54
      status = HAL_ERROR;
 8005630:	4635      	mov	r5, r6
 8005632:	e776      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x676>
        ret = HAL_ERROR;
 8005634:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005636:	009f      	lsls	r7, r3, #2
        ret = HAL_ERROR;
 8005638:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800563a:	f57f af61 	bpl.w	8005500 <HAL_RCCEx_PeriphCLKConfig+0x654>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800563e:	49b1      	ldr	r1, [pc, #708]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005640:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005642:	f001 0103 	and.w	r1, r1, #3
 8005646:	2903      	cmp	r1, #3
 8005648:	d009      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x7b2>
 800564a:	2102      	movs	r1, #2
 800564c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005650:	f7ff fbba 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005654:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005658:	2800      	cmp	r0, #0
 800565a:	f43f af51 	beq.w	8005500 <HAL_RCCEx_PeriphCLKConfig+0x654>
      status = HAL_ERROR;
 800565e:	2601      	movs	r6, #1
 8005660:	e74e      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x654>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005662:	48a8      	ldr	r0, [pc, #672]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005664:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005666:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800566a:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800566c:	2d00      	cmp	r5, #0
 800566e:	f040 8183 	bne.w	8005978 <HAL_RCCEx_PeriphCLKConfig+0xacc>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005672:	4fa4      	ldr	r7, [pc, #656]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005674:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8005678:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800567a:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 800567e:	4301      	orrs	r1, r0
 8005680:	6579      	str	r1, [r7, #84]	@ 0x54
 8005682:	e717      	b.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x608>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005684:	489f      	ldr	r0, [pc, #636]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005686:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005688:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800568c:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800568e:	2d00      	cmp	r5, #0
 8005690:	f040 816f 	bne.w	8005972 <HAL_RCCEx_PeriphCLKConfig+0xac6>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005694:	4f9b      	ldr	r7, [pc, #620]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005696:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8005698:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800569a:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 800569e:	4301      	orrs	r1, r0
 80056a0:	6539      	str	r1, [r7, #80]	@ 0x50
 80056a2:	e55e      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056a4:	4997      	ldr	r1, [pc, #604]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80056a6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80056a8:	f001 0103 	and.w	r1, r1, #3
 80056ac:	2903      	cmp	r1, #3
 80056ae:	f43f aeed 	beq.w	800548c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
 80056b2:	2102      	movs	r1, #2
 80056b4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80056b8:	f7ff fb86 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 80056bc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80056be:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80056c2:	2d00      	cmp	r5, #0
 80056c4:	f040 82ab 	bne.w	8005c1e <HAL_RCCEx_PeriphCLKConfig+0xd72>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056c8:	4f8e      	ldr	r7, [pc, #568]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80056ca:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 80056ce:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80056d0:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 80056d4:	4301      	orrs	r1, r0
 80056d6:	65b9      	str	r1, [r7, #88]	@ 0x58
 80056d8:	e6da      	b.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056da:	498a      	ldr	r1, [pc, #552]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80056dc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80056de:	f001 0103 	and.w	r1, r1, #3
 80056e2:	2903      	cmp	r1, #3
 80056e4:	f43f add7 	beq.w	8005296 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80056e8:	2101      	movs	r1, #1
 80056ea:	f104 0008 	add.w	r0, r4, #8
 80056ee:	f7ff faf9 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 80056f2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80056f4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80056f8:	2d00      	cmp	r5, #0
 80056fa:	f040 8292 	bne.w	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xd76>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80056fe:	4f81      	ldr	r7, [pc, #516]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005700:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8005702:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005704:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 8005708:	4301      	orrs	r1, r0
 800570a:	6579      	str	r1, [r7, #84]	@ 0x54
 800570c:	e5c5      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x3ee>
        ret = HAL_ERROR;
 800570e:	2601      	movs	r6, #1
 8005710:	f7ff bbfb 	b.w	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x5e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005714:	4f7c      	ldr	r7, [pc, #496]	@ (8005908 <HAL_RCCEx_PeriphCLKConfig+0xa5c>)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800571c:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800571e:	f7fc facd 	bl	8001cbc <HAL_GetTick>
 8005722:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005724:	e006      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x888>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005726:	f7fc fac9 	bl	8001cbc <HAL_GetTick>
 800572a:	eba0 0008 	sub.w	r0, r0, r8
 800572e:	2864      	cmp	r0, #100	@ 0x64
 8005730:	f200 82b3 	bhi.w	8005c9a <HAL_RCCEx_PeriphCLKConfig+0xdee>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	05da      	lsls	r2, r3, #23
 8005738:	d5f5      	bpl.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    if (ret == HAL_OK)
 800573a:	2d00      	cmp	r5, #0
 800573c:	f040 82ae 	bne.w	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xdf0>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005740:	4a70      	ldr	r2, [pc, #448]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005742:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8005746:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8005748:	4059      	eors	r1, r3
 800574a:	f411 7f40 	tst.w	r1, #768	@ 0x300
 800574e:	d00b      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005750:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8005752:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005754:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8005758:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 800575c:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800575e:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 8005760:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 8005764:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8005766:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005768:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800576c:	f000 82c2 	beq.w	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0xe48>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005770:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8005774:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8005778:	f000 82d0 	beq.w	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xe70>
 800577c:	4961      	ldr	r1, [pc, #388]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 800577e:	690a      	ldr	r2, [r1, #16]
 8005780:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8005784:	610a      	str	r2, [r1, #16]
 8005786:	485f      	ldr	r0, [pc, #380]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005788:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800578c:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 800578e:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005790:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005794:	6701      	str	r1, [r0, #112]	@ 0x70
 8005796:	e54e      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005798:	4b5a      	ldr	r3, [pc, #360]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 800579a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579c:	f003 0303 	and.w	r3, r3, #3
 80057a0:	2b03      	cmp	r3, #3
 80057a2:	f000 8280 	beq.w	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
 80057a6:	2101      	movs	r1, #1
 80057a8:	f104 0008 	add.w	r0, r4, #8
 80057ac:	f7ff fa9a 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80057b0:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80057b2:	2800      	cmp	r0, #0
 80057b4:	f43f aef6 	beq.w	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80057b8:	4605      	mov	r5, r0
 80057ba:	e6f3      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057bc:	4b51      	ldr	r3, [pc, #324]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80057be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c0:	f003 0303 	and.w	r3, r3, #3
 80057c4:	2b03      	cmp	r3, #3
 80057c6:	f000 827a 	beq.w	8005cbe <HAL_RCCEx_PeriphCLKConfig+0xe12>
 80057ca:	2100      	movs	r1, #0
 80057cc:	f104 0008 	add.w	r0, r4, #8
 80057d0:	f7ff fa88 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80057d4:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80057d6:	2800      	cmp	r0, #0
 80057d8:	f43f aee1 	beq.w	800559e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80057dc:	4605      	mov	r5, r0
 80057de:	e6de      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057e0:	4b48      	ldr	r3, [pc, #288]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057e2:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e8:	f003 0303 	and.w	r3, r3, #3
 80057ec:	2b03      	cmp	r3, #3
 80057ee:	f000 8260 	beq.w	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0xe06>
 80057f2:	2101      	movs	r1, #1
 80057f4:	4630      	mov	r0, r6
 80057f6:	f7ff fae7 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80057fa:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80057fc:	2800      	cmp	r0, #0
 80057fe:	f43f aeda 	beq.w	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005802:	4605      	mov	r5, r0
 8005804:	e256      	b.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005806:	4b3f      	ldr	r3, [pc, #252]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800580a:	f003 0303 	and.w	r3, r3, #3
 800580e:	2b03      	cmp	r3, #3
 8005810:	f000 824d 	beq.w	8005cae <HAL_RCCEx_PeriphCLKConfig+0xe02>
 8005814:	2100      	movs	r1, #0
 8005816:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800581a:	f7ff fad5 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800581e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005820:	2800      	cmp	r0, #0
 8005822:	f43f aec5 	beq.w	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x704>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005826:	4605      	mov	r5, r0
 8005828:	e6c2      	b.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x704>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800582a:	4b36      	ldr	r3, [pc, #216]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 800582c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582e:	f003 0303 	and.w	r3, r3, #3
 8005832:	2b03      	cmp	r3, #3
 8005834:	f000 8239 	beq.w	8005caa <HAL_RCCEx_PeriphCLKConfig+0xdfe>
 8005838:	2102      	movs	r1, #2
 800583a:	f104 0008 	add.w	r0, r4, #8
 800583e:	f7ff fa51 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005842:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005844:	2800      	cmp	r0, #0
 8005846:	f43f aeb0 	beq.w	80055aa <HAL_RCCEx_PeriphCLKConfig+0x6fe>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800584a:	4605      	mov	r5, r0
 800584c:	e6ad      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x6fe>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800584e:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005852:	4b2c      	ldr	r3, [pc, #176]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005856:	f003 0303 	and.w	r3, r3, #3
 800585a:	2b03      	cmp	r3, #3
 800585c:	d006      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x9c0>
 800585e:	2102      	movs	r1, #2
 8005860:	4630      	mov	r0, r6
 8005862:	f7ff fab1 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 8005866:	2800      	cmp	r0, #0
 8005868:	f43f aea8 	beq.w	80055bc <HAL_RCCEx_PeriphCLKConfig+0x710>
  return HAL_ERROR;
 800586c:	2001      	movs	r0, #1
}
 800586e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005872:	4824      	ldr	r0, [pc, #144]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005874:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005876:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800587a:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800587c:	2d00      	cmp	r5, #0
 800587e:	f43f ab9c 	beq.w	8004fba <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8005882:	462e      	mov	r6, r5
 8005884:	f7ff bba1 	b.w	8004fca <HAL_RCCEx_PeriphCLKConfig+0x11e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005888:	481e      	ldr	r0, [pc, #120]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 800588a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800588c:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005890:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005892:	2d00      	cmp	r5, #0
 8005894:	f43f ab67 	beq.w	8004f66 <HAL_RCCEx_PeriphCLKConfig+0xba>
 8005898:	462e      	mov	r6, r5
 800589a:	f7ff bb6b 	b.w	8004f74 <HAL_RCCEx_PeriphCLKConfig+0xc8>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800589e:	4819      	ldr	r0, [pc, #100]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80058a0:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80058a2:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80058a6:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80058a8:	2d00      	cmp	r5, #0
 80058aa:	f43f abf6 	beq.w	800509a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80058ae:	462e      	mov	r6, r5
 80058b0:	f7ff bbfa 	b.w	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058b4:	4813      	ldr	r0, [pc, #76]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80058b6:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80058b8:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80058bc:	62c1      	str	r1, [r0, #44]	@ 0x2c
        ret = HAL_ERROR;
 80058be:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 80058c0:	2d00      	cmp	r5, #0
 80058c2:	f040 8160 	bne.w	8005b86 <HAL_RCCEx_PeriphCLKConfig+0xcda>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058c6:	4f0f      	ldr	r7, [pc, #60]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80058c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80058ca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80058cc:	f021 0107 	bic.w	r1, r1, #7
 80058d0:	4301      	orrs	r1, r0
 80058d2:	6539      	str	r1, [r7, #80]	@ 0x50
 80058d4:	f7ff bb27 	b.w	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058d8:	480a      	ldr	r0, [pc, #40]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80058da:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80058dc:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80058e0:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80058e2:	2d00      	cmp	r5, #0
 80058e4:	f43f ab94 	beq.w	8005010 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80058e8:	462e      	mov	r6, r5
 80058ea:	f7ff bb99 	b.w	8005020 <HAL_RCCEx_PeriphCLKConfig+0x174>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058ee:	4805      	ldr	r0, [pc, #20]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80058f0:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80058f2:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80058f6:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80058f8:	2d00      	cmp	r5, #0
 80058fa:	f43f adf7 	beq.w	80054ec <HAL_RCCEx_PeriphCLKConfig+0x640>
 80058fe:	462e      	mov	r6, r5
 8005900:	e5fb      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8005902:	bf00      	nop
 8005904:	58024400 	.word	0x58024400
 8005908:	58024800 	.word	0x58024800
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800590c:	4fc6      	ldr	r7, [pc, #792]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 800590e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005910:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005914:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005916:	2d00      	cmp	r5, #0
 8005918:	f47f ae03 	bne.w	8005522 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800591c:	e682      	b.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x778>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800591e:	48c2      	ldr	r0, [pc, #776]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005920:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8005922:	f000 0003 	and.w	r0, r0, #3
 8005926:	2803      	cmp	r0, #3
 8005928:	f43f adb0 	beq.w	800548c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
 800592c:	f104 0008 	add.w	r0, r4, #8
 8005930:	f7ff f9d8 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 8005934:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005936:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800593a:	2d00      	cmp	r5, #0
 800593c:	f43f aec4 	beq.w	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
 8005940:	e16d      	b.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0xd72>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005942:	49b9      	ldr	r1, [pc, #740]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005944:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005946:	f001 0103 	and.w	r1, r1, #3
 800594a:	2903      	cmp	r1, #3
 800594c:	f43f ac07 	beq.w	800515e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 8005950:	2101      	movs	r1, #1
 8005952:	f104 0008 	add.w	r0, r4, #8
 8005956:	f7ff f9c5 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 800595a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800595c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005960:	2d00      	cmp	r5, #0
 8005962:	f43f ae97 	beq.w	8005694 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 8005966:	e004      	b.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0xac6>
 8005968:	462e      	mov	r6, r5
 800596a:	e461      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x384>
 800596c:	462e      	mov	r6, r5
 800596e:	f7ff bb72 	b.w	8005056 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005972:	462e      	mov	r6, r5
 8005974:	f7ff bbf5 	b.w	8005162 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8005978:	462e      	mov	r6, r5
 800597a:	e59b      	b.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x608>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800597c:	49aa      	ldr	r1, [pc, #680]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 800597e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005980:	f001 0103 	and.w	r1, r1, #3
 8005984:	2903      	cmp	r1, #3
 8005986:	f000 81ab 	beq.w	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xe34>
 800598a:	2102      	movs	r1, #2
 800598c:	f104 0008 	add.w	r0, r4, #8
 8005990:	f7ff f9a8 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 8005994:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005996:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800599a:	2d00      	cmp	r5, #0
 800599c:	f43f ac41 	beq.w	8005222 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80059a0:	e7e2      	b.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0xabc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059a2:	49a1      	ldr	r1, [pc, #644]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 80059a4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059a6:	f001 0103 	and.w	r1, r1, #3
 80059aa:	2903      	cmp	r1, #3
 80059ac:	f43f ac0b 	beq.w	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x31a>
 80059b0:	2102      	movs	r1, #2
 80059b2:	f104 0008 	add.w	r0, r4, #8
 80059b6:	f7ff f995 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 80059ba:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80059bc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059c0:	2d00      	cmp	r5, #0
 80059c2:	f43f ab41 	beq.w	8005048 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80059c6:	e7d1      	b.n	800596c <HAL_RCCEx_PeriphCLKConfig+0xac0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059c8:	4997      	ldr	r1, [pc, #604]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 80059ca:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059cc:	f001 0103 	and.w	r1, r1, #3
 80059d0:	2903      	cmp	r1, #3
 80059d2:	f43f ae05 	beq.w	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x734>
 80059d6:	2102      	movs	r1, #2
 80059d8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059dc:	f7ff f9f4 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 80059e0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80059e2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059e6:	2d00      	cmp	r5, #0
 80059e8:	f43f accb 	beq.w	8005382 <HAL_RCCEx_PeriphCLKConfig+0x4d6>
 80059ec:	e111      	b.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xd66>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059ee:	498e      	ldr	r1, [pc, #568]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 80059f0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059f2:	f001 0103 	and.w	r1, r1, #3
 80059f6:	2903      	cmp	r1, #3
 80059f8:	f43f ac08 	beq.w	800520c <HAL_RCCEx_PeriphCLKConfig+0x360>
 80059fc:	2101      	movs	r1, #1
 80059fe:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a02:	f7ff f9e1 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005a06:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005a08:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a0c:	2d00      	cmp	r5, #0
 8005a0e:	f43f ab90 	beq.w	8005132 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005a12:	e0f3      	b.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0xd50>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a14:	4984      	ldr	r1, [pc, #528]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005a16:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a18:	f001 0103 	and.w	r1, r1, #3
 8005a1c:	2903      	cmp	r1, #3
 8005a1e:	f43f ad47 	beq.w	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8005a22:	2101      	movs	r1, #1
 8005a24:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a28:	f7ff f9ce 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005a2c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005a2e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a32:	2d00      	cmp	r5, #0
 8005a34:	f43f ae1d 	beq.w	8005672 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
 8005a38:	e79e      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0xacc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a3a:	497b      	ldr	r1, [pc, #492]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005a3c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a3e:	f001 0103 	and.w	r1, r1, #3
 8005a42:	2903      	cmp	r1, #3
 8005a44:	f43f add9 	beq.w	80055fa <HAL_RCCEx_PeriphCLKConfig+0x74e>
 8005a48:	2102      	movs	r1, #2
 8005a4a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a4e:	f7ff f9bb 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005a52:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005a54:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a58:	2d00      	cmp	r5, #0
 8005a5a:	f43f acbb 	beq.w	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8005a5e:	e0db      	b.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a60:	4971      	ldr	r1, [pc, #452]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005a62:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a64:	f001 0103 	and.w	r1, r1, #3
 8005a68:	2903      	cmp	r1, #3
 8005a6a:	f43f add3 	beq.w	8005614 <HAL_RCCEx_PeriphCLKConfig+0x768>
 8005a6e:	2102      	movs	r1, #2
 8005a70:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a74:	f7ff f9a8 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005a78:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005a7a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a7e:	2d00      	cmp	r5, #0
 8005a80:	f43f acd1 	beq.w	8005426 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8005a84:	e0c3      	b.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0xd62>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a86:	4968      	ldr	r1, [pc, #416]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005a88:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a8a:	f001 0103 	and.w	r1, r1, #3
 8005a8e:	2903      	cmp	r1, #3
 8005a90:	f43f abb1 	beq.w	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005a94:	2101      	movs	r1, #1
 8005a96:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a9a:	f7ff f995 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005a9e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005aa0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005aa4:	2d00      	cmp	r5, #0
 8005aa6:	f43f ab1f 	beq.w	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
 8005aaa:	e0ad      	b.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005aac:	495e      	ldr	r1, [pc, #376]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005aae:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ab0:	f001 0103 	and.w	r1, r1, #3
 8005ab4:	2903      	cmp	r1, #3
 8005ab6:	f000 811a 	beq.w	8005cee <HAL_RCCEx_PeriphCLKConfig+0xe42>
 8005aba:	2102      	movs	r1, #2
 8005abc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005ac0:	f7ff f982 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ac4:	2800      	cmp	r0, #0
 8005ac6:	f040 8139 	bne.w	8005d3c <HAL_RCCEx_PeriphCLKConfig+0xe90>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005aca:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005ace:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005ad2:	e4c6      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ad4:	4954      	ldr	r1, [pc, #336]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005ad6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ad8:	f001 0103 	and.w	r1, r1, #3
 8005adc:	2903      	cmp	r1, #3
 8005ade:	f000 8103 	beq.w	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0xe3c>
 8005ae2:	2102      	movs	r1, #2
 8005ae4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005ae8:	f7ff f96e 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005aec:	2800      	cmp	r0, #0
 8005aee:	f040 812c 	bne.w	8005d4a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005af2:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005af6:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005afa:	e4a4      	b.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005afc:	494a      	ldr	r1, [pc, #296]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005afe:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b00:	f001 0103 	and.w	r1, r1, #3
 8005b04:	2903      	cmp	r1, #3
 8005b06:	f43f ab69 	beq.w	80051dc <HAL_RCCEx_PeriphCLKConfig+0x330>
 8005b0a:	2100      	movs	r1, #0
 8005b0c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b10:	f7ff f95a 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005b14:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005b16:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005b1a:	f7ff babb 	b.w	8005094 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b1e:	4942      	ldr	r1, [pc, #264]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005b20:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b22:	f001 0103 	and.w	r1, r1, #3
 8005b26:	2903      	cmp	r1, #3
 8005b28:	f43f ab47 	beq.w	80051ba <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8005b2c:	2100      	movs	r1, #0
 8005b2e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b32:	f7ff f949 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005b36:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005b38:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005b3c:	f7ff ba65 	b.w	800500a <HAL_RCCEx_PeriphCLKConfig+0x15e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b40:	4939      	ldr	r1, [pc, #228]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005b42:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b44:	f001 0103 	and.w	r1, r1, #3
 8005b48:	2903      	cmp	r1, #3
 8005b4a:	f43f ab2b 	beq.w	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8005b4e:	2100      	movs	r1, #0
 8005b50:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b54:	f7ff f938 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005b58:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005b5a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005b5e:	f7ff ba29 	b.w	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x108>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b62:	4931      	ldr	r1, [pc, #196]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005b64:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b66:	f001 0103 	and.w	r1, r1, #3
 8005b6a:	2903      	cmp	r1, #3
 8005b6c:	f43f a9d9 	beq.w	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005b70:	2100      	movs	r1, #0
 8005b72:	f104 0008 	add.w	r0, r4, #8
 8005b76:	f7ff f8b5 	bl	8004ce4 <RCCEx_PLL2_Config.part.0>
 8005b7a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005b7c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005b80:	2d00      	cmp	r5, #0
 8005b82:	f43f aea0 	beq.w	80058c6 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8005b86:	462e      	mov	r6, r5
 8005b88:	f7ff b9cd 	b.w	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b8c:	4926      	ldr	r1, [pc, #152]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005b8e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b90:	f001 0103 	and.w	r1, r1, #3
 8005b94:	2903      	cmp	r1, #3
 8005b96:	f43f a9c4 	beq.w	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005ba0:	f7ff f912 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005ba4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005ba6:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005baa:	e689      	b.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005bac:	491e      	ldr	r1, [pc, #120]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005bae:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005bb0:	f001 0103 	and.w	r1, r1, #3
 8005bb4:	2903      	cmp	r1, #3
 8005bb6:	f43f aae7 	beq.w	8005188 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8005bba:	2100      	movs	r1, #0
 8005bbc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005bc0:	f7ff f902 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005bc4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005bc6:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005bca:	f7ff b9c9 	b.w	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005bce:	4916      	ldr	r1, [pc, #88]	@ (8005c28 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005bd0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005bd2:	f001 0103 	and.w	r1, r1, #3
 8005bd6:	2903      	cmp	r1, #3
 8005bd8:	f43f ad99 	beq.w	800570e <HAL_RCCEx_PeriphCLKConfig+0x862>
 8005bdc:	2102      	movs	r1, #2
 8005bde:	3028      	adds	r0, #40	@ 0x28
 8005be0:	f7ff f8f2 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005be4:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005be6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005bea:	2e00      	cmp	r6, #0
 8005bec:	f47f a98d 	bne.w	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005bf0:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8005bf2:	f7ff b983 	b.w	8004efc <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005bf6:	462e      	mov	r6, r5
 8005bf8:	f7ff bba2 	b.w	8005340 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005bfc:	462e      	mov	r6, r5
 8005bfe:	f7ff baa0 	b.w	8005142 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8005c02:	462e      	mov	r6, r5
 8005c04:	f7ff bb70 	b.w	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x43c>
 8005c08:	462e      	mov	r6, r5
 8005c0a:	f7ff ba74 	b.w	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
 8005c0e:	462e      	mov	r6, r5
 8005c10:	e411      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8005c12:	462e      	mov	r6, r5
 8005c14:	f7ff bbbd 	b.w	8005392 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8005c18:	462e      	mov	r6, r5
 8005c1a:	f7ff bbe3 	b.w	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8005c1e:	462e      	mov	r6, r5
 8005c20:	e436      	b.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8005c22:	462e      	mov	r6, r5
 8005c24:	f7ff bb39 	b.w	800529a <HAL_RCCEx_PeriphCLKConfig+0x3ee>
 8005c28:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c2c:	494a      	ldr	r1, [pc, #296]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8005c2e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c30:	f001 0103 	and.w	r1, r1, #3
 8005c34:	2903      	cmp	r1, #3
 8005c36:	d04b      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xe24>
 8005c38:	2101      	movs	r1, #1
 8005c3a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005c3e:	f7ff f8c3 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005c42:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c44:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c48:	2d00      	cmp	r5, #0
 8005c4a:	f43f ab46 	beq.w	80052da <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005c4e:	e7d8      	b.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0xd56>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c50:	4941      	ldr	r1, [pc, #260]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8005c52:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c54:	f001 0103 	and.w	r1, r1, #3
 8005c58:	2903      	cmp	r1, #3
 8005c5a:	d03d      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xe2c>
 8005c5c:	2101      	movs	r1, #1
 8005c5e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005c62:	f7ff f8b1 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005c66:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005c68:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c6c:	2d00      	cmp	r5, #0
 8005c6e:	f43f ab5f 	beq.w	8005330 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8005c72:	e7c0      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c74:	4938      	ldr	r1, [pc, #224]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8005c76:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c78:	f001 0103 	and.w	r1, r1, #3
 8005c7c:	2903      	cmp	r1, #3
 8005c7e:	f43f ab0a 	beq.w	8005296 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8005c82:	2101      	movs	r1, #1
 8005c84:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005c88:	f7ff f89e 	bl	8004dc8 <RCCEx_PLL3_Config.part.0>
 8005c8c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005c8e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c92:	2d00      	cmp	r5, #0
 8005c94:	f43f ad33 	beq.w	80056fe <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005c98:	e7c3      	b.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        ret = HAL_TIMEOUT;
 8005c9a:	2503      	movs	r5, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005c9c:	462e      	mov	r6, r5
 8005c9e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005ca2:	f7ff bac8 	b.w	8005236 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    return HAL_ERROR;
 8005ca6:	2501      	movs	r5, #1
 8005ca8:	e47c      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8005caa:	2501      	movs	r5, #1
 8005cac:	e47d      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    return HAL_ERROR;
 8005cae:	2501      	movs	r5, #1
 8005cb0:	e47e      	b.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x704>
 8005cb2:	2501      	movs	r5, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005cb4:	0692      	lsls	r2, r2, #26
 8005cb6:	f53f adcc 	bmi.w	8005852 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
  return HAL_ERROR;
 8005cba:	2001      	movs	r0, #1
 8005cbc:	e5d7      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
    return HAL_ERROR;
 8005cbe:	2501      	movs	r5, #1
 8005cc0:	e46d      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cc2:	4d25      	ldr	r5, [pc, #148]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8005cc4:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8005cc6:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005cca:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005ccc:	f7ff b916 	b.w	8004efc <HAL_RCCEx_PeriphCLKConfig+0x50>
        ret = HAL_ERROR;
 8005cd0:	2601      	movs	r6, #1
 8005cd2:	4635      	mov	r5, r6
 8005cd4:	f7ff bb08 	b.w	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x43c>
        ret = HAL_ERROR;
 8005cd8:	2601      	movs	r6, #1
 8005cda:	4635      	mov	r5, r6
 8005cdc:	f7ff bb30 	b.w	8005340 <HAL_RCCEx_PeriphCLKConfig+0x494>
        ret = HAL_ERROR;
 8005ce0:	2601      	movs	r6, #1
 8005ce2:	4635      	mov	r5, r6
 8005ce4:	f7ff baa4 	b.w	8005230 <HAL_RCCEx_PeriphCLKConfig+0x384>
        status = HAL_ERROR;
 8005ce8:	2601      	movs	r6, #1
 8005cea:	f7ff bbac 	b.w	8005446 <HAL_RCCEx_PeriphCLKConfig+0x59a>
        status = HAL_ERROR;
 8005cee:	2601      	movs	r6, #1
 8005cf0:	f7ff bbb7 	b.w	8005462 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
        tickstart = HAL_GetTick();
 8005cf4:	f7fb ffe2 	bl	8001cbc <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005cf8:	f8df 805c 	ldr.w	r8, [pc, #92]	@ 8005d58 <HAL_RCCEx_PeriphCLKConfig+0xeac>
        tickstart = HAL_GetTick();
 8005cfc:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cfe:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d02:	e004      	b.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0xe62>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d04:	f7fb ffda 	bl	8001cbc <HAL_GetTick>
 8005d08:	1bc0      	subs	r0, r0, r7
 8005d0a:	4548      	cmp	r0, r9
 8005d0c:	d810      	bhi.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0xe84>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d0e:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8005d12:	079b      	lsls	r3, r3, #30
 8005d14:	d5f6      	bpl.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xe58>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d16:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8005d1a:	e529      	b.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 8005d1c:	480e      	ldr	r0, [pc, #56]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8005d1e:	4a0f      	ldr	r2, [pc, #60]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xeb0>)
 8005d20:	6901      	ldr	r1, [r0, #16]
 8005d22:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8005d26:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8005d2a:	430a      	orrs	r2, r1
 8005d2c:	6102      	str	r2, [r0, #16]
 8005d2e:	e52a      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x8da>
        status = ret;
 8005d30:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005d32:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005d36:	4635      	mov	r5, r6
 8005d38:	f7ff ba7d 	b.w	8005236 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d3c:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
        status = HAL_ERROR;
 8005d40:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d42:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005d46:	f7ff bb8c 	b.w	8005462 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005d4a:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
        status = HAL_ERROR;
 8005d4e:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005d50:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005d54:	f7ff bb77 	b.w	8005446 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005d58:	58024400 	.word	0x58024400
 8005d5c:	00ffffcf 	.word	0x00ffffcf

08005d60 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8005d60:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005d62:	f7fe ff2f 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8005d66:	4b05      	ldr	r3, [pc, #20]	@ (8005d7c <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8005d68:	4a05      	ldr	r2, [pc, #20]	@ (8005d80 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8005d6a:	6a1b      	ldr	r3, [r3, #32]
 8005d6c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8005d70:	5cd3      	ldrb	r3, [r2, r3]
 8005d72:	f003 031f 	and.w	r3, r3, #31
}
 8005d76:	40d8      	lsrs	r0, r3
 8005d78:	bd08      	pop	{r3, pc}
 8005d7a:	bf00      	nop
 8005d7c:	58024400 	.word	0x58024400
 8005d80:	08013768 	.word	0x08013768

08005d84 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d84:	4a47      	ldr	r2, [pc, #284]	@ (8005ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 8005d86:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d88:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005d8a:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005d8c:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 8005d8e:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005d92:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005d96:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 8005d98:	d05b      	beq.n	8005e52 <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005d9a:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005d9e:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005da2:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005da6:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005daa:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005dae:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005db0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005db4:	ee06 1a90 	vmov	s13, r1
 8005db8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005dbc:	d003      	beq.n	8005dc6 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8005dbe:	2c02      	cmp	r4, #2
 8005dc0:	d06a      	beq.n	8005e98 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 8005dc2:	2c00      	cmp	r4, #0
 8005dc4:	d04a      	beq.n	8005e5c <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005dc6:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8005ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8005dca:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005dce:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005dd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dd4:	ee07 3a90 	vmov	s15, r3
 8005dd8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005ddc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005de0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005de4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005de8:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005dec:	4a2d      	ldr	r2, [pc, #180]	@ (8005ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 8005dee:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005df2:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005df4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005df8:	ee07 3a10 	vmov	s14, r3
 8005dfc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005e00:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005e02:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005e06:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005e0a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005e0e:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005e12:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005e14:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005e18:	ee07 3a10 	vmov	s14, r3
 8005e1c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005e20:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005e24:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005e28:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005e2c:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005e30:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005e32:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005e36:	ee06 3a90 	vmov	s13, r3
 8005e3a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005e3e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005e42:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005e46:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8005e4a:	ee17 3a90 	vmov	r3, s15
 8005e4e:	6083      	str	r3, [r0, #8]
}
 8005e50:	4770      	bx	lr
 8005e52:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005e54:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005e58:	6083      	str	r3, [r0, #8]
}
 8005e5a:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e5c:	6813      	ldr	r3, [r2, #0]
 8005e5e:	069b      	lsls	r3, r3, #26
 8005e60:	d51d      	bpl.n	8005e9e <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e62:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e64:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005e68:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e6a:	4910      	ldr	r1, [pc, #64]	@ (8005eac <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8005e6c:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e70:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e74:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e76:	ee07 3a90 	vmov	s15, r3
 8005e7a:	ee06 1a10 	vmov	s12, r1
 8005e7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e82:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8005e86:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8005e8a:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8005e8e:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8005e92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e96:	e7a9      	b.n	8005dec <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e98:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8005e9c:	e795      	b.n	8005dca <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e9e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8005ea2:	e792      	b.n	8005dca <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8005ea4:	58024400 	.word	0x58024400
 8005ea8:	4a742400 	.word	0x4a742400
 8005eac:	03d09000 	.word	0x03d09000
 8005eb0:	4bbebc20 	.word	0x4bbebc20
 8005eb4:	4c742400 	.word	0x4c742400

08005eb8 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005eb8:	4a47      	ldr	r2, [pc, #284]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 8005eba:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ebc:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005ebe:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005ec0:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8005ec2:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005ec6:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005eca:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 8005ecc:	d05b      	beq.n	8005f86 <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005ece:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005ed2:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ed6:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005eda:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005ede:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005ee2:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ee4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ee8:	ee06 1a90 	vmov	s13, r1
 8005eec:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005ef0:	d003      	beq.n	8005efa <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8005ef2:	2c02      	cmp	r4, #2
 8005ef4:	d06a      	beq.n	8005fcc <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8005ef6:	2c00      	cmp	r4, #0
 8005ef8:	d04a      	beq.n	8005f90 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005efa:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8005fdc <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8005efe:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005f02:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005f04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f08:	ee07 3a90 	vmov	s15, r3
 8005f0c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005f10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f18:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005f1c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005f20:	4a2d      	ldr	r2, [pc, #180]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8005f22:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005f26:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005f28:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005f2c:	ee07 3a10 	vmov	s14, r3
 8005f30:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005f34:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005f36:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005f3a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005f3e:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005f42:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005f46:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005f48:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005f4c:	ee07 3a10 	vmov	s14, r3
 8005f50:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005f54:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005f58:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005f5c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005f60:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005f64:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005f66:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005f6a:	ee06 3a90 	vmov	s13, r3
 8005f6e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005f72:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005f76:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005f7a:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8005f7e:	ee17 3a90 	vmov	r3, s15
 8005f82:	6083      	str	r3, [r0, #8]
}
 8005f84:	4770      	bx	lr
 8005f86:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005f88:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005f8c:	6083      	str	r3, [r0, #8]
}
 8005f8e:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f90:	6813      	ldr	r3, [r2, #0]
 8005f92:	069b      	lsls	r3, r3, #26
 8005f94:	d51d      	bpl.n	8005fd2 <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f96:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f98:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005f9c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f9e:	4910      	ldr	r1, [pc, #64]	@ (8005fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8005fa0:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005fa8:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005faa:	ee07 3a90 	vmov	s15, r3
 8005fae:	ee06 1a10 	vmov	s12, r1
 8005fb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005fb6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8005fba:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8005fbe:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8005fc2:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8005fc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fca:	e7a9      	b.n	8005f20 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005fcc:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8005fd0:	e795      	b.n	8005efe <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005fd2:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8005fd6:	e792      	b.n	8005efe <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8005fd8:	58024400 	.word	0x58024400
 8005fdc:	4a742400 	.word	0x4a742400
 8005fe0:	03d09000 	.word	0x03d09000
 8005fe4:	4bbebc20 	.word	0x4bbebc20
 8005fe8:	4c742400 	.word	0x4c742400

08005fec <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop

08005ff0 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ff0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d13d      	bne.n	8006074 <HAL_TIM_Base_Start_IT+0x84>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ff8:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005ffa:	2102      	movs	r1, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ffc:	4b1e      	ldr	r3, [pc, #120]	@ (8006078 <HAL_TIM_Base_Start_IT+0x88>)
 8005ffe:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8006002:	bf18      	it	ne
 8006004:	429a      	cmpne	r2, r3
{
 8006006:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006008:	bf0c      	ite	eq
 800600a:	2301      	moveq	r3, #1
 800600c:	2300      	movne	r3, #0
 800600e:	4d1b      	ldr	r5, [pc, #108]	@ (800607c <HAL_TIM_Base_Start_IT+0x8c>)
 8006010:	4c1b      	ldr	r4, [pc, #108]	@ (8006080 <HAL_TIM_Base_Start_IT+0x90>)
 8006012:	42aa      	cmp	r2, r5
 8006014:	bf08      	it	eq
 8006016:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800601a:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800601e:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006020:	42a2      	cmp	r2, r4
 8006022:	bf08      	it	eq
 8006024:	f043 0301 	orreq.w	r3, r3, #1
 8006028:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800602c:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006030:	4814      	ldr	r0, [pc, #80]	@ (8006084 <HAL_TIM_Base_Start_IT+0x94>)
 8006032:	42a2      	cmp	r2, r4
 8006034:	bf08      	it	eq
 8006036:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800603a:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800603c:	4282      	cmp	r2, r0
 800603e:	bf08      	it	eq
 8006040:	f043 0301 	orreq.w	r3, r3, #1
 8006044:	4910      	ldr	r1, [pc, #64]	@ (8006088 <HAL_TIM_Base_Start_IT+0x98>)
 8006046:	428a      	cmp	r2, r1
 8006048:	bf08      	it	eq
 800604a:	f043 0301 	orreq.w	r3, r3, #1
 800604e:	b913      	cbnz	r3, 8006056 <HAL_TIM_Base_Start_IT+0x66>
 8006050:	4b0e      	ldr	r3, [pc, #56]	@ (800608c <HAL_TIM_Base_Start_IT+0x9c>)
 8006052:	429a      	cmp	r2, r3
 8006054:	d107      	bne.n	8006066 <HAL_TIM_Base_Start_IT+0x76>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006056:	6891      	ldr	r1, [r2, #8]
 8006058:	4b0d      	ldr	r3, [pc, #52]	@ (8006090 <HAL_TIM_Base_Start_IT+0xa0>)
 800605a:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800605c:	2b06      	cmp	r3, #6
 800605e:	d006      	beq.n	800606e <HAL_TIM_Base_Start_IT+0x7e>
 8006060:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006064:	d003      	beq.n	800606e <HAL_TIM_Base_Start_IT+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8006066:	6813      	ldr	r3, [r2, #0]
 8006068:	f043 0301 	orr.w	r3, r3, #1
 800606c:	6013      	str	r3, [r2, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 800606e:	2000      	movs	r0, #0
}
 8006070:	bc30      	pop	{r4, r5}
 8006072:	4770      	bx	lr
    return HAL_ERROR;
 8006074:	2001      	movs	r0, #1
}
 8006076:	4770      	bx	lr
 8006078:	40010000 	.word	0x40010000
 800607c:	40000400 	.word	0x40000400
 8006080:	40000800 	.word	0x40000800
 8006084:	40010400 	.word	0x40010400
 8006088:	40001800 	.word	0x40001800
 800608c:	40014000 	.word	0x40014000
 8006090:	00010007 	.word	0x00010007

08006094 <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop

08006098 <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop

0800609c <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop

080060a0 <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop

080060a4 <HAL_TIM_IRQHandler>:
{
 80060a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 80060a6:	6803      	ldr	r3, [r0, #0]
{
 80060a8:	4605      	mov	r5, r0
  uint32_t itsource = htim->Instance->DIER;
 80060aa:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80060ac:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80060ae:	07a1      	lsls	r1, r4, #30
 80060b0:	d501      	bpl.n	80060b6 <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80060b2:	07b2      	lsls	r2, r6, #30
 80060b4:	d457      	bmi.n	8006166 <HAL_TIM_IRQHandler+0xc2>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80060b6:	0767      	lsls	r7, r4, #29
 80060b8:	d501      	bpl.n	80060be <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80060ba:	0770      	lsls	r0, r6, #29
 80060bc:	d440      	bmi.n	8006140 <HAL_TIM_IRQHandler+0x9c>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80060be:	0721      	lsls	r1, r4, #28
 80060c0:	d501      	bpl.n	80060c6 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80060c2:	0732      	lsls	r2, r6, #28
 80060c4:	d42a      	bmi.n	800611c <HAL_TIM_IRQHandler+0x78>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80060c6:	06e7      	lsls	r7, r4, #27
 80060c8:	d501      	bpl.n	80060ce <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80060ca:	06f0      	lsls	r0, r6, #27
 80060cc:	d413      	bmi.n	80060f6 <HAL_TIM_IRQHandler+0x52>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80060ce:	07e1      	lsls	r1, r4, #31
 80060d0:	d501      	bpl.n	80060d6 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80060d2:	07f2      	lsls	r2, r6, #31
 80060d4:	d465      	bmi.n	80061a2 <HAL_TIM_IRQHandler+0xfe>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80060d6:	f414 5f02 	tst.w	r4, #8320	@ 0x2080
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80060da:	f404 7780 	and.w	r7, r4, #256	@ 0x100
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80060de:	d052      	beq.n	8006186 <HAL_TIM_IRQHandler+0xe2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060e0:	0633      	lsls	r3, r6, #24
 80060e2:	d466      	bmi.n	80061b2 <HAL_TIM_IRQHandler+0x10e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80060e4:	0660      	lsls	r0, r4, #25
 80060e6:	d501      	bpl.n	80060ec <HAL_TIM_IRQHandler+0x48>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80060e8:	0671      	lsls	r1, r6, #25
 80060ea:	d473      	bmi.n	80061d4 <HAL_TIM_IRQHandler+0x130>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80060ec:	06a2      	lsls	r2, r4, #26
 80060ee:	d501      	bpl.n	80060f4 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80060f0:	06b3      	lsls	r3, r6, #26
 80060f2:	d44d      	bmi.n	8006190 <HAL_TIM_IRQHandler+0xec>
}
 80060f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80060f6:	682b      	ldr	r3, [r5, #0]
 80060f8:	f06f 0210 	mvn.w	r2, #16
        HAL_TIM_IC_CaptureCallback(htim);
 80060fc:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80060fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006100:	2208      	movs	r2, #8
 8006102:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800610a:	d174      	bne.n	80061f6 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800610c:	f7ff ffc2 	bl	8006094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006110:	4628      	mov	r0, r5
 8006112:	f7ff ffc3 	bl	800609c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006116:	2300      	movs	r3, #0
 8006118:	772b      	strb	r3, [r5, #28]
 800611a:	e7d8      	b.n	80060ce <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800611c:	682b      	ldr	r3, [r5, #0]
 800611e:	f06f 0208 	mvn.w	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8006122:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006126:	2204      	movs	r2, #4
 8006128:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800612a:	69db      	ldr	r3, [r3, #28]
 800612c:	079b      	lsls	r3, r3, #30
 800612e:	d15f      	bne.n	80061f0 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006130:	f7ff ffb0 	bl	8006094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006134:	4628      	mov	r0, r5
 8006136:	f7ff ffb1 	bl	800609c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800613a:	2300      	movs	r3, #0
 800613c:	772b      	strb	r3, [r5, #28]
 800613e:	e7c2      	b.n	80060c6 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006140:	682b      	ldr	r3, [r5, #0]
 8006142:	f06f 0204 	mvn.w	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8006146:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800614a:	2202      	movs	r2, #2
 800614c:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8006154:	d149      	bne.n	80061ea <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006156:	f7ff ff9d 	bl	8006094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800615a:	4628      	mov	r0, r5
 800615c:	f7ff ff9e 	bl	800609c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006160:	2300      	movs	r3, #0
 8006162:	772b      	strb	r3, [r5, #28]
 8006164:	e7ab      	b.n	80060be <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006166:	f06f 0202 	mvn.w	r2, #2
 800616a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800616c:	2201      	movs	r2, #1
 800616e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	079b      	lsls	r3, r3, #30
 8006174:	d136      	bne.n	80061e4 <HAL_TIM_IRQHandler+0x140>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006176:	f7ff ff8d 	bl	8006094 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800617a:	4628      	mov	r0, r5
 800617c:	f7ff ff8e 	bl	800609c <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006180:	2300      	movs	r3, #0
 8006182:	772b      	strb	r3, [r5, #28]
 8006184:	e797      	b.n	80060b6 <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006186:	2f00      	cmp	r7, #0
 8006188:	d0ac      	beq.n	80060e4 <HAL_TIM_IRQHandler+0x40>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800618a:	0637      	lsls	r7, r6, #24
 800618c:	d41a      	bmi.n	80061c4 <HAL_TIM_IRQHandler+0x120>
 800618e:	e7a9      	b.n	80060e4 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006190:	682b      	ldr	r3, [r5, #0]
 8006192:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8006196:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006198:	611a      	str	r2, [r3, #16]
}
 800619a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_TIMEx_CommutCallback(htim);
 800619e:	f000 b8d3 	b.w	8006348 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80061a2:	682b      	ldr	r3, [r5, #0]
 80061a4:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80061a8:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80061aa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80061ac:	f7fb f99a 	bl	80014e4 <HAL_TIM_PeriodElapsedCallback>
 80061b0:	e791      	b.n	80060d6 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80061b2:	682b      	ldr	r3, [r5, #0]
 80061b4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
      HAL_TIMEx_BreakCallback(htim);
 80061b8:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80061ba:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80061bc:	f000 f8c6 	bl	800634c <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80061c0:	2f00      	cmp	r7, #0
 80061c2:	d08f      	beq.n	80060e4 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80061c4:	682b      	ldr	r3, [r5, #0]
 80061c6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
      HAL_TIMEx_Break2Callback(htim);
 80061ca:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80061cc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80061ce:	f000 f8bf 	bl	8006350 <HAL_TIMEx_Break2Callback>
 80061d2:	e787      	b.n	80060e4 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80061d4:	682b      	ldr	r3, [r5, #0]
 80061d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
      HAL_TIM_TriggerCallback(htim);
 80061da:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80061dc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80061de:	f7ff ff5f 	bl	80060a0 <HAL_TIM_TriggerCallback>
 80061e2:	e783      	b.n	80060ec <HAL_TIM_IRQHandler+0x48>
          HAL_TIM_IC_CaptureCallback(htim);
 80061e4:	f7ff ff58 	bl	8006098 <HAL_TIM_IC_CaptureCallback>
 80061e8:	e7ca      	b.n	8006180 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 80061ea:	f7ff ff55 	bl	8006098 <HAL_TIM_IC_CaptureCallback>
 80061ee:	e7b7      	b.n	8006160 <HAL_TIM_IRQHandler+0xbc>
        HAL_TIM_IC_CaptureCallback(htim);
 80061f0:	f7ff ff52 	bl	8006098 <HAL_TIM_IC_CaptureCallback>
 80061f4:	e7a1      	b.n	800613a <HAL_TIM_IRQHandler+0x96>
        HAL_TIM_IC_CaptureCallback(htim);
 80061f6:	f7ff ff4f 	bl	8006098 <HAL_TIM_IC_CaptureCallback>
 80061fa:	e78c      	b.n	8006116 <HAL_TIM_IRQHandler+0x72>

080061fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061fe:	4a34      	ldr	r2, [pc, #208]	@ (80062d0 <TIM_Base_SetConfig+0xd4>)
 8006200:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006204:	4c33      	ldr	r4, [pc, #204]	@ (80062d4 <TIM_Base_SetConfig+0xd8>)
 8006206:	eba0 0202 	sub.w	r2, r0, r2
  tmpcr1 = TIMx->CR1;
 800620a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800620c:	eba0 0e04 	sub.w	lr, r0, r4
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006210:	694f      	ldr	r7, [r1, #20]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006212:	fab2 f282 	clz	r2, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006216:	680d      	ldr	r5, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006218:	fabe fe8e 	clz	lr, lr
  TIMx->ARR = (uint32_t)Structure->Period ;
 800621c:	688e      	ldr	r6, [r1, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800621e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8006222:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8006226:	d020      	beq.n	800626a <TIM_Base_SetConfig+0x6e>
 8006228:	b9fa      	cbnz	r2, 800626a <TIM_Base_SetConfig+0x6e>
 800622a:	f8df c0b4 	ldr.w	ip, [pc, #180]	@ 80062e0 <TIM_Base_SetConfig+0xe4>
 800622e:	4560      	cmp	r0, ip
 8006230:	d01b      	beq.n	800626a <TIM_Base_SetConfig+0x6e>
 8006232:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8006236:	4560      	cmp	r0, ip
 8006238:	d017      	beq.n	800626a <TIM_Base_SetConfig+0x6e>
 800623a:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 800623e:	4560      	cmp	r0, ip
 8006240:	d013      	beq.n	800626a <TIM_Base_SetConfig+0x6e>
 8006242:	f1be 0f00 	cmp.w	lr, #0
 8006246:	d110      	bne.n	800626a <TIM_Base_SetConfig+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006248:	4c23      	ldr	r4, [pc, #140]	@ (80062d8 <TIM_Base_SetConfig+0xdc>)
 800624a:	4a24      	ldr	r2, [pc, #144]	@ (80062dc <TIM_Base_SetConfig+0xe0>)
 800624c:	4290      	cmp	r0, r2
 800624e:	bf18      	it	ne
 8006250:	42a0      	cmpne	r0, r4
 8006252:	d032      	beq.n	80062ba <TIM_Base_SetConfig+0xbe>
 8006254:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006258:	4290      	cmp	r0, r2
 800625a:	d02e      	beq.n	80062ba <TIM_Base_SetConfig+0xbe>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800625c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006260:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8006262:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006264:	62c6      	str	r6, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006266:	6285      	str	r5, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006268:	e01d      	b.n	80062a6 <TIM_Base_SetConfig+0xaa>
    tmpcr1 |= Structure->CounterMode;
 800626a:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800626c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006270:	4323      	orrs	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006272:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006274:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006278:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800627a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800627e:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8006280:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006282:	62c6      	str	r6, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006284:	6285      	str	r5, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006286:	b962      	cbnz	r2, 80062a2 <TIM_Base_SetConfig+0xa6>
 8006288:	f1be 0f00 	cmp.w	lr, #0
 800628c:	d109      	bne.n	80062a2 <TIM_Base_SetConfig+0xa6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800628e:	4a13      	ldr	r2, [pc, #76]	@ (80062dc <TIM_Base_SetConfig+0xe0>)
 8006290:	4b11      	ldr	r3, [pc, #68]	@ (80062d8 <TIM_Base_SetConfig+0xdc>)
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006292:	4298      	cmp	r0, r3
 8006294:	bf18      	it	ne
 8006296:	4290      	cmpne	r0, r2
 8006298:	d003      	beq.n	80062a2 <TIM_Base_SetConfig+0xa6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800629a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800629e:	4298      	cmp	r0, r3
 80062a0:	d101      	bne.n	80062a6 <TIM_Base_SetConfig+0xaa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062a2:	690b      	ldr	r3, [r1, #16]
 80062a4:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062a6:	2301      	movs	r3, #1
 80062a8:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062aa:	6903      	ldr	r3, [r0, #16]
 80062ac:	07db      	lsls	r3, r3, #31
 80062ae:	d503      	bpl.n	80062b8 <TIM_Base_SetConfig+0xbc>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062b0:	6903      	ldr	r3, [r0, #16]
 80062b2:	f023 0301 	bic.w	r3, r3, #1
 80062b6:	6103      	str	r3, [r0, #16]
  }
}
 80062b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ba:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80062bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062c0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062c6:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 80062c8:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062ca:	62c6      	str	r6, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80062cc:	6285      	str	r5, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062ce:	e7de      	b.n	800628e <TIM_Base_SetConfig+0x92>
 80062d0:	40010000 	.word	0x40010000
 80062d4:	40010400 	.word	0x40010400
 80062d8:	40014000 	.word	0x40014000
 80062dc:	40014400 	.word	0x40014400
 80062e0:	40000400 	.word	0x40000400

080062e4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80062e4:	b370      	cbz	r0, 8006344 <HAL_TIM_Base_Init+0x60>
{
 80062e6:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80062e8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80062ec:	4604      	mov	r4, r0
 80062ee:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80062f2:	b313      	cbz	r3, 800633a <HAL_TIM_Base_Init+0x56>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062f4:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80062f6:	2302      	movs	r3, #2
 80062f8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062fc:	f851 0b04 	ldr.w	r0, [r1], #4
 8006300:	f7ff ff7c 	bl	80061fc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006304:	2301      	movs	r3, #1
  return HAL_OK;
 8006306:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006308:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800630c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006310:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006314:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006318:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800631c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006320:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006324:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006328:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800632c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006330:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006334:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8006338:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800633a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800633e:	f7ff fe55 	bl	8005fec <HAL_TIM_Base_MspInit>
 8006342:	e7d7      	b.n	80062f4 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8006344:	2001      	movs	r0, #1
}
 8006346:	4770      	bx	lr

08006348 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop

0800634c <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop

08006350 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop

08006354 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006354:	6802      	ldr	r2, [r0, #0]
 8006356:	b410      	push	{r4}
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006358:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800635c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006360:	e842 3100 	strex	r1, r3, [r2]
 8006364:	2900      	cmp	r1, #0
 8006366:	d1f7      	bne.n	8006358 <UART_EndRxTransfer+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006368:	4c14      	ldr	r4, [pc, #80]	@ (80063bc <UART_EndRxTransfer+0x68>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636a:	f102 0308 	add.w	r3, r2, #8
 800636e:	e853 3f00 	ldrex	r3, [r3]
 8006372:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006374:	f102 0c08 	add.w	ip, r2, #8
 8006378:	e84c 3100 	strex	r1, r3, [ip]
 800637c:	2900      	cmp	r1, #0
 800637e:	d1f4      	bne.n	800636a <UART_EndRxTransfer+0x16>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006380:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8006382:	2b01      	cmp	r3, #1
 8006384:	d008      	beq.n	8006398 <UART_EndRxTransfer+0x44>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006386:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006388:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
}
 800638a:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart->RxState = HAL_UART_STATE_READY;
 800638e:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
  huart->RxISR = NULL;
 8006392:	6743      	str	r3, [r0, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006394:	66c3      	str	r3, [r0, #108]	@ 0x6c
}
 8006396:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006398:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800639c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a0:	e842 3100 	strex	r1, r3, [r2]
 80063a4:	2900      	cmp	r1, #0
 80063a6:	d0ee      	beq.n	8006386 <UART_EndRxTransfer+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a8:	e852 3f00 	ldrex	r3, [r2]
 80063ac:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b0:	e842 3100 	strex	r1, r3, [r2]
 80063b4:	2900      	cmp	r1, #0
 80063b6:	d1ef      	bne.n	8006398 <UART_EndRxTransfer+0x44>
 80063b8:	e7e5      	b.n	8006386 <UART_EndRxTransfer+0x32>
 80063ba:	bf00      	nop
 80063bc:	effffffe 	.word	0xeffffffe

080063c0 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop

080063c4 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop

080063c8 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop

080063cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063cc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063ce:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 80063d0:	2300      	movs	r3, #0
 80063d2:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80063d6:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063da:	f7ff fff5 	bl	80063c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063de:	bd08      	pop	{r3, pc}

080063e0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80063e0:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80063e2:	f640 0c0f 	movw	ip, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80063e6:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063e8:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 80063ea:	ea12 0f0c 	tst.w	r2, ip
{
 80063ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063f2:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063f4:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 80063f6:	d133      	bne.n	8006460 <HAL_UART_IRQHandler+0x80>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80063f8:	0696      	lsls	r6, r2, #26
 80063fa:	d507      	bpl.n	800640c <HAL_UART_IRQHandler+0x2c>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80063fc:	f001 0620 	and.w	r6, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006400:	f005 5c80 	and.w	ip, r5, #268435456	@ 0x10000000
 8006404:	ea56 060c 	orrs.w	r6, r6, ip
 8006408:	f040 812b 	bne.w	8006662 <HAL_UART_IRQHandler+0x282>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800640c:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800640e:	2801      	cmp	r0, #1
 8006410:	f000 80b6 	beq.w	8006580 <HAL_UART_IRQHandler+0x1a0>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006414:	02d7      	lsls	r7, r2, #11
 8006416:	d419      	bmi.n	800644c <HAL_UART_IRQHandler+0x6c>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006418:	0610      	lsls	r0, r2, #24
 800641a:	d506      	bpl.n	800642a <HAL_UART_IRQHandler+0x4a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800641c:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006420:	f001 0080 	and.w	r0, r1, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006424:	4328      	orrs	r0, r5
 8006426:	f040 8123 	bne.w	8006670 <HAL_UART_IRQHandler+0x290>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800642a:	0657      	lsls	r7, r2, #25
 800642c:	d502      	bpl.n	8006434 <HAL_UART_IRQHandler+0x54>
 800642e:	064e      	lsls	r6, r1, #25
 8006430:	f100 80ff 	bmi.w	8006632 <HAL_UART_IRQHandler+0x252>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006434:	0215      	lsls	r5, r2, #8
 8006436:	d502      	bpl.n	800643e <HAL_UART_IRQHandler+0x5e>
 8006438:	0048      	lsls	r0, r1, #1
 800643a:	f100 812d 	bmi.w	8006698 <HAL_UART_IRQHandler+0x2b8>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800643e:	01d3      	lsls	r3, r2, #7
 8006440:	d502      	bpl.n	8006448 <HAL_UART_IRQHandler+0x68>
 8006442:	2900      	cmp	r1, #0
 8006444:	f2c0 812d 	blt.w	80066a2 <HAL_UART_IRQHandler+0x2c2>
}
 8006448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800644c:	026e      	lsls	r6, r5, #9
 800644e:	d5e3      	bpl.n	8006418 <HAL_UART_IRQHandler+0x38>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006450:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8006454:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006456:	621a      	str	r2, [r3, #32]
}
 8006458:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800645c:	f001 b83e 	b.w	80074dc <HAL_UARTEx_WakeupCallback>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006460:	48b0      	ldr	r0, [pc, #704]	@ (8006724 <HAL_UART_IRQHandler+0x344>)
 8006462:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006466:	48b0      	ldr	r0, [pc, #704]	@ (8006728 <HAL_UART_IRQHandler+0x348>)
 8006468:	4008      	ands	r0, r1
 800646a:	ea50 000c 	orrs.w	r0, r0, ip
 800646e:	d0cd      	beq.n	800640c <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006470:	07d7      	lsls	r7, r2, #31
 8006472:	461e      	mov	r6, r3
 8006474:	d509      	bpl.n	800648a <HAL_UART_IRQHandler+0xaa>
 8006476:	05c8      	lsls	r0, r1, #23
 8006478:	d507      	bpl.n	800648a <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800647a:	2001      	movs	r0, #1
 800647c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800647e:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8006482:	f040 0001 	orr.w	r0, r0, #1
 8006486:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800648a:	0797      	lsls	r7, r2, #30
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800648c:	f002 0004 	and.w	r0, r2, #4
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006490:	f140 80e0 	bpl.w	8006654 <HAL_UART_IRQHandler+0x274>
 8006494:	07ef      	lsls	r7, r5, #31
 8006496:	d510      	bpl.n	80064ba <HAL_UART_IRQHandler+0xda>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006498:	2702      	movs	r7, #2
 800649a:	621f      	str	r7, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800649c:	f8d4 7090 	ldr.w	r7, [r4, #144]	@ 0x90
 80064a0:	f047 0704 	orr.w	r7, r7, #4
 80064a4:	f8c4 7090 	str.w	r7, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064a8:	b138      	cbz	r0, 80064ba <HAL_UART_IRQHandler+0xda>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80064aa:	2004      	movs	r0, #4
 80064ac:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064ae:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80064b2:	f040 0002 	orr.w	r0, r0, #2
 80064b6:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 80064ba:	0710      	lsls	r0, r2, #28
 80064bc:	d50c      	bpl.n	80064d8 <HAL_UART_IRQHandler+0xf8>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80064be:	f001 0020 	and.w	r0, r1, #32
 80064c2:	ea50 000c 	orrs.w	r0, r0, ip
 80064c6:	d007      	beq.n	80064d8 <HAL_UART_IRQHandler+0xf8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064c8:	2008      	movs	r0, #8
 80064ca:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064cc:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80064d0:	f040 0008 	orr.w	r0, r0, #8
 80064d4:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80064d8:	0517      	lsls	r7, r2, #20
 80064da:	d50a      	bpl.n	80064f2 <HAL_UART_IRQHandler+0x112>
 80064dc:	0148      	lsls	r0, r1, #5
 80064de:	d508      	bpl.n	80064f2 <HAL_UART_IRQHandler+0x112>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064e0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80064e4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80064e6:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80064ea:	f043 0320 	orr.w	r3, r3, #32
 80064ee:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064f2:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d0a6      	beq.n	8006448 <HAL_UART_IRQHandler+0x68>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80064fa:	0693      	lsls	r3, r2, #26
 80064fc:	d506      	bpl.n	800650c <HAL_UART_IRQHandler+0x12c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80064fe:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006502:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 8006506:	4329      	orrs	r1, r5
 8006508:	f040 80ba 	bne.w	8006680 <HAL_UART_IRQHandler+0x2a0>
      errorcode = huart->ErrorCode;
 800650c:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
        UART_EndRxTransfer(huart);
 8006510:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006512:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006514:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800651c:	ea53 0502 	orrs.w	r5, r3, r2
 8006520:	f000 80c4 	beq.w	80066ac <HAL_UART_IRQHandler+0x2cc>
        UART_EndRxTransfer(huart);
 8006524:	f7ff ff16 	bl	8006354 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006528:	68b3      	ldr	r3, [r6, #8]
 800652a:	065f      	lsls	r7, r3, #25
 800652c:	f140 80b0 	bpl.w	8006690 <HAL_UART_IRQHandler+0x2b0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006530:	f106 0308 	add.w	r3, r6, #8
 8006534:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006538:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800653c:	f106 0108 	add.w	r1, r6, #8
 8006540:	e841 3200 	strex	r2, r3, [r1]
 8006544:	b162      	cbz	r2, 8006560 <HAL_UART_IRQHandler+0x180>
 8006546:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006548:	f103 0208 	add.w	r2, r3, #8
 800654c:	e852 2f00 	ldrex	r2, [r2]
 8006550:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006554:	f103 0008 	add.w	r0, r3, #8
 8006558:	e840 2100 	strex	r1, r2, [r0]
 800655c:	2900      	cmp	r1, #0
 800655e:	d1f3      	bne.n	8006548 <HAL_UART_IRQHandler+0x168>
          if (huart->hdmarx != NULL)
 8006560:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8006564:	2800      	cmp	r0, #0
 8006566:	f000 8093 	beq.w	8006690 <HAL_UART_IRQHandler+0x2b0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800656a:	4b70      	ldr	r3, [pc, #448]	@ (800672c <HAL_UART_IRQHandler+0x34c>)
 800656c:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800656e:	f7fc f95f 	bl	8002830 <HAL_DMA_Abort_IT>
 8006572:	2800      	cmp	r0, #0
 8006574:	f43f af68 	beq.w	8006448 <HAL_UART_IRQHandler+0x68>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006578:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800657c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800657e:	e074      	b.n	800666a <HAL_UART_IRQHandler+0x28a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006580:	06d6      	lsls	r6, r2, #27
 8006582:	f57f af47 	bpl.w	8006414 <HAL_UART_IRQHandler+0x34>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006586:	06c8      	lsls	r0, r1, #27
 8006588:	f57f af44 	bpl.w	8006414 <HAL_UART_IRQHandler+0x34>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800658c:	2210      	movs	r2, #16
 800658e:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006590:	689a      	ldr	r2, [r3, #8]
 8006592:	0652      	lsls	r2, r2, #25
 8006594:	f140 808f 	bpl.w	80066b6 <HAL_UART_IRQHandler+0x2d6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006598:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800659c:	6801      	ldr	r1, [r0, #0]
 800659e:	684a      	ldr	r2, [r1, #4]
 80065a0:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80065a2:	2a00      	cmp	r2, #0
 80065a4:	f43f af50 	beq.w	8006448 <HAL_UART_IRQHandler+0x68>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80065a8:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 80065ac:	4291      	cmp	r1, r2
 80065ae:	f67f af4b 	bls.w	8006448 <HAL_UART_IRQHandler+0x68>
        huart->RxXferCount = nb_remaining_rx_data;
 80065b2:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80065b6:	69c2      	ldr	r2, [r0, #28]
 80065b8:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 80065bc:	d02f      	beq.n	800661e <HAL_UART_IRQHandler+0x23e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065be:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c6:	e843 2100 	strex	r1, r2, [r3]
 80065ca:	2900      	cmp	r1, #0
 80065cc:	d1f7      	bne.n	80065be <HAL_UART_IRQHandler+0x1de>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ce:	f103 0208 	add.w	r2, r3, #8
 80065d2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065d6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065da:	f103 0508 	add.w	r5, r3, #8
 80065de:	e845 2100 	strex	r1, r2, [r5]
 80065e2:	2900      	cmp	r1, #0
 80065e4:	d1f3      	bne.n	80065ce <HAL_UART_IRQHandler+0x1ee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e6:	f103 0208 	add.w	r2, r3, #8
 80065ea:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	f103 0508 	add.w	r5, r3, #8
 80065f6:	e845 2100 	strex	r1, r2, [r5]
 80065fa:	2900      	cmp	r1, #0
 80065fc:	d1f3      	bne.n	80065e6 <HAL_UART_IRQHandler+0x206>
          huart->RxState = HAL_UART_STATE_READY;
 80065fe:	2220      	movs	r2, #32
 8006600:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006604:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006606:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800660a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660e:	e843 2100 	strex	r1, r2, [r3]
 8006612:	2900      	cmp	r1, #0
 8006614:	d1f7      	bne.n	8006606 <HAL_UART_IRQHandler+0x226>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006616:	f7fb ff59 	bl	80024cc <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800661a:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800661e:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006620:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006622:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006624:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006628:	1ac9      	subs	r1, r1, r3
 800662a:	b289      	uxth	r1, r1
 800662c:	f7fb f9e8 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
 8006630:	e70a      	b.n	8006448 <HAL_UART_IRQHandler+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006632:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006636:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663a:	e843 2100 	strex	r1, r2, [r3]
 800663e:	2900      	cmp	r1, #0
 8006640:	d1f7      	bne.n	8006632 <HAL_UART_IRQHandler+0x252>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006642:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006644:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006646:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8006648:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->TxISR = NULL;
 800664c:	67a3      	str	r3, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 800664e:	f7ff feb7 	bl	80063c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006652:	e6f9      	b.n	8006448 <HAL_UART_IRQHandler+0x68>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006654:	2800      	cmp	r0, #0
 8006656:	f43f af30 	beq.w	80064ba <HAL_UART_IRQHandler+0xda>
 800665a:	07ef      	lsls	r7, r5, #31
 800665c:	f53f af25 	bmi.w	80064aa <HAL_UART_IRQHandler+0xca>
 8006660:	e72b      	b.n	80064ba <HAL_UART_IRQHandler+0xda>
      if (huart->RxISR != NULL)
 8006662:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 8006664:	2b00      	cmp	r3, #0
 8006666:	f43f aeef 	beq.w	8006448 <HAL_UART_IRQHandler+0x68>
}
 800666a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800666e:	4718      	bx	r3
    if (huart->TxISR != NULL)
 8006670:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8006672:	2b00      	cmp	r3, #0
 8006674:	f43f aee8 	beq.w	8006448 <HAL_UART_IRQHandler+0x68>
      huart->TxISR(huart);
 8006678:	4620      	mov	r0, r4
}
 800667a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 800667e:	4718      	bx	r3
        if (huart->RxISR != NULL)
 8006680:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8006682:	2b00      	cmp	r3, #0
 8006684:	f43f af42 	beq.w	800650c <HAL_UART_IRQHandler+0x12c>
          huart->RxISR(huart);
 8006688:	4620      	mov	r0, r4
 800668a:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800668c:	6826      	ldr	r6, [r4, #0]
 800668e:	e73d      	b.n	800650c <HAL_UART_IRQHandler+0x12c>
            HAL_UART_ErrorCallback(huart);
 8006690:	4620      	mov	r0, r4
 8006692:	f7ff fe99 	bl	80063c8 <HAL_UART_ErrorCallback>
 8006696:	e6d7      	b.n	8006448 <HAL_UART_IRQHandler+0x68>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006698:	4620      	mov	r0, r4
}
 800669a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800669e:	f000 bf21 	b.w	80074e4 <HAL_UARTEx_TxFifoEmptyCallback>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80066a2:	4620      	mov	r0, r4
}
 80066a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 80066a8:	f000 bf1a 	b.w	80074e0 <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 80066ac:	f7ff fe8c 	bl	80063c8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b0:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 80066b4:	e6c8      	b.n	8006448 <HAL_UART_IRQHandler+0x68>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066b6:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
 80066ba:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
      if ((huart->RxXferCount > 0U)
 80066be:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066c2:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 80066c4:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066c6:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80066c8:	2a00      	cmp	r2, #0
 80066ca:	f43f aebd 	beq.w	8006448 <HAL_UART_IRQHandler+0x68>
 80066ce:	2900      	cmp	r1, #0
 80066d0:	f43f aeba 	beq.w	8006448 <HAL_UART_IRQHandler+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d4:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066d8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066dc:	e843 2000 	strex	r0, r2, [r3]
 80066e0:	2800      	cmp	r0, #0
 80066e2:	d1f7      	bne.n	80066d4 <HAL_UART_IRQHandler+0x2f4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80066e4:	4d12      	ldr	r5, [pc, #72]	@ (8006730 <HAL_UART_IRQHandler+0x350>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e6:	f103 0208 	add.w	r2, r3, #8
 80066ea:	e852 2f00 	ldrex	r2, [r2]
 80066ee:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f0:	f103 0608 	add.w	r6, r3, #8
 80066f4:	e846 2000 	strex	r0, r2, [r6]
 80066f8:	2800      	cmp	r0, #0
 80066fa:	d1f4      	bne.n	80066e6 <HAL_UART_IRQHandler+0x306>
        huart->RxState = HAL_UART_STATE_READY;
 80066fc:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 80066fe:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006700:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006704:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006706:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800670a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670e:	e843 2000 	strex	r0, r2, [r3]
 8006712:	2800      	cmp	r0, #0
 8006714:	d1f7      	bne.n	8006706 <HAL_UART_IRQHandler+0x326>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006716:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006718:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800671a:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800671c:	f7fb f970 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
 8006720:	e692      	b.n	8006448 <HAL_UART_IRQHandler+0x68>
 8006722:	bf00      	nop
 8006724:	10000001 	.word	0x10000001
 8006728:	04000120 	.word	0x04000120
 800672c:	080063cd 	.word	0x080063cd
 8006730:	effffffe 	.word	0xeffffffe

08006734 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006734:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 8006738:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800673c:	2a22      	cmp	r2, #34	@ 0x22
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800673e:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006740:	d004      	beq.n	800674c <UART_RxISR_8BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006742:	699a      	ldr	r2, [r3, #24]
 8006744:	f042 0208 	orr.w	r2, r2, #8
 8006748:	619a      	str	r2, [r3, #24]
  }
}
 800674a:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800674c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800674e:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8006750:	400b      	ands	r3, r1
 8006752:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 8006754:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
    huart->pRxBuffPtr++;
 8006758:	6d82      	ldr	r2, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800675a:	3b01      	subs	r3, #1
    huart->pRxBuffPtr++;
 800675c:	3201      	adds	r2, #1
    huart->RxXferCount--;
 800675e:	b29b      	uxth	r3, r3
    huart->pRxBuffPtr++;
 8006760:	6582      	str	r2, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8006762:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 8006766:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800676a:	b29b      	uxth	r3, r3
 800676c:	2b00      	cmp	r3, #0
 800676e:	d137      	bne.n	80067e0 <UART_RxISR_8BIT+0xac>
 8006770:	6803      	ldr	r3, [r0, #0]
{
 8006772:	b510      	push	{r4, lr}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006778:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677c:	e843 2100 	strex	r1, r2, [r3]
 8006780:	2900      	cmp	r1, #0
 8006782:	d1f7      	bne.n	8006774 <UART_RxISR_8BIT+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006784:	f103 0208 	add.w	r2, r3, #8
 8006788:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006790:	f103 0408 	add.w	r4, r3, #8
 8006794:	e844 2100 	strex	r1, r2, [r4]
 8006798:	2900      	cmp	r1, #0
 800679a:	d1f3      	bne.n	8006784 <UART_RxISR_8BIT+0x50>
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800679c:	4a1b      	ldr	r2, [pc, #108]	@ (800680c <UART_RxISR_8BIT+0xd8>)
      huart->RxState = HAL_UART_STATE_READY;
 800679e:	2420      	movs	r4, #32
      huart->RxISR = NULL;
 80067a0:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067a2:	4293      	cmp	r3, r2
      huart->RxState = HAL_UART_STATE_READY;
 80067a4:	f8c0 408c 	str.w	r4, [r0, #140]	@ 0x8c
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067a8:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067aa:	d002      	beq.n	80067b2 <UART_RxISR_8BIT+0x7e>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80067ac:	685a      	ldr	r2, [r3, #4]
 80067ae:	0211      	lsls	r1, r2, #8
 80067b0:	d417      	bmi.n	80067e2 <UART_RxISR_8BIT+0xae>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067b2:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80067b4:	2a01      	cmp	r2, #1
 80067b6:	d125      	bne.n	8006804 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067b8:	2200      	movs	r2, #0
 80067ba:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067bc:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067c0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c4:	e843 2100 	strex	r1, r2, [r3]
 80067c8:	2900      	cmp	r1, #0
 80067ca:	d1f7      	bne.n	80067bc <UART_RxISR_8BIT+0x88>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80067cc:	69da      	ldr	r2, [r3, #28]
 80067ce:	06d2      	lsls	r2, r2, #27
 80067d0:	d501      	bpl.n	80067d6 <UART_RxISR_8BIT+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80067d2:	2210      	movs	r2, #16
 80067d4:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067d6:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 80067da:	f7fb f911 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
}
 80067de:	bd10      	pop	{r4, pc}
 80067e0:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80067e6:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ea:	e843 2100 	strex	r1, r2, [r3]
 80067ee:	2900      	cmp	r1, #0
 80067f0:	d0df      	beq.n	80067b2 <UART_RxISR_8BIT+0x7e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f2:	e853 2f00 	ldrex	r2, [r3]
 80067f6:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fa:	e843 2100 	strex	r1, r2, [r3]
 80067fe:	2900      	cmp	r1, #0
 8006800:	d1ef      	bne.n	80067e2 <UART_RxISR_8BIT+0xae>
 8006802:	e7d6      	b.n	80067b2 <UART_RxISR_8BIT+0x7e>
        HAL_UART_RxCpltCallback(huart);
 8006804:	f7ff fdde 	bl	80063c4 <HAL_UART_RxCpltCallback>
}
 8006808:	bd10      	pop	{r4, pc}
 800680a:	bf00      	nop
 800680c:	58000c00 	.word	0x58000c00

08006810 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006810:	f8d0 108c 	ldr.w	r1, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 8006814:	f8b0 2060 	ldrh.w	r2, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006818:	2922      	cmp	r1, #34	@ 0x22
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800681a:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800681c:	d004      	beq.n	8006828 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800681e:	699a      	ldr	r2, [r3, #24]
 8006820:	f042 0208 	orr.w	r2, r2, #8
 8006824:	619a      	str	r2, [r3, #24]
 8006826:	4770      	bx	lr
{
 8006828:	b510      	push	{r4, lr}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800682a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 800682c:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 800682e:	4022      	ands	r2, r4
 8006830:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 8006834:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
    huart->pRxBuffPtr += 2U;
 8006838:	6581      	str	r1, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800683a:	3a01      	subs	r2, #1
 800683c:	b292      	uxth	r2, r2
 800683e:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 8006842:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8006846:	b292      	uxth	r2, r2
 8006848:	2a00      	cmp	r2, #0
 800684a:	d134      	bne.n	80068b6 <UART_RxISR_16BIT+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006850:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006854:	e843 2100 	strex	r1, r2, [r3]
 8006858:	2900      	cmp	r1, #0
 800685a:	d1f7      	bne.n	800684c <UART_RxISR_16BIT+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800685c:	f103 0208 	add.w	r2, r3, #8
 8006860:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006864:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006868:	f103 0408 	add.w	r4, r3, #8
 800686c:	e844 2100 	strex	r1, r2, [r4]
 8006870:	2900      	cmp	r1, #0
 8006872:	d1f3      	bne.n	800685c <UART_RxISR_16BIT+0x4c>
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006874:	4a1a      	ldr	r2, [pc, #104]	@ (80068e0 <UART_RxISR_16BIT+0xd0>)
      huart->RxState = HAL_UART_STATE_READY;
 8006876:	2420      	movs	r4, #32
      huart->RxISR = NULL;
 8006878:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800687a:	4293      	cmp	r3, r2
      huart->RxState = HAL_UART_STATE_READY;
 800687c:	f8c0 408c 	str.w	r4, [r0, #140]	@ 0x8c
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006880:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006882:	d002      	beq.n	800688a <UART_RxISR_16BIT+0x7a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006884:	685a      	ldr	r2, [r3, #4]
 8006886:	0211      	lsls	r1, r2, #8
 8006888:	d416      	bmi.n	80068b8 <UART_RxISR_16BIT+0xa8>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800688a:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 800688c:	2a01      	cmp	r2, #1
 800688e:	d124      	bne.n	80068da <UART_RxISR_16BIT+0xca>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006890:	2200      	movs	r2, #0
 8006892:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006894:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006898:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689c:	e843 2100 	strex	r1, r2, [r3]
 80068a0:	2900      	cmp	r1, #0
 80068a2:	d1f7      	bne.n	8006894 <UART_RxISR_16BIT+0x84>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80068a4:	69da      	ldr	r2, [r3, #28]
 80068a6:	06d2      	lsls	r2, r2, #27
 80068a8:	d501      	bpl.n	80068ae <UART_RxISR_16BIT+0x9e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068aa:	2210      	movs	r2, #16
 80068ac:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068ae:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 80068b2:	f7fb f8a5 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
  }
}
 80068b6:	bd10      	pop	{r4, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b8:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80068bc:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c0:	e843 2100 	strex	r1, r2, [r3]
 80068c4:	2900      	cmp	r1, #0
 80068c6:	d0e0      	beq.n	800688a <UART_RxISR_16BIT+0x7a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c8:	e853 2f00 	ldrex	r2, [r3]
 80068cc:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d0:	e843 2100 	strex	r1, r2, [r3]
 80068d4:	2900      	cmp	r1, #0
 80068d6:	d1ef      	bne.n	80068b8 <UART_RxISR_16BIT+0xa8>
 80068d8:	e7d7      	b.n	800688a <UART_RxISR_16BIT+0x7a>
        HAL_UART_RxCpltCallback(huart);
 80068da:	f7ff fd73 	bl	80063c4 <HAL_UART_RxCpltCallback>
}
 80068de:	bd10      	pop	{r4, pc}
 80068e0:	58000c00 	.word	0x58000c00

080068e4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80068e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80068e8:	6802      	ldr	r2, [r0, #0]
{
 80068ea:	4604      	mov	r4, r0
  uint16_t  uhMask = huart->Mask;
 80068ec:	f8b0 a060 	ldrh.w	sl, [r0, #96]	@ 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80068f0:	69d0      	ldr	r0, [r2, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80068f2:	6816      	ldr	r6, [r2, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80068f4:	6895      	ldr	r5, [r2, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068f6:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 80068fa:	2922      	cmp	r1, #34	@ 0x22
 80068fc:	d006      	beq.n	800690c <UART_RxISR_8BIT_FIFOEN+0x28>
 80068fe:	4613      	mov	r3, r2
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006900:	6992      	ldr	r2, [r2, #24]
 8006902:	f042 0208 	orr.w	r2, r2, #8
 8006906:	619a      	str	r2, [r3, #24]
  }
}
 8006908:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800690c:	f8b4 3068 	ldrh.w	r3, [r4, #104]	@ 0x68
 8006910:	2b00      	cmp	r3, #0
 8006912:	f000 80d2 	beq.w	8006aba <UART_RxISR_8BIT_FIFOEN+0x1d6>
 8006916:	0687      	lsls	r7, r0, #26
 8006918:	f140 8086 	bpl.w	8006a28 <UART_RxISR_8BIT_FIFOEN+0x144>
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800691c:	fa5f fa8a 	uxtb.w	sl, sl
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006920:	f04f 0800 	mov.w	r8, #0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006924:	f8df 91a0 	ldr.w	r9, [pc, #416]	@ 8006ac8 <UART_RxISR_8BIT_FIFOEN+0x1e4>
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006928:	4f65      	ldr	r7, [pc, #404]	@ (8006ac0 <UART_RxISR_8BIT_FIFOEN+0x1dc>)
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800692a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800692c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800692e:	ea0a 0202 	and.w	r2, sl, r2
 8006932:	701a      	strb	r2, [r3, #0]
      huart->RxXferCount--;
 8006934:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006938:	6823      	ldr	r3, [r4, #0]
      huart->RxXferCount--;
 800693a:	3901      	subs	r1, #1
      huart->pRxBuffPtr++;
 800693c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 800693e:	b289      	uxth	r1, r1
      huart->pRxBuffPtr++;
 8006940:	3201      	adds	r2, #1
      huart->RxXferCount--;
 8006942:	f8a4 105e 	strh.w	r1, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006946:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      huart->pRxBuffPtr++;
 800694a:	65a2      	str	r2, [r4, #88]	@ 0x58
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800694c:	f01b 0f07 	tst.w	fp, #7
 8006950:	d01f      	beq.n	8006992 <UART_RxISR_8BIT_FIFOEN+0xae>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006952:	f01b 0f01 	tst.w	fp, #1
 8006956:	d009      	beq.n	800696c <UART_RxISR_8BIT_FIFOEN+0x88>
 8006958:	05f0      	lsls	r0, r6, #23
 800695a:	d507      	bpl.n	800696c <UART_RxISR_8BIT_FIFOEN+0x88>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800695c:	2201      	movs	r2, #1
 800695e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006960:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8006964:	f042 0201 	orr.w	r2, r2, #1
 8006968:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800696c:	f01b 0f02 	tst.w	fp, #2
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006970:	f00b 0204 	and.w	r2, fp, #4
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006974:	d016      	beq.n	80069a4 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8006976:	07e9      	lsls	r1, r5, #31
 8006978:	d508      	bpl.n	800698c <UART_RxISR_8BIT_FIFOEN+0xa8>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800697a:	2102      	movs	r1, #2
 800697c:	6219      	str	r1, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800697e:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8006982:	f041 0104 	orr.w	r1, r1, #4
 8006986:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800698a:	b97a      	cbnz	r2, 80069ac <UART_RxISR_8BIT_FIFOEN+0xc8>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800698c:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8006990:	b9c3      	cbnz	r3, 80069c4 <UART_RxISR_8BIT_FIFOEN+0xe0>
      if (huart->RxXferCount == 0U)
 8006992:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006996:	b29b      	uxth	r3, r3
 8006998:	b1f3      	cbz	r3, 80069d8 <UART_RxISR_8BIT_FIFOEN+0xf4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800699a:	f01b 0f20 	tst.w	fp, #32
 800699e:	d043      	beq.n	8006a28 <UART_RxISR_8BIT_FIFOEN+0x144>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80069a0:	6822      	ldr	r2, [r4, #0]
 80069a2:	e7c2      	b.n	800692a <UART_RxISR_8BIT_FIFOEN+0x46>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80069a4:	2a00      	cmp	r2, #0
 80069a6:	d0f1      	beq.n	800698c <UART_RxISR_8BIT_FIFOEN+0xa8>
 80069a8:	07e8      	lsls	r0, r5, #31
 80069aa:	d5ef      	bpl.n	800698c <UART_RxISR_8BIT_FIFOEN+0xa8>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80069ac:	2204      	movs	r2, #4
 80069ae:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80069b0:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80069b4:	f043 0302 	orr.w	r3, r3, #2
 80069b8:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069bc:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d0e6      	beq.n	8006992 <UART_RxISR_8BIT_FIFOEN+0xae>
          HAL_UART_ErrorCallback(huart);
 80069c4:	4620      	mov	r0, r4
 80069c6:	f7ff fcff 	bl	80063c8 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ca:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 80069ce:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d1e0      	bne.n	800699a <UART_RxISR_8BIT_FIFOEN+0xb6>
 80069d8:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069da:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e2:	e843 2100 	strex	r1, r2, [r3]
 80069e6:	2900      	cmp	r1, #0
 80069e8:	d1f7      	bne.n	80069da <UART_RxISR_8BIT_FIFOEN+0xf6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ea:	f103 0208 	add.w	r2, r3, #8
 80069ee:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80069f2:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f6:	f103 0008 	add.w	r0, r3, #8
 80069fa:	e840 2100 	strex	r1, r2, [r0]
 80069fe:	2900      	cmp	r1, #0
 8006a00:	d1f3      	bne.n	80069ea <UART_RxISR_8BIT_FIFOEN+0x106>
        huart->RxState = HAL_UART_STATE_READY;
 8006a02:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a04:	42bb      	cmp	r3, r7
        huart->RxISR = NULL;
 8006a06:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006a08:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a0c:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a0e:	d002      	beq.n	8006a16 <UART_RxISR_8BIT_FIFOEN+0x132>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006a10:	685a      	ldr	r2, [r3, #4]
 8006a12:	0211      	lsls	r1, r2, #8
 8006a14:	d42b      	bmi.n	8006a6e <UART_RxISR_8BIT_FIFOEN+0x18a>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a16:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006a18:	2a01      	cmp	r2, #1
 8006a1a:	d039      	beq.n	8006a90 <UART_RxISR_8BIT_FIFOEN+0x1ac>
          HAL_UART_RxCpltCallback(huart);
 8006a1c:	4620      	mov	r0, r4
 8006a1e:	f7ff fcd1 	bl	80063c4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006a22:	f01b 0f20 	tst.w	fp, #32
 8006a26:	d1bb      	bne.n	80069a0 <UART_RxISR_8BIT_FIFOEN+0xbc>
    rxdatacount = huart->RxXferCount;
 8006a28:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006a2c:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	f43f af6a 	beq.w	8006908 <UART_RxISR_8BIT_FIFOEN+0x24>
 8006a34:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	f67f af65 	bls.w	8006908 <UART_RxISR_8BIT_FIFOEN+0x24>
 8006a3e:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a40:	f103 0208 	add.w	r2, r3, #8
 8006a44:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006a48:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a4c:	f103 0008 	add.w	r0, r3, #8
 8006a50:	e840 2100 	strex	r1, r2, [r0]
 8006a54:	2900      	cmp	r1, #0
 8006a56:	d1f3      	bne.n	8006a40 <UART_RxISR_8BIT_FIFOEN+0x15c>
      huart->RxISR = UART_RxISR_8BIT;
 8006a58:	4a1a      	ldr	r2, [pc, #104]	@ (8006ac4 <UART_RxISR_8BIT_FIFOEN+0x1e0>)
 8006a5a:	6762      	str	r2, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006a60:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a64:	e843 2100 	strex	r1, r2, [r3]
 8006a68:	2900      	cmp	r1, #0
 8006a6a:	d1f7      	bne.n	8006a5c <UART_RxISR_8BIT_FIFOEN+0x178>
 8006a6c:	e74c      	b.n	8006908 <UART_RxISR_8BIT_FIFOEN+0x24>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6e:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006a72:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a76:	e843 2100 	strex	r1, r2, [r3]
 8006a7a:	2900      	cmp	r1, #0
 8006a7c:	d0cb      	beq.n	8006a16 <UART_RxISR_8BIT_FIFOEN+0x132>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7e:	e853 2f00 	ldrex	r2, [r3]
 8006a82:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a86:	e843 2100 	strex	r1, r2, [r3]
 8006a8a:	2900      	cmp	r1, #0
 8006a8c:	d1ef      	bne.n	8006a6e <UART_RxISR_8BIT_FIFOEN+0x18a>
 8006a8e:	e7c2      	b.n	8006a16 <UART_RxISR_8BIT_FIFOEN+0x132>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a90:	2200      	movs	r2, #0
 8006a92:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a94:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a98:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9c:	e843 2100 	strex	r1, r2, [r3]
 8006aa0:	2900      	cmp	r1, #0
 8006aa2:	d1f7      	bne.n	8006a94 <UART_RxISR_8BIT_FIFOEN+0x1b0>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006aa4:	69da      	ldr	r2, [r3, #28]
 8006aa6:	06d2      	lsls	r2, r2, #27
 8006aa8:	d501      	bpl.n	8006aae <UART_RxISR_8BIT_FIFOEN+0x1ca>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006aaa:	2210      	movs	r2, #16
 8006aac:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006aae:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8006ab2:	4620      	mov	r0, r4
 8006ab4:	f7fa ffa4 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
 8006ab8:	e76f      	b.n	800699a <UART_RxISR_8BIT_FIFOEN+0xb6>
    rxdatacount = huart->RxXferCount;
 8006aba:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006abe:	e723      	b.n	8006908 <UART_RxISR_8BIT_FIFOEN+0x24>
 8006ac0:	58000c00 	.word	0x58000c00
 8006ac4:	08006735 	.word	0x08006735
 8006ac8:	effffffe 	.word	0xeffffffe

08006acc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006acc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006ad0:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 8006ad2:	f8b0 a060 	ldrh.w	sl, [r0, #96]	@ 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006ad6:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006ad8:	681e      	ldr	r6, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006ada:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006adc:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8006ae0:	2a22      	cmp	r2, #34	@ 0x22
 8006ae2:	d005      	beq.n	8006af0 <UART_RxISR_16BIT_FIFOEN+0x24>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ae4:	699a      	ldr	r2, [r3, #24]
 8006ae6:	f042 0208 	orr.w	r2, r2, #8
 8006aea:	619a      	str	r2, [r3, #24]
  }
}
 8006aec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006af0:	f8b0 2068 	ldrh.w	r2, [r0, #104]	@ 0x68
 8006af4:	4683      	mov	fp, r0
 8006af6:	2a00      	cmp	r2, #0
 8006af8:	f000 80d2 	beq.w	8006ca0 <UART_RxISR_16BIT_FIFOEN+0x1d4>
 8006afc:	068c      	lsls	r4, r1, #26
 8006afe:	f140 8083 	bpl.w	8006c08 <UART_RxISR_16BIT_FIFOEN+0x13c>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b02:	f04f 0800 	mov.w	r8, #0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b06:	f8df 91a8 	ldr.w	r9, [pc, #424]	@ 8006cb0 <UART_RxISR_16BIT_FIFOEN+0x1e4>
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b0a:	4f67      	ldr	r7, [pc, #412]	@ (8006ca8 <UART_RxISR_16BIT_FIFOEN+0x1dc>)
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 8006b0e:	f8db 1058 	ldr.w	r1, [fp, #88]	@ 0x58
 8006b12:	ea0a 0202 	and.w	r2, sl, r2
 8006b16:	f821 2b02 	strh.w	r2, [r1], #2
      huart->RxXferCount--;
 8006b1a:	f8bb 205e 	ldrh.w	r2, [fp, #94]	@ 0x5e
      huart->pRxBuffPtr += 2U;
 8006b1e:	f8cb 1058 	str.w	r1, [fp, #88]	@ 0x58
      huart->RxXferCount--;
 8006b22:	3a01      	subs	r2, #1
 8006b24:	b292      	uxth	r2, r2
 8006b26:	f8ab 205e 	strh.w	r2, [fp, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006b2a:	69dc      	ldr	r4, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006b2c:	0760      	lsls	r0, r4, #29
 8006b2e:	d01d      	beq.n	8006b6c <UART_RxISR_16BIT_FIFOEN+0xa0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006b30:	07e1      	lsls	r1, r4, #31
 8006b32:	d509      	bpl.n	8006b48 <UART_RxISR_16BIT_FIFOEN+0x7c>
 8006b34:	05f2      	lsls	r2, r6, #23
 8006b36:	d507      	bpl.n	8006b48 <UART_RxISR_16BIT_FIFOEN+0x7c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006b38:	2201      	movs	r2, #1
 8006b3a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b3c:	f8db 2090 	ldr.w	r2, [fp, #144]	@ 0x90
 8006b40:	f042 0201 	orr.w	r2, r2, #1
 8006b44:	f8cb 2090 	str.w	r2, [fp, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b48:	07a0      	lsls	r0, r4, #30
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b4a:	f004 0204 	and.w	r2, r4, #4
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b4e:	d516      	bpl.n	8006b7e <UART_RxISR_16BIT_FIFOEN+0xb2>
 8006b50:	07e9      	lsls	r1, r5, #31
 8006b52:	d508      	bpl.n	8006b66 <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006b54:	2102      	movs	r1, #2
 8006b56:	6219      	str	r1, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b58:	f8db 1090 	ldr.w	r1, [fp, #144]	@ 0x90
 8006b5c:	f041 0104 	orr.w	r1, r1, #4
 8006b60:	f8cb 1090 	str.w	r1, [fp, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b64:	b97a      	cbnz	r2, 8006b86 <UART_RxISR_16BIT_FIFOEN+0xba>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b66:	f8db 3090 	ldr.w	r3, [fp, #144]	@ 0x90
 8006b6a:	b9c3      	cbnz	r3, 8006b9e <UART_RxISR_16BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 8006b6c:	f8bb 305e 	ldrh.w	r3, [fp, #94]	@ 0x5e
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	b1f3      	cbz	r3, 8006bb2 <UART_RxISR_16BIT_FIFOEN+0xe6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006b74:	06a3      	lsls	r3, r4, #26
 8006b76:	d547      	bpl.n	8006c08 <UART_RxISR_16BIT_FIFOEN+0x13c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b78:	f8db 3000 	ldr.w	r3, [fp]
 8006b7c:	e7c6      	b.n	8006b0c <UART_RxISR_16BIT_FIFOEN+0x40>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b7e:	2a00      	cmp	r2, #0
 8006b80:	d0f1      	beq.n	8006b66 <UART_RxISR_16BIT_FIFOEN+0x9a>
 8006b82:	07e8      	lsls	r0, r5, #31
 8006b84:	d5ef      	bpl.n	8006b66 <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006b86:	2204      	movs	r2, #4
 8006b88:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b8a:	f8db 3090 	ldr.w	r3, [fp, #144]	@ 0x90
 8006b8e:	f043 0302 	orr.w	r3, r3, #2
 8006b92:	f8cb 3090 	str.w	r3, [fp, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b96:	f8db 3090 	ldr.w	r3, [fp, #144]	@ 0x90
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d0e6      	beq.n	8006b6c <UART_RxISR_16BIT_FIFOEN+0xa0>
          HAL_UART_ErrorCallback(huart);
 8006b9e:	4658      	mov	r0, fp
 8006ba0:	f7ff fc12 	bl	80063c8 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ba4:	f8cb 8090 	str.w	r8, [fp, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 8006ba8:	f8bb 305e 	ldrh.w	r3, [fp, #94]	@ 0x5e
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1e0      	bne.n	8006b74 <UART_RxISR_16BIT_FIFOEN+0xa8>
 8006bb2:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb6:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006bba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bbe:	e843 2100 	strex	r1, r2, [r3]
 8006bc2:	2900      	cmp	r1, #0
 8006bc4:	d1f7      	bne.n	8006bb6 <UART_RxISR_16BIT_FIFOEN+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc6:	f103 0208 	add.w	r2, r3, #8
 8006bca:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006bce:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd2:	f103 0008 	add.w	r0, r3, #8
 8006bd6:	e840 2100 	strex	r1, r2, [r0]
 8006bda:	2900      	cmp	r1, #0
 8006bdc:	d1f3      	bne.n	8006bc6 <UART_RxISR_16BIT_FIFOEN+0xfa>
        huart->RxState = HAL_UART_STATE_READY;
 8006bde:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006be0:	42bb      	cmp	r3, r7
        huart->RxISR = NULL;
 8006be2:	f8cb 1074 	str.w	r1, [fp, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006be6:	f8cb 208c 	str.w	r2, [fp, #140]	@ 0x8c
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bea:	f8cb 1070 	str.w	r1, [fp, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006bee:	d002      	beq.n	8006bf6 <UART_RxISR_16BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006bf0:	685a      	ldr	r2, [r3, #4]
 8006bf2:	0211      	lsls	r1, r2, #8
 8006bf4:	d42d      	bmi.n	8006c52 <UART_RxISR_16BIT_FIFOEN+0x186>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bf6:	f8db 206c 	ldr.w	r2, [fp, #108]	@ 0x6c
 8006bfa:	2a01      	cmp	r2, #1
 8006bfc:	d03a      	beq.n	8006c74 <UART_RxISR_16BIT_FIFOEN+0x1a8>
          HAL_UART_RxCpltCallback(huart);
 8006bfe:	4658      	mov	r0, fp
 8006c00:	f7ff fbe0 	bl	80063c4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006c04:	06a3      	lsls	r3, r4, #26
 8006c06:	d4b7      	bmi.n	8006b78 <UART_RxISR_16BIT_FIFOEN+0xac>
    rxdatacount = huart->RxXferCount;
 8006c08:	f8bb 305e 	ldrh.w	r3, [fp, #94]	@ 0x5e
 8006c0c:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f43f af6c 	beq.w	8006aec <UART_RxISR_16BIT_FIFOEN+0x20>
 8006c14:	f8bb 2068 	ldrh.w	r2, [fp, #104]	@ 0x68
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	f67f af67 	bls.w	8006aec <UART_RxISR_16BIT_FIFOEN+0x20>
 8006c1e:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c22:	f103 0208 	add.w	r2, r3, #8
 8006c26:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006c2a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c2e:	f103 0008 	add.w	r0, r3, #8
 8006c32:	e840 2100 	strex	r1, r2, [r0]
 8006c36:	2900      	cmp	r1, #0
 8006c38:	d1f3      	bne.n	8006c22 <UART_RxISR_16BIT_FIFOEN+0x156>
      huart->RxISR = UART_RxISR_16BIT;
 8006c3a:	4a1c      	ldr	r2, [pc, #112]	@ (8006cac <UART_RxISR_16BIT_FIFOEN+0x1e0>)
 8006c3c:	f8cb 2074 	str.w	r2, [fp, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c40:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006c44:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c48:	e843 2100 	strex	r1, r2, [r3]
 8006c4c:	2900      	cmp	r1, #0
 8006c4e:	d1f7      	bne.n	8006c40 <UART_RxISR_16BIT_FIFOEN+0x174>
 8006c50:	e74c      	b.n	8006aec <UART_RxISR_16BIT_FIFOEN+0x20>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c52:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c56:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5a:	e843 2100 	strex	r1, r2, [r3]
 8006c5e:	2900      	cmp	r1, #0
 8006c60:	d0c9      	beq.n	8006bf6 <UART_RxISR_16BIT_FIFOEN+0x12a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c62:	e853 2f00 	ldrex	r2, [r3]
 8006c66:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6a:	e843 2100 	strex	r1, r2, [r3]
 8006c6e:	2900      	cmp	r1, #0
 8006c70:	d1ef      	bne.n	8006c52 <UART_RxISR_16BIT_FIFOEN+0x186>
 8006c72:	e7c0      	b.n	8006bf6 <UART_RxISR_16BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c74:	2200      	movs	r2, #0
 8006c76:	f8cb 206c 	str.w	r2, [fp, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c7e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c82:	e843 2100 	strex	r1, r2, [r3]
 8006c86:	2900      	cmp	r1, #0
 8006c88:	d1f7      	bne.n	8006c7a <UART_RxISR_16BIT_FIFOEN+0x1ae>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006c8a:	69da      	ldr	r2, [r3, #28]
 8006c8c:	06d2      	lsls	r2, r2, #27
 8006c8e:	d501      	bpl.n	8006c94 <UART_RxISR_16BIT_FIFOEN+0x1c8>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c90:	2210      	movs	r2, #16
 8006c92:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c94:	f8bb 105c 	ldrh.w	r1, [fp, #92]	@ 0x5c
 8006c98:	4658      	mov	r0, fp
 8006c9a:	f7fa feb1 	bl	8001a00 <HAL_UARTEx_RxEventCallback>
 8006c9e:	e769      	b.n	8006b74 <UART_RxISR_16BIT_FIFOEN+0xa8>
    rxdatacount = huart->RxXferCount;
 8006ca0:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006ca4:	e722      	b.n	8006aec <UART_RxISR_16BIT_FIFOEN+0x20>
 8006ca6:	bf00      	nop
 8006ca8:	58000c00 	.word	0x58000c00
 8006cac:	08006811 	.word	0x08006811
 8006cb0:	effffffe 	.word	0xeffffffe

08006cb4 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cb4:	6901      	ldr	r1, [r0, #16]
 8006cb6:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8006cb8:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cba:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cbc:	49a2      	ldr	r1, [pc, #648]	@ (8006f48 <UART_SetConfig+0x294>)
{
 8006cbe:	b570      	push	{r4, r5, r6, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cc0:	6945      	ldr	r5, [r0, #20]
{
 8006cc2:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cc4:	69c0      	ldr	r0, [r0, #28]
{
 8006cc6:	b086      	sub	sp, #24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cc8:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cca:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ccc:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cce:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006cd0:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cd2:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cd4:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cd6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cd8:	685a      	ldr	r2, [r3, #4]
 8006cda:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8006cde:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ce0:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ce2:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ce4:	4a99      	ldr	r2, [pc, #612]	@ (8006f4c <UART_SetConfig+0x298>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	f000 8118 	beq.w	8006f1c <UART_SetConfig+0x268>
    tmpreg |= huart->Init.OneBitSampling;
 8006cec:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cee:	689e      	ldr	r6, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8006cf0:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cf2:	4a97      	ldr	r2, [pc, #604]	@ (8006f50 <UART_SetConfig+0x29c>)
 8006cf4:	4032      	ands	r2, r6
 8006cf6:	4311      	orrs	r1, r2
 8006cf8:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cfc:	f022 020f 	bic.w	r2, r2, #15
 8006d00:	432a      	orrs	r2, r5
 8006d02:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d04:	4a93      	ldr	r2, [pc, #588]	@ (8006f54 <UART_SetConfig+0x2a0>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d028      	beq.n	8006d5c <UART_SetConfig+0xa8>
 8006d0a:	4a93      	ldr	r2, [pc, #588]	@ (8006f58 <UART_SetConfig+0x2a4>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d01a      	beq.n	8006d46 <UART_SetConfig+0x92>
 8006d10:	4a92      	ldr	r2, [pc, #584]	@ (8006f5c <UART_SetConfig+0x2a8>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d017      	beq.n	8006d46 <UART_SetConfig+0x92>
 8006d16:	4a92      	ldr	r2, [pc, #584]	@ (8006f60 <UART_SetConfig+0x2ac>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d014      	beq.n	8006d46 <UART_SetConfig+0x92>
 8006d1c:	4a91      	ldr	r2, [pc, #580]	@ (8006f64 <UART_SetConfig+0x2b0>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d011      	beq.n	8006d46 <UART_SetConfig+0x92>
 8006d22:	4a91      	ldr	r2, [pc, #580]	@ (8006f68 <UART_SetConfig+0x2b4>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d019      	beq.n	8006d5c <UART_SetConfig+0xa8>
 8006d28:	4a90      	ldr	r2, [pc, #576]	@ (8006f6c <UART_SetConfig+0x2b8>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d00b      	beq.n	8006d46 <UART_SetConfig+0x92>
 8006d2e:	4a90      	ldr	r2, [pc, #576]	@ (8006f70 <UART_SetConfig+0x2bc>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d008      	beq.n	8006d46 <UART_SetConfig+0x92>
        ret = HAL_ERROR;
 8006d34:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8006d36:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8006d38:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->RxISR = NULL;
 8006d3c:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8006d3e:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8006d40:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8006d42:	b006      	add	sp, #24
 8006d44:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d46:	4b8b      	ldr	r3, [pc, #556]	@ (8006f74 <UART_SetConfig+0x2c0>)
 8006d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d4a:	f003 0307 	and.w	r3, r3, #7
 8006d4e:	2b05      	cmp	r3, #5
 8006d50:	d8f0      	bhi.n	8006d34 <UART_SetConfig+0x80>
 8006d52:	e8df f003 	tbb	[pc, r3]
 8006d56:	5f9d      	.short	0x5f9d
 8006d58:	977e7169 	.word	0x977e7169
 8006d5c:	4b85      	ldr	r3, [pc, #532]	@ (8006f74 <UART_SetConfig+0x2c0>)
 8006d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d64:	2b28      	cmp	r3, #40	@ 0x28
 8006d66:	d8e5      	bhi.n	8006d34 <UART_SetConfig+0x80>
 8006d68:	a201      	add	r2, pc, #4	@ (adr r2, 8006d70 <UART_SetConfig+0xbc>)
 8006d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d6e:	bf00      	nop
 8006d70:	08006eeb 	.word	0x08006eeb
 8006d74:	08006d35 	.word	0x08006d35
 8006d78:	08006d35 	.word	0x08006d35
 8006d7c:	08006d35 	.word	0x08006d35
 8006d80:	08006d35 	.word	0x08006d35
 8006d84:	08006d35 	.word	0x08006d35
 8006d88:	08006d35 	.word	0x08006d35
 8006d8c:	08006d35 	.word	0x08006d35
 8006d90:	08006e15 	.word	0x08006e15
 8006d94:	08006d35 	.word	0x08006d35
 8006d98:	08006d35 	.word	0x08006d35
 8006d9c:	08006d35 	.word	0x08006d35
 8006da0:	08006d35 	.word	0x08006d35
 8006da4:	08006d35 	.word	0x08006d35
 8006da8:	08006d35 	.word	0x08006d35
 8006dac:	08006d35 	.word	0x08006d35
 8006db0:	08006e29 	.word	0x08006e29
 8006db4:	08006d35 	.word	0x08006d35
 8006db8:	08006d35 	.word	0x08006d35
 8006dbc:	08006d35 	.word	0x08006d35
 8006dc0:	08006d35 	.word	0x08006d35
 8006dc4:	08006d35 	.word	0x08006d35
 8006dc8:	08006d35 	.word	0x08006d35
 8006dcc:	08006d35 	.word	0x08006d35
 8006dd0:	08006e39 	.word	0x08006e39
 8006dd4:	08006d35 	.word	0x08006d35
 8006dd8:	08006d35 	.word	0x08006d35
 8006ddc:	08006d35 	.word	0x08006d35
 8006de0:	08006d35 	.word	0x08006d35
 8006de4:	08006d35 	.word	0x08006d35
 8006de8:	08006d35 	.word	0x08006d35
 8006dec:	08006d35 	.word	0x08006d35
 8006df0:	08006e53 	.word	0x08006e53
 8006df4:	08006d35 	.word	0x08006d35
 8006df8:	08006d35 	.word	0x08006d35
 8006dfc:	08006d35 	.word	0x08006d35
 8006e00:	08006d35 	.word	0x08006d35
 8006e04:	08006d35 	.word	0x08006d35
 8006e08:	08006d35 	.word	0x08006d35
 8006e0c:	08006d35 	.word	0x08006d35
 8006e10:	08006e85 	.word	0x08006e85
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e14:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006e18:	d040      	beq.n	8006e9c <UART_SetConfig+0x1e8>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e1a:	4668      	mov	r0, sp
 8006e1c:	f7fe ffb2 	bl	8005d84 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006e20:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8006e22:	b368      	cbz	r0, 8006e80 <UART_SetConfig+0x1cc>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e24:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006e26:	e018      	b.n	8006e5a <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e28:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006e2c:	d06e      	beq.n	8006f0c <UART_SetConfig+0x258>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e2e:	a803      	add	r0, sp, #12
 8006e30:	f7ff f842 	bl	8005eb8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006e34:	9804      	ldr	r0, [sp, #16]
        break;
 8006e36:	e7f4      	b.n	8006e22 <UART_SetConfig+0x16e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e38:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006e3c:	d05b      	beq.n	8006ef6 <UART_SetConfig+0x242>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e3e:	4b4d      	ldr	r3, [pc, #308]	@ (8006f74 <UART_SetConfig+0x2c0>)
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	0692      	lsls	r2, r2, #26
 8006e44:	d54c      	bpl.n	8006ee0 <UART_SetConfig+0x22c>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	484b      	ldr	r0, [pc, #300]	@ (8006f78 <UART_SetConfig+0x2c4>)
 8006e4a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006e4e:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8006e50:	e003      	b.n	8006e5a <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e52:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) CSI_VALUE;
 8006e56:	4849      	ldr	r0, [pc, #292]	@ (8006f7c <UART_SetConfig+0x2c8>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e58:	d027      	beq.n	8006eaa <UART_SetConfig+0x1f6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e5a:	4a49      	ldr	r2, [pc, #292]	@ (8006f80 <UART_SetConfig+0x2cc>)
 8006e5c:	6863      	ldr	r3, [r4, #4]
 8006e5e:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e62:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e66:	fbb0 f0f1 	udiv	r0, r0, r1
 8006e6a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006e6e:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e72:	f1a0 0310 	sub.w	r3, r0, #16
 8006e76:	4293      	cmp	r3, r2
 8006e78:	f63f af5c 	bhi.w	8006d34 <UART_SetConfig+0x80>
          huart->Instance->BRR = usartdiv;
 8006e7c:	6823      	ldr	r3, [r4, #0]
 8006e7e:	60d8      	str	r0, [r3, #12]
          pclk = (uint32_t) HSI_VALUE;
 8006e80:	2000      	movs	r0, #0
 8006e82:	e758      	b.n	8006d36 <UART_SetConfig+0x82>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e84:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006e88:	d00f      	beq.n	8006eaa <UART_SetConfig+0x1f6>
        pclk = (uint32_t) LSE_VALUE;
 8006e8a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006e8e:	e7e4      	b.n	8006e5a <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e90:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006e94:	d026      	beq.n	8006ee4 <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e96:	f7fd fed5 	bl	8004c44 <HAL_RCC_GetPCLK1Freq>
        break;
 8006e9a:	e7c2      	b.n	8006e22 <UART_SetConfig+0x16e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e9c:	4668      	mov	r0, sp
 8006e9e:	f7fe ff71 	bl	8005d84 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006ea2:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	d0eb      	beq.n	8006e80 <UART_SetConfig+0x1cc>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ea8:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006eaa:	4b35      	ldr	r3, [pc, #212]	@ (8006f80 <UART_SetConfig+0x2cc>)
 8006eac:	6862      	ldr	r2, [r4, #4]
 8006eae:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8006eb2:	0853      	lsrs	r3, r2, #1
 8006eb4:	fbb0 f0f1 	udiv	r0, r0, r1
 8006eb8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ebc:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ec0:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ec4:	f1a3 0210 	sub.w	r2, r3, #16
 8006ec8:	428a      	cmp	r2, r1
 8006eca:	f63f af33 	bhi.w	8006d34 <UART_SetConfig+0x80>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ece:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ed2:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006ed6:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ed8:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8006eda:	4313      	orrs	r3, r2
 8006edc:	60cb      	str	r3, [r1, #12]
 8006ede:	e7cf      	b.n	8006e80 <UART_SetConfig+0x1cc>
          pclk = (uint32_t) HSI_VALUE;
 8006ee0:	4825      	ldr	r0, [pc, #148]	@ (8006f78 <UART_SetConfig+0x2c4>)
 8006ee2:	e7ba      	b.n	8006e5a <UART_SetConfig+0x1a6>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ee4:	f7fd feae 	bl	8004c44 <HAL_RCC_GetPCLK1Freq>
        break;
 8006ee8:	e7dc      	b.n	8006ea4 <UART_SetConfig+0x1f0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006eea:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006eee:	d012      	beq.n	8006f16 <UART_SetConfig+0x262>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ef0:	f7fd feba 	bl	8004c68 <HAL_RCC_GetPCLK2Freq>
        break;
 8006ef4:	e795      	b.n	8006e22 <UART_SetConfig+0x16e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ef6:	4b1f      	ldr	r3, [pc, #124]	@ (8006f74 <UART_SetConfig+0x2c0>)
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	0691      	lsls	r1, r2, #26
 8006efc:	f140 808a 	bpl.w	8007014 <UART_SetConfig+0x360>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	481d      	ldr	r0, [pc, #116]	@ (8006f78 <UART_SetConfig+0x2c4>)
 8006f04:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006f08:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8006f0a:	e7ce      	b.n	8006eaa <UART_SetConfig+0x1f6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f0c:	a803      	add	r0, sp, #12
 8006f0e:	f7fe ffd3 	bl	8005eb8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006f12:	9804      	ldr	r0, [sp, #16]
        break;
 8006f14:	e7c6      	b.n	8006ea4 <UART_SetConfig+0x1f0>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f16:	f7fd fea7 	bl	8004c68 <HAL_RCC_GetPCLK2Freq>
        break;
 8006f1a:	e7c3      	b.n	8006ea4 <UART_SetConfig+0x1f0>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f1c:	6898      	ldr	r0, [r3, #8]
 8006f1e:	4a0c      	ldr	r2, [pc, #48]	@ (8006f50 <UART_SetConfig+0x29c>)
 8006f20:	4002      	ands	r2, r0
 8006f22:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f24:	4913      	ldr	r1, [pc, #76]	@ (8006f74 <UART_SetConfig+0x2c0>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f26:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006f28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f2a:	f022 020f 	bic.w	r2, r2, #15
 8006f2e:	432a      	orrs	r2, r5
 8006f30:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f32:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 8006f34:	f003 0307 	and.w	r3, r3, #7
 8006f38:	2b05      	cmp	r3, #5
 8006f3a:	f63f aefb 	bhi.w	8006d34 <UART_SetConfig+0x80>
 8006f3e:	e8df f003 	tbb	[pc, r3]
 8006f42:	565b      	.short	0x565b
 8006f44:	5e61214d 	.word	0x5e61214d
 8006f48:	cfff69f3 	.word	0xcfff69f3
 8006f4c:	58000c00 	.word	0x58000c00
 8006f50:	11fff4ff 	.word	0x11fff4ff
 8006f54:	40011000 	.word	0x40011000
 8006f58:	40004400 	.word	0x40004400
 8006f5c:	40004800 	.word	0x40004800
 8006f60:	40004c00 	.word	0x40004c00
 8006f64:	40005000 	.word	0x40005000
 8006f68:	40011400 	.word	0x40011400
 8006f6c:	40007800 	.word	0x40007800
 8006f70:	40007c00 	.word	0x40007c00
 8006f74:	58024400 	.word	0x58024400
 8006f78:	03d09000 	.word	0x03d09000
 8006f7c:	003d0900 	.word	0x003d0900
 8006f80:	08013780 	.word	0x08013780
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f84:	4b24      	ldr	r3, [pc, #144]	@ (8007018 <UART_SetConfig+0x364>)
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	0690      	lsls	r0, r2, #26
 8006f8a:	d43d      	bmi.n	8007008 <UART_SetConfig+0x354>
          pclk = (uint32_t) HSI_VALUE;
 8006f8c:	4823      	ldr	r0, [pc, #140]	@ (800701c <UART_SetConfig+0x368>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f8e:	4b24      	ldr	r3, [pc, #144]	@ (8007020 <UART_SetConfig+0x36c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f90:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f92:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f96:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f9a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f9e:	4299      	cmp	r1, r3
 8006fa0:	f63f aec8 	bhi.w	8006d34 <UART_SetConfig+0x80>
 8006fa4:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8006fa8:	f63f aec4 	bhi.w	8006d34 <UART_SetConfig+0x80>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fac:	2300      	movs	r3, #0
 8006fae:	4619      	mov	r1, r3
 8006fb0:	f7f9 f9e6 	bl	8000380 <__aeabi_uldivmod>
 8006fb4:	4632      	mov	r2, r6
 8006fb6:	0209      	lsls	r1, r1, #8
 8006fb8:	0203      	lsls	r3, r0, #8
 8006fba:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8006fbe:	0870      	lsrs	r0, r6, #1
 8006fc0:	1818      	adds	r0, r3, r0
 8006fc2:	f04f 0300 	mov.w	r3, #0
 8006fc6:	f141 0100 	adc.w	r1, r1, #0
 8006fca:	f7f9 f9d9 	bl	8000380 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006fce:	4b15      	ldr	r3, [pc, #84]	@ (8007024 <UART_SetConfig+0x370>)
 8006fd0:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	f63f aead 	bhi.w	8006d34 <UART_SetConfig+0x80>
 8006fda:	e74f      	b.n	8006e7c <UART_SetConfig+0x1c8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fdc:	a803      	add	r0, sp, #12
 8006fde:	f7fe ff6b 	bl	8005eb8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006fe2:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	f43f af4b 	beq.w	8006e80 <UART_SetConfig+0x1cc>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006fea:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006fec:	e7cf      	b.n	8006f8e <UART_SetConfig+0x2da>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fee:	4668      	mov	r0, sp
 8006ff0:	f7fe fec8 	bl	8005d84 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006ff4:	9801      	ldr	r0, [sp, #4]
        break;
 8006ff6:	e7f5      	b.n	8006fe4 <UART_SetConfig+0x330>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006ff8:	f7fe feb2 	bl	8005d60 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 8006ffc:	e7f2      	b.n	8006fe4 <UART_SetConfig+0x330>
        pclk = (uint32_t) LSE_VALUE;
 8006ffe:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007002:	e7c4      	b.n	8006f8e <UART_SetConfig+0x2da>
        pclk = (uint32_t) CSI_VALUE;
 8007004:	4808      	ldr	r0, [pc, #32]	@ (8007028 <UART_SetConfig+0x374>)
 8007006:	e7c2      	b.n	8006f8e <UART_SetConfig+0x2da>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4804      	ldr	r0, [pc, #16]	@ (800701c <UART_SetConfig+0x368>)
 800700c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007010:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8007012:	e7bc      	b.n	8006f8e <UART_SetConfig+0x2da>
          pclk = (uint32_t) HSI_VALUE;
 8007014:	4801      	ldr	r0, [pc, #4]	@ (800701c <UART_SetConfig+0x368>)
 8007016:	e748      	b.n	8006eaa <UART_SetConfig+0x1f6>
 8007018:	58024400 	.word	0x58024400
 800701c:	03d09000 	.word	0x03d09000
 8007020:	08013780 	.word	0x08013780
 8007024:	000ffcff 	.word	0x000ffcff
 8007028:	003d0900 	.word	0x003d0900

0800702c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800702c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800702e:	071a      	lsls	r2, r3, #28
{
 8007030:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007032:	d506      	bpl.n	8007042 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007034:	6801      	ldr	r1, [r0, #0]
 8007036:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8007038:	684a      	ldr	r2, [r1, #4]
 800703a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800703e:	4322      	orrs	r2, r4
 8007040:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007042:	07dc      	lsls	r4, r3, #31
 8007044:	d506      	bpl.n	8007054 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007046:	6801      	ldr	r1, [r0, #0]
 8007048:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800704a:	684a      	ldr	r2, [r1, #4]
 800704c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007050:	4322      	orrs	r2, r4
 8007052:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007054:	0799      	lsls	r1, r3, #30
 8007056:	d506      	bpl.n	8007066 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007058:	6801      	ldr	r1, [r0, #0]
 800705a:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800705c:	684a      	ldr	r2, [r1, #4]
 800705e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007062:	4322      	orrs	r2, r4
 8007064:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007066:	075a      	lsls	r2, r3, #29
 8007068:	d506      	bpl.n	8007078 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800706a:	6801      	ldr	r1, [r0, #0]
 800706c:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800706e:	684a      	ldr	r2, [r1, #4]
 8007070:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007074:	4322      	orrs	r2, r4
 8007076:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007078:	06dc      	lsls	r4, r3, #27
 800707a:	d506      	bpl.n	800708a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800707c:	6801      	ldr	r1, [r0, #0]
 800707e:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8007080:	688a      	ldr	r2, [r1, #8]
 8007082:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007086:	4322      	orrs	r2, r4
 8007088:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800708a:	0699      	lsls	r1, r3, #26
 800708c:	d506      	bpl.n	800709c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800708e:	6801      	ldr	r1, [r0, #0]
 8007090:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8007092:	688a      	ldr	r2, [r1, #8]
 8007094:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007098:	4322      	orrs	r2, r4
 800709a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800709c:	065a      	lsls	r2, r3, #25
 800709e:	d50a      	bpl.n	80070b6 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80070a0:	6801      	ldr	r1, [r0, #0]
 80070a2:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80070a4:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070a6:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80070aa:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80070ae:	ea42 0204 	orr.w	r2, r2, r4
 80070b2:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070b4:	d00b      	beq.n	80070ce <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070b6:	061b      	lsls	r3, r3, #24
 80070b8:	d506      	bpl.n	80070c8 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070ba:	6802      	ldr	r2, [r0, #0]
 80070bc:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80070be:	6853      	ldr	r3, [r2, #4]
 80070c0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80070c4:	430b      	orrs	r3, r1
 80070c6:	6053      	str	r3, [r2, #4]
}
 80070c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070cc:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070ce:	684a      	ldr	r2, [r1, #4]
 80070d0:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 80070d2:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 80070d6:	4322      	orrs	r2, r4
 80070d8:	604a      	str	r2, [r1, #4]
 80070da:	e7ec      	b.n	80070b6 <UART_AdvFeatureConfig+0x8a>

080070dc <UART_WaitOnFlagUntilTimeout>:
{
 80070dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070e0:	9f08      	ldr	r7, [sp, #32]
 80070e2:	460d      	mov	r5, r1
 80070e4:	4680      	mov	r8, r0
 80070e6:	4616      	mov	r6, r2
 80070e8:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070ea:	6801      	ldr	r1, [r0, #0]
 80070ec:	e001      	b.n	80070f2 <UART_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 80070ee:	1c78      	adds	r0, r7, #1
 80070f0:	d10b      	bne.n	800710a <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070f2:	69cc      	ldr	r4, [r1, #28]
 80070f4:	ea35 0404 	bics.w	r4, r5, r4
 80070f8:	bf0c      	ite	eq
 80070fa:	2401      	moveq	r4, #1
 80070fc:	2400      	movne	r4, #0
 80070fe:	42b4      	cmp	r4, r6
 8007100:	d0f5      	beq.n	80070ee <UART_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800710a:	f7fa fdd7 	bl	8001cbc <HAL_GetTick>
 800710e:	eba0 0009 	sub.w	r0, r0, r9
 8007112:	fab7 f487 	clz	r4, r7
 8007116:	42b8      	cmp	r0, r7
 8007118:	ea4f 1454 	mov.w	r4, r4, lsr #5
 800711c:	d81b      	bhi.n	8007156 <UART_WaitOnFlagUntilTimeout+0x7a>
 800711e:	b1d7      	cbz	r7, 8007156 <UART_WaitOnFlagUntilTimeout+0x7a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007120:	f8d8 1000 	ldr.w	r1, [r8]
 8007124:	680b      	ldr	r3, [r1, #0]
 8007126:	075a      	lsls	r2, r3, #29
 8007128:	d5e3      	bpl.n	80070f2 <UART_WaitOnFlagUntilTimeout+0x16>
 800712a:	2d80      	cmp	r5, #128	@ 0x80
 800712c:	d0e1      	beq.n	80070f2 <UART_WaitOnFlagUntilTimeout+0x16>
 800712e:	2d40      	cmp	r5, #64	@ 0x40
 8007130:	d0df      	beq.n	80070f2 <UART_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007132:	69cb      	ldr	r3, [r1, #28]
 8007134:	f013 0a08 	ands.w	sl, r3, #8
 8007138:	d10f      	bne.n	800715a <UART_WaitOnFlagUntilTimeout+0x7e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800713a:	69ca      	ldr	r2, [r1, #28]
 800713c:	0513      	lsls	r3, r2, #20
 800713e:	d5d8      	bpl.n	80070f2 <UART_WaitOnFlagUntilTimeout+0x16>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007140:	f44f 6200 	mov.w	r2, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 8007144:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007146:	620a      	str	r2, [r1, #32]
          UART_EndRxTransfer(huart);
 8007148:	f7ff f904 	bl	8006354 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800714c:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 800714e:	f888 a084 	strb.w	sl, [r8, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007152:	f8c8 2090 	str.w	r2, [r8, #144]	@ 0x90
        return HAL_TIMEOUT;
 8007156:	2303      	movs	r3, #3
 8007158:	e7d4      	b.n	8007104 <UART_WaitOnFlagUntilTimeout+0x28>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800715a:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 800715c:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800715e:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8007160:	f7ff f8f8 	bl	8006354 <UART_EndRxTransfer>
          return HAL_ERROR;
 8007164:	2301      	movs	r3, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007166:	f8c8 5090 	str.w	r5, [r8, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800716a:	f888 4084 	strb.w	r4, [r8, #132]	@ 0x84
          return HAL_ERROR;
 800716e:	e7c9      	b.n	8007104 <UART_WaitOnFlagUntilTimeout+0x28>

08007170 <HAL_UART_Transmit>:
{
 8007170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007174:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8007176:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 800717a:	b082      	sub	sp, #8
  if (huart->gState == HAL_UART_STATE_READY)
 800717c:	2b20      	cmp	r3, #32
 800717e:	d13b      	bne.n	80071f8 <HAL_UART_Transmit+0x88>
    if ((pData == NULL) || (Size == 0U))
 8007180:	460d      	mov	r5, r1
 8007182:	b3a9      	cbz	r1, 80071f0 <HAL_UART_Transmit+0x80>
 8007184:	fab2 f882 	clz	r8, r2
 8007188:	4617      	mov	r7, r2
 800718a:	ea4f 1858 	mov.w	r8, r8, lsr #5
 800718e:	b37a      	cbz	r2, 80071f0 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007190:	2321      	movs	r3, #33	@ 0x21
 8007192:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007194:	f8c0 8090 	str.w	r8, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007198:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 800719c:	f7fa fd8e 	bl	8001cbc <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071a0:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 80071a2:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 80071aa:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    tickstart = HAL_GetTick();
 80071ae:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071b0:	d109      	bne.n	80071c6 <HAL_UART_Transmit+0x56>
 80071b2:	e03b      	b.n	800722c <HAL_UART_Transmit+0xbc>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80071b4:	f815 2b01 	ldrb.w	r2, [r5], #1
 80071b8:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->TxXferCount--;
 80071ba:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 80071be:	3a01      	subs	r2, #1
 80071c0:	b292      	uxth	r2, r2
 80071c2:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80071c6:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	b1fb      	cbz	r3, 800720e <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071ce:	463b      	mov	r3, r7
 80071d0:	2200      	movs	r2, #0
 80071d2:	2180      	movs	r1, #128	@ 0x80
 80071d4:	4620      	mov	r0, r4
 80071d6:	9600      	str	r6, [sp, #0]
 80071d8:	f7ff ff80 	bl	80070dc <UART_WaitOnFlagUntilTimeout>
 80071dc:	b980      	cbnz	r0, 8007200 <HAL_UART_Transmit+0x90>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80071de:	6823      	ldr	r3, [r4, #0]
      if (pdata8bits == NULL)
 80071e0:	2d00      	cmp	r5, #0
 80071e2:	d1e7      	bne.n	80071b4 <HAL_UART_Transmit+0x44>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80071e4:	f838 2b02 	ldrh.w	r2, [r8], #2
 80071e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071ec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80071ee:	e7e4      	b.n	80071ba <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 80071f0:	2001      	movs	r0, #1
}
 80071f2:	b002      	add	sp, #8
 80071f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80071f8:	2002      	movs	r0, #2
}
 80071fa:	b002      	add	sp, #8
 80071fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->gState = HAL_UART_STATE_READY;
 8007200:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8007202:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8007204:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8007208:	b002      	add	sp, #8
 800720a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800720e:	463b      	mov	r3, r7
 8007210:	2200      	movs	r2, #0
 8007212:	2140      	movs	r1, #64	@ 0x40
 8007214:	4620      	mov	r0, r4
 8007216:	9600      	str	r6, [sp, #0]
 8007218:	f7ff ff60 	bl	80070dc <UART_WaitOnFlagUntilTimeout>
 800721c:	2800      	cmp	r0, #0
 800721e:	d1ef      	bne.n	8007200 <HAL_UART_Transmit+0x90>
    huart->gState = HAL_UART_STATE_READY;
 8007220:	2320      	movs	r3, #32
 8007222:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8007226:	b002      	add	sp, #8
 8007228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800722c:	6923      	ldr	r3, [r4, #16]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d1c9      	bne.n	80071c6 <HAL_UART_Transmit+0x56>
 8007232:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8007234:	461d      	mov	r5, r3
 8007236:	e7c6      	b.n	80071c6 <HAL_UART_Transmit+0x56>

08007238 <UART_CheckIdleState>:
{
 8007238:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800723a:	2600      	movs	r6, #0
{
 800723c:	4604      	mov	r4, r0
 800723e:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007240:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8007244:	f7fa fd3a 	bl	8001cbc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007248:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800724a:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	0712      	lsls	r2, r2, #28
 8007250:	d410      	bmi.n	8007274 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	075b      	lsls	r3, r3, #29
 8007256:	d427      	bmi.n	80072a8 <UART_CheckIdleState+0x70>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007258:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800725a:	2220      	movs	r2, #32
  return HAL_OK;
 800725c:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800725e:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007262:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007266:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007268:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 800726a:	2300      	movs	r3, #0
 800726c:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8007270:	b002      	add	sp, #8
 8007272:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007274:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 8007278:	4603      	mov	r3, r0
 800727a:	4632      	mov	r2, r6
 800727c:	4620      	mov	r0, r4
 800727e:	9100      	str	r1, [sp, #0]
 8007280:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007284:	f7ff ff2a 	bl	80070dc <UART_WaitOnFlagUntilTimeout>
 8007288:	6823      	ldr	r3, [r4, #0]
 800728a:	2800      	cmp	r0, #0
 800728c:	d0e1      	beq.n	8007252 <UART_CheckIdleState+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728e:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007292:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007296:	e843 2100 	strex	r1, r2, [r3]
 800729a:	2900      	cmp	r1, #0
 800729c:	d1f7      	bne.n	800728e <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 800729e:	2320      	movs	r3, #32
 80072a0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80072a4:	2003      	movs	r0, #3
 80072a6:	e7e0      	b.n	800726a <UART_CheckIdleState+0x32>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072a8:	f06f 407e 	mvn.w	r0, #4261412864	@ 0xfe000000
 80072ac:	462b      	mov	r3, r5
 80072ae:	2200      	movs	r2, #0
 80072b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80072b4:	9000      	str	r0, [sp, #0]
 80072b6:	4620      	mov	r0, r4
 80072b8:	f7ff ff10 	bl	80070dc <UART_WaitOnFlagUntilTimeout>
 80072bc:	2800      	cmp	r0, #0
 80072be:	d0cb      	beq.n	8007258 <UART_CheckIdleState+0x20>
 80072c0:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c2:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072c6:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ca:	e843 2100 	strex	r1, r2, [r3]
 80072ce:	2900      	cmp	r1, #0
 80072d0:	d1f7      	bne.n	80072c2 <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d2:	f103 0208 	add.w	r2, r3, #8
 80072d6:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072da:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072de:	f103 0008 	add.w	r0, r3, #8
 80072e2:	e840 2100 	strex	r1, r2, [r0]
 80072e6:	2900      	cmp	r1, #0
 80072e8:	d1f3      	bne.n	80072d2 <UART_CheckIdleState+0x9a>
      huart->RxState = HAL_UART_STATE_READY;
 80072ea:	2320      	movs	r3, #32
 80072ec:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 80072f0:	e7d8      	b.n	80072a4 <UART_CheckIdleState+0x6c>
 80072f2:	bf00      	nop

080072f4 <HAL_UART_Init>:
  if (huart == NULL)
 80072f4:	b380      	cbz	r0, 8007358 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 80072f6:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 80072fa:	b510      	push	{r4, lr}
 80072fc:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80072fe:	b333      	cbz	r3, 800734e <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8007300:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007302:	2324      	movs	r3, #36	@ 0x24
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007304:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 8007306:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800730a:	6813      	ldr	r3, [r2, #0]
 800730c:	f023 0301 	bic.w	r3, r3, #1
 8007310:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007312:	b9c1      	cbnz	r1, 8007346 <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007314:	4620      	mov	r0, r4
 8007316:	f7ff fccd 	bl	8006cb4 <UART_SetConfig>
 800731a:	2801      	cmp	r0, #1
 800731c:	d011      	beq.n	8007342 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800731e:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8007320:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007322:	685a      	ldr	r2, [r3, #4]
 8007324:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007328:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800732a:	689a      	ldr	r2, [r3, #8]
 800732c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007330:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	f042 0201 	orr.w	r2, r2, #1
}
 8007338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800733c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800733e:	f7ff bf7b 	b.w	8007238 <UART_CheckIdleState>
}
 8007342:	2001      	movs	r0, #1
 8007344:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8007346:	4620      	mov	r0, r4
 8007348:	f7ff fe70 	bl	800702c <UART_AdvFeatureConfig>
 800734c:	e7e2      	b.n	8007314 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800734e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8007352:	f7fa f8f9 	bl	8001548 <HAL_UART_MspInit>
 8007356:	e7d3      	b.n	8007300 <HAL_UART_Init+0xc>
}
 8007358:	2001      	movs	r0, #1
 800735a:	4770      	bx	lr

0800735c <UART_Start_Receive_IT>:
{
 800735c:	b430      	push	{r4, r5}
  UART_MASK_COMPUTATION(huart);
 800735e:	6884      	ldr	r4, [r0, #8]
  huart->RxISR       = NULL;
 8007360:	2300      	movs	r3, #0
  huart->pRxBuffPtr  = pData;
 8007362:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 8007364:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
  huart->RxXferSize  = Size;
 8007368:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800736c:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007370:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 8007372:	d04f      	beq.n	8007414 <UART_Start_Receive_IT+0xb8>
 8007374:	bb84      	cbnz	r4, 80073d8 <UART_Start_Receive_IT+0x7c>
 8007376:	6903      	ldr	r3, [r0, #16]
 8007378:	2b00      	cmp	r3, #0
 800737a:	bf14      	ite	ne
 800737c:	237f      	movne	r3, #127	@ 0x7f
 800737e:	23ff      	moveq	r3, #255	@ 0xff
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007380:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007382:	2422      	movs	r4, #34	@ 0x22
  UART_MASK_COMPUTATION(huart);
 8007384:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007388:	f8c0 1090 	str.w	r1, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800738c:	6801      	ldr	r1, [r0, #0]
 800738e:	f8c0 408c 	str.w	r4, [r0, #140]	@ 0x8c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007392:	f101 0308 	add.w	r3, r1, #8
 8007396:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800739a:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739e:	f101 0508 	add.w	r5, r1, #8
 80073a2:	e845 3400 	strex	r4, r3, [r5]
 80073a6:	2c00      	cmp	r4, #0
 80073a8:	d1f3      	bne.n	8007392 <UART_Start_Receive_IT+0x36>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80073aa:	6e43      	ldr	r3, [r0, #100]	@ 0x64
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073ac:	6885      	ldr	r5, [r0, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80073ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073b2:	6904      	ldr	r4, [r0, #16]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80073b4:	d035      	beq.n	8007422 <UART_Start_Receive_IT+0xc6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073b6:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80073ba:	d016      	beq.n	80073ea <UART_Start_Receive_IT+0x8e>
 80073bc:	4b32      	ldr	r3, [pc, #200]	@ (8007488 <UART_Start_Receive_IT+0x12c>)
 80073be:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80073c0:	b1bc      	cbz	r4, 80073f2 <UART_Start_Receive_IT+0x96>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c2:	e851 3f00 	ldrex	r3, [r1]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80073c6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ca:	e841 3200 	strex	r2, r3, [r1]
 80073ce:	2a00      	cmp	r2, #0
 80073d0:	d1f7      	bne.n	80073c2 <UART_Start_Receive_IT+0x66>
}
 80073d2:	2000      	movs	r0, #0
 80073d4:	bc30      	pop	{r4, r5}
 80073d6:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 80073d8:	f1b4 5f80 	cmp.w	r4, #268435456	@ 0x10000000
 80073dc:	d1d0      	bne.n	8007380 <UART_Start_Receive_IT+0x24>
 80073de:	6903      	ldr	r3, [r0, #16]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	bf14      	ite	ne
 80073e4:	233f      	movne	r3, #63	@ 0x3f
 80073e6:	237f      	moveq	r3, #127	@ 0x7f
 80073e8:	e7ca      	b.n	8007380 <UART_Start_Receive_IT+0x24>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073ea:	2c00      	cmp	r4, #0
 80073ec:	d146      	bne.n	800747c <UART_Start_Receive_IT+0x120>
 80073ee:	4b27      	ldr	r3, [pc, #156]	@ (800748c <UART_Start_Receive_IT+0x130>)
 80073f0:	6743      	str	r3, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f2:	e851 3f00 	ldrex	r3, [r1]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80073f6:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fa:	e841 3200 	strex	r2, r3, [r1]
 80073fe:	2a00      	cmp	r2, #0
 8007400:	d0e7      	beq.n	80073d2 <UART_Start_Receive_IT+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007402:	e851 3f00 	ldrex	r3, [r1]
 8007406:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740a:	e841 3200 	strex	r2, r3, [r1]
 800740e:	2a00      	cmp	r2, #0
 8007410:	d1ef      	bne.n	80073f2 <UART_Start_Receive_IT+0x96>
 8007412:	e7de      	b.n	80073d2 <UART_Start_Receive_IT+0x76>
  UART_MASK_COMPUTATION(huart);
 8007414:	6901      	ldr	r1, [r0, #16]
 8007416:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800741a:	2900      	cmp	r1, #0
 800741c:	bf18      	it	ne
 800741e:	23ff      	movne	r3, #255	@ 0xff
 8007420:	e7ae      	b.n	8007380 <UART_Start_Receive_IT+0x24>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007422:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 8007426:	4293      	cmp	r3, r2
 8007428:	d8c5      	bhi.n	80073b6 <UART_Start_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800742a:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800742e:	d011      	beq.n	8007454 <UART_Start_Receive_IT+0xf8>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007430:	4b17      	ldr	r3, [pc, #92]	@ (8007490 <UART_Start_Receive_IT+0x134>)
 8007432:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007434:	b98c      	cbnz	r4, 800745a <UART_Start_Receive_IT+0xfe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007436:	f101 0308 	add.w	r3, r1, #8
 800743a:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800743e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007442:	f101 0008 	add.w	r0, r1, #8
 8007446:	e840 3200 	strex	r2, r3, [r0]
 800744a:	2a00      	cmp	r2, #0
 800744c:	d1f3      	bne.n	8007436 <UART_Start_Receive_IT+0xda>
}
 800744e:	2000      	movs	r0, #0
 8007450:	bc30      	pop	{r4, r5}
 8007452:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007454:	b1ac      	cbz	r4, 8007482 <UART_Start_Receive_IT+0x126>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007456:	4b0e      	ldr	r3, [pc, #56]	@ (8007490 <UART_Start_Receive_IT+0x134>)
 8007458:	6743      	str	r3, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745a:	e851 3f00 	ldrex	r3, [r1]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800745e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007462:	e841 3200 	strex	r2, r3, [r1]
 8007466:	2a00      	cmp	r2, #0
 8007468:	d0e5      	beq.n	8007436 <UART_Start_Receive_IT+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800746a:	e851 3f00 	ldrex	r3, [r1]
 800746e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007472:	e841 3200 	strex	r2, r3, [r1]
 8007476:	2a00      	cmp	r2, #0
 8007478:	d1ef      	bne.n	800745a <UART_Start_Receive_IT+0xfe>
 800747a:	e7dc      	b.n	8007436 <UART_Start_Receive_IT+0xda>
 800747c:	4b02      	ldr	r3, [pc, #8]	@ (8007488 <UART_Start_Receive_IT+0x12c>)
 800747e:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007480:	e79f      	b.n	80073c2 <UART_Start_Receive_IT+0x66>
 8007482:	4b04      	ldr	r3, [pc, #16]	@ (8007494 <UART_Start_Receive_IT+0x138>)
 8007484:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007486:	e7d6      	b.n	8007436 <UART_Start_Receive_IT+0xda>
 8007488:	08006735 	.word	0x08006735
 800748c:	08006811 	.word	0x08006811
 8007490:	080068e5 	.word	0x080068e5
 8007494:	08006acd 	.word	0x08006acd

08007498 <UARTEx_SetNbDataToProcess.part.0>:
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007498:	6803      	ldr	r3, [r0, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800749a:	4a0e      	ldr	r2, [pc, #56]	@ (80074d4 <UARTEx_SetNbDataToProcess.part.0+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800749c:	6899      	ldr	r1, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800749e:	689b      	ldr	r3, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074a0:	f3c1 6142 	ubfx	r1, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80074a4:	ea4f 7c53 	mov.w	ip, r3, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074a8:	5c53      	ldrb	r3, [r2, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074aa:	f812 200c 	ldrb.w	r2, [r2, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074ae:	011b      	lsls	r3, r3, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074b0:	0112      	lsls	r2, r2, #4
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 80074b2:	b410      	push	{r4}
                               (uint16_t)denominator[tx_fifo_threshold];
 80074b4:	4c08      	ldr	r4, [pc, #32]	@ (80074d8 <UARTEx_SetNbDataToProcess.part.0+0x40>)
 80074b6:	f814 c00c 	ldrb.w	ip, [r4, ip]
                               (uint16_t)denominator[rx_fifo_threshold];
 80074ba:	5c61      	ldrb	r1, [r4, r1]
  }
}
 80074bc:	f85d 4b04 	ldr.w	r4, [sp], #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074c0:	fbb2 f2fc 	udiv	r2, r2, ip
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074c4:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074c8:	f8a0 206a 	strh.w	r2, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074cc:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
}
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	080137a0 	.word	0x080137a0
 80074d8:	08013798 	.word	0x08013798

080074dc <HAL_UARTEx_WakeupCallback>:
}
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop

080074e0 <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 80074e0:	4770      	bx	lr
 80074e2:	bf00      	nop

080074e4 <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 80074e4:	4770      	bx	lr
 80074e6:	bf00      	nop

080074e8 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 80074e8:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 80074ec:	2a01      	cmp	r2, #1
 80074ee:	d017      	beq.n	8007520 <HAL_UARTEx_DisableFifoMode+0x38>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074f0:	6802      	ldr	r2, [r0, #0]
 80074f2:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 80074f4:	2024      	movs	r0, #36	@ 0x24
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80074f6:	2100      	movs	r1, #0
{
 80074f8:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 80074fa:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  huart->gState = HAL_UART_STATE_READY;
 80074fe:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007500:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8007502:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007504:	f020 5000 	bic.w	r0, r0, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8007508:	f024 0401 	bic.w	r4, r4, #1
 800750c:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800750e:	6659      	str	r1, [r3, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007510:	6010      	str	r0, [r2, #0]
  return HAL_OK;
 8007512:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007514:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007518:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
}
 800751c:	bc30      	pop	{r4, r5}
 800751e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007520:	2002      	movs	r0, #2
}
 8007522:	4770      	bx	lr

08007524 <HAL_UARTEx_SetTxFifoThreshold>:
  __HAL_LOCK(huart);
 8007524:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007528:	2b01      	cmp	r3, #1
 800752a:	d020      	beq.n	800756e <HAL_UARTEx_SetTxFifoThreshold+0x4a>
  huart->gState = HAL_UART_STATE_BUSY;
 800752c:	2324      	movs	r3, #36	@ 0x24
{
 800752e:	b570      	push	{r4, r5, r6, lr}
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007530:	6805      	ldr	r5, [r0, #0]
 8007532:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8007534:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007538:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800753a:	682b      	ldr	r3, [r5, #0]
 800753c:	f023 0301 	bic.w	r3, r3, #1
 8007540:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007542:	68ab      	ldr	r3, [r5, #8]
 8007544:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8007548:	4319      	orrs	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800754a:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800754c:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800754e:	b153      	cbz	r3, 8007566 <HAL_UARTEx_SetTxFifoThreshold+0x42>
 8007550:	f7ff ffa2 	bl	8007498 <UARTEx_SetNbDataToProcess.part.0>
  __HAL_UNLOCK(huart);
 8007554:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007556:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007558:	602e      	str	r6, [r5, #0]
  return HAL_OK;
 800755a:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800755c:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007560:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8007564:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 8007566:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800756a:	6683      	str	r3, [r0, #104]	@ 0x68
 800756c:	e7f2      	b.n	8007554 <HAL_UARTEx_SetTxFifoThreshold+0x30>
  __HAL_LOCK(huart);
 800756e:	2002      	movs	r0, #2
}
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop

08007574 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8007574:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007578:	2b01      	cmp	r3, #1
 800757a:	d020      	beq.n	80075be <HAL_UARTEx_SetRxFifoThreshold+0x4a>
  huart->gState = HAL_UART_STATE_BUSY;
 800757c:	2324      	movs	r3, #36	@ 0x24
{
 800757e:	b570      	push	{r4, r5, r6, lr}
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007580:	6805      	ldr	r5, [r0, #0]
 8007582:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8007584:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007588:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800758a:	682b      	ldr	r3, [r5, #0]
 800758c:	f023 0301 	bic.w	r3, r3, #1
 8007590:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007592:	68ab      	ldr	r3, [r5, #8]
 8007594:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8007598:	4319      	orrs	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800759a:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800759c:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800759e:	b153      	cbz	r3, 80075b6 <HAL_UARTEx_SetRxFifoThreshold+0x42>
 80075a0:	f7ff ff7a 	bl	8007498 <UARTEx_SetNbDataToProcess.part.0>
  __HAL_UNLOCK(huart);
 80075a4:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80075a6:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80075a8:	602e      	str	r6, [r5, #0]
  return HAL_OK;
 80075aa:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 80075ac:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80075b0:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 80075b4:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 80075b6:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80075ba:	6683      	str	r3, [r0, #104]	@ 0x68
 80075bc:	e7f2      	b.n	80075a4 <HAL_UARTEx_SetRxFifoThreshold+0x30>
  __HAL_LOCK(huart);
 80075be:	2002      	movs	r0, #2
}
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop

080075c4 <HAL_UARTEx_ReceiveToIdle_IT>:
{
 80075c4:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80075c6:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
 80075ca:	2e20      	cmp	r6, #32
 80075cc:	d10f      	bne.n	80075ee <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    if ((pData == NULL) || (Size == 0U))
 80075ce:	b161      	cbz	r1, 80075ea <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80075d0:	fab2 f582 	clz	r5, r2
 80075d4:	096d      	lsrs	r5, r5, #5
 80075d6:	b142      	cbz	r2, 80075ea <HAL_UARTEx_ReceiveToIdle_IT+0x26>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80075d8:	2301      	movs	r3, #1
 80075da:	4604      	mov	r4, r0
 80075dc:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075de:	6705      	str	r5, [r0, #112]	@ 0x70
    (void)UART_Start_Receive_IT(huart, pData, Size);
 80075e0:	f7ff febc 	bl	800735c <UART_Start_Receive_IT>
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075e4:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d003      	beq.n	80075f2 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
      return HAL_ERROR;
 80075ea:	2001      	movs	r0, #1
}
 80075ec:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 80075ee:	2002      	movs	r0, #2
}
 80075f0:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075f2:	6822      	ldr	r2, [r4, #0]
 80075f4:	2310      	movs	r3, #16
 80075f6:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f8:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075fc:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007600:	e842 3100 	strex	r1, r3, [r2]
 8007604:	2900      	cmp	r1, #0
 8007606:	d1f7      	bne.n	80075f8 <HAL_UARTEx_ReceiveToIdle_IT+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8007608:	2000      	movs	r0, #0
}
 800760a:	bd70      	pop	{r4, r5, r6, pc}

0800760c <ethernet_link_status_updated>:
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop

08007610 <MX_LWIP_Init>:
{
 8007610:	b5f0      	push	{r4, r5, r6, r7, lr}
  IP_ADDRESS[0] = 192;
 8007612:	4b24      	ldr	r3, [pc, #144]	@ (80076a4 <MX_LWIP_Init+0x94>)
	tcpip_init(tcpip_init_done, arg);
 8007614:	2100      	movs	r1, #0
  IP_ADDRESS[0] = 192;
 8007616:	4f24      	ldr	r7, [pc, #144]	@ (80076a8 <MX_LWIP_Init+0x98>)
{
 8007618:	b085      	sub	sp, #20
  NETMASK_ADDRESS[0] = 255;
 800761a:	4e24      	ldr	r6, [pc, #144]	@ (80076ac <MX_LWIP_Init+0x9c>)
	tcpip_init(tcpip_init_done, arg);
 800761c:	4608      	mov	r0, r1
  IP_ADDRESS[0] = 192;
 800761e:	603b      	str	r3, [r7, #0]
  NETMASK_ADDRESS[0] = 255;
 8007620:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
  GATEWAY_ADDRESS[0] = 192;
 8007624:	4d22      	ldr	r5, [pc, #136]	@ (80076b0 <MX_LWIP_Init+0xa0>)
  NETMASK_ADDRESS[0] = 255;
 8007626:	6033      	str	r3, [r6, #0]
  GATEWAY_ADDRESS[0] = 192;
 8007628:	f503 4328 	add.w	r3, r3, #43008	@ 0xa800
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800762c:	4c21      	ldr	r4, [pc, #132]	@ (80076b4 <MX_LWIP_Init+0xa4>)
  GATEWAY_ADDRESS[0] = 192;
 800762e:	33c1      	adds	r3, #193	@ 0xc1
 8007630:	602b      	str	r3, [r5, #0]
	tcpip_init(tcpip_init_done, arg);
 8007632:	f003 f831 	bl	800a698 <tcpip_init>
	LOCK_TCPIP_CORE();
 8007636:	f000 fb23 	bl	8007c80 <sys_lock_tcpip_core>
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800763a:	683a      	ldr	r2, [r7, #0]
 800763c:	491e      	ldr	r1, [pc, #120]	@ (80076b8 <MX_LWIP_Init+0xa8>)
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800763e:	6833      	ldr	r3, [r6, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007640:	2600      	movs	r6, #0
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8007642:	600a      	str	r2, [r1, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007644:	4a1d      	ldr	r2, [pc, #116]	@ (80076bc <MX_LWIP_Init+0xac>)
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007646:	6828      	ldr	r0, [r5, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007648:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800764a:	4b1d      	ldr	r3, [pc, #116]	@ (80076c0 <MX_LWIP_Init+0xb0>)
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800764c:	4d1d      	ldr	r5, [pc, #116]	@ (80076c4 <MX_LWIP_Init+0xb4>)
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800764e:	6018      	str	r0, [r3, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007650:	481d      	ldr	r0, [pc, #116]	@ (80076c8 <MX_LWIP_Init+0xb8>)
 8007652:	9600      	str	r6, [sp, #0]
 8007654:	9002      	str	r0, [sp, #8]
 8007656:	481d      	ldr	r0, [pc, #116]	@ (80076cc <MX_LWIP_Init+0xbc>)
 8007658:	9001      	str	r0, [sp, #4]
 800765a:	4620      	mov	r0, r4
 800765c:	f003 fcd4 	bl	800b008 <netif_add>
  netif_set_default(&gnetif);
 8007660:	4620      	mov	r0, r4
 8007662:	f003 fd83 	bl	800b16c <netif_set_default>
  netif_set_up(&gnetif);
 8007666:	4620      	mov	r0, r4
 8007668:	f003 fd8a 	bl	800b180 <netif_set_up>
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800766c:	4620      	mov	r0, r4
 800766e:	4918      	ldr	r1, [pc, #96]	@ (80076d0 <MX_LWIP_Init+0xc0>)
 8007670:	f003 fe1a 	bl	800b2a8 <netif_set_link_callback>
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8007674:	4631      	mov	r1, r6
 8007676:	2220      	movs	r2, #32
 8007678:	4628      	mov	r0, r5
 800767a:	f00a fd7c 	bl	8012176 <memset>
  attributes.name = "EthLink";
 800767e:	4b15      	ldr	r3, [pc, #84]	@ (80076d4 <MX_LWIP_Init+0xc4>)
 8007680:	1f2a      	subs	r2, r5, #4
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8007682:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  attributes.name = "EthLink";
 8007686:	f845 3c04 	str.w	r3, [r5, #-4]
  attributes.priority = osPriorityBelowNormal;
 800768a:	2310      	movs	r3, #16
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800768c:	4621      	mov	r1, r4
  attributes.priority = osPriorityBelowNormal;
 800768e:	e9c2 0305 	strd	r0, r3, [r2, #20]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8007692:	4811      	ldr	r0, [pc, #68]	@ (80076d8 <MX_LWIP_Init+0xc8>)
 8007694:	f000 fbf6 	bl	8007e84 <osThreadNew>
}
 8007698:	b005      	add	sp, #20
 800769a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  UNLOCK_TCPIP_CORE();
 800769e:	f000 bb6d 	b.w	8007d7c <sys_unlock_tcpip_core>
 80076a2:	bf00      	nop
 80076a4:	0a00a8c0 	.word	0x0a00a8c0
 80076a8:	24000338 	.word	0x24000338
 80076ac:	24000334 	.word	0x24000334
 80076b0:	24000330 	.word	0x24000330
 80076b4:	24000348 	.word	0x24000348
 80076b8:	24000344 	.word	0x24000344
 80076bc:	24000340 	.word	0x24000340
 80076c0:	2400033c 	.word	0x2400033c
 80076c4:	24000310 	.word	0x24000310
 80076c8:	0800a61d 	.word	0x0800a61d
 80076cc:	080078a1 	.word	0x080078a1
 80076d0:	0800760d 	.word	0x0800760d
 80076d4:	080137a8 	.word	0x080137a8
 80076d8:	08007c9d 	.word	0x08007c9d

080076dc <ETH_PHY_IO_DeInit>:
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
  return 0;
}
 80076dc:	2000      	movs	r0, #0
 80076de:	4770      	bx	lr

080076e0 <low_level_output>:
{
 80076e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076e2:	b08d      	sub	sp, #52	@ 0x34
 80076e4:	460c      	mov	r4, r1
  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 80076e6:	2230      	movs	r2, #48	@ 0x30
 80076e8:	2100      	movs	r1, #0
 80076ea:	4668      	mov	r0, sp
 80076ec:	f00a fd43 	bl	8012176 <memset>
  for(q = p; q != NULL; q = q->next)
 80076f0:	b1fc      	cbz	r4, 8007732 <low_level_output+0x52>
 80076f2:	466b      	mov	r3, sp
 80076f4:	4622      	mov	r2, r4
  uint32_t i = 0U;
 80076f6:	2000      	movs	r0, #0
    Txbuffer[i].len = q->len;
 80076f8:	8951      	ldrh	r1, [r2, #10]
    Txbuffer[i].buffer = q->payload;
 80076fa:	6855      	ldr	r5, [r2, #4]
    if(q->next == NULL)
 80076fc:	6812      	ldr	r2, [r2, #0]
    Txbuffer[i].len = q->len;
 80076fe:	e9c3 5100 	strd	r5, r1, [r3]
    if(i>0)
 8007702:	b918      	cbnz	r0, 800770c <low_level_output+0x2c>
    if(i >= ETH_TX_DESC_CNT)
 8007704:	330c      	adds	r3, #12
    if(q->next == NULL)
 8007706:	b162      	cbz	r2, 8007722 <low_level_output+0x42>
    i++;
 8007708:	2001      	movs	r0, #1
 800770a:	e7f5      	b.n	80076f8 <low_level_output+0x18>
      Txbuffer[i-1].next = &Txbuffer[i];
 800770c:	f843 3c04 	str.w	r3, [r3, #-4]
    if(q->next == NULL)
 8007710:	b13a      	cbz	r2, 8007722 <low_level_output+0x42>
    i++;
 8007712:	3001      	adds	r0, #1
    if(i >= ETH_TX_DESC_CNT)
 8007714:	330c      	adds	r3, #12
 8007716:	2804      	cmp	r0, #4
 8007718:	d1ee      	bne.n	80076f8 <low_level_output+0x18>
      return ERR_IF;
 800771a:	f06f 000b 	mvn.w	r0, #11
}
 800771e:	b00d      	add	sp, #52	@ 0x34
 8007720:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Txbuffer[i].next = NULL;
 8007722:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8007726:	aa0c      	add	r2, sp, #48	@ 0x30
 8007728:	2300      	movs	r3, #0
 800772a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 800772e:	f840 3c28 	str.w	r3, [r0, #-40]
  TxConfig.Length = p->tot_len;
 8007732:	8923      	ldrh	r3, [r4, #8]
  pbuf_ref(p);
 8007734:	4620      	mov	r0, r4
  TxConfig.Length = p->tot_len;
 8007736:	4e10      	ldr	r6, [pc, #64]	@ (8007778 <low_level_output+0x98>)
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 8007738:	4d10      	ldr	r5, [pc, #64]	@ (800777c <low_level_output+0x9c>)
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800773a:	4f11      	ldr	r7, [pc, #68]	@ (8007780 <low_level_output+0xa0>)
  TxConfig.Length = p->tot_len;
 800773c:	6073      	str	r3, [r6, #4]
  TxConfig.TxBuffer = Txbuffer;
 800773e:	f8c6 d008 	str.w	sp, [r6, #8]
  TxConfig.pData = p;
 8007742:	6374      	str	r4, [r6, #52]	@ 0x34
  pbuf_ref(p);
 8007744:	f004 f83a 	bl	800b7bc <pbuf_ref>
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 8007748:	4631      	mov	r1, r6
 800774a:	4628      	mov	r0, r5
 800774c:	f7fb ffec 	bl	8003728 <HAL_ETH_Transmit_IT>
 8007750:	2800      	cmp	r0, #0
 8007752:	d0e4      	beq.n	800771e <low_level_output+0x3e>
      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8007754:	4628      	mov	r0, r5
 8007756:	f7fc fc13 	bl	8003f80 <HAL_ETH_GetError>
 800775a:	0783      	lsls	r3, r0, #30
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800775c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8007760:	d506      	bpl.n	8007770 <low_level_output+0x90>
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8007762:	6838      	ldr	r0, [r7, #0]
 8007764:	f000 fcb4 	bl	80080d0 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 8007768:	4628      	mov	r0, r5
 800776a:	f7fc f897 	bl	800389c <HAL_ETH_ReleaseTxPacket>
  }while(errval == ERR_BUF);
 800776e:	e7eb      	b.n	8007748 <low_level_output+0x68>
        pbuf_free(p);
 8007770:	4620      	mov	r0, r4
 8007772:	f003 feab 	bl	800b4cc <pbuf_free>
  }while(errval == ERR_BUF);
 8007776:	e7d0      	b.n	800771a <low_level_output+0x3a>
 8007778:	240003a4 	.word	0x240003a4
 800777c:	240003dc 	.word	0x240003dc
 8007780:	2400048c 	.word	0x2400048c

08007784 <ETH_PHY_IO_GetTick>:
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
  return HAL_GetTick();
 8007784:	f7fa ba9a 	b.w	8001cbc <HAL_GetTick>

08007788 <ETH_PHY_IO_Init>:
  HAL_ETH_SetMDIOClockRange(&heth);
 8007788:	4802      	ldr	r0, [pc, #8]	@ (8007794 <ETH_PHY_IO_Init+0xc>)
{
 800778a:	b508      	push	{r3, lr}
  HAL_ETH_SetMDIOClockRange(&heth);
 800778c:	f7fc fa98 	bl	8003cc0 <HAL_ETH_SetMDIOClockRange>
}
 8007790:	2000      	movs	r0, #0
 8007792:	bd08      	pop	{r3, pc}
 8007794:	240003dc 	.word	0x240003dc

08007798 <ETH_PHY_IO_ReadReg>:
{
 8007798:	4684      	mov	ip, r0
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800779a:	4806      	ldr	r0, [pc, #24]	@ (80077b4 <ETH_PHY_IO_ReadReg+0x1c>)
{
 800779c:	b508      	push	{r3, lr}
 800779e:	4613      	mov	r3, r2
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 80077a0:	460a      	mov	r2, r1
 80077a2:	4661      	mov	r1, ip
 80077a4:	f7fc f954 	bl	8003a50 <HAL_ETH_ReadPHYRegister>
 80077a8:	3800      	subs	r0, #0
 80077aa:	bf18      	it	ne
 80077ac:	2001      	movne	r0, #1
}
 80077ae:	4240      	negs	r0, r0
 80077b0:	bd08      	pop	{r3, pc}
 80077b2:	bf00      	nop
 80077b4:	240003dc 	.word	0x240003dc

080077b8 <ETH_PHY_IO_WriteReg>:
{
 80077b8:	4684      	mov	ip, r0
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80077ba:	4806      	ldr	r0, [pc, #24]	@ (80077d4 <ETH_PHY_IO_WriteReg+0x1c>)
{
 80077bc:	b508      	push	{r3, lr}
 80077be:	4613      	mov	r3, r2
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80077c0:	460a      	mov	r2, r1
 80077c2:	4661      	mov	r1, ip
 80077c4:	f7fc f972 	bl	8003aac <HAL_ETH_WritePHYRegister>
 80077c8:	3800      	subs	r0, #0
 80077ca:	bf18      	it	ne
 80077cc:	2001      	movne	r0, #1
}
 80077ce:	4240      	negs	r0, r0
 80077d0:	bd08      	pop	{r3, pc}
 80077d2:	bf00      	nop
 80077d4:	240003dc 	.word	0x240003dc

080077d8 <pbuf_free_custom>:
{
 80077d8:	4601      	mov	r1, r0
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 80077da:	4808      	ldr	r0, [pc, #32]	@ (80077fc <pbuf_free_custom+0x24>)
{
 80077dc:	b508      	push	{r3, lr}
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 80077de:	f003 fb3f 	bl	800ae60 <memp_free_pool>
  if (RxAllocStatus == RX_ALLOC_ERROR)
 80077e2:	4b07      	ldr	r3, [pc, #28]	@ (8007800 <pbuf_free_custom+0x28>)
 80077e4:	781a      	ldrb	r2, [r3, #0]
 80077e6:	2a01      	cmp	r2, #1
 80077e8:	d000      	beq.n	80077ec <pbuf_free_custom+0x14>
}
 80077ea:	bd08      	pop	{r3, pc}
    osSemaphoreRelease(RxPktSemaphore);
 80077ec:	4905      	ldr	r1, [pc, #20]	@ (8007804 <pbuf_free_custom+0x2c>)
    RxAllocStatus = RX_ALLOC_OK;
 80077ee:	2200      	movs	r2, #0
    osSemaphoreRelease(RxPktSemaphore);
 80077f0:	6808      	ldr	r0, [r1, #0]
    RxAllocStatus = RX_ALLOC_OK;
 80077f2:	701a      	strb	r2, [r3, #0]
}
 80077f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    osSemaphoreRelease(RxPktSemaphore);
 80077f8:	f000 bc9c 	b.w	8008134 <osSemaphoreRelease>
 80077fc:	08013868 	.word	0x08013868
 8007800:	24000494 	.word	0x24000494
 8007804:	24000490 	.word	0x24000490

08007808 <ethernetif_input>:
{
 8007808:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800780c:	4c14      	ldr	r4, [pc, #80]	@ (8007860 <ethernetif_input+0x58>)
 800780e:	b083      	sub	sp, #12
 8007810:	f8df 8050 	ldr.w	r8, [pc, #80]	@ 8007864 <ethernetif_input+0x5c>
 8007814:	4606      	mov	r6, r0
  struct pbuf *p = NULL;
 8007816:	2700      	movs	r7, #0
    HAL_ETH_ReadData(&heth, (void **)&p);
 8007818:	f8df 904c 	ldr.w	r9, [pc, #76]	@ 8007868 <ethernetif_input+0x60>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800781c:	f04f 31ff 	mov.w	r1, #4294967295
 8007820:	6820      	ldr	r0, [r4, #0]
 8007822:	f000 fc55 	bl	80080d0 <osSemaphoreAcquire>
 8007826:	2800      	cmp	r0, #0
 8007828:	d1f8      	bne.n	800781c <ethernetif_input+0x14>
  if(RxAllocStatus == RX_ALLOC_OK)
 800782a:	f898 3000 	ldrb.w	r3, [r8]
  struct pbuf *p = NULL;
 800782e:	9701      	str	r7, [sp, #4]
  if(RxAllocStatus == RX_ALLOC_OK)
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1f3      	bne.n	800781c <ethernetif_input+0x14>
    HAL_ETH_ReadData(&heth, (void **)&p);
 8007834:	a901      	add	r1, sp, #4
 8007836:	4648      	mov	r0, r9
 8007838:	f7fb ffa6 	bl	8003788 <HAL_ETH_ReadData>
  return p;
 800783c:	9d01      	ldr	r5, [sp, #4]
          if (netif->input( p, netif) != ERR_OK )
 800783e:	4631      	mov	r1, r6
 8007840:	4628      	mov	r0, r5
        if (p != NULL)
 8007842:	2d00      	cmp	r5, #0
 8007844:	d0ea      	beq.n	800781c <ethernetif_input+0x14>
          if (netif->input( p, netif) != ERR_OK )
 8007846:	6933      	ldr	r3, [r6, #16]
 8007848:	4798      	blx	r3
 800784a:	2800      	cmp	r0, #0
 800784c:	d0ed      	beq.n	800782a <ethernetif_input+0x22>
            pbuf_free(p);
 800784e:	4628      	mov	r0, r5
 8007850:	f003 fe3c 	bl	800b4cc <pbuf_free>
  if(RxAllocStatus == RX_ALLOC_OK)
 8007854:	f898 3000 	ldrb.w	r3, [r8]
  struct pbuf *p = NULL;
 8007858:	9701      	str	r7, [sp, #4]
  if(RxAllocStatus == RX_ALLOC_OK)
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1de      	bne.n	800781c <ethernetif_input+0x14>
 800785e:	e7e9      	b.n	8007834 <ethernetif_input+0x2c>
 8007860:	24000490 	.word	0x24000490
 8007864:	24000494 	.word	0x24000494
 8007868:	240003dc 	.word	0x240003dc

0800786c <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(RxPktSemaphore);
 800786c:	4b01      	ldr	r3, [pc, #4]	@ (8007874 <HAL_ETH_RxCpltCallback+0x8>)
 800786e:	6818      	ldr	r0, [r3, #0]
 8007870:	f000 bc60 	b.w	8008134 <osSemaphoreRelease>
 8007874:	24000490 	.word	0x24000490

08007878 <HAL_ETH_TxCpltCallback>:
  osSemaphoreRelease(TxPktSemaphore);
 8007878:	4b01      	ldr	r3, [pc, #4]	@ (8007880 <HAL_ETH_TxCpltCallback+0x8>)
 800787a:	6818      	ldr	r0, [r3, #0]
 800787c:	f000 bc5a 	b.w	8008134 <osSemaphoreRelease>
 8007880:	2400048c 	.word	0x2400048c

08007884 <HAL_ETH_ErrorCallback>:
{
 8007884:	b508      	push	{r3, lr}
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 8007886:	f7fc fb7f 	bl	8003f88 <HAL_ETH_GetDMAError>
 800788a:	0603      	lsls	r3, r0, #24
 800788c:	d400      	bmi.n	8007890 <HAL_ETH_ErrorCallback+0xc>
}
 800788e:	bd08      	pop	{r3, pc}
     osSemaphoreRelease(RxPktSemaphore);
 8007890:	4b02      	ldr	r3, [pc, #8]	@ (800789c <HAL_ETH_ErrorCallback+0x18>)
 8007892:	6818      	ldr	r0, [r3, #0]
}
 8007894:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
     osSemaphoreRelease(RxPktSemaphore);
 8007898:	f000 bc4c 	b.w	8008134 <osSemaphoreRelease>
 800789c:	24000490 	.word	0x24000490

080078a0 <ethernetif_init>:
{
 80078a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80078a4:	4604      	mov	r4, r0
{
 80078a6:	b0a5      	sub	sp, #148	@ 0x94
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80078a8:	2800      	cmp	r0, #0
 80078aa:	f000 80b8 	beq.w	8007a1e <ethernetif_init+0x17e>
  netif->linkoutput = low_level_output;
 80078ae:	4b60      	ldr	r3, [pc, #384]	@ (8007a30 <ethernetif_init+0x190>)
  netif->name[0] = IFNAME0;
 80078b0:	f247 4173 	movw	r1, #29811	@ 0x7473
  netif->output = etharp_output;
 80078b4:	4a5f      	ldr	r2, [pc, #380]	@ (8007a34 <ethernetif_init+0x194>)
  ETH_MACConfigTypeDef MACConf = {0};
 80078b6:	a80b      	add	r0, sp, #44	@ 0x2c
  netif->name[0] = IFNAME0;
 80078b8:	85e1      	strh	r1, [r4, #46]	@ 0x2e
  ETH_MACConfigTypeDef MACConf = {0};
 80078ba:	2100      	movs	r1, #0
  netif->output = etharp_output;
 80078bc:	6162      	str	r2, [r4, #20]
  ETH_MACConfigTypeDef MACConf = {0};
 80078be:	2264      	movs	r2, #100	@ 0x64
  netif->linkoutput = low_level_output;
 80078c0:	61a3      	str	r3, [r4, #24]
  MACAddr[4] = 0x00;
 80078c2:	2600      	movs	r6, #0
  ETH_MACConfigTypeDef MACConf = {0};
 80078c4:	f00a fc57 	bl	8012176 <memset>
  heth.Instance = ETH;
 80078c8:	4d5b      	ldr	r5, [pc, #364]	@ (8007a38 <ethernetif_init+0x198>)
 80078ca:	4b5c      	ldr	r3, [pc, #368]	@ (8007a3c <ethernetif_init+0x19c>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80078cc:	2701      	movs	r7, #1
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80078ce:	f8df 91ac 	ldr.w	r9, [pc, #428]	@ 8007a7c <ethernetif_init+0x1dc>
  hal_eth_init_status = HAL_ETH_Init(&heth);
 80078d2:	4628      	mov	r0, r5
  heth.Instance = ETH;
 80078d4:	602b      	str	r3, [r5, #0]
  MACAddr[0] = 0x00;
 80078d6:	4b5a      	ldr	r3, [pc, #360]	@ (8007a40 <ethernetif_init+0x1a0>)
  MACAddr[4] = 0x00;
 80078d8:	f8ad 6004 	strh.w	r6, [sp, #4]
  MACAddr[0] = 0x00;
 80078dc:	9300      	str	r3, [sp, #0]
  heth.Init.TxDesc = DMATxDscrTab;
 80078de:	4b59      	ldr	r3, [pc, #356]	@ (8007a44 <ethernetif_init+0x1a4>)
  heth.Init.MACAddr = &MACAddr[0];
 80078e0:	f8c5 d004 	str.w	sp, [r5, #4]
  heth.Init.TxDesc = DMATxDscrTab;
 80078e4:	60eb      	str	r3, [r5, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80078e6:	4b58      	ldr	r3, [pc, #352]	@ (8007a48 <ethernetif_init+0x1a8>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80078e8:	722f      	strb	r7, [r5, #8]
  heth.Init.RxDesc = DMARxDscrTab;
 80078ea:	612b      	str	r3, [r5, #16]
  heth.Init.RxBuffLen = 1536;
 80078ec:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80078f0:	616b      	str	r3, [r5, #20]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 80078f2:	f7fc fa1b 	bl	8003d2c <HAL_ETH_Init>
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80078f6:	2234      	movs	r2, #52	@ 0x34
 80078f8:	4631      	mov	r1, r6
  hal_eth_init_status = HAL_ETH_Init(&heth);
 80078fa:	4680      	mov	r8, r0
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80078fc:	4648      	mov	r0, r9
 80078fe:	f00a fc3a 	bl	8012176 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8007902:	2321      	movs	r3, #33	@ 0x21
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007904:	4851      	ldr	r0, [pc, #324]	@ (8007a4c <ethernetif_init+0x1ac>)
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8007906:	f849 3c04 	str.w	r3, [r9, #-4]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800790a:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800790e:	f8c9 3010 	str.w	r3, [r9, #16]
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007912:	f003 fa2d 	bl	800ad70 <memp_init_pool>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007916:	686b      	ldr	r3, [r5, #4]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8007918:	2206      	movs	r2, #6
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800791a:	4638      	mov	r0, r7
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800791c:	f884 202c 	strb.w	r2, [r4, #44]	@ 0x2c
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007920:	781a      	ldrb	r2, [r3, #0]
 8007922:	f884 2026 	strb.w	r2, [r4, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8007926:	785a      	ldrb	r2, [r3, #1]
 8007928:	f884 2027 	strb.w	r2, [r4, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800792c:	789a      	ldrb	r2, [r3, #2]
 800792e:	f884 2028 	strb.w	r2, [r4, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8007932:	78da      	ldrb	r2, [r3, #3]
 8007934:	f884 2029 	strb.w	r2, [r4, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8007938:	7919      	ldrb	r1, [r3, #4]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800793a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800793e:	f884 102a 	strb.w	r1, [r4, #42]	@ 0x2a
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8007942:	4631      	mov	r1, r6
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8007944:	795b      	ldrb	r3, [r3, #5]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8007946:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800794a:	f884 302b 	strb.w	r3, [r4, #43]	@ 0x2b
  netif->mtu = ETH_MAX_PAYLOAD;
 800794e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8007952:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8007956:	4632      	mov	r2, r6
  netif->mtu = ETH_MAX_PAYLOAD;
 8007958:	84a3      	strh	r3, [r4, #36]	@ 0x24
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800795a:	f000 fb6d 	bl	8008038 <osSemaphoreNew>
 800795e:	4b3c      	ldr	r3, [pc, #240]	@ (8007a50 <ethernetif_init+0x1b0>)
 8007960:	4602      	mov	r2, r0
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8007962:	4631      	mov	r1, r6
 8007964:	4638      	mov	r0, r7
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8007966:	601a      	str	r2, [r3, #0]
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8007968:	4632      	mov	r2, r6
 800796a:	f000 fb65 	bl	8008038 <osSemaphoreNew>
 800796e:	4b39      	ldr	r3, [pc, #228]	@ (8007a54 <ethernetif_init+0x1b4>)
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8007970:	4631      	mov	r1, r6
 8007972:	2220      	movs	r2, #32
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8007974:	6018      	str	r0, [r3, #0]
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8007976:	a803      	add	r0, sp, #12
 8007978:	f00a fbfd 	bl	8012176 <memset>
  attributes.name = "EthIf";
 800797c:	4b36      	ldr	r3, [pc, #216]	@ (8007a58 <ethernetif_init+0x1b8>)
  attributes.priority = osPriorityRealtime;
 800797e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
  osThreadNew(ethernetif_input, netif, &attributes);
 8007982:	aa02      	add	r2, sp, #8
  attributes.name = "EthIf";
 8007984:	9302      	str	r3, [sp, #8]
  attributes.priority = osPriorityRealtime;
 8007986:	2330      	movs	r3, #48	@ 0x30
  osThreadNew(ethernetif_input, netif, &attributes);
 8007988:	4834      	ldr	r0, [pc, #208]	@ (8007a5c <ethernetif_init+0x1bc>)
  attributes.priority = osPriorityRealtime;
 800798a:	e9cd 1307 	strd	r1, r3, [sp, #28]
  osThreadNew(ethernetif_input, netif, &attributes);
 800798e:	4621      	mov	r1, r4
 8007990:	f000 fa78 	bl	8007e84 <osThreadNew>
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8007994:	4932      	ldr	r1, [pc, #200]	@ (8007a60 <ethernetif_init+0x1c0>)
 8007996:	4833      	ldr	r0, [pc, #204]	@ (8007a64 <ethernetif_init+0x1c4>)
 8007998:	f7fa f8b8 	bl	8001b0c <LAN8742_RegisterBusIO>
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800799c:	4831      	ldr	r0, [pc, #196]	@ (8007a64 <ethernetif_init+0x1c4>)
 800799e:	f7fa f8cf 	bl	8001b40 <LAN8742_Init>
 80079a2:	bb68      	cbnz	r0, 8007a00 <ethernetif_init+0x160>
  if (hal_eth_init_status == HAL_OK)
 80079a4:	f1b8 0f00 	cmp.w	r8, #0
 80079a8:	d124      	bne.n	80079f4 <ethernetif_init+0x154>
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80079aa:	482e      	ldr	r0, [pc, #184]	@ (8007a64 <ethernetif_init+0x1c4>)
 80079ac:	f7fa f8fc 	bl	8001ba8 <LAN8742_GetLinkState>
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 80079b0:	2801      	cmp	r0, #1
 80079b2:	dd25      	ble.n	8007a00 <ethernetif_init+0x160>
      switch (PHYLinkState)
 80079b4:	3803      	subs	r0, #3
 80079b6:	2802      	cmp	r0, #2
 80079b8:	d82c      	bhi.n	8007a14 <ethernetif_init+0x174>
 80079ba:	4a2b      	ldr	r2, [pc, #172]	@ (8007a68 <ethernetif_init+0x1c8>)
 80079bc:	4b2b      	ldr	r3, [pc, #172]	@ (8007a6c <ethernetif_init+0x1cc>)
 80079be:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 80079c2:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 80079c6:	a90b      	add	r1, sp, #44	@ 0x2c
 80079c8:	481b      	ldr	r0, [pc, #108]	@ (8007a38 <ethernetif_init+0x198>)
 80079ca:	f7fc f8a1 	bl	8003b10 <HAL_ETH_GetMACConfig>
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 80079ce:	a90b      	add	r1, sp, #44	@ 0x2c
 80079d0:	4819      	ldr	r0, [pc, #100]	@ (8007a38 <ethernetif_init+0x198>)
    MACConf.Speed = speed;
 80079d2:	e9cd 5610 	strd	r5, r6, [sp, #64]	@ 0x40
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 80079d6:	f7fc f965 	bl	8003ca4 <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 80079da:	4817      	ldr	r0, [pc, #92]	@ (8007a38 <ethernetif_init+0x198>)
 80079dc:	f7fb fe20 	bl	8003620 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 80079e0:	4620      	mov	r0, r4
 80079e2:	f003 fbcd 	bl	800b180 <netif_set_up>
    netif_set_link_up(netif);
 80079e6:	4620      	mov	r0, r4
 80079e8:	f003 fc12 	bl	800b210 <netif_set_link_up>
}
 80079ec:	2000      	movs	r0, #0
 80079ee:	b025      	add	sp, #148	@ 0x94
 80079f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    Error_Handler();
 80079f4:	f7f9 fd80 	bl	80014f8 <Error_Handler>
}
 80079f8:	2000      	movs	r0, #0
 80079fa:	b025      	add	sp, #148	@ 0x94
 80079fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      netif_set_link_down(netif);
 8007a00:	4620      	mov	r0, r4
 8007a02:	f003 fc2d 	bl	800b260 <netif_set_link_down>
      netif_set_down(netif);
 8007a06:	4620      	mov	r0, r4
 8007a08:	f003 fbde 	bl	800b1c8 <netif_set_down>
}
 8007a0c:	2000      	movs	r0, #0
 8007a0e:	b025      	add	sp, #148	@ 0x94
 8007a10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      switch (PHYLinkState)
 8007a14:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
 8007a18:	f44f 5600 	mov.w	r6, #8192	@ 0x2000
 8007a1c:	e7d3      	b.n	80079c6 <ethernetif_init+0x126>
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007a1e:	4b14      	ldr	r3, [pc, #80]	@ (8007a70 <ethernetif_init+0x1d0>)
 8007a20:	f44f 720e 	mov.w	r2, #568	@ 0x238
 8007a24:	4913      	ldr	r1, [pc, #76]	@ (8007a74 <ethernetif_init+0x1d4>)
 8007a26:	4814      	ldr	r0, [pc, #80]	@ (8007a78 <ethernetif_init+0x1d8>)
 8007a28:	f00a fb40 	bl	80120ac <iprintf>
 8007a2c:	e73f      	b.n	80078ae <ethernetif_init+0xe>
 8007a2e:	bf00      	nop
 8007a30:	080076e1 	.word	0x080076e1
 8007a34:	08010cbd 	.word	0x08010cbd
 8007a38:	240003dc 	.word	0x240003dc
 8007a3c:	40028000 	.word	0x40028000
 8007a40:	00e18000 	.word	0x00e18000
 8007a44:	30040060 	.word	0x30040060
 8007a48:	30040000 	.word	0x30040000
 8007a4c:	08013868 	.word	0x08013868
 8007a50:	24000490 	.word	0x24000490
 8007a54:	2400048c 	.word	0x2400048c
 8007a58:	080137dc 	.word	0x080137dc
 8007a5c:	08007809 	.word	0x08007809
 8007a60:	24000014 	.word	0x24000014
 8007a64:	24000384 	.word	0x24000384
 8007a68:	0801385c 	.word	0x0801385c
 8007a6c:	08013850 	.word	0x08013850
 8007a70:	080137b0 	.word	0x080137b0
 8007a74:	080137cc 	.word	0x080137cc
 8007a78:	08012fac 	.word	0x08012fac
 8007a7c:	240003a8 	.word	0x240003a8

08007a80 <sys_now>:
  return HAL_GetTick();
 8007a80:	f7fa b91c 	b.w	8001cbc <HAL_GetTick>

08007a84 <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 8007a84:	4b4d      	ldr	r3, [pc, #308]	@ (8007bbc <HAL_ETH_MspInit+0x138>)
 8007a86:	6802      	ldr	r2, [r0, #0]
{
 8007a88:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 8007a8a:	429a      	cmp	r2, r3
{
 8007a8c:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a8e:	f04f 0400 	mov.w	r4, #0
 8007a92:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8007a96:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8007a9a:	940c      	str	r4, [sp, #48]	@ 0x30
  if(ethHandle->Instance==ETH)
 8007a9c:	d001      	beq.n	8007aa2 <HAL_ETH_MspInit+0x1e>
}
 8007a9e:	b00f      	add	sp, #60	@ 0x3c
 8007aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8007aa2:	4b47      	ldr	r3, [pc, #284]	@ (8007bc0 <HAL_ETH_MspInit+0x13c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007aa4:	2603      	movs	r6, #3
 8007aa6:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007aa8:	a908      	add	r1, sp, #32
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8007aaa:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007aae:	2702      	movs	r7, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007ab0:	4844      	ldr	r0, [pc, #272]	@ (8007bc4 <HAL_ETH_MspInit+0x140>)
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8007ab2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ab6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8007aba:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8007abe:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8007ac2:	9201      	str	r2, [sp, #4]
 8007ac4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8007ac6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8007aca:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007ace:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8007ad2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8007ad6:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8007ada:	9202      	str	r2, [sp, #8]
 8007adc:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8007ade:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8007ae2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007ae6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8007aea:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8007aee:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8007af2:	9203      	str	r2, [sp, #12]
 8007af4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007af6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007afa:	f042 0204 	orr.w	r2, r2, #4
 8007afe:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8007b02:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007b06:	f002 0204 	and.w	r2, r2, #4
 8007b0a:	9204      	str	r2, [sp, #16]
 8007b0c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b0e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007b12:	f042 0201 	orr.w	r2, r2, #1
 8007b16:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8007b1a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007b1e:	f002 0201 	and.w	r2, r2, #1
 8007b22:	9205      	str	r2, [sp, #20]
 8007b24:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007b26:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007b2a:	f042 0202 	orr.w	r2, r2, #2
 8007b2e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8007b32:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007b36:	f002 0202 	and.w	r2, r2, #2
 8007b3a:	9206      	str	r2, [sp, #24]
 8007b3c:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007b3e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007b42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b46:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007b4a:	2232      	movs	r2, #50	@ 0x32
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007b4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b54:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007b56:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b58:	e9cd 650b 	strd	r6, r5, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007b5c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007b60:	9b07      	ldr	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007b62:	f7fc fa15 	bl	8003f90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8007b66:	2386      	movs	r3, #134	@ 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b68:	a908      	add	r1, sp, #32
 8007b6a:	4817      	ldr	r0, [pc, #92]	@ (8007bc8 <HAL_ETH_MspInit+0x144>)
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8007b6c:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007b6e:	950c      	str	r5, [sp, #48]	@ 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b70:	9709      	str	r7, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b72:	e9cd 460a 	strd	r4, r6, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b76:	f7fc fa0b 	bl	8003f90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007b7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b7e:	a908      	add	r1, sp, #32
 8007b80:	4812      	ldr	r0, [pc, #72]	@ (8007bcc <HAL_ETH_MspInit+0x148>)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007b82:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b84:	e9cd 7409 	strd	r7, r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007b88:	e9cd 650b 	strd	r6, r5, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b8c:	f7fc fa00 	bl	8003f90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8007b90:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007b94:	a908      	add	r1, sp, #32
 8007b96:	480e      	ldr	r0, [pc, #56]	@ (8007bd0 <HAL_ETH_MspInit+0x14c>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8007b98:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b9a:	9709      	str	r7, [sp, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007b9c:	950c      	str	r5, [sp, #48]	@ 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b9e:	e9cd 460a 	strd	r4, r6, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007ba2:	f7fc f9f5 	bl	8003f90 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8007ba6:	4622      	mov	r2, r4
 8007ba8:	2105      	movs	r1, #5
 8007baa:	203d      	movs	r0, #61	@ 0x3d
 8007bac:	f7fa f8ae 	bl	8001d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8007bb0:	203d      	movs	r0, #61	@ 0x3d
 8007bb2:	f7fa f8e7 	bl	8001d84 <HAL_NVIC_EnableIRQ>
}
 8007bb6:	b00f      	add	sp, #60	@ 0x3c
 8007bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	40028000 	.word	0x40028000
 8007bc0:	58024400 	.word	0x58024400
 8007bc4:	58020800 	.word	0x58020800
 8007bc8:	58020000 	.word	0x58020000
 8007bcc:	58020400 	.word	0x58020400
 8007bd0:	58021800 	.word	0x58021800

08007bd4 <HAL_ETH_RxAllocateCallback>:
    osDelay(100);
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8007bd4:	b530      	push	{r4, r5, lr}
 8007bd6:	4604      	mov	r4, r0
 8007bd8:	b083      	sub	sp, #12
/* USER CODE BEGIN HAL ETH RxAllocateCallback */

  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8007bda:	480d      	ldr	r0, [pc, #52]	@ (8007c10 <HAL_ETH_RxAllocateCallback+0x3c>)
 8007bdc:	f003 f910 	bl	800ae00 <memp_malloc_pool>
  if (p)
 8007be0:	4603      	mov	r3, r0
 8007be2:	b178      	cbz	r0, 8007c04 <HAL_ETH_RxAllocateCallback+0x30>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8007be4:	f100 0520 	add.w	r5, r0, #32
    p->custom_free_function = pbuf_free_custom;
 8007be8:	4a0a      	ldr	r2, [pc, #40]	@ (8007c14 <HAL_ETH_RxAllocateCallback+0x40>)
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 8007bea:	2100      	movs	r1, #0
 8007bec:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8007bf0:	6025      	str	r5, [r4, #0]
    p->custom_free_function = pbuf_free_custom;
 8007bf2:	611a      	str	r2, [r3, #16]
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 8007bf4:	2241      	movs	r2, #65	@ 0x41
 8007bf6:	9001      	str	r0, [sp, #4]
 8007bf8:	4608      	mov	r0, r1
 8007bfa:	9500      	str	r5, [sp, #0]
 8007bfc:	f003 fbb4 	bl	800b368 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8007c00:	b003      	add	sp, #12
 8007c02:	bd30      	pop	{r4, r5, pc}
    RxAllocStatus = RX_ALLOC_ERROR;
 8007c04:	4a04      	ldr	r2, [pc, #16]	@ (8007c18 <HAL_ETH_RxAllocateCallback+0x44>)
 8007c06:	2101      	movs	r1, #1
    *buff = NULL;
 8007c08:	6020      	str	r0, [r4, #0]
    RxAllocStatus = RX_ALLOC_ERROR;
 8007c0a:	7011      	strb	r1, [r2, #0]
}
 8007c0c:	b003      	add	sp, #12
 8007c0e:	bd30      	pop	{r4, r5, pc}
 8007c10:	08013868 	.word	0x08013868
 8007c14:	080077d9 	.word	0x080077d9
 8007c18:	24000494 	.word	0x24000494

08007c1c <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8007c1c:	b430      	push	{r4, r5}
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
  struct pbuf *p = NULL;

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
  p->next = NULL;
 8007c1e:	2500      	movs	r5, #0
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8007c20:	f1a2 0420 	sub.w	r4, r2, #32
  p->tot_len = 0;
  p->len = Length;
 8007c24:	f822 3c16 	strh.w	r3, [r2, #-22]
  p->next = NULL;
 8007c28:	f842 5c20 	str.w	r5, [r2, #-32]
  p->tot_len = 0;
 8007c2c:	f822 5c18 	strh.w	r5, [r2, #-24]

  /* Chain the buffer. */
  if (!*ppStart)
 8007c30:	6805      	ldr	r5, [r0, #0]
 8007c32:	b1f5      	cbz	r5, 8007c72 <HAL_ETH_RxLinkCallback+0x56>
    *ppStart = p;
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8007c34:	680d      	ldr	r5, [r1, #0]
 8007c36:	602c      	str	r4, [r5, #0]
  }
  *ppEnd  = p;
 8007c38:	600c      	str	r4, [r1, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8007c3a:	6801      	ldr	r1, [r0, #0]
 8007c3c:	b129      	cbz	r1, 8007c4a <HAL_ETH_RxLinkCallback+0x2e>
  {
    p->tot_len += Length;
 8007c3e:	8908      	ldrh	r0, [r1, #8]
 8007c40:	4418      	add	r0, r3
 8007c42:	8108      	strh	r0, [r1, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8007c44:	6809      	ldr	r1, [r1, #0]
 8007c46:	2900      	cmp	r1, #0
 8007c48:	d1f9      	bne.n	8007c3e <HAL_ETH_RxLinkCallback+0x22>
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8007c4a:	b183      	cbz	r3, 8007c6e <HAL_ETH_RxLinkCallback+0x52>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8007c4c:	f002 011f 	and.w	r1, r2, #31
 8007c50:	4419      	add	r1, r3
  __ASM volatile ("dsb 0xF":::"memory");
 8007c52:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8007c56:	4808      	ldr	r0, [pc, #32]	@ (8007c78 <HAL_ETH_RxLinkCallback+0x5c>)
 8007c58:	4411      	add	r1, r2
 8007c5a:	f8c0 225c 	str.w	r2, [r0, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8007c5e:	3220      	adds	r2, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8007c60:	1a8b      	subs	r3, r1, r2
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	dcf9      	bgt.n	8007c5a <HAL_ETH_RxLinkCallback+0x3e>
 8007c66:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007c6a:	f3bf 8f6f 	isb	sy

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);

/* USER CODE END HAL ETH RxLinkCallback */
}
 8007c6e:	bc30      	pop	{r4, r5}
 8007c70:	4770      	bx	lr
    *ppStart = p;
 8007c72:	6004      	str	r4, [r0, #0]
 8007c74:	e7e0      	b.n	8007c38 <HAL_ETH_RxLinkCallback+0x1c>
 8007c76:	bf00      	nop
 8007c78:	e000ed00 	.word	0xe000ed00

08007c7c <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8007c7c:	f003 bc26 	b.w	800b4cc <pbuf_free>

08007c80 <sys_lock_tcpip_core>:
/* ETH_CODE: add functions needed for proper multithreading support and check */

static osThreadId_t lwip_core_lock_holder_thread_id;
static osThreadId_t lwip_tcpip_thread_id;

void sys_lock_tcpip_core(void){
 8007c80:	b508      	push	{r3, lr}
	sys_mutex_lock(&lock_tcpip_core);
 8007c82:	4804      	ldr	r0, [pc, #16]	@ (8007c94 <sys_lock_tcpip_core+0x14>)
 8007c84:	f00a f8e0 	bl	8011e48 <sys_mutex_lock>
	lwip_core_lock_holder_thread_id = osThreadGetId();
 8007c88:	f000 f93e 	bl	8007f08 <osThreadGetId>
 8007c8c:	4b02      	ldr	r3, [pc, #8]	@ (8007c98 <sys_lock_tcpip_core+0x18>)
 8007c8e:	6018      	str	r0, [r3, #0]
}
 8007c90:	bd08      	pop	{r3, pc}
 8007c92:	bf00      	nop
 8007c94:	24004e80 	.word	0x24004e80
 8007c98:	24000380 	.word	0x24000380

08007c9c <ethernet_link_thread>:
{
 8007c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca0:	b09b      	sub	sp, #108	@ 0x6c
  LOCK_TCPIP_CORE();
 8007ca2:	f04f 0900 	mov.w	r9, #0
  ETH_MACConfigTypeDef MACConf = {0};
 8007ca6:	2264      	movs	r2, #100	@ 0x64
 8007ca8:	2100      	movs	r1, #0
{
 8007caa:	4606      	mov	r6, r0
  ETH_MACConfigTypeDef MACConf = {0};
 8007cac:	4668      	mov	r0, sp
 8007cae:	f00a fa62 	bl	8012176 <memset>
  LOCK_TCPIP_CORE();
 8007cb2:	46cb      	mov	fp, r9
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8007cb4:	46ca      	mov	sl, r9
 8007cb6:	4d2b      	ldr	r5, [pc, #172]	@ (8007d64 <ethernet_link_thread+0xc8>)
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007cb8:	4f2b      	ldr	r7, [pc, #172]	@ (8007d68 <ethernet_link_thread+0xcc>)
  LOCK_TCPIP_CORE();
 8007cba:	f7ff ffe1 	bl	8007c80 <sys_lock_tcpip_core>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007cbe:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8007d78 <ethernet_link_thread+0xdc>

void sys_unlock_tcpip_core(void){
	lwip_core_lock_holder_thread_id = 0;
	sys_mutex_unlock(&lock_tcpip_core);
 8007cc2:	4c2a      	ldr	r4, [pc, #168]	@ (8007d6c <ethernet_link_thread+0xd0>)
 8007cc4:	e02f      	b.n	8007d26 <ethernet_link_thread+0x8a>
  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8007cc6:	2801      	cmp	r0, #1
 8007cc8:	dd41      	ble.n	8007d4e <ethernet_link_thread+0xb2>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8007cca:	075a      	lsls	r2, r3, #29
 8007ccc:	d41d      	bmi.n	8007d0a <ethernet_link_thread+0x6e>
    switch (PHYLinkState)
 8007cce:	3802      	subs	r0, #2
 8007cd0:	2803      	cmp	r0, #3
 8007cd2:	d838      	bhi.n	8007d46 <ethernet_link_thread+0xaa>
 8007cd4:	4b26      	ldr	r3, [pc, #152]	@ (8007d70 <ethernet_link_thread+0xd4>)
 8007cd6:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 8007cda:	4b26      	ldr	r3, [pc, #152]	@ (8007d74 <ethernet_link_thread+0xd8>)
 8007cdc:	f853 b020 	ldr.w	fp, [r3, r0, lsl #2]
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007ce0:	4669      	mov	r1, sp
 8007ce2:	4640      	mov	r0, r8
 8007ce4:	f7fb ff14 	bl	8003b10 <HAL_ETH_GetMACConfig>
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007ce8:	4669      	mov	r1, sp
 8007cea:	4640      	mov	r0, r8
      netif_set_link_up(netif);
 8007cec:	f04f 0a01 	mov.w	sl, #1
      MACConf.Speed = speed;
 8007cf0:	e9cd 9b05 	strd	r9, fp, [sp, #20]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007cf4:	f7fb ffd6 	bl	8003ca4 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8007cf8:	4640      	mov	r0, r8
 8007cfa:	f7fb fc91 	bl	8003620 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8007cfe:	4630      	mov	r0, r6
 8007d00:	f003 fa3e 	bl	800b180 <netif_set_up>
      netif_set_link_up(netif);
 8007d04:	4630      	mov	r0, r6
 8007d06:	f003 fa83 	bl	800b210 <netif_set_link_up>
	lwip_core_lock_holder_thread_id = 0;
 8007d0a:	2300      	movs	r3, #0
	sys_mutex_unlock(&lock_tcpip_core);
 8007d0c:	4620      	mov	r0, r4
	lwip_core_lock_holder_thread_id = 0;
 8007d0e:	602b      	str	r3, [r5, #0]
	sys_mutex_unlock(&lock_tcpip_core);
 8007d10:	f00a f8a0 	bl	8011e54 <sys_mutex_unlock>
  osDelay(100);
 8007d14:	2064      	movs	r0, #100	@ 0x64
 8007d16:	f000 f8f9 	bl	8007f0c <osDelay>
	sys_mutex_lock(&lock_tcpip_core);
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	f00a f894 	bl	8011e48 <sys_mutex_lock>
	lwip_core_lock_holder_thread_id = osThreadGetId();
 8007d20:	f000 f8f2 	bl	8007f08 <osThreadGetId>
 8007d24:	6028      	str	r0, [r5, #0]
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007d26:	4638      	mov	r0, r7
 8007d28:	f7f9 ff3e 	bl	8001ba8 <LAN8742_GetLinkState>
  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8007d2c:	f896 302d 	ldrb.w	r3, [r6, #45]	@ 0x2d
 8007d30:	0759      	lsls	r1, r3, #29
 8007d32:	ea4f 0293 	mov.w	r2, r3, lsr #2
 8007d36:	d4c6      	bmi.n	8007cc6 <ethernet_link_thread+0x2a>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8007d38:	07d3      	lsls	r3, r2, #31
 8007d3a:	d4e6      	bmi.n	8007d0a <ethernet_link_thread+0x6e>
 8007d3c:	2801      	cmp	r0, #1
 8007d3e:	dde4      	ble.n	8007d0a <ethernet_link_thread+0x6e>
    switch (PHYLinkState)
 8007d40:	3802      	subs	r0, #2
 8007d42:	2803      	cmp	r0, #3
 8007d44:	d9c6      	bls.n	8007cd4 <ethernet_link_thread+0x38>
    if(linkchanged)
 8007d46:	f1ba 0f00 	cmp.w	sl, #0
 8007d4a:	d0de      	beq.n	8007d0a <ethernet_link_thread+0x6e>
 8007d4c:	e7c8      	b.n	8007ce0 <ethernet_link_thread+0x44>
    HAL_ETH_Stop_IT(&heth);
 8007d4e:	4640      	mov	r0, r8
 8007d50:	f7fb fca6 	bl	80036a0 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8007d54:	4630      	mov	r0, r6
 8007d56:	f003 fa37 	bl	800b1c8 <netif_set_down>
    netif_set_link_down(netif);
 8007d5a:	4630      	mov	r0, r6
 8007d5c:	f003 fa80 	bl	800b260 <netif_set_link_down>
 8007d60:	e7d3      	b.n	8007d0a <ethernet_link_thread+0x6e>
 8007d62:	bf00      	nop
 8007d64:	24000380 	.word	0x24000380
 8007d68:	24000384 	.word	0x24000384
 8007d6c:	24004e80 	.word	0x24004e80
 8007d70:	08013840 	.word	0x08013840
 8007d74:	08013830 	.word	0x08013830
 8007d78:	240003dc 	.word	0x240003dc

08007d7c <sys_unlock_tcpip_core>:
	lwip_core_lock_holder_thread_id = 0;
 8007d7c:	4b02      	ldr	r3, [pc, #8]	@ (8007d88 <sys_unlock_tcpip_core+0xc>)
 8007d7e:	2200      	movs	r2, #0
	sys_mutex_unlock(&lock_tcpip_core);
 8007d80:	4802      	ldr	r0, [pc, #8]	@ (8007d8c <sys_unlock_tcpip_core+0x10>)
	lwip_core_lock_holder_thread_id = 0;
 8007d82:	601a      	str	r2, [r3, #0]
	sys_mutex_unlock(&lock_tcpip_core);
 8007d84:	f00a b866 	b.w	8011e54 <sys_mutex_unlock>
 8007d88:	24000380 	.word	0x24000380
 8007d8c:	24004e80 	.word	0x24004e80

08007d90 <sys_check_core_locking>:
}

void sys_check_core_locking(void){
  /* Embedded systems should check we are NOT in an interrupt context here */

  LWIP_ASSERT("Function called from interrupt context", (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0);
 8007d90:	4b10      	ldr	r3, [pc, #64]	@ (8007dd4 <sys_check_core_locking+0x44>)
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	f3c3 0308 	ubfx	r3, r3, #0, #9
void sys_check_core_locking(void){
 8007d98:	b510      	push	{r4, lr}
  LWIP_ASSERT("Function called from interrupt context", (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0);
 8007d9a:	b993      	cbnz	r3, 8007dc2 <sys_check_core_locking+0x32>

  if (lwip_tcpip_thread_id != 0) {
 8007d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8007dd8 <sys_check_core_locking+0x48>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	b173      	cbz	r3, 8007dc0 <sys_check_core_locking+0x30>
	  osThreadId_t current_thread_id = osThreadGetId();
 8007da2:	f000 f8b1 	bl	8007f08 <osThreadGetId>

#if LWIP_TCPIP_CORE_LOCKING
	LWIP_ASSERT("Function called without core lock", current_thread_id == lwip_core_lock_holder_thread_id);
 8007da6:	4b0d      	ldr	r3, [pc, #52]	@ (8007ddc <sys_check_core_locking+0x4c>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4283      	cmp	r3, r0
 8007dac:	d008      	beq.n	8007dc0 <sys_check_core_locking+0x30>
 8007dae:	4b0c      	ldr	r3, [pc, #48]	@ (8007de0 <sys_check_core_locking+0x50>)
 8007db0:	f240 32f7 	movw	r2, #1015	@ 0x3f7
 8007db4:	490b      	ldr	r1, [pc, #44]	@ (8007de4 <sys_check_core_locking+0x54>)
 8007db6:	480c      	ldr	r0, [pc, #48]	@ (8007de8 <sys_check_core_locking+0x58>)
#else /* LWIP_TCPIP_CORE_LOCKING */
	LWIP_ASSERT("Function called from wrong thread", current_thread_id == lwip_tcpip_thread_id);
#endif /* LWIP_TCPIP_CORE_LOCKING */
	LWIP_UNUSED_ARG(current_thread_id); /* for LWIP_NOASSERT */
  }
}
 8007db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LWIP_ASSERT("Function called without core lock", current_thread_id == lwip_core_lock_holder_thread_id);
 8007dbc:	f00a b976 	b.w	80120ac <iprintf>
}
 8007dc0:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("Function called from interrupt context", (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0);
 8007dc2:	4b07      	ldr	r3, [pc, #28]	@ (8007de0 <sys_check_core_locking+0x50>)
 8007dc4:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8007dc8:	4908      	ldr	r1, [pc, #32]	@ (8007dec <sys_check_core_locking+0x5c>)
 8007dca:	4807      	ldr	r0, [pc, #28]	@ (8007de8 <sys_check_core_locking+0x58>)
 8007dcc:	f00a f96e 	bl	80120ac <iprintf>
 8007dd0:	e7e4      	b.n	8007d9c <sys_check_core_locking+0xc>
 8007dd2:	bf00      	nop
 8007dd4:	e000ed00 	.word	0xe000ed00
 8007dd8:	2400037c 	.word	0x2400037c
 8007ddc:	24000380 	.word	0x24000380
 8007de0:	080137b0 	.word	0x080137b0
 8007de4:	0801380c 	.word	0x0801380c
 8007de8:	08012fac 	.word	0x08012fac
 8007dec:	080137e4 	.word	0x080137e4

08007df0 <sys_mark_tcpip_thread>:
void sys_mark_tcpip_thread(void){
 8007df0:	b508      	push	{r3, lr}
	lwip_tcpip_thread_id = osThreadGetId();
 8007df2:	f000 f889 	bl	8007f08 <osThreadGetId>
 8007df6:	4b01      	ldr	r3, [pc, #4]	@ (8007dfc <sys_mark_tcpip_thread+0xc>)
 8007df8:	6018      	str	r0, [r3, #0]
}
 8007dfa:	bd08      	pop	{r3, pc}
 8007dfc:	2400037c 	.word	0x2400037c

08007e00 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007e00:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8007e02:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007e06:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007e08:	f001 fdb4 	bl	8009974 <xTaskGetSchedulerState>
 8007e0c:	2801      	cmp	r0, #1
 8007e0e:	d100      	bne.n	8007e12 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8007e10:	bd08      	pop	{r3, pc}
 8007e12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8007e16:	f002 b985 	b.w	800a124 <xPortSysTickHandler>
 8007e1a:	bf00      	nop

08007e1c <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e1c:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e20:	b92b      	cbnz	r3, 8007e2e <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8007e22:	4b06      	ldr	r3, [pc, #24]	@ (8007e3c <osKernelInitialize+0x20>)
 8007e24:	6818      	ldr	r0, [r3, #0]
 8007e26:	b928      	cbnz	r0, 8007e34 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007e28:	2201      	movs	r2, #1
 8007e2a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007e2c:	4770      	bx	lr
    stat = osErrorISR;
 8007e2e:	f06f 0005 	mvn.w	r0, #5
 8007e32:	4770      	bx	lr
    } else {
      stat = osError;
 8007e34:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop
 8007e3c:	24000bec 	.word	0x24000bec

08007e40 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007e40:	b510      	push	{r4, lr}
 8007e42:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e46:	b974      	cbnz	r4, 8007e66 <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8007e48:	4b08      	ldr	r3, [pc, #32]	@ (8007e6c <osKernelStart+0x2c>)
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	2a01      	cmp	r2, #1
 8007e4e:	d107      	bne.n	8007e60 <osKernelStart+0x20>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e50:	4907      	ldr	r1, [pc, #28]	@ (8007e70 <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007e52:	2202      	movs	r2, #2
 8007e54:	77cc      	strb	r4, [r1, #31]
 8007e56:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007e58:	f001 fa84 	bl	8009364 <vTaskStartScheduler>
      stat = osOK;
 8007e5c:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8007e5e:	bd10      	pop	{r4, pc}
      stat = osError;
 8007e60:	f04f 30ff 	mov.w	r0, #4294967295
}
 8007e64:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8007e66:	f06f 0005 	mvn.w	r0, #5
}
 8007e6a:	bd10      	pop	{r4, pc}
 8007e6c:	24000bec 	.word	0x24000bec
 8007e70:	e000ed00 	.word	0xe000ed00

08007e74 <osKernelGetTickCount>:
 8007e74:	f3ef 8305 	mrs	r3, IPSR
}

uint32_t osKernelGetTickCount (void) {
  TickType_t ticks;

  if (IS_IRQ()) {
 8007e78:	b10b      	cbz	r3, 8007e7e <osKernelGetTickCount+0xa>
    ticks = xTaskGetTickCountFromISR();
 8007e7a:	f001 bad1 	b.w	8009420 <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
 8007e7e:	f001 bac9 	b.w	8009414 <xTaskGetTickCount>
 8007e82:	bf00      	nop

08007e84 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007e84:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007e86:	2500      	movs	r5, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007e88:	b087      	sub	sp, #28
  hTask = NULL;
 8007e8a:	9505      	str	r5, [sp, #20]
 8007e8c:	f3ef 8305 	mrs	r3, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8007e90:	b300      	cbz	r0, 8007ed4 <osThreadNew+0x50>
 8007e92:	b9fb      	cbnz	r3, 8007ed4 <osThreadNew+0x50>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8007e94:	4614      	mov	r4, r2
 8007e96:	b302      	cbz	r2, 8007eda <osThreadNew+0x56>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8007e98:	6996      	ldr	r6, [r2, #24]
 8007e9a:	b9c6      	cbnz	r6, 8007ece <osThreadNew+0x4a>
 8007e9c:	2618      	movs	r6, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007e9e:	6863      	ldr	r3, [r4, #4]
 8007ea0:	07db      	lsls	r3, r3, #31
 8007ea2:	d417      	bmi.n	8007ed4 <osThreadNew+0x50>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8007ea4:	6963      	ldr	r3, [r4, #20]
 8007ea6:	b32b      	cbz	r3, 8007ef4 <osThreadNew+0x70>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007ea8:	089a      	lsrs	r2, r3, #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007eaa:	68a5      	ldr	r5, [r4, #8]
      if (attr->name != NULL) {
 8007eac:	f8d4 c000 	ldr.w	ip, [r4]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007eb0:	68e7      	ldr	r7, [r4, #12]
 8007eb2:	b30d      	cbz	r5, 8007ef8 <osThreadNew+0x74>
 8007eb4:	2fa7      	cmp	r7, #167	@ 0xa7
 8007eb6:	d90d      	bls.n	8007ed4 <osThreadNew+0x50>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007eb8:	6924      	ldr	r4, [r4, #16]
 8007eba:	b15b      	cbz	r3, 8007ed4 <osThreadNew+0x50>
 8007ebc:	b154      	cbz	r4, 8007ed4 <osThreadNew+0x50>
      mem = 0;
    }

    if (mem == 1) {
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ebe:	460b      	mov	r3, r1
 8007ec0:	9600      	str	r6, [sp, #0]
 8007ec2:	4661      	mov	r1, ip
 8007ec4:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8007ec8:	f001 f9e2 	bl	8009290 <xTaskCreateStatic>
 8007ecc:	e003      	b.n	8007ed6 <osThreadNew+0x52>
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007ece:	1e72      	subs	r2, r6, #1
 8007ed0:	2a37      	cmp	r2, #55	@ 0x37
 8007ed2:	d9e4      	bls.n	8007e9e <osThreadNew+0x1a>
        return (NULL);
 8007ed4:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 8007ed6:	b007      	add	sp, #28
 8007ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007eda:	2280      	movs	r2, #128	@ 0x80
    prio  = (UBaseType_t)osPriorityNormal;
 8007edc:	2618      	movs	r6, #24
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007ede:	460b      	mov	r3, r1
 8007ee0:	4621      	mov	r1, r4
 8007ee2:	ac05      	add	r4, sp, #20
 8007ee4:	9600      	str	r6, [sp, #0]
 8007ee6:	9401      	str	r4, [sp, #4]
 8007ee8:	f001 fa0c 	bl	8009304 <xTaskCreate>
 8007eec:	2801      	cmp	r0, #1
 8007eee:	d1f1      	bne.n	8007ed4 <osThreadNew+0x50>
  return ((osThreadId_t)hTask);
 8007ef0:	9805      	ldr	r0, [sp, #20]
 8007ef2:	e7f0      	b.n	8007ed6 <osThreadNew+0x52>
    stack = configMINIMAL_STACK_SIZE;
 8007ef4:	2280      	movs	r2, #128	@ 0x80
 8007ef6:	e7d8      	b.n	8007eaa <osThreadNew+0x26>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007ef8:	2f00      	cmp	r7, #0
 8007efa:	d1eb      	bne.n	8007ed4 <osThreadNew+0x50>
 8007efc:	6923      	ldr	r3, [r4, #16]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d1e8      	bne.n	8007ed4 <osThreadNew+0x50>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007f02:	b292      	uxth	r2, r2
 8007f04:	4664      	mov	r4, ip
 8007f06:	e7ea      	b.n	8007ede <osThreadNew+0x5a>

08007f08 <osThreadGetId>:
}

osThreadId_t osThreadGetId (void) {
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8007f08:	f001 bd2e 	b.w	8009968 <xTaskGetCurrentTaskHandle>

08007f0c <osDelay>:
 8007f0c:	f3ef 8205 	mrs	r2, IPSR
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8007f10:	b93a      	cbnz	r2, 8007f22 <osDelay+0x16>
osStatus_t osDelay (uint32_t ticks) {
 8007f12:	b508      	push	{r3, lr}
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8007f14:	b908      	cbnz	r0, 8007f1a <osDelay+0xe>
    stat = osOK;
 8007f16:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8007f18:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8007f1a:	f001 fbd7 	bl	80096cc <vTaskDelay>
    stat = osOK;
 8007f1e:	2000      	movs	r0, #0
}
 8007f20:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 8007f22:	f06f 0005 	mvn.w	r0, #5
}
 8007f26:	4770      	bx	lr

08007f28 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007f28:	b530      	push	{r4, r5, lr}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	f3ef 8505 	mrs	r5, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8007f30:	b9bd      	cbnz	r5, 8007f62 <osMutexNew+0x3a>
    if (attr != NULL) {
 8007f32:	4604      	mov	r4, r0
 8007f34:	b1c0      	cbz	r0, 8007f68 <osMutexNew+0x40>
      type = attr->attr_bits;
 8007f36:	6845      	ldr	r5, [r0, #4]
      rmtx = 1U;
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007f38:	072b      	lsls	r3, r5, #28
 8007f3a:	d412      	bmi.n	8007f62 <osMutexNew+0x3a>
      mem = -1;

      if (attr != NULL) {
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007f3c:	6881      	ldr	r1, [r0, #8]
    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007f3e:	f005 0501 	and.w	r5, r5, #1
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007f42:	68c3      	ldr	r3, [r0, #12]
 8007f44:	b309      	cbz	r1, 8007f8a <osMutexNew+0x62>
 8007f46:	2b4f      	cmp	r3, #79	@ 0x4f
 8007f48:	d90b      	bls.n	8007f62 <osMutexNew+0x3a>
        mem = 0;
      }

      if (mem == 1) {
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8007f4a:	b345      	cbz	r5, 8007f9e <osMutexNew+0x76>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007f4c:	2004      	movs	r0, #4
 8007f4e:	f000 fc79 	bl	8008844 <xQueueCreateMutexStatic>
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8007f52:	b130      	cbz	r0, 8007f62 <osMutexNew+0x3a>
        if (attr != NULL) {
          name = attr->name;
 8007f54:	6824      	ldr	r4, [r4, #0]
 8007f56:	e00c      	b.n	8007f72 <osMutexNew+0x4a>
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8007f58:	2004      	movs	r0, #4
 8007f5a:	f000 fcc9 	bl	80088f0 <xQueueCreateMutex>
      if (hMutex != NULL) {
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	d1f8      	bne.n	8007f54 <osMutexNew+0x2c>
  hMutex = NULL;
 8007f62:	2000      	movs	r0, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8007f64:	b003      	add	sp, #12
 8007f66:	bd30      	pop	{r4, r5, pc}
              hMutex = xSemaphoreCreateMutex ();
 8007f68:	2001      	movs	r0, #1
 8007f6a:	f000 fcc1 	bl	80088f0 <xQueueCreateMutex>
      if (hMutex != NULL) {
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	d0f7      	beq.n	8007f62 <osMutexNew+0x3a>
        vQueueAddToRegistry (hMutex, name);
 8007f72:	4621      	mov	r1, r4
 8007f74:	9001      	str	r0, [sp, #4]
 8007f76:	f000 ffd3 	bl	8008f20 <vQueueAddToRegistry>
      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007f7a:	9801      	ldr	r0, [sp, #4]
 8007f7c:	f015 0f01 	tst.w	r5, #1
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007f80:	bf18      	it	ne
 8007f82:	f040 0001 	orrne.w	r0, r0, #1
}
 8007f86:	b003      	add	sp, #12
 8007f88:	bd30      	pop	{r4, r5, pc}
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d1e9      	bne.n	8007f62 <osMutexNew+0x3a>
            if (rmtx != 0U) {
 8007f8e:	2d00      	cmp	r5, #0
 8007f90:	d1e2      	bne.n	8007f58 <osMutexNew+0x30>
              hMutex = xSemaphoreCreateMutex ();
 8007f92:	2001      	movs	r0, #1
 8007f94:	f000 fcac 	bl	80088f0 <xQueueCreateMutex>
      if (hMutex != NULL) {
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	d1db      	bne.n	8007f54 <osMutexNew+0x2c>
 8007f9c:	e7e1      	b.n	8007f62 <osMutexNew+0x3a>
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007f9e:	2001      	movs	r0, #1
 8007fa0:	f000 fc50 	bl	8008844 <xQueueCreateMutexStatic>
      if (hMutex != NULL) {
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	d1d5      	bne.n	8007f54 <osMutexNew+0x2c>
 8007fa8:	e7db      	b.n	8007f62 <osMutexNew+0x3a>
 8007faa:	bf00      	nop

08007fac <osMutexAcquire>:
 8007fac:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8007fb0:	b9d2      	cbnz	r2, 8007fe8 <osMutexAcquire+0x3c>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8007fb2:	2801      	cmp	r0, #1
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8007fb4:	b538      	push	{r3, r4, r5, lr}
 8007fb6:	4603      	mov	r3, r0
  else if (hMutex == NULL) {
 8007fb8:	d919      	bls.n	8007fee <osMutexAcquire+0x42>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8007fba:	f003 0501 	and.w	r5, r3, #1
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	f020 0001 	bic.w	r0, r0, #1
 8007fc4:	b955      	cbnz	r5, 8007fdc <osMutexAcquire+0x30>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007fc6:	f000 fe2b 	bl	8008c20 <xQueueSemaphoreTake>
 8007fca:	2801      	cmp	r0, #1
 8007fcc:	d00a      	beq.n	8007fe4 <osMutexAcquire+0x38>
        if (timeout != 0U) {
          stat = osErrorTimeout;
        } else {
          stat = osErrorResource;
 8007fce:	2c00      	cmp	r4, #0
 8007fd0:	bf14      	ite	ne
 8007fd2:	f06f 0001 	mvnne.w	r0, #1
 8007fd6:	f06f 0002 	mvneq.w	r0, #2
      }
    }
  }

  return (stat);
}
 8007fda:	bd38      	pop	{r3, r4, r5, pc}
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8007fdc:	f000 fefa 	bl	8008dd4 <xQueueTakeMutexRecursive>
 8007fe0:	2801      	cmp	r0, #1
 8007fe2:	d1f4      	bne.n	8007fce <osMutexAcquire+0x22>
  stat = osOK;
 8007fe4:	2000      	movs	r0, #0
}
 8007fe6:	bd38      	pop	{r3, r4, r5, pc}
    stat = osErrorISR;
 8007fe8:	f06f 0005 	mvn.w	r0, #5
}
 8007fec:	4770      	bx	lr
    stat = osErrorParameter;
 8007fee:	f06f 0003 	mvn.w	r0, #3
}
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}

08007ff4 <osMutexRelease>:
 8007ff4:	f3ef 8105 	mrs	r1, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8007ff8:	b9b9      	cbnz	r1, 800802a <osMutexRelease+0x36>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8007ffa:	2801      	cmp	r0, #1
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	d917      	bls.n	8008030 <osMutexRelease+0x3c>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8008000:	f020 0001 	bic.w	r0, r0, #1
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8008004:	b508      	push	{r3, lr}
 8008006:	f002 0301 	and.w	r3, r2, #1
    if (rmtx != 0U) {
 800800a:	b93b      	cbnz	r3, 800801c <osMutexRelease+0x28>
        stat = osErrorResource;
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800800c:	461a      	mov	r2, r3
 800800e:	4619      	mov	r1, r3
 8008010:	f000 fb54 	bl	80086bc <xQueueGenericSend>
 8008014:	2801      	cmp	r0, #1
 8008016:	d105      	bne.n	8008024 <osMutexRelease+0x30>
  stat = osOK;
 8008018:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800801a:	bd08      	pop	{r3, pc}
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800801c:	f000 fc48 	bl	80088b0 <xQueueGiveMutexRecursive>
 8008020:	2801      	cmp	r0, #1
 8008022:	d0f9      	beq.n	8008018 <osMutexRelease+0x24>
        stat = osErrorResource;
 8008024:	f06f 0002 	mvn.w	r0, #2
}
 8008028:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 800802a:	f06f 0005 	mvn.w	r0, #5
 800802e:	4770      	bx	lr
    stat = osErrorParameter;
 8008030:	f06f 0003 	mvn.w	r0, #3
}
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop

08008038 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800803a:	b083      	sub	sp, #12
 800803c:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008040:	b98e      	cbnz	r6, 8008066 <osSemaphoreNew+0x2e>
 8008042:	4605      	mov	r5, r0
 8008044:	b178      	cbz	r0, 8008066 <osSemaphoreNew+0x2e>
 8008046:	4288      	cmp	r0, r1
 8008048:	460f      	mov	r7, r1
 800804a:	d30c      	bcc.n	8008066 <osSemaphoreNew+0x2e>
    mem = -1;

    if (attr != NULL) {
 800804c:	4614      	mov	r4, r2
 800804e:	b172      	cbz	r2, 800806e <osSemaphoreNew+0x36>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008050:	e9d2 2302 	ldrd	r2, r3, [r2, #8]
 8008054:	b14a      	cbz	r2, 800806a <osSemaphoreNew+0x32>
 8008056:	2b4f      	cmp	r3, #79	@ 0x4f
 8008058:	d905      	bls.n	8008066 <osSemaphoreNew+0x2e>
    else {
      mem = 0;
    }

    if (mem != -1) {
      if (max_count == 1U) {
 800805a:	2801      	cmp	r0, #1
 800805c:	d02f      	beq.n	80080be <osSemaphoreNew+0x86>
        }
      }
      else {
        if (mem == 1) {
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800805e:	f000 faeb 	bl	8008638 <xQueueCreateCountingSemaphoreStatic>
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008062:	4605      	mov	r5, r0
 8008064:	b968      	cbnz	r0, 8008082 <osSemaphoreNew+0x4a>
  hSemaphore = NULL;
 8008066:	2500      	movs	r5, #0
 8008068:	e010      	b.n	800808c <osSemaphoreNew+0x54>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1fb      	bne.n	8008066 <osSemaphoreNew+0x2e>
      if (max_count == 1U) {
 800806e:	2d01      	cmp	r5, #1
 8008070:	d00f      	beq.n	8008092 <osSemaphoreNew+0x5a>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008072:	4628      	mov	r0, r5
 8008074:	4639      	mov	r1, r7
 8008076:	f000 fb03 	bl	8008680 <xQueueCreateCountingSemaphore>
 800807a:	4605      	mov	r5, r0
      if (hSemaphore != NULL) {
 800807c:	2d00      	cmp	r5, #0
 800807e:	d0f2      	beq.n	8008066 <osSemaphoreNew+0x2e>
        if (attr != NULL) {
 8008080:	b104      	cbz	r4, 8008084 <osSemaphoreNew+0x4c>
          name = attr->name;
 8008082:	6824      	ldr	r4, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008084:	4621      	mov	r1, r4
 8008086:	4628      	mov	r0, r5
 8008088:	f000 ff4a 	bl	8008f20 <vQueueAddToRegistry>
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 800808c:	4628      	mov	r0, r5
 800808e:	b003      	add	sp, #12
 8008090:	bdf0      	pop	{r4, r5, r6, r7, pc}
            hSemaphore = xSemaphoreCreateBinary();
 8008092:	4628      	mov	r0, r5
 8008094:	2203      	movs	r2, #3
 8008096:	2100      	movs	r1, #0
 8008098:	f000 faa6 	bl	80085e8 <xQueueGenericCreate>
 800809c:	4605      	mov	r5, r0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800809e:	2d00      	cmp	r5, #0
 80080a0:	d0e1      	beq.n	8008066 <osSemaphoreNew+0x2e>
 80080a2:	2f00      	cmp	r7, #0
 80080a4:	d0ea      	beq.n	800807c <osSemaphoreNew+0x44>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80080a6:	2300      	movs	r3, #0
 80080a8:	4628      	mov	r0, r5
 80080aa:	461a      	mov	r2, r3
 80080ac:	4619      	mov	r1, r3
 80080ae:	f000 fb05 	bl	80086bc <xQueueGenericSend>
 80080b2:	2801      	cmp	r0, #1
 80080b4:	d0e4      	beq.n	8008080 <osSemaphoreNew+0x48>
            vSemaphoreDelete (hSemaphore);
 80080b6:	4628      	mov	r0, r5
 80080b8:	f000 ff08 	bl	8008ecc <vQueueDelete>
      if (hSemaphore != NULL) {
 80080bc:	e7d3      	b.n	8008066 <osSemaphoreNew+0x2e>
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80080be:	4613      	mov	r3, r2
 80080c0:	2203      	movs	r2, #3
 80080c2:	4631      	mov	r1, r6
 80080c4:	9200      	str	r2, [sp, #0]
 80080c6:	4632      	mov	r2, r6
 80080c8:	f000 fa3c 	bl	8008544 <xQueueGenericCreateStatic>
 80080cc:	4605      	mov	r5, r0
 80080ce:	e7e6      	b.n	800809e <osSemaphoreNew+0x66>

080080d0 <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 80080d0:	b360      	cbz	r0, 800812c <osSemaphoreAcquire+0x5c>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80080d2:	b510      	push	{r4, lr}
 80080d4:	460c      	mov	r4, r1
 80080d6:	b082      	sub	sp, #8
 80080d8:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 80080dc:	b1b3      	cbz	r3, 800810c <osSemaphoreAcquire+0x3c>
    if (timeout != 0U) {
 80080de:	bb11      	cbnz	r1, 8008126 <osSemaphoreAcquire+0x56>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80080e0:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 80080e2:	9101      	str	r1, [sp, #4]
      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80080e4:	f000 fe96 	bl	8008e14 <xQueueReceiveFromISR>
 80080e8:	2801      	cmp	r0, #1
 80080ea:	d118      	bne.n	800811e <osSemaphoreAcquire+0x4e>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80080ec:	9b01      	ldr	r3, [sp, #4]
 80080ee:	b913      	cbnz	r3, 80080f6 <osSemaphoreAcquire+0x26>
  stat = osOK;
 80080f0:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80080f2:	b002      	add	sp, #8
 80080f4:	bd10      	pop	{r4, pc}
        portYIELD_FROM_ISR (yield);
 80080f6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80080fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080fe:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008102:	f3bf 8f4f 	dsb	sy
 8008106:	f3bf 8f6f 	isb	sy
 800810a:	e7f1      	b.n	80080f0 <osSemaphoreAcquire+0x20>
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800810c:	f000 fd88 	bl	8008c20 <xQueueSemaphoreTake>
 8008110:	2801      	cmp	r0, #1
 8008112:	d0ed      	beq.n	80080f0 <osSemaphoreAcquire+0x20>
      if (timeout != 0U) {
 8008114:	b11c      	cbz	r4, 800811e <osSemaphoreAcquire+0x4e>
        stat = osErrorTimeout;
 8008116:	f06f 0001 	mvn.w	r0, #1
}
 800811a:	b002      	add	sp, #8
 800811c:	bd10      	pop	{r4, pc}
        stat = osErrorResource;
 800811e:	f06f 0002 	mvn.w	r0, #2
}
 8008122:	b002      	add	sp, #8
 8008124:	bd10      	pop	{r4, pc}
    stat = osErrorParameter;
 8008126:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 800812a:	e7e2      	b.n	80080f2 <osSemaphoreAcquire+0x22>
    stat = osErrorParameter;
 800812c:	f06f 0003 	mvn.w	r0, #3
}
 8008130:	4770      	bx	lr
 8008132:	bf00      	nop

08008134 <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8008134:	b328      	cbz	r0, 8008182 <osSemaphoreRelease+0x4e>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008136:	b500      	push	{lr}
 8008138:	b083      	sub	sp, #12
 800813a:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 800813e:	b19b      	cbz	r3, 8008168 <osSemaphoreRelease+0x34>
    yield = pdFALSE;
 8008140:	2300      	movs	r3, #0

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008142:	a901      	add	r1, sp, #4
    yield = pdFALSE;
 8008144:	9301      	str	r3, [sp, #4]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008146:	f000 fc57 	bl	80089f8 <xQueueGiveFromISR>
 800814a:	2801      	cmp	r0, #1
 800814c:	d116      	bne.n	800817c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
    } else {
      portYIELD_FROM_ISR (yield);
 800814e:	9b01      	ldr	r3, [sp, #4]
 8008150:	b183      	cbz	r3, 8008174 <osSemaphoreRelease+0x40>
 8008152:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008156:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800815a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800815e:	f3bf 8f4f 	dsb	sy
 8008162:	f3bf 8f6f 	isb	sy
 8008166:	e005      	b.n	8008174 <osSemaphoreRelease+0x40>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008168:	461a      	mov	r2, r3
 800816a:	4619      	mov	r1, r3
 800816c:	f000 faa6 	bl	80086bc <xQueueGenericSend>
 8008170:	2801      	cmp	r0, #1
 8008172:	d103      	bne.n	800817c <osSemaphoreRelease+0x48>
  stat = osOK;
 8008174:	2000      	movs	r0, #0
      stat = osErrorResource;
    }
  }

  return (stat);
}
 8008176:	b003      	add	sp, #12
 8008178:	f85d fb04 	ldr.w	pc, [sp], #4
      stat = osErrorResource;
 800817c:	f06f 0002 	mvn.w	r0, #2
 8008180:	e7f9      	b.n	8008176 <osSemaphoreRelease+0x42>
    stat = osErrorParameter;
 8008182:	f06f 0003 	mvn.w	r0, #3
}
 8008186:	4770      	bx	lr

08008188 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800818a:	b083      	sub	sp, #12
 800818c:	f3ef 8705 	mrs	r7, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008190:	b987      	cbnz	r7, 80081b4 <osMessageQueueNew+0x2c>
 8008192:	4605      	mov	r5, r0
 8008194:	b170      	cbz	r0, 80081b4 <osMessageQueueNew+0x2c>
 8008196:	b169      	cbz	r1, 80081b4 <osMessageQueueNew+0x2c>
    mem = -1;

    if (attr != NULL) {
 8008198:	4614      	mov	r4, r2
 800819a:	b17a      	cbz	r2, 80081bc <osMessageQueueNew+0x34>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800819c:	e9d2 3202 	ldrd	r3, r2, [r2, #8]
 80081a0:	b1c3      	cbz	r3, 80081d4 <osMessageQueueNew+0x4c>
 80081a2:	2a4f      	cmp	r2, #79	@ 0x4f
 80081a4:	d906      	bls.n	80081b4 <osMessageQueueNew+0x2c>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80081a6:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80081a8:	b122      	cbz	r2, 80081b4 <osMessageQueueNew+0x2c>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80081aa:	fb01 f505 	mul.w	r5, r1, r5
 80081ae:	6966      	ldr	r6, [r4, #20]
 80081b0:	42ae      	cmp	r6, r5
 80081b2:	d21e      	bcs.n	80081f2 <osMessageQueueNew+0x6a>
  hQueue = NULL;
 80081b4:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 80081b6:	4628      	mov	r0, r5
 80081b8:	b003      	add	sp, #12
 80081ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hQueue = xQueueCreate (msg_count, msg_size);
 80081bc:	f000 fa14 	bl	80085e8 <xQueueGenericCreate>
    if (hQueue != NULL) {
 80081c0:	4605      	mov	r5, r0
 80081c2:	2800      	cmp	r0, #0
 80081c4:	d0f6      	beq.n	80081b4 <osMessageQueueNew+0x2c>
      vQueueAddToRegistry (hQueue, name);
 80081c6:	4628      	mov	r0, r5
 80081c8:	4621      	mov	r1, r4
 80081ca:	f000 fea9 	bl	8008f20 <vQueueAddToRegistry>
}
 80081ce:	4628      	mov	r0, r5
 80081d0:	b003      	add	sp, #12
 80081d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80081d4:	2a00      	cmp	r2, #0
 80081d6:	d1ed      	bne.n	80081b4 <osMessageQueueNew+0x2c>
 80081d8:	6923      	ldr	r3, [r4, #16]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d1ea      	bne.n	80081b4 <osMessageQueueNew+0x2c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80081de:	6962      	ldr	r2, [r4, #20]
 80081e0:	2a00      	cmp	r2, #0
 80081e2:	d1e7      	bne.n	80081b4 <osMessageQueueNew+0x2c>
          hQueue = xQueueCreate (msg_count, msg_size);
 80081e4:	f000 fa00 	bl	80085e8 <xQueueGenericCreate>
    if (hQueue != NULL) {
 80081e8:	4605      	mov	r5, r0
 80081ea:	2800      	cmp	r0, #0
 80081ec:	d0e2      	beq.n	80081b4 <osMessageQueueNew+0x2c>
        name = attr->name;
 80081ee:	6824      	ldr	r4, [r4, #0]
 80081f0:	e7e9      	b.n	80081c6 <osMessageQueueNew+0x3e>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80081f2:	9700      	str	r7, [sp, #0]
 80081f4:	f000 f9a6 	bl	8008544 <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 80081f8:	4605      	mov	r5, r0
 80081fa:	2800      	cmp	r0, #0
 80081fc:	d1f7      	bne.n	80081ee <osMessageQueueNew+0x66>
 80081fe:	e7d9      	b.n	80081b4 <osMessageQueueNew+0x2c>

08008200 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008200:	b560      	push	{r5, r6, lr}
 8008202:	461e      	mov	r6, r3
 8008204:	b083      	sub	sp, #12
 8008206:	f3ef 8205 	mrs	r2, IPSR
  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800820a:	fab0 f580 	clz	r5, r0
 800820e:	fab1 f381 	clz	r3, r1
 8008212:	096d      	lsrs	r5, r5, #5
 8008214:	095b      	lsrs	r3, r3, #5
  if (IS_IRQ()) {
 8008216:	b1da      	cbz	r2, 8008250 <osMessageQueuePut+0x50>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008218:	2e00      	cmp	r6, #0
 800821a:	bf18      	it	ne
 800821c:	f043 0301 	orrne.w	r3, r3, #1
 8008220:	bb33      	cbnz	r3, 8008270 <osMessageQueuePut+0x70>
 8008222:	bb2d      	cbnz	r5, 8008270 <osMessageQueuePut+0x70>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008224:	462b      	mov	r3, r5
 8008226:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 8008228:	9501      	str	r5, [sp, #4]
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800822a:	f000 fb7f 	bl	800892c <xQueueGenericSendFromISR>
 800822e:	2801      	cmp	r0, #1
 8008230:	d11a      	bne.n	8008268 <osMessageQueuePut+0x68>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8008232:	9b01      	ldr	r3, [sp, #4]
 8008234:	b14b      	cbz	r3, 800824a <osMessageQueuePut+0x4a>
 8008236:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800823a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800823e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008242:	f3bf 8f4f 	dsb	sy
 8008246:	f3bf 8f6f 	isb	sy
  stat = osOK;
 800824a:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800824c:	b003      	add	sp, #12
 800824e:	bd60      	pop	{r5, r6, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008250:	b975      	cbnz	r5, 8008270 <osMessageQueuePut+0x70>
 8008252:	b96b      	cbnz	r3, 8008270 <osMessageQueuePut+0x70>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008254:	4632      	mov	r2, r6
 8008256:	f000 fa31 	bl	80086bc <xQueueGenericSend>
 800825a:	2801      	cmp	r0, #1
 800825c:	d0f5      	beq.n	800824a <osMessageQueuePut+0x4a>
        if (timeout != 0U) {
 800825e:	b11e      	cbz	r6, 8008268 <osMessageQueuePut+0x68>
          stat = osErrorTimeout;
 8008260:	f06f 0001 	mvn.w	r0, #1
}
 8008264:	b003      	add	sp, #12
 8008266:	bd60      	pop	{r5, r6, pc}
        stat = osErrorResource;
 8008268:	f06f 0002 	mvn.w	r0, #2
}
 800826c:	b003      	add	sp, #12
 800826e:	bd60      	pop	{r5, r6, pc}
      stat = osErrorParameter;
 8008270:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 8008274:	e7ea      	b.n	800824c <osMessageQueuePut+0x4c>
 8008276:	bf00      	nop

08008278 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008278:	b570      	push	{r4, r5, r6, lr}
 800827a:	461e      	mov	r6, r3
 800827c:	b082      	sub	sp, #8
 800827e:	f3ef 8305 	mrs	r3, IPSR
  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008282:	fab0 f580 	clz	r5, r0
 8008286:	fab1 f481 	clz	r4, r1
 800828a:	096d      	lsrs	r5, r5, #5
 800828c:	0964      	lsrs	r4, r4, #5
  if (IS_IRQ()) {
 800828e:	b1d3      	cbz	r3, 80082c6 <osMessageQueueGet+0x4e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008290:	2e00      	cmp	r6, #0
 8008292:	bf18      	it	ne
 8008294:	f044 0401 	orrne.w	r4, r4, #1
 8008298:	bb2c      	cbnz	r4, 80082e6 <osMessageQueueGet+0x6e>
 800829a:	bb25      	cbnz	r5, 80082e6 <osMessageQueueGet+0x6e>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800829c:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 800829e:	9501      	str	r5, [sp, #4]
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80082a0:	f000 fdb8 	bl	8008e14 <xQueueReceiveFromISR>
 80082a4:	2801      	cmp	r0, #1
 80082a6:	d11a      	bne.n	80082de <osMessageQueueGet+0x66>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80082a8:	9b01      	ldr	r3, [sp, #4]
 80082aa:	b14b      	cbz	r3, 80082c0 <osMessageQueueGet+0x48>
 80082ac:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80082b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082b4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80082b8:	f3bf 8f4f 	dsb	sy
 80082bc:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80082c0:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80082c2:	b002      	add	sp, #8
 80082c4:	bd70      	pop	{r4, r5, r6, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80082c6:	b975      	cbnz	r5, 80082e6 <osMessageQueueGet+0x6e>
 80082c8:	b96c      	cbnz	r4, 80082e6 <osMessageQueueGet+0x6e>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80082ca:	4632      	mov	r2, r6
 80082cc:	f000 fbea 	bl	8008aa4 <xQueueReceive>
 80082d0:	2801      	cmp	r0, #1
 80082d2:	d0f5      	beq.n	80082c0 <osMessageQueueGet+0x48>
        if (timeout != 0U) {
 80082d4:	b11e      	cbz	r6, 80082de <osMessageQueueGet+0x66>
          stat = osErrorTimeout;
 80082d6:	f06f 0001 	mvn.w	r0, #1
}
 80082da:	b002      	add	sp, #8
 80082dc:	bd70      	pop	{r4, r5, r6, pc}
        stat = osErrorResource;
 80082de:	f06f 0002 	mvn.w	r0, #2
}
 80082e2:	b002      	add	sp, #8
 80082e4:	bd70      	pop	{r4, r5, r6, pc}
      stat = osErrorParameter;
 80082e6:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 80082ea:	e7ea      	b.n	80082c2 <osMessageQueueGet+0x4a>

080082ec <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80082ec:	4b04      	ldr	r3, [pc, #16]	@ (8008300 <vApplicationGetIdleTaskMemory+0x14>)
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80082ee:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80082f0:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80082f2:	2380      	movs	r3, #128	@ 0x80
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80082f4:	4c03      	ldr	r4, [pc, #12]	@ (8008304 <vApplicationGetIdleTaskMemory+0x18>)
 80082f6:	600c      	str	r4, [r1, #0]
}
 80082f8:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80082fc:	6013      	str	r3, [r2, #0]
}
 80082fe:	4770      	bx	lr
 8008300:	24000b44 	.word	0x24000b44
 8008304:	24000944 	.word	0x24000944

08008308 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008308:	4b05      	ldr	r3, [pc, #20]	@ (8008320 <vApplicationGetTimerTaskMemory+0x18>)
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800830a:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800830c:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800830e:	f44f 7380 	mov.w	r3, #256	@ 0x100
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008312:	4c04      	ldr	r4, [pc, #16]	@ (8008324 <vApplicationGetTimerTaskMemory+0x1c>)
 8008314:	600c      	str	r4, [r1, #0]
}
 8008316:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800831a:	6013      	str	r3, [r2, #0]
}
 800831c:	4770      	bx	lr
 800831e:	bf00      	nop
 8008320:	2400089c 	.word	0x2400089c
 8008324:	2400049c 	.word	0x2400049c

08008328 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008328:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800832c:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008330:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008332:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008334:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008336:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008338:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop

08008340 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008340:	2300      	movs	r3, #0
 8008342:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop

08008348 <vListInsertEnd>:
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8008348:	6803      	ldr	r3, [r0, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800834a:	6842      	ldr	r2, [r0, #4]
	( pxList->uxNumberOfItems )++;
 800834c:	3301      	adds	r3, #1
{
 800834e:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008350:	6894      	ldr	r4, [r2, #8]
 8008352:	e9c1 2401 	strd	r2, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008356:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008358:	6091      	str	r1, [r2, #8]
}
 800835a:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 800835e:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8008360:	6003      	str	r3, [r0, #0]
}
 8008362:	4770      	bx	lr

08008364 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008364:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008366:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008368:	1c6b      	adds	r3, r5, #1
 800836a:	d010      	beq.n	800838e <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800836c:	f100 0308 	add.w	r3, r0, #8
 8008370:	461c      	mov	r4, r3
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	42aa      	cmp	r2, r5
 8008378:	d9fa      	bls.n	8008370 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800837a:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 800837c:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800837e:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008380:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008382:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8008384:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8008386:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8008388:	6002      	str	r2, [r0, #0]
}
 800838a:	bc30      	pop	{r4, r5}
 800838c:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 800838e:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8008390:	6863      	ldr	r3, [r4, #4]
 8008392:	e7f2      	b.n	800837a <vListInsert+0x16>

08008394 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008394:	6903      	ldr	r3, [r0, #16]
{
 8008396:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008398:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800839a:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
	if( pxList->pxIndex == pxItemToRemove )
 800839e:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 80083a0:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80083a4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80083a6:	6051      	str	r1, [r2, #4]
	pxItemToRemove->pxContainer = NULL;
 80083a8:	f04f 0100 	mov.w	r1, #0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80083ac:	bf08      	it	eq
 80083ae:	605a      	streq	r2, [r3, #4]
	( pxList->uxNumberOfItems )--;
 80083b0:	681a      	ldr	r2, [r3, #0]
	pxItemToRemove->pxContainer = NULL;
 80083b2:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80083b4:	3a01      	subs	r2, #1
 80083b6:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 80083b8:	6818      	ldr	r0, [r3, #0]
}
 80083ba:	4770      	bx	lr

080083bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80083bc:	b570      	push	{r4, r5, r6, lr}
 80083be:	4616      	mov	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80083c0:	6c02      	ldr	r2, [r0, #64]	@ 0x40
{
 80083c2:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083c4:	6b85      	ldr	r5, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80083c6:	b92a      	cbnz	r2, 80083d4 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80083c8:	6806      	ldr	r6, [r0, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083ca:	3501      	adds	r5, #1
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80083cc:	b34e      	cbz	r6, 8008422 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 80083ce:	4610      	mov	r0, r2
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083d0:	63a5      	str	r5, [r4, #56]	@ 0x38

	return xReturn;
}
 80083d2:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80083d4:	b97e      	cbnz	r6, 80083f6 <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80083d6:	6840      	ldr	r0, [r0, #4]
 80083d8:	f009 ff99 	bl	801230e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80083dc:	6863      	ldr	r3, [r4, #4]
 80083de:	6c21      	ldr	r1, [r4, #64]	@ 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80083e0:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80083e2:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80083e4:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80083e6:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80083e8:	bf24      	itt	cs
 80083ea:	6823      	ldrcs	r3, [r4, #0]
 80083ec:	6063      	strcs	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083ee:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 80083f0:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083f2:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 80083f4:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80083f6:	68c0      	ldr	r0, [r0, #12]
 80083f8:	f009 ff89 	bl	801230e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80083fc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80083fe:	68e3      	ldr	r3, [r4, #12]
 8008400:	4251      	negs	r1, r2
 8008402:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008404:	6822      	ldr	r2, [r4, #0]
 8008406:	4293      	cmp	r3, r2
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008408:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800840a:	d202      	bcs.n	8008412 <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800840c:	68a3      	ldr	r3, [r4, #8]
 800840e:	440b      	add	r3, r1
 8008410:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8008412:	2e02      	cmp	r6, #2
 8008414:	d1eb      	bne.n	80083ee <prvCopyDataToQueue+0x32>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008416:	2d01      	cmp	r5, #1
BaseType_t xReturn = pdFALSE;
 8008418:	f04f 0000 	mov.w	r0, #0
 800841c:	bf38      	it	cc
 800841e:	2501      	movcc	r5, #1
 8008420:	e7d6      	b.n	80083d0 <prvCopyDataToQueue+0x14>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008422:	6880      	ldr	r0, [r0, #8]
 8008424:	f001 faf6 	bl	8009a14 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008428:	60a6      	str	r6, [r4, #8]
 800842a:	e7d1      	b.n	80083d0 <prvCopyDataToQueue+0x14>

0800842c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800842c:	b570      	push	{r4, r5, r6, lr}
 800842e:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008430:	f001 fe10 	bl	800a054 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008434:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 8008438:	b25c      	sxtb	r4, r3

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800843a:	2c00      	cmp	r4, #0
 800843c:	dd14      	ble.n	8008468 <prvUnlockQueue+0x3c>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800843e:	f105 0624 	add.w	r6, r5, #36	@ 0x24
 8008442:	e003      	b.n	800844c <prvUnlockQueue+0x20>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008444:	1e63      	subs	r3, r4, #1
 8008446:	b2da      	uxtb	r2, r3
 8008448:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800844a:	b16a      	cbz	r2, 8008468 <prvUnlockQueue+0x3c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800844c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800844e:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008450:	b153      	cbz	r3, 8008468 <prvUnlockQueue+0x3c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008452:	f001 f9ef 	bl	8009834 <xTaskRemoveFromEventList>
 8008456:	2800      	cmp	r0, #0
 8008458:	d0f4      	beq.n	8008444 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 800845a:	f001 fa7f 	bl	800995c <vTaskMissedYield>
			--cTxLock;
 800845e:	1e63      	subs	r3, r4, #1
 8008460:	b2da      	uxtb	r2, r3
 8008462:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008464:	2a00      	cmp	r2, #0
 8008466:	d1f1      	bne.n	800844c <prvUnlockQueue+0x20>
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008468:	23ff      	movs	r3, #255	@ 0xff
 800846a:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800846e:	f001 fe13 	bl	800a098 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008472:	f001 fdef 	bl	800a054 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008476:	f895 3044 	ldrb.w	r3, [r5, #68]	@ 0x44
 800847a:	b25c      	sxtb	r4, r3

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800847c:	2c00      	cmp	r4, #0
 800847e:	dd14      	ble.n	80084aa <prvUnlockQueue+0x7e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008480:	f105 0610 	add.w	r6, r5, #16
 8008484:	e003      	b.n	800848e <prvUnlockQueue+0x62>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008486:	1e63      	subs	r3, r4, #1
 8008488:	b2da      	uxtb	r2, r3
 800848a:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800848c:	b16a      	cbz	r2, 80084aa <prvUnlockQueue+0x7e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800848e:	692b      	ldr	r3, [r5, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008490:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008492:	b153      	cbz	r3, 80084aa <prvUnlockQueue+0x7e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008494:	f001 f9ce 	bl	8009834 <xTaskRemoveFromEventList>
 8008498:	2800      	cmp	r0, #0
 800849a:	d0f4      	beq.n	8008486 <prvUnlockQueue+0x5a>
					vTaskMissedYield();
 800849c:	f001 fa5e 	bl	800995c <vTaskMissedYield>
				--cRxLock;
 80084a0:	1e63      	subs	r3, r4, #1
 80084a2:	b2da      	uxtb	r2, r3
 80084a4:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084a6:	2a00      	cmp	r2, #0
 80084a8:	d1f1      	bne.n	800848e <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80084aa:	23ff      	movs	r3, #255	@ 0xff
 80084ac:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
}
 80084b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80084b4:	f001 bdf0 	b.w	800a098 <vPortExitCritical>

080084b8 <xQueueGenericReset>:
{
 80084b8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 80084ba:	b1e0      	cbz	r0, 80084f6 <xQueueGenericReset+0x3e>
 80084bc:	4604      	mov	r4, r0
 80084be:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 80084c0:	f001 fdc8 	bl	800a054 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084c4:	6822      	ldr	r2, [r4, #0]
 80084c6:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80084ca:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084cc:	fb01 f303 	mul.w	r3, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084d0:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084d2:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084d4:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084d6:	60a3      	str	r3, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80084d8:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 80084da:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084dc:	60e2      	str	r2, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80084de:	63a1      	str	r1, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 80084e0:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80084e4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 80084e8:	b975      	cbnz	r5, 8008508 <xQueueGenericReset+0x50>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80084ea:	6923      	ldr	r3, [r4, #16]
 80084ec:	b9c3      	cbnz	r3, 8008520 <xQueueGenericReset+0x68>
	taskEXIT_CRITICAL();
 80084ee:	f001 fdd3 	bl	800a098 <vPortExitCritical>
}
 80084f2:	2001      	movs	r0, #1
 80084f4:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80084f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084fa:	f383 8811 	msr	BASEPRI, r3
 80084fe:	f3bf 8f6f 	isb	sy
 8008502:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008506:	e7fe      	b.n	8008506 <xQueueGenericReset+0x4e>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008508:	f104 0010 	add.w	r0, r4, #16
 800850c:	f7ff ff0c 	bl	8008328 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008510:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008514:	f7ff ff08 	bl	8008328 <vListInitialise>
	taskEXIT_CRITICAL();
 8008518:	f001 fdbe 	bl	800a098 <vPortExitCritical>
}
 800851c:	2001      	movs	r0, #1
 800851e:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008520:	f104 0010 	add.w	r0, r4, #16
 8008524:	f001 f986 	bl	8009834 <xTaskRemoveFromEventList>
 8008528:	2800      	cmp	r0, #0
 800852a:	d0e0      	beq.n	80084ee <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 800852c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008530:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008534:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008538:	f3bf 8f4f 	dsb	sy
 800853c:	f3bf 8f6f 	isb	sy
 8008540:	e7d5      	b.n	80084ee <xQueueGenericReset+0x36>
 8008542:	bf00      	nop

08008544 <xQueueGenericCreateStatic>:
	{
 8008544:	b530      	push	{r4, r5, lr}
 8008546:	b085      	sub	sp, #20
 8008548:	f89d 4020 	ldrb.w	r4, [sp, #32]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800854c:	b940      	cbnz	r0, 8008560 <xQueueGenericCreateStatic+0x1c>
 800854e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	e7fe      	b.n	800855e <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 8008560:	b153      	cbz	r3, 8008578 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008562:	b30a      	cbz	r2, 80085a8 <xQueueGenericCreateStatic+0x64>
 8008564:	b989      	cbnz	r1, 800858a <xQueueGenericCreateStatic+0x46>
 8008566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856a:	f383 8811 	msr	BASEPRI, r3
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	f3bf 8f4f 	dsb	sy
 8008576:	e7fe      	b.n	8008576 <xQueueGenericCreateStatic+0x32>
 8008578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800857c:	f383 8811 	msr	BASEPRI, r3
 8008580:	f3bf 8f6f 	isb	sy
 8008584:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8008588:	e7fe      	b.n	8008588 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800858a:	b16a      	cbz	r2, 80085a8 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800858c:	2550      	movs	r5, #80	@ 0x50
 800858e:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008590:	9d03      	ldr	r5, [sp, #12]
 8008592:	2d50      	cmp	r5, #80	@ 0x50
 8008594:	d013      	beq.n	80085be <xQueueGenericCreateStatic+0x7a>
 8008596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800859a:	f383 8811 	msr	BASEPRI, r3
 800859e:	f3bf 8f6f 	isb	sy
 80085a2:	f3bf 8f4f 	dsb	sy
 80085a6:	e7fe      	b.n	80085a6 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80085a8:	2900      	cmp	r1, #0
 80085aa:	d0ef      	beq.n	800858c <xQueueGenericCreateStatic+0x48>
 80085ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b0:	f383 8811 	msr	BASEPRI, r3
 80085b4:	f3bf 8f6f 	isb	sy
 80085b8:	f3bf 8f4f 	dsb	sy
 80085bc:	e7fe      	b.n	80085bc <xQueueGenericCreateStatic+0x78>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80085be:	2900      	cmp	r1, #0
 80085c0:	bf08      	it	eq
 80085c2:	461a      	moveq	r2, r3
	pxNewQueue->uxItemSize = uxItemSize;
 80085c4:	6419      	str	r1, [r3, #64]	@ 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80085c6:	2101      	movs	r1, #1
	pxNewQueue->uxLength = uxQueueLength;
 80085c8:	63d8      	str	r0, [r3, #60]	@ 0x3c
 80085ca:	601a      	str	r2, [r3, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80085cc:	4618      	mov	r0, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80085ce:	f883 1046 	strb.w	r1, [r3, #70]	@ 0x46
 80085d2:	9301      	str	r3, [sp, #4]
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80085d4:	9a03      	ldr	r2, [sp, #12]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80085d6:	f7ff ff6f 	bl	80084b8 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80085da:	9b01      	ldr	r3, [sp, #4]
	}
 80085dc:	4618      	mov	r0, r3
		pxNewQueue->ucQueueType = ucQueueType;
 80085de:	f883 404c 	strb.w	r4, [r3, #76]	@ 0x4c
	}
 80085e2:	b005      	add	sp, #20
 80085e4:	bd30      	pop	{r4, r5, pc}
 80085e6:	bf00      	nop

080085e8 <xQueueGenericCreate>:
	{
 80085e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80085ea:	b940      	cbnz	r0, 80085fe <xQueueGenericCreate+0x16>
 80085ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f0:	f383 8811 	msr	BASEPRI, r3
 80085f4:	f3bf 8f6f 	isb	sy
 80085f8:	f3bf 8f4f 	dsb	sy
 80085fc:	e7fe      	b.n	80085fc <xQueueGenericCreate+0x14>
 80085fe:	4604      	mov	r4, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008600:	fb01 f000 	mul.w	r0, r1, r0
 8008604:	460d      	mov	r5, r1
 8008606:	4616      	mov	r6, r2
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008608:	3050      	adds	r0, #80	@ 0x50
 800860a:	f001 fe97 	bl	800a33c <pvPortMalloc>
		if( pxNewQueue != NULL )
 800860e:	4607      	mov	r7, r0
 8008610:	b170      	cbz	r0, 8008630 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008612:	2300      	movs	r3, #0
 8008614:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8008618:	b165      	cbz	r5, 8008634 <xQueueGenericCreate+0x4c>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800861a:	f100 0350 	add.w	r3, r0, #80	@ 0x50
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800861e:	2101      	movs	r1, #1
 8008620:	4638      	mov	r0, r7
 8008622:	603b      	str	r3, [r7, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8008624:	e9c7 450f 	strd	r4, r5, [r7, #60]	@ 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008628:	f7ff ff46 	bl	80084b8 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800862c:	f887 604c 	strb.w	r6, [r7, #76]	@ 0x4c
	}
 8008630:	4638      	mov	r0, r7
 8008632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008634:	4603      	mov	r3, r0
 8008636:	e7f2      	b.n	800861e <xQueueGenericCreate+0x36>

08008638 <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 8008638:	b940      	cbnz	r0, 800864c <xQueueCreateCountingSemaphoreStatic+0x14>
 800863a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800863e:	f383 8811 	msr	BASEPRI, r3
 8008642:	f3bf 8f6f 	isb	sy
 8008646:	f3bf 8f4f 	dsb	sy
 800864a:	e7fe      	b.n	800864a <xQueueCreateCountingSemaphoreStatic+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 800864c:	4288      	cmp	r0, r1
	{
 800864e:	b510      	push	{r4, lr}
 8008650:	460c      	mov	r4, r1
 8008652:	b082      	sub	sp, #8
		configASSERT( uxInitialCount <= uxMaxCount );
 8008654:	d208      	bcs.n	8008668 <xQueueCreateCountingSemaphoreStatic+0x30>
 8008656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800865a:	f383 8811 	msr	BASEPRI, r3
 800865e:	f3bf 8f6f 	isb	sy
 8008662:	f3bf 8f4f 	dsb	sy
 8008666:	e7fe      	b.n	8008666 <xQueueCreateCountingSemaphoreStatic+0x2e>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008668:	2102      	movs	r1, #2
 800866a:	4613      	mov	r3, r2
 800866c:	2200      	movs	r2, #0
 800866e:	9100      	str	r1, [sp, #0]
 8008670:	4611      	mov	r1, r2
 8008672:	f7ff ff67 	bl	8008544 <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 8008676:	b100      	cbz	r0, 800867a <xQueueCreateCountingSemaphoreStatic+0x42>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008678:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 800867a:	b002      	add	sp, #8
 800867c:	bd10      	pop	{r4, pc}
 800867e:	bf00      	nop

08008680 <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 8008680:	b940      	cbnz	r0, 8008694 <xQueueCreateCountingSemaphore+0x14>
 8008682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008686:	f383 8811 	msr	BASEPRI, r3
 800868a:	f3bf 8f6f 	isb	sy
 800868e:	f3bf 8f4f 	dsb	sy
 8008692:	e7fe      	b.n	8008692 <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008694:	4288      	cmp	r0, r1
	{
 8008696:	b510      	push	{r4, lr}
 8008698:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 800869a:	d208      	bcs.n	80086ae <xQueueCreateCountingSemaphore+0x2e>
 800869c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a0:	f383 8811 	msr	BASEPRI, r3
 80086a4:	f3bf 8f6f 	isb	sy
 80086a8:	f3bf 8f4f 	dsb	sy
 80086ac:	e7fe      	b.n	80086ac <xQueueCreateCountingSemaphore+0x2c>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80086ae:	2202      	movs	r2, #2
 80086b0:	2100      	movs	r1, #0
 80086b2:	f7ff ff99 	bl	80085e8 <xQueueGenericCreate>
		if( xHandle != NULL )
 80086b6:	b100      	cbz	r0, 80086ba <xQueueCreateCountingSemaphore+0x3a>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80086b8:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 80086ba:	bd10      	pop	{r4, pc}

080086bc <xQueueGenericSend>:
{
 80086bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80086c0:	b085      	sub	sp, #20
 80086c2:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80086c4:	2800      	cmp	r0, #0
 80086c6:	d07e      	beq.n	80087c6 <xQueueGenericSend+0x10a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086c8:	460f      	mov	r7, r1
 80086ca:	4604      	mov	r4, r0
 80086cc:	461e      	mov	r6, r3
 80086ce:	2900      	cmp	r1, #0
 80086d0:	d069      	beq.n	80087a6 <xQueueGenericSend+0xea>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80086d2:	2e02      	cmp	r6, #2
 80086d4:	d10b      	bne.n	80086ee <xQueueGenericSend+0x32>
 80086d6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d008      	beq.n	80086ee <xQueueGenericSend+0x32>
 80086dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e0:	f383 8811 	msr	BASEPRI, r3
 80086e4:	f3bf 8f6f 	isb	sy
 80086e8:	f3bf 8f4f 	dsb	sy
 80086ec:	e7fe      	b.n	80086ec <xQueueGenericSend+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80086ee:	f001 f941 	bl	8009974 <xTaskGetSchedulerState>
 80086f2:	2800      	cmp	r0, #0
 80086f4:	d070      	beq.n	80087d8 <xQueueGenericSend+0x11c>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80086f6:	f1a6 0802 	sub.w	r8, r6, #2
 80086fa:	2500      	movs	r5, #0
 80086fc:	fab8 f888 	clz	r8, r8
		prvLockQueue( pxQueue );
 8008700:	46a9      	mov	r9, r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008702:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8008706:	e007      	b.n	8008718 <xQueueGenericSend+0x5c>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8008708:	f001 fcc6 	bl	800a098 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 800870c:	4620      	mov	r0, r4
 800870e:	f7ff fe8d 	bl	800842c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008712:	f000 ffcb 	bl	80096ac <xTaskResumeAll>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008716:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
 8008718:	f001 fc9c 	bl	800a054 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800871c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800871e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008720:	4290      	cmp	r0, r2
 8008722:	d365      	bcc.n	80087f0 <xQueueGenericSend+0x134>
 8008724:	f1b8 0f00 	cmp.w	r8, #0
 8008728:	d162      	bne.n	80087f0 <xQueueGenericSend+0x134>
				if( xTicksToWait == ( TickType_t ) 0 )
 800872a:	9b01      	ldr	r3, [sp, #4]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d077      	beq.n	8008820 <xQueueGenericSend+0x164>
				else if( xEntryTimeSet == pdFALSE )
 8008730:	2d00      	cmp	r5, #0
 8008732:	d044      	beq.n	80087be <xQueueGenericSend+0x102>
		taskEXIT_CRITICAL();
 8008734:	f001 fcb0 	bl	800a098 <vPortExitCritical>
		vTaskSuspendAll();
 8008738:	f000 fe64 	bl	8009404 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800873c:	f001 fc8a 	bl	800a054 <vPortEnterCritical>
 8008740:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008744:	2bff      	cmp	r3, #255	@ 0xff
 8008746:	d101      	bne.n	800874c <xQueueGenericSend+0x90>
 8008748:	f884 9044 	strb.w	r9, [r4, #68]	@ 0x44
 800874c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008750:	2bff      	cmp	r3, #255	@ 0xff
 8008752:	d101      	bne.n	8008758 <xQueueGenericSend+0x9c>
 8008754:	f884 9045 	strb.w	r9, [r4, #69]	@ 0x45
 8008758:	f001 fc9e 	bl	800a098 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800875c:	a901      	add	r1, sp, #4
 800875e:	a802      	add	r0, sp, #8
 8008760:	f001 f8ba 	bl	80098d8 <xTaskCheckForTimeOut>
 8008764:	2800      	cmp	r0, #0
 8008766:	d15f      	bne.n	8008828 <xQueueGenericSend+0x16c>
	taskENTER_CRITICAL();
 8008768:	f001 fc74 	bl	800a054 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800876c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800876e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008770:	429a      	cmp	r2, r3
 8008772:	d1c9      	bne.n	8008708 <xQueueGenericSend+0x4c>
	taskEXIT_CRITICAL();
 8008774:	f001 fc90 	bl	800a098 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008778:	9901      	ldr	r1, [sp, #4]
 800877a:	f104 0010 	add.w	r0, r4, #16
 800877e:	f001 f821 	bl	80097c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008782:	4620      	mov	r0, r4
 8008784:	f7ff fe52 	bl	800842c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008788:	f000 ff90 	bl	80096ac <xTaskResumeAll>
 800878c:	2800      	cmp	r0, #0
 800878e:	d1c2      	bne.n	8008716 <xQueueGenericSend+0x5a>
					portYIELD_WITHIN_API();
 8008790:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008794:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008798:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800879c:	f3bf 8f4f 	dsb	sy
 80087a0:	f3bf 8f6f 	isb	sy
 80087a4:	e7b7      	b.n	8008716 <xQueueGenericSend+0x5a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80087a6:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d092      	beq.n	80086d2 <xQueueGenericSend+0x16>
 80087ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b0:	f383 8811 	msr	BASEPRI, r3
 80087b4:	f3bf 8f6f 	isb	sy
 80087b8:	f3bf 8f4f 	dsb	sy
 80087bc:	e7fe      	b.n	80087bc <xQueueGenericSend+0x100>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80087be:	a802      	add	r0, sp, #8
 80087c0:	f001 f87e 	bl	80098c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80087c4:	e7b6      	b.n	8008734 <xQueueGenericSend+0x78>
 80087c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ca:	f383 8811 	msr	BASEPRI, r3
 80087ce:	f3bf 8f6f 	isb	sy
 80087d2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80087d6:	e7fe      	b.n	80087d6 <xQueueGenericSend+0x11a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80087d8:	9b01      	ldr	r3, [sp, #4]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d08b      	beq.n	80086f6 <xQueueGenericSend+0x3a>
 80087de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087e2:	f383 8811 	msr	BASEPRI, r3
 80087e6:	f3bf 8f6f 	isb	sy
 80087ea:	f3bf 8f4f 	dsb	sy
 80087ee:	e7fe      	b.n	80087ee <xQueueGenericSend+0x132>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80087f0:	4632      	mov	r2, r6
 80087f2:	4639      	mov	r1, r7
 80087f4:	4620      	mov	r0, r4
 80087f6:	f7ff fde1 	bl	80083bc <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087fa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80087fc:	b9d3      	cbnz	r3, 8008834 <xQueueGenericSend+0x178>
					else if( xYieldRequired != pdFALSE )
 80087fe:	b148      	cbz	r0, 8008814 <xQueueGenericSend+0x158>
						queueYIELD_IF_USING_PREEMPTION();
 8008800:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008804:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008808:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800880c:	f3bf 8f4f 	dsb	sy
 8008810:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8008814:	f001 fc40 	bl	800a098 <vPortExitCritical>
				return pdPASS;
 8008818:	2001      	movs	r0, #1
}
 800881a:	b005      	add	sp, #20
 800881c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					taskEXIT_CRITICAL();
 8008820:	f001 fc3a 	bl	800a098 <vPortExitCritical>
					return errQUEUE_FULL;
 8008824:	2000      	movs	r0, #0
 8008826:	e7f8      	b.n	800881a <xQueueGenericSend+0x15e>
			prvUnlockQueue( pxQueue );
 8008828:	4620      	mov	r0, r4
 800882a:	f7ff fdff 	bl	800842c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800882e:	f000 ff3d 	bl	80096ac <xTaskResumeAll>
			return errQUEUE_FULL;
 8008832:	e7f7      	b.n	8008824 <xQueueGenericSend+0x168>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008834:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008838:	f000 fffc 	bl	8009834 <xTaskRemoveFromEventList>
 800883c:	2800      	cmp	r0, #0
 800883e:	d0e9      	beq.n	8008814 <xQueueGenericSend+0x158>
 8008840:	e7de      	b.n	8008800 <xQueueGenericSend+0x144>
 8008842:	bf00      	nop

08008844 <xQueueCreateMutexStatic>:
		configASSERT( pxStaticQueue != NULL );
 8008844:	b179      	cbz	r1, 8008866 <xQueueCreateMutexStatic+0x22>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008846:	2350      	movs	r3, #80	@ 0x50
	{
 8008848:	b570      	push	{r4, r5, r6, lr}
 800884a:	b082      	sub	sp, #8
			volatile size_t xSize = sizeof( StaticQueue_t );
 800884c:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800884e:	9b01      	ldr	r3, [sp, #4]
 8008850:	2b50      	cmp	r3, #80	@ 0x50
 8008852:	d011      	beq.n	8008878 <xQueueCreateMutexStatic+0x34>
 8008854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008858:	f383 8811 	msr	BASEPRI, r3
 800885c:	f3bf 8f6f 	isb	sy
 8008860:	f3bf 8f4f 	dsb	sy
 8008864:	e7fe      	b.n	8008864 <xQueueCreateMutexStatic+0x20>
 8008866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800886a:	f383 8811 	msr	BASEPRI, r3
 800886e:	f3bf 8f6f 	isb	sy
 8008872:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8008876:	e7fe      	b.n	8008876 <xQueueCreateMutexStatic+0x32>
 8008878:	460c      	mov	r4, r1
	pxNewQueue->uxLength = uxQueueLength;
 800887a:	2600      	movs	r6, #0
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800887c:	2101      	movs	r1, #1
 800887e:	4605      	mov	r5, r0
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008880:	6024      	str	r4, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008882:	4620      	mov	r0, r4
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008884:	f884 1046 	strb.w	r1, [r4, #70]	@ 0x46
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008888:	9a01      	ldr	r2, [sp, #4]
	pxNewQueue->uxLength = uxQueueLength;
 800888a:	e9c4 160f 	strd	r1, r6, [r4, #60]	@ 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800888e:	f7ff fe13 	bl	80084b8 <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008892:	4633      	mov	r3, r6
 8008894:	4632      	mov	r2, r6
 8008896:	4631      	mov	r1, r6
 8008898:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 800889a:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800889e:	60a6      	str	r6, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80088a0:	6026      	str	r6, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80088a2:	60e6      	str	r6, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80088a4:	f7ff ff0a 	bl	80086bc <xQueueGenericSend>
	}
 80088a8:	4620      	mov	r0, r4
 80088aa:	b002      	add	sp, #8
 80088ac:	bd70      	pop	{r4, r5, r6, pc}
 80088ae:	bf00      	nop

080088b0 <xQueueGiveMutexRecursive>:
	{
 80088b0:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 80088b2:	b138      	cbz	r0, 80088c4 <xQueueGiveMutexRecursive+0x14>
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80088b4:	6885      	ldr	r5, [r0, #8]
 80088b6:	4604      	mov	r4, r0
 80088b8:	f001 f856 	bl	8009968 <xTaskGetCurrentTaskHandle>
 80088bc:	4285      	cmp	r5, r0
 80088be:	d00a      	beq.n	80088d6 <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 80088c0:	2000      	movs	r0, #0
	}
 80088c2:	bd38      	pop	{r3, r4, r5, pc}
 80088c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c8:	f383 8811 	msr	BASEPRI, r3
 80088cc:	f3bf 8f6f 	isb	sy
 80088d0:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 80088d4:	e7fe      	b.n	80088d4 <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80088d6:	68e3      	ldr	r3, [r4, #12]
 80088d8:	3b01      	subs	r3, #1
 80088da:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80088dc:	b10b      	cbz	r3, 80088e2 <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 80088de:	2001      	movs	r0, #1
	}
 80088e0:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80088e2:	461a      	mov	r2, r3
 80088e4:	4619      	mov	r1, r3
 80088e6:	4620      	mov	r0, r4
 80088e8:	f7ff fee8 	bl	80086bc <xQueueGenericSend>
 80088ec:	e7f7      	b.n	80088de <xQueueGiveMutexRecursive+0x2e>
 80088ee:	bf00      	nop

080088f0 <xQueueCreateMutex>:
	{
 80088f0:	b570      	push	{r4, r5, r6, lr}
 80088f2:	4605      	mov	r5, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80088f4:	2050      	movs	r0, #80	@ 0x50
 80088f6:	f001 fd21 	bl	800a33c <pvPortMalloc>
		if( pxNewQueue != NULL )
 80088fa:	4604      	mov	r4, r0
 80088fc:	b198      	cbz	r0, 8008926 <xQueueCreateMutex+0x36>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80088fe:	2600      	movs	r6, #0
	pxNewQueue->uxLength = uxQueueLength;
 8008900:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008902:	6020      	str	r0, [r4, #0]
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008904:	f880 6046 	strb.w	r6, [r0, #70]	@ 0x46
	pxNewQueue->uxLength = uxQueueLength;
 8008908:	e9c0 160f 	strd	r1, r6, [r0, #60]	@ 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800890c:	f7ff fdd4 	bl	80084b8 <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008910:	4633      	mov	r3, r6
 8008912:	4632      	mov	r2, r6
 8008914:	4631      	mov	r1, r6
 8008916:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8008918:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800891c:	60a6      	str	r6, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800891e:	6026      	str	r6, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008920:	60e6      	str	r6, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008922:	f7ff fecb 	bl	80086bc <xQueueGenericSend>
	}
 8008926:	4620      	mov	r0, r4
 8008928:	bd70      	pop	{r4, r5, r6, pc}
 800892a:	bf00      	nop

0800892c <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 800892c:	2800      	cmp	r0, #0
 800892e:	d04b      	beq.n	80089c8 <xQueueGenericSendFromISR+0x9c>
{
 8008930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008934:	460e      	mov	r6, r1
 8008936:	4604      	mov	r4, r0
 8008938:	4617      	mov	r7, r2
 800893a:	461d      	mov	r5, r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800893c:	b339      	cbz	r1, 800898e <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800893e:	2d02      	cmp	r5, #2
 8008940:	d10b      	bne.n	800895a <xQueueGenericSendFromISR+0x2e>
 8008942:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008944:	2b01      	cmp	r3, #1
 8008946:	d008      	beq.n	800895a <xQueueGenericSendFromISR+0x2e>
 8008948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800894c:	f383 8811 	msr	BASEPRI, r3
 8008950:	f3bf 8f6f 	isb	sy
 8008954:	f3bf 8f4f 	dsb	sy
 8008958:	e7fe      	b.n	8008958 <xQueueGenericSendFromISR+0x2c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800895a:	f001 fc97 	bl	800a28c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800895e:	f3ef 8811 	mrs	r8, BASEPRI
 8008962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008966:	f383 8811 	msr	BASEPRI, r3
 800896a:	f3bf 8f6f 	isb	sy
 800896e:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008972:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008974:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008976:	429a      	cmp	r2, r3
 8008978:	d315      	bcc.n	80089a6 <xQueueGenericSendFromISR+0x7a>
 800897a:	f1a5 0002 	sub.w	r0, r5, #2
 800897e:	fab0 f080 	clz	r0, r0
 8008982:	0940      	lsrs	r0, r0, #5
 8008984:	b978      	cbnz	r0, 80089a6 <xQueueGenericSendFromISR+0x7a>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008986:	f388 8811 	msr	BASEPRI, r8
}
 800898a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800898e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008990:	2b00      	cmp	r3, #0
 8008992:	d0d4      	beq.n	800893e <xQueueGenericSendFromISR+0x12>
	__asm volatile
 8008994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008998:	f383 8811 	msr	BASEPRI, r3
 800899c:	f3bf 8f6f 	isb	sy
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	e7fe      	b.n	80089a4 <xQueueGenericSendFromISR+0x78>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80089a6:	462a      	mov	r2, r5
			const int8_t cTxLock = pxQueue->cTxLock;
 80089a8:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80089ac:	4631      	mov	r1, r6
 80089ae:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 80089b0:	b26d      	sxtb	r5, r5
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089b2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80089b4:	f7ff fd02 	bl	80083bc <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80089b8:	1c6b      	adds	r3, r5, #1
 80089ba:	d00e      	beq.n	80089da <xQueueGenericSendFromISR+0xae>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80089bc:	1c6b      	adds	r3, r5, #1
 80089be:	b25b      	sxtb	r3, r3
 80089c0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			xReturn = pdPASS;
 80089c4:	2001      	movs	r0, #1
 80089c6:	e7de      	b.n	8008986 <xQueueGenericSendFromISR+0x5a>
 80089c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089cc:	f383 8811 	msr	BASEPRI, r3
 80089d0:	f3bf 8f6f 	isb	sy
 80089d4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80089d8:	e7fe      	b.n	80089d8 <xQueueGenericSendFromISR+0xac>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089da:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d0f1      	beq.n	80089c4 <xQueueGenericSendFromISR+0x98>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089e0:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80089e4:	f000 ff26 	bl	8009834 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 80089e8:	2800      	cmp	r0, #0
 80089ea:	d0eb      	beq.n	80089c4 <xQueueGenericSendFromISR+0x98>
 80089ec:	2f00      	cmp	r7, #0
 80089ee:	d0e9      	beq.n	80089c4 <xQueueGenericSendFromISR+0x98>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80089f0:	2301      	movs	r3, #1
 80089f2:	603b      	str	r3, [r7, #0]
 80089f4:	e7e6      	b.n	80089c4 <xQueueGenericSendFromISR+0x98>
 80089f6:	bf00      	nop

080089f8 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 80089f8:	b360      	cbz	r0, 8008a54 <xQueueGiveFromISR+0x5c>
	configASSERT( pxQueue->uxItemSize == 0 );
 80089fa:	6c03      	ldr	r3, [r0, #64]	@ 0x40
{
 80089fc:	b570      	push	{r4, r5, r6, lr}
 80089fe:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8008a00:	b143      	cbz	r3, 8008a14 <xQueueGiveFromISR+0x1c>
 8008a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a06:	f383 8811 	msr	BASEPRI, r3
 8008a0a:	f3bf 8f6f 	isb	sy
 8008a0e:	f3bf 8f4f 	dsb	sy
 8008a12:	e7fe      	b.n	8008a12 <xQueueGiveFromISR+0x1a>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008a14:	6803      	ldr	r3, [r0, #0]
 8008a16:	460d      	mov	r5, r1
 8008a18:	b32b      	cbz	r3, 8008a66 <xQueueGiveFromISR+0x6e>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008a1a:	f001 fc37 	bl	800a28c <vPortValidateInterruptPriority>
	__asm volatile
 8008a1e:	f3ef 8611 	mrs	r6, BASEPRI
 8008a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a26:	f383 8811 	msr	BASEPRI, r3
 8008a2a:	f3bf 8f6f 	isb	sy
 8008a2e:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a32:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008a34:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d921      	bls.n	8008a7e <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 8008a3a:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a3e:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 8008a40:	2aff      	cmp	r2, #255	@ 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a42:	63a3      	str	r3, [r4, #56]	@ 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 8008a44:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 8008a46:	d01e      	beq.n	8008a86 <xQueueGiveFromISR+0x8e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008a48:	3301      	adds	r3, #1
 8008a4a:	b25b      	sxtb	r3, r3
 8008a4c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			xReturn = pdPASS;
 8008a50:	2001      	movs	r0, #1
 8008a52:	e015      	b.n	8008a80 <xQueueGiveFromISR+0x88>
	__asm volatile
 8008a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a58:	f383 8811 	msr	BASEPRI, r3
 8008a5c:	f3bf 8f6f 	isb	sy
 8008a60:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008a64:	e7fe      	b.n	8008a64 <xQueueGiveFromISR+0x6c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008a66:	6883      	ldr	r3, [r0, #8]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d0d6      	beq.n	8008a1a <xQueueGiveFromISR+0x22>
 8008a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a70:	f383 8811 	msr	BASEPRI, r3
 8008a74:	f3bf 8f6f 	isb	sy
 8008a78:	f3bf 8f4f 	dsb	sy
 8008a7c:	e7fe      	b.n	8008a7c <xQueueGiveFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8008a7e:	2000      	movs	r0, #0
	__asm volatile
 8008a80:	f386 8811 	msr	BASEPRI, r6
}
 8008a84:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a86:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d0e1      	beq.n	8008a50 <xQueueGiveFromISR+0x58>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a8c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008a90:	f000 fed0 	bl	8009834 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8008a94:	2d00      	cmp	r5, #0
 8008a96:	d0db      	beq.n	8008a50 <xQueueGiveFromISR+0x58>
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	d0d9      	beq.n	8008a50 <xQueueGiveFromISR+0x58>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	602b      	str	r3, [r5, #0]
 8008aa0:	e7d6      	b.n	8008a50 <xQueueGiveFromISR+0x58>
 8008aa2:	bf00      	nop

08008aa4 <xQueueReceive>:
{
 8008aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008aa6:	b085      	sub	sp, #20
 8008aa8:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8008aaa:	2800      	cmp	r0, #0
 8008aac:	f000 809d 	beq.w	8008bea <xQueueReceive+0x146>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ab0:	460e      	mov	r6, r1
 8008ab2:	4604      	mov	r4, r0
 8008ab4:	2900      	cmp	r1, #0
 8008ab6:	d041      	beq.n	8008b3c <xQueueReceive+0x98>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ab8:	f000 ff5c 	bl	8009974 <xTaskGetSchedulerState>
 8008abc:	2800      	cmp	r0, #0
 8008abe:	d049      	beq.n	8008b54 <xQueueReceive+0xb0>
		taskENTER_CRITICAL();
 8008ac0:	f001 fac8 	bl	800a054 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ac4:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ac6:	2d00      	cmp	r5, #0
 8008ac8:	d161      	bne.n	8008b8e <xQueueReceive+0xea>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008aca:	9b01      	ldr	r3, [sp, #4]
 8008acc:	b38b      	cbz	r3, 8008b32 <xQueueReceive+0x8e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ace:	a802      	add	r0, sp, #8
		prvLockQueue( pxQueue );
 8008ad0:	462f      	mov	r7, r5
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ad2:	f000 fef5 	bl	80098c0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8008ad6:	f001 fadf 	bl	800a098 <vPortExitCritical>
		vTaskSuspendAll();
 8008ada:	f000 fc93 	bl	8009404 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ade:	f001 fab9 	bl	800a054 <vPortEnterCritical>
 8008ae2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008ae6:	2bff      	cmp	r3, #255	@ 0xff
 8008ae8:	d101      	bne.n	8008aee <xQueueReceive+0x4a>
 8008aea:	f884 7044 	strb.w	r7, [r4, #68]	@ 0x44
 8008aee:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008af2:	2bff      	cmp	r3, #255	@ 0xff
 8008af4:	d101      	bne.n	8008afa <xQueueReceive+0x56>
 8008af6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008afa:	f001 facd 	bl	800a098 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008afe:	a901      	add	r1, sp, #4
 8008b00:	a802      	add	r0, sp, #8
 8008b02:	f000 fee9 	bl	80098d8 <xTaskCheckForTimeOut>
 8008b06:	2800      	cmp	r0, #0
 8008b08:	d130      	bne.n	8008b6c <xQueueReceive+0xc8>
	taskENTER_CRITICAL();
 8008b0a:	f001 faa3 	bl	800a054 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008b0e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d051      	beq.n	8008bb8 <xQueueReceive+0x114>
	taskEXIT_CRITICAL();
 8008b14:	f001 fac0 	bl	800a098 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8008b18:	4620      	mov	r0, r4
 8008b1a:	f7ff fc87 	bl	800842c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b1e:	f000 fdc5 	bl	80096ac <xTaskResumeAll>
		taskENTER_CRITICAL();
 8008b22:	f001 fa97 	bl	800a054 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b26:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b28:	2d00      	cmp	r5, #0
 8008b2a:	d130      	bne.n	8008b8e <xQueueReceive+0xea>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008b2c:	9b01      	ldr	r3, [sp, #4]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d1d1      	bne.n	8008ad6 <xQueueReceive+0x32>
					taskEXIT_CRITICAL();
 8008b32:	f001 fab1 	bl	800a098 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8008b36:	2000      	movs	r0, #0
}
 8008b38:	b005      	add	sp, #20
 8008b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b3c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d0ba      	beq.n	8008ab8 <xQueueReceive+0x14>
	__asm volatile
 8008b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b46:	f383 8811 	msr	BASEPRI, r3
 8008b4a:	f3bf 8f6f 	isb	sy
 8008b4e:	f3bf 8f4f 	dsb	sy
 8008b52:	e7fe      	b.n	8008b52 <xQueueReceive+0xae>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b54:	9b01      	ldr	r3, [sp, #4]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d0b2      	beq.n	8008ac0 <xQueueReceive+0x1c>
 8008b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b5e:	f383 8811 	msr	BASEPRI, r3
 8008b62:	f3bf 8f6f 	isb	sy
 8008b66:	f3bf 8f4f 	dsb	sy
 8008b6a:	e7fe      	b.n	8008b6a <xQueueReceive+0xc6>
			prvUnlockQueue( pxQueue );
 8008b6c:	4620      	mov	r0, r4
 8008b6e:	f7ff fc5d 	bl	800842c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b72:	f000 fd9b 	bl	80096ac <xTaskResumeAll>
	taskENTER_CRITICAL();
 8008b76:	f001 fa6d 	bl	800a054 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008b7a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d0d8      	beq.n	8008b32 <xQueueReceive+0x8e>
	taskEXIT_CRITICAL();
 8008b80:	f001 fa8a 	bl	800a098 <vPortExitCritical>
		taskENTER_CRITICAL();
 8008b84:	f001 fa66 	bl	800a054 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b88:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b8a:	2d00      	cmp	r5, #0
 8008b8c:	d0ce      	beq.n	8008b2c <xQueueReceive+0x88>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008b8e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8008b90:	b152      	cbz	r2, 8008ba8 <xQueueReceive+0x104>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008b92:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008b94:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008b96:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008b98:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008b9a:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008b9c:	d301      	bcc.n	8008ba2 <xQueueReceive+0xfe>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008b9e:	6821      	ldr	r1, [r4, #0]
 8008ba0:	60e1      	str	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	f009 fbb3 	bl	801230e <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008ba8:	3d01      	subs	r5, #1
 8008baa:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bac:	6923      	ldr	r3, [r4, #16]
 8008bae:	bb2b      	cbnz	r3, 8008bfc <xQueueReceive+0x158>
				taskEXIT_CRITICAL();
 8008bb0:	f001 fa72 	bl	800a098 <vPortExitCritical>
				return pdPASS;
 8008bb4:	2001      	movs	r0, #1
 8008bb6:	e7bf      	b.n	8008b38 <xQueueReceive+0x94>
	taskEXIT_CRITICAL();
 8008bb8:	f001 fa6e 	bl	800a098 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008bbc:	9901      	ldr	r1, [sp, #4]
 8008bbe:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008bc2:	f000 fdff 	bl	80097c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008bc6:	4620      	mov	r0, r4
 8008bc8:	f7ff fc30 	bl	800842c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008bcc:	f000 fd6e 	bl	80096ac <xTaskResumeAll>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	d1d7      	bne.n	8008b84 <xQueueReceive+0xe0>
					portYIELD_WITHIN_API();
 8008bd4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008bd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bdc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008be0:	f3bf 8f4f 	dsb	sy
 8008be4:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 8008be8:	e7cc      	b.n	8008b84 <xQueueReceive+0xe0>
 8008bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bee:	f383 8811 	msr	BASEPRI, r3
 8008bf2:	f3bf 8f6f 	isb	sy
 8008bf6:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8008bfa:	e7fe      	b.n	8008bfa <xQueueReceive+0x156>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bfc:	f104 0010 	add.w	r0, r4, #16
 8008c00:	f000 fe18 	bl	8009834 <xTaskRemoveFromEventList>
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d0d3      	beq.n	8008bb0 <xQueueReceive+0x10c>
						queueYIELD_IF_USING_PREEMPTION();
 8008c08:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008c0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c10:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008c14:	f3bf 8f4f 	dsb	sy
 8008c18:	f3bf 8f6f 	isb	sy
 8008c1c:	e7c8      	b.n	8008bb0 <xQueueReceive+0x10c>
 8008c1e:	bf00      	nop

08008c20 <xQueueSemaphoreTake>:
{
 8008c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c22:	b085      	sub	sp, #20
 8008c24:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8008c26:	2800      	cmp	r0, #0
 8008c28:	d056      	beq.n	8008cd8 <xQueueSemaphoreTake+0xb8>
	configASSERT( pxQueue->uxItemSize == 0 );
 8008c2a:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 8008c2c:	4604      	mov	r4, r0
 8008c2e:	b146      	cbz	r6, 8008c42 <xQueueSemaphoreTake+0x22>
 8008c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c34:	f383 8811 	msr	BASEPRI, r3
 8008c38:	f3bf 8f6f 	isb	sy
 8008c3c:	f3bf 8f4f 	dsb	sy
 8008c40:	e7fe      	b.n	8008c40 <xQueueSemaphoreTake+0x20>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c42:	f000 fe97 	bl	8009974 <xTaskGetSchedulerState>
 8008c46:	4605      	mov	r5, r0
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	d04e      	beq.n	8008cea <xQueueSemaphoreTake+0xca>
 8008c4c:	4635      	mov	r5, r6
		taskENTER_CRITICAL();
 8008c4e:	f001 fa01 	bl	800a054 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008c52:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
		prvLockQueue( pxQueue );
 8008c54:	2700      	movs	r7, #0
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008c56:	bb8b      	cbnz	r3, 8008cbc <xQueueSemaphoreTake+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c58:	9b01      	ldr	r3, [sp, #4]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	f000 809a 	beq.w	8008d94 <xQueueSemaphoreTake+0x174>
				else if( xEntryTimeSet == pdFALSE )
 8008c60:	2d00      	cmp	r5, #0
 8008c62:	d05c      	beq.n	8008d1e <xQueueSemaphoreTake+0xfe>
		taskEXIT_CRITICAL();
 8008c64:	f001 fa18 	bl	800a098 <vPortExitCritical>
		vTaskSuspendAll();
 8008c68:	f000 fbcc 	bl	8009404 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c6c:	f001 f9f2 	bl	800a054 <vPortEnterCritical>
 8008c70:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008c74:	2bff      	cmp	r3, #255	@ 0xff
 8008c76:	d101      	bne.n	8008c7c <xQueueSemaphoreTake+0x5c>
 8008c78:	f884 7044 	strb.w	r7, [r4, #68]	@ 0x44
 8008c7c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008c80:	2bff      	cmp	r3, #255	@ 0xff
 8008c82:	d101      	bne.n	8008c88 <xQueueSemaphoreTake+0x68>
 8008c84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c88:	f001 fa06 	bl	800a098 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c8c:	a901      	add	r1, sp, #4
 8008c8e:	a802      	add	r0, sp, #8
 8008c90:	f000 fe22 	bl	80098d8 <xTaskCheckForTimeOut>
 8008c94:	2800      	cmp	r0, #0
 8008c96:	d134      	bne.n	8008d02 <xQueueSemaphoreTake+0xe2>
	taskENTER_CRITICAL();
 8008c98:	f001 f9dc 	bl	800a054 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008c9c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d044      	beq.n	8008d2c <xQueueSemaphoreTake+0x10c>
	taskEXIT_CRITICAL();
 8008ca2:	f001 f9f9 	bl	800a098 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8008ca6:	4620      	mov	r0, r4
 8008ca8:	f7ff fbc0 	bl	800842c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008cac:	f000 fcfe 	bl	80096ac <xTaskResumeAll>
		taskENTER_CRITICAL();
 8008cb0:	f001 f9d0 	bl	800a054 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008cb4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008cb6:	2501      	movs	r5, #1
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d0cd      	beq.n	8008c58 <xQueueSemaphoreTake+0x38>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008cbc:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008cbe:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008cc0:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008cc2:	2a00      	cmp	r2, #0
 8008cc4:	f000 8082 	beq.w	8008dcc <xQueueSemaphoreTake+0x1ac>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008cc8:	6923      	ldr	r3, [r4, #16]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d16d      	bne.n	8008daa <xQueueSemaphoreTake+0x18a>
				taskEXIT_CRITICAL();
 8008cce:	f001 f9e3 	bl	800a098 <vPortExitCritical>
				return pdPASS;
 8008cd2:	2001      	movs	r0, #1
}
 8008cd4:	b005      	add	sp, #20
 8008cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cdc:	f383 8811 	msr	BASEPRI, r3
 8008ce0:	f3bf 8f6f 	isb	sy
 8008ce4:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8008ce8:	e7fe      	b.n	8008ce8 <xQueueSemaphoreTake+0xc8>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008cea:	9b01      	ldr	r3, [sp, #4]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d038      	beq.n	8008d62 <xQueueSemaphoreTake+0x142>
 8008cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf4:	f383 8811 	msr	BASEPRI, r3
 8008cf8:	f3bf 8f6f 	isb	sy
 8008cfc:	f3bf 8f4f 	dsb	sy
 8008d00:	e7fe      	b.n	8008d00 <xQueueSemaphoreTake+0xe0>
			prvUnlockQueue( pxQueue );
 8008d02:	4620      	mov	r0, r4
 8008d04:	f7ff fb92 	bl	800842c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d08:	f000 fcd0 	bl	80096ac <xTaskResumeAll>
	taskENTER_CRITICAL();
 8008d0c:	f001 f9a2 	bl	800a054 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008d10:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008d12:	b943      	cbnz	r3, 8008d26 <xQueueSemaphoreTake+0x106>
	taskEXIT_CRITICAL();
 8008d14:	f001 f9c0 	bl	800a098 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 8008d18:	bb2e      	cbnz	r6, 8008d66 <xQueueSemaphoreTake+0x146>
					return errQUEUE_EMPTY;
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	e7da      	b.n	8008cd4 <xQueueSemaphoreTake+0xb4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d1e:	a802      	add	r0, sp, #8
 8008d20:	f000 fdce 	bl	80098c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d24:	e79e      	b.n	8008c64 <xQueueSemaphoreTake+0x44>
	taskEXIT_CRITICAL();
 8008d26:	f001 f9b7 	bl	800a098 <vPortExitCritical>
	return xReturn;
 8008d2a:	e7c1      	b.n	8008cb0 <xQueueSemaphoreTake+0x90>
	taskEXIT_CRITICAL();
 8008d2c:	f001 f9b4 	bl	800a098 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d30:	6823      	ldr	r3, [r4, #0]
 8008d32:	b333      	cbz	r3, 8008d82 <xQueueSemaphoreTake+0x162>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008d34:	9901      	ldr	r1, [sp, #4]
 8008d36:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008d3a:	f000 fd43 	bl	80097c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008d3e:	4620      	mov	r0, r4
 8008d40:	f7ff fb74 	bl	800842c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008d44:	f000 fcb2 	bl	80096ac <xTaskResumeAll>
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	d1b1      	bne.n	8008cb0 <xQueueSemaphoreTake+0x90>
					portYIELD_WITHIN_API();
 8008d4c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d54:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008d58:	f3bf 8f4f 	dsb	sy
 8008d5c:	f3bf 8f6f 	isb	sy
 8008d60:	e7a6      	b.n	8008cb0 <xQueueSemaphoreTake+0x90>
 8008d62:	462e      	mov	r6, r5
 8008d64:	e773      	b.n	8008c4e <xQueueSemaphoreTake+0x2e>
						taskENTER_CRITICAL();
 8008d66:	f001 f975 	bl	800a054 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008d6a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008d6c:	b119      	cbz	r1, 8008d76 <xQueueSemaphoreTake+0x156>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008d6e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008d70:	6819      	ldr	r1, [r3, #0]
 8008d72:	f1c1 0138 	rsb	r1, r1, #56	@ 0x38
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008d76:	68a0      	ldr	r0, [r4, #8]
 8008d78:	f000 fe90 	bl	8009a9c <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8008d7c:	f001 f98c 	bl	800a098 <vPortExitCritical>
 8008d80:	e7cb      	b.n	8008d1a <xQueueSemaphoreTake+0xfa>
						taskENTER_CRITICAL();
 8008d82:	f001 f967 	bl	800a054 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008d86:	68a0      	ldr	r0, [r4, #8]
 8008d88:	f000 fe04 	bl	8009994 <xTaskPriorityInherit>
 8008d8c:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 8008d8e:	f001 f983 	bl	800a098 <vPortExitCritical>
 8008d92:	e7cf      	b.n	8008d34 <xQueueSemaphoreTake+0x114>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008d94:	2e00      	cmp	r6, #0
 8008d96:	d0f1      	beq.n	8008d7c <xQueueSemaphoreTake+0x15c>
 8008d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d9c:	f383 8811 	msr	BASEPRI, r3
 8008da0:	f3bf 8f6f 	isb	sy
 8008da4:	f3bf 8f4f 	dsb	sy
 8008da8:	e7fe      	b.n	8008da8 <xQueueSemaphoreTake+0x188>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008daa:	f104 0010 	add.w	r0, r4, #16
 8008dae:	f000 fd41 	bl	8009834 <xTaskRemoveFromEventList>
 8008db2:	2800      	cmp	r0, #0
 8008db4:	d08b      	beq.n	8008cce <xQueueSemaphoreTake+0xae>
						queueYIELD_IF_USING_PREEMPTION();
 8008db6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008dba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dbe:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008dc2:	f3bf 8f4f 	dsb	sy
 8008dc6:	f3bf 8f6f 	isb	sy
 8008dca:	e780      	b.n	8008cce <xQueueSemaphoreTake+0xae>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008dcc:	f000 feb6 	bl	8009b3c <pvTaskIncrementMutexHeldCount>
 8008dd0:	60a0      	str	r0, [r4, #8]
 8008dd2:	e779      	b.n	8008cc8 <xQueueSemaphoreTake+0xa8>

08008dd4 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 8008dd4:	b1a8      	cbz	r0, 8008e02 <xQueueTakeMutexRecursive+0x2e>
	{
 8008dd6:	b570      	push	{r4, r5, r6, lr}
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8008dd8:	6886      	ldr	r6, [r0, #8]
 8008dda:	4604      	mov	r4, r0
 8008ddc:	460d      	mov	r5, r1
 8008dde:	f000 fdc3 	bl	8009968 <xTaskGetCurrentTaskHandle>
 8008de2:	4286      	cmp	r6, r0
 8008de4:	d008      	beq.n	8008df8 <xQueueTakeMutexRecursive+0x24>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8008de6:	4629      	mov	r1, r5
 8008de8:	4620      	mov	r0, r4
 8008dea:	f7ff ff19 	bl	8008c20 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 8008dee:	b110      	cbz	r0, 8008df6 <xQueueTakeMutexRecursive+0x22>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008df0:	68e3      	ldr	r3, [r4, #12]
 8008df2:	3301      	adds	r3, #1
 8008df4:	60e3      	str	r3, [r4, #12]
	}
 8008df6:	bd70      	pop	{r4, r5, r6, pc}
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008df8:	68e3      	ldr	r3, [r4, #12]
			xReturn = pdPASS;
 8008dfa:	2001      	movs	r0, #1
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008dfc:	4403      	add	r3, r0
 8008dfe:	60e3      	str	r3, [r4, #12]
	}
 8008e00:	bd70      	pop	{r4, r5, r6, pc}
 8008e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e06:	f383 8811 	msr	BASEPRI, r3
 8008e0a:	f3bf 8f6f 	isb	sy
 8008e0e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 8008e12:	e7fe      	b.n	8008e12 <xQueueTakeMutexRecursive+0x3e>

08008e14 <xQueueReceiveFromISR>:
{
 8008e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8008e18:	b310      	cbz	r0, 8008e60 <xQueueReceiveFromISR+0x4c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e1a:	460f      	mov	r7, r1
 8008e1c:	4604      	mov	r4, r0
 8008e1e:	4616      	mov	r6, r2
 8008e20:	b191      	cbz	r1, 8008e48 <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e22:	f001 fa33 	bl	800a28c <vPortValidateInterruptPriority>
	__asm volatile
 8008e26:	f3ef 8911 	mrs	r9, BASEPRI
 8008e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e2e:	f383 8811 	msr	BASEPRI, r3
 8008e32:	f3bf 8f6f 	isb	sy
 8008e36:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e3a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e3c:	b9cd      	cbnz	r5, 8008e72 <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 8008e3e:	4628      	mov	r0, r5
	__asm volatile
 8008e40:	f389 8811 	msr	BASEPRI, r9
}
 8008e44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e48:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d0e9      	beq.n	8008e22 <xQueueReceiveFromISR+0xe>
	__asm volatile
 8008e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e52:	f383 8811 	msr	BASEPRI, r3
 8008e56:	f3bf 8f6f 	isb	sy
 8008e5a:	f3bf 8f4f 	dsb	sy
 8008e5e:	e7fe      	b.n	8008e5e <xQueueReceiveFromISR+0x4a>
 8008e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e64:	f383 8811 	msr	BASEPRI, r3
 8008e68:	f3bf 8f6f 	isb	sy
 8008e6c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008e70:	e7fe      	b.n	8008e70 <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 8008e72:	f894 8044 	ldrb.w	r8, [r4, #68]	@ 0x44
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008e76:	6c22      	ldr	r2, [r4, #64]	@ 0x40
			const int8_t cRxLock = pxQueue->cRxLock;
 8008e78:	fa4f f888 	sxtb.w	r8, r8
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008e7c:	b142      	cbz	r2, 8008e90 <xQueueReceiveFromISR+0x7c>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e7e:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008e80:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e82:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008e84:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e86:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008e88:	d21c      	bcs.n	8008ec4 <xQueueReceiveFromISR+0xb0>
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e8a:	4638      	mov	r0, r7
 8008e8c:	f009 fa3f 	bl	801230e <memcpy>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008e90:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 8008e92:	f1b8 3fff 	cmp.w	r8, #4294967295
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008e96:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8008e98:	d006      	beq.n	8008ea8 <xQueueReceiveFromISR+0x94>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008e9a:	f108 0301 	add.w	r3, r8, #1
 8008e9e:	b25b      	sxtb	r3, r3
 8008ea0:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 8008ea4:	2001      	movs	r0, #1
 8008ea6:	e7cb      	b.n	8008e40 <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ea8:	6923      	ldr	r3, [r4, #16]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d0fa      	beq.n	8008ea4 <xQueueReceiveFromISR+0x90>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008eae:	f104 0010 	add.w	r0, r4, #16
 8008eb2:	f000 fcbf 	bl	8009834 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 8008eb6:	2e00      	cmp	r6, #0
 8008eb8:	d0f4      	beq.n	8008ea4 <xQueueReceiveFromISR+0x90>
 8008eba:	2800      	cmp	r0, #0
 8008ebc:	d0f2      	beq.n	8008ea4 <xQueueReceiveFromISR+0x90>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	6033      	str	r3, [r6, #0]
 8008ec2:	e7ef      	b.n	8008ea4 <xQueueReceiveFromISR+0x90>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008ec4:	6821      	ldr	r1, [r4, #0]
 8008ec6:	60e1      	str	r1, [r4, #12]
 8008ec8:	e7df      	b.n	8008e8a <xQueueReceiveFromISR+0x76>
 8008eca:	bf00      	nop

08008ecc <vQueueDelete>:
	configASSERT( pxQueue );
 8008ecc:	b170      	cbz	r0, 8008eec <vQueueDelete+0x20>
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ece:	2300      	movs	r3, #0
 8008ed0:	4911      	ldr	r1, [pc, #68]	@ (8008f18 <vQueueDelete+0x4c>)
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008ed2:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8008ed6:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008eda:	3301      	adds	r3, #1
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008edc:	4290      	cmp	r0, r2
 8008ede:	d010      	beq.n	8008f02 <vQueueDelete+0x36>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ee0:	2b08      	cmp	r3, #8
 8008ee2:	d1f6      	bne.n	8008ed2 <vQueueDelete+0x6>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008ee4:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
 8008ee8:	b14b      	cbz	r3, 8008efe <vQueueDelete+0x32>
}
 8008eea:	4770      	bx	lr
 8008eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef0:	f383 8811 	msr	BASEPRI, r3
 8008ef4:	f3bf 8f6f 	isb	sy
 8008ef8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008efc:	e7fe      	b.n	8008efc <vQueueDelete+0x30>
			vPortFree( pxQueue );
 8008efe:	f001 bab3 	b.w	800a468 <vPortFree>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008f02:	4906      	ldr	r1, [pc, #24]	@ (8008f1c <vQueueDelete+0x50>)
 8008f04:	2300      	movs	r3, #0
 8008f06:	2200      	movs	r2, #0
 8008f08:	448c      	add	ip, r1
 8008f0a:	e9cc 2300 	strd	r2, r3, [ip]
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008f0e:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d1e9      	bne.n	8008eea <vQueueDelete+0x1e>
 8008f16:	e7f2      	b.n	8008efe <vQueueDelete+0x32>
 8008f18:	24000bf4 	.word	0x24000bf4
 8008f1c:	24000bf0 	.word	0x24000bf0

08008f20 <vQueueAddToRegistry>:
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008f20:	2300      	movs	r3, #0
 8008f22:	4a0a      	ldr	r2, [pc, #40]	@ (8008f4c <vQueueAddToRegistry+0x2c>)
	{
 8008f24:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008f26:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8008f2a:	eb02 0cc3 	add.w	ip, r2, r3, lsl #3
 8008f2e:	b12c      	cbz	r4, 8008f3c <vQueueAddToRegistry+0x1c>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008f30:	3301      	adds	r3, #1
 8008f32:	2b08      	cmp	r3, #8
 8008f34:	d1f7      	bne.n	8008f26 <vQueueAddToRegistry+0x6>
	}
 8008f36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f3a:	4770      	bx	lr
 8008f3c:	f85d 4b04 	ldr.w	r4, [sp], #4
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008f40:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008f44:	f8cc 0004 	str.w	r0, [ip, #4]
	}
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop
 8008f4c:	24000bf0 	.word	0x24000bf0

08008f50 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008f50:	b570      	push	{r4, r5, r6, lr}
 8008f52:	4604      	mov	r4, r0
 8008f54:	460e      	mov	r6, r1
 8008f56:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008f58:	f001 f87c 	bl	800a054 <vPortEnterCritical>
 8008f5c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008f60:	2bff      	cmp	r3, #255	@ 0xff
 8008f62:	d102      	bne.n	8008f6a <vQueueWaitForMessageRestricted+0x1a>
 8008f64:	2300      	movs	r3, #0
 8008f66:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008f6a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008f6e:	2bff      	cmp	r3, #255	@ 0xff
 8008f70:	d102      	bne.n	8008f78 <vQueueWaitForMessageRestricted+0x28>
 8008f72:	2300      	movs	r3, #0
 8008f74:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8008f78:	f001 f88e 	bl	800a098 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008f7c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008f7e:	b123      	cbz	r3, 8008f8a <vQueueWaitForMessageRestricted+0x3a>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008f80:	4620      	mov	r0, r4
	}
 8008f82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8008f86:	f7ff ba51 	b.w	800842c <prvUnlockQueue>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008f8a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008f8e:	462a      	mov	r2, r5
 8008f90:	4631      	mov	r1, r6
 8008f92:	f000 fc31 	bl	80097f8 <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 8008f96:	4620      	mov	r0, r4
	}
 8008f98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8008f9c:	f7ff ba46 	b.w	800842c <prvUnlockQueue>

08008fa0 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fa4:	4605      	mov	r5, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008fa6:	f001 f855 	bl	800a054 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008faa:	4a34      	ldr	r2, [pc, #208]	@ (800907c <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 8008fac:	4e34      	ldr	r6, [pc, #208]	@ (8009080 <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 8008fae:	6813      	ldr	r3, [r2, #0]
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008fb4:	6833      	ldr	r3, [r6, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d031      	beq.n	800901e <prvAddNewTaskToReadyList+0x7e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008fba:	4c32      	ldr	r4, [pc, #200]	@ (8009084 <prvAddNewTaskToReadyList+0xe4>)
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008fbc:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8008fbe:	6823      	ldr	r3, [r4, #0]
 8008fc0:	b333      	cbz	r3, 8009010 <prvAddNewTaskToReadyList+0x70>
 8008fc2:	4f31      	ldr	r7, [pc, #196]	@ (8009088 <prvAddNewTaskToReadyList+0xe8>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008fc4:	4a31      	ldr	r2, [pc, #196]	@ (800908c <prvAddNewTaskToReadyList+0xec>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008fc6:	4932      	ldr	r1, [pc, #200]	@ (8009090 <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 8008fc8:	6813      	ldr	r3, [r2, #0]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008fce:	646b      	str	r3, [r5, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8008fd0:	680b      	ldr	r3, [r1, #0]
 8008fd2:	4283      	cmp	r3, r0
 8008fd4:	d200      	bcs.n	8008fd8 <prvAddNewTaskToReadyList+0x38>
 8008fd6:	6008      	str	r0, [r1, #0]
 8008fd8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008fdc:	1d29      	adds	r1, r5, #4
 8008fde:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8008fe2:	f7ff f9b1 	bl	8008348 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008fe6:	f001 f857 	bl	800a098 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008fea:	6823      	ldr	r3, [r4, #0]
 8008fec:	b173      	cbz	r3, 800900c <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008fee:	6832      	ldr	r2, [r6, #0]
 8008ff0:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8008ff2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d209      	bcs.n	800900c <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008ff8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008ffc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009000:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8009004:	f3bf 8f4f 	dsb	sy
 8009008:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800900c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009010:	6833      	ldr	r3, [r6, #0]
 8009012:	4f1d      	ldr	r7, [pc, #116]	@ (8009088 <prvAddNewTaskToReadyList+0xe8>)
 8009014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009016:	4283      	cmp	r3, r0
 8009018:	d8d4      	bhi.n	8008fc4 <prvAddNewTaskToReadyList+0x24>
					pxCurrentTCB = pxNewTCB;
 800901a:	6035      	str	r5, [r6, #0]
 800901c:	e7d2      	b.n	8008fc4 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 800901e:	6035      	str	r5, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009020:	6813      	ldr	r3, [r2, #0]
 8009022:	2b01      	cmp	r3, #1
 8009024:	d003      	beq.n	800902e <prvAddNewTaskToReadyList+0x8e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009026:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8009028:	4f17      	ldr	r7, [pc, #92]	@ (8009088 <prvAddNewTaskToReadyList+0xe8>)
 800902a:	4c16      	ldr	r4, [pc, #88]	@ (8009084 <prvAddNewTaskToReadyList+0xe4>)
 800902c:	e7ca      	b.n	8008fc4 <prvAddNewTaskToReadyList+0x24>
 800902e:	4f16      	ldr	r7, [pc, #88]	@ (8009088 <prvAddNewTaskToReadyList+0xe8>)
 8009030:	463c      	mov	r4, r7
 8009032:	f507 688c 	add.w	r8, r7, #1120	@ 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009036:	4620      	mov	r0, r4
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009038:	3414      	adds	r4, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800903a:	f7ff f975 	bl	8008328 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800903e:	45a0      	cmp	r8, r4
 8009040:	d1f9      	bne.n	8009036 <prvAddNewTaskToReadyList+0x96>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009042:	f8df 9064 	ldr.w	r9, [pc, #100]	@ 80090a8 <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 8009046:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 80090ac <prvAddNewTaskToReadyList+0x10c>
	vListInitialise( &xDelayedTaskList1 );
 800904a:	4648      	mov	r0, r9
 800904c:	4c0d      	ldr	r4, [pc, #52]	@ (8009084 <prvAddNewTaskToReadyList+0xe4>)
 800904e:	f7ff f96b 	bl	8008328 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009052:	4640      	mov	r0, r8
 8009054:	f7ff f968 	bl	8008328 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009058:	480e      	ldr	r0, [pc, #56]	@ (8009094 <prvAddNewTaskToReadyList+0xf4>)
 800905a:	f7ff f965 	bl	8008328 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800905e:	480e      	ldr	r0, [pc, #56]	@ (8009098 <prvAddNewTaskToReadyList+0xf8>)
 8009060:	f7ff f962 	bl	8008328 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009064:	480d      	ldr	r0, [pc, #52]	@ (800909c <prvAddNewTaskToReadyList+0xfc>)
 8009066:	f7ff f95f 	bl	8008328 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800906a:	4b0d      	ldr	r3, [pc, #52]	@ (80090a0 <prvAddNewTaskToReadyList+0x100>)
		prvAddTaskToReadyList( pxNewTCB );
 800906c:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
	pxDelayedTaskList = &xDelayedTaskList1;
 800906e:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009072:	4b0c      	ldr	r3, [pc, #48]	@ (80090a4 <prvAddNewTaskToReadyList+0x104>)
 8009074:	f8c3 8000 	str.w	r8, [r3]
}
 8009078:	e7a4      	b.n	8008fc4 <prvAddNewTaskToReadyList+0x24>
 800907a:	bf00      	nop
 800907c:	24000c54 	.word	0x24000c54
 8009080:	24001128 	.word	0x24001128
 8009084:	24000c48 	.word	0x24000c48
 8009088:	24000cc8 	.word	0x24000cc8
 800908c:	24000c38 	.word	0x24000c38
 8009090:	24000c4c 	.word	0x24000c4c
 8009094:	24000c84 	.word	0x24000c84
 8009098:	24000c70 	.word	0x24000c70
 800909c:	24000c58 	.word	0x24000c58
 80090a0:	24000c9c 	.word	0x24000c9c
 80090a4:	24000c98 	.word	0x24000c98
 80090a8:	24000cb4 	.word	0x24000cb4
 80090ac:	24000ca0 	.word	0x24000ca0

080090b0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80090b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80090b2:	4b15      	ldr	r3, [pc, #84]	@ (8009108 <prvAddCurrentTaskToDelayedList+0x58>)
{
 80090b4:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090b6:	4e15      	ldr	r6, [pc, #84]	@ (800910c <prvAddCurrentTaskToDelayedList+0x5c>)
{
 80090b8:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 80090ba:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090bc:	6833      	ldr	r3, [r6, #0]
 80090be:	1d18      	adds	r0, r3, #4
 80090c0:	f7ff f968 	bl	8008394 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80090c4:	1c63      	adds	r3, r4, #1
 80090c6:	d100      	bne.n	80090ca <prvAddCurrentTaskToDelayedList+0x1a>
 80090c8:	b9bf      	cbnz	r7, 80090fa <prvAddCurrentTaskToDelayedList+0x4a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80090ca:	192d      	adds	r5, r5, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80090cc:	6833      	ldr	r3, [r6, #0]
 80090ce:	605d      	str	r5, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80090d0:	d307      	bcc.n	80090e2 <prvAddCurrentTaskToDelayedList+0x32>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009110 <prvAddCurrentTaskToDelayedList+0x60>)
 80090d4:	6818      	ldr	r0, [r3, #0]
 80090d6:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80090d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090dc:	3104      	adds	r1, #4
 80090de:	f7ff b941 	b.w	8008364 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090e2:	4b0c      	ldr	r3, [pc, #48]	@ (8009114 <prvAddCurrentTaskToDelayedList+0x64>)
 80090e4:	6818      	ldr	r0, [r3, #0]
 80090e6:	6831      	ldr	r1, [r6, #0]
 80090e8:	3104      	adds	r1, #4
 80090ea:	f7ff f93b 	bl	8008364 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80090ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009118 <prvAddCurrentTaskToDelayedList+0x68>)
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	42aa      	cmp	r2, r5
 80090f4:	d900      	bls.n	80090f8 <prvAddCurrentTaskToDelayedList+0x48>
					xNextTaskUnblockTime = xTimeToWake;
 80090f6:	601d      	str	r5, [r3, #0]
}
 80090f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090fa:	6831      	ldr	r1, [r6, #0]
 80090fc:	4807      	ldr	r0, [pc, #28]	@ (800911c <prvAddCurrentTaskToDelayedList+0x6c>)
 80090fe:	3104      	adds	r1, #4
}
 8009100:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009104:	f7ff b920 	b.w	8008348 <vListInsertEnd>
 8009108:	24000c50 	.word	0x24000c50
 800910c:	24001128 	.word	0x24001128
 8009110:	24000c98 	.word	0x24000c98
 8009114:	24000c9c 	.word	0x24000c9c
 8009118:	24000c34 	.word	0x24000c34
 800911c:	24000c58 	.word	0x24000c58

08009120 <prvDeleteTCB>:
	{
 8009120:	b510      	push	{r4, lr}
 8009122:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009124:	3054      	adds	r0, #84	@ 0x54
 8009126:	f009 f83f 	bl	80121a8 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800912a:	f894 30a5 	ldrb.w	r3, [r4, #165]	@ 0xa5
 800912e:	b163      	cbz	r3, 800914a <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009130:	2b01      	cmp	r3, #1
 8009132:	d013      	beq.n	800915c <prvDeleteTCB+0x3c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009134:	2b02      	cmp	r3, #2
 8009136:	d010      	beq.n	800915a <prvDeleteTCB+0x3a>
 8009138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800913c:	f383 8811 	msr	BASEPRI, r3
 8009140:	f3bf 8f6f 	isb	sy
 8009144:	f3bf 8f4f 	dsb	sy
 8009148:	e7fe      	b.n	8009148 <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 800914a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800914c:	f001 f98c 	bl	800a468 <vPortFree>
				vPortFree( pxTCB );
 8009150:	4620      	mov	r0, r4
	}
 8009152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8009156:	f001 b987 	b.w	800a468 <vPortFree>
	}
 800915a:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 800915c:	4620      	mov	r0, r4
	}
 800915e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8009162:	f001 b981 	b.w	800a468 <vPortFree>
 8009166:	bf00      	nop

08009168 <prvIdleTask>:
{
 8009168:	4c15      	ldr	r4, [pc, #84]	@ (80091c0 <prvIdleTask+0x58>)
				taskYIELD();
 800916a:	f04f 29e0 	mov.w	r9, #3758153728	@ 0xe000e000
 800916e:	4e15      	ldr	r6, [pc, #84]	@ (80091c4 <prvIdleTask+0x5c>)
 8009170:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
 8009174:	4d14      	ldr	r5, [pc, #80]	@ (80091c8 <prvIdleTask+0x60>)
 8009176:	f8df a054 	ldr.w	sl, [pc, #84]	@ 80091cc <prvIdleTask+0x64>
{
 800917a:	b580      	push	{r7, lr}
 800917c:	e011      	b.n	80091a2 <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 800917e:	f000 ff69 	bl	800a054 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009182:	68f3      	ldr	r3, [r6, #12]
 8009184:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009186:	1d38      	adds	r0, r7, #4
 8009188:	f7ff f904 	bl	8008394 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800918c:	682b      	ldr	r3, [r5, #0]
 800918e:	3b01      	subs	r3, #1
 8009190:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009192:	6823      	ldr	r3, [r4, #0]
 8009194:	3b01      	subs	r3, #1
 8009196:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8009198:	f000 ff7e 	bl	800a098 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800919c:	4638      	mov	r0, r7
 800919e:	f7ff ffbf 	bl	8009120 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80091a2:	6823      	ldr	r3, [r4, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d1ea      	bne.n	800917e <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80091a8:	f8da 3000 	ldr.w	r3, [sl]
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d9f8      	bls.n	80091a2 <prvIdleTask+0x3a>
				taskYIELD();
 80091b0:	f8c9 8d04 	str.w	r8, [r9, #3332]	@ 0xd04
 80091b4:	f3bf 8f4f 	dsb	sy
 80091b8:	f3bf 8f6f 	isb	sy
 80091bc:	e7f1      	b.n	80091a2 <prvIdleTask+0x3a>
 80091be:	bf00      	nop
 80091c0:	24000c6c 	.word	0x24000c6c
 80091c4:	24000c70 	.word	0x24000c70
 80091c8:	24000c54 	.word	0x24000c54
 80091cc:	24000cc8 	.word	0x24000cc8

080091d0 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80091d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80091d6:	0095      	lsls	r5, r2, #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80091d8:	4606      	mov	r6, r0
 80091da:	4689      	mov	r9, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80091dc:	462a      	mov	r2, r5
 80091de:	21a5      	movs	r1, #165	@ 0xa5
 80091e0:	6b20      	ldr	r0, [r4, #48]	@ 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80091e2:	461f      	mov	r7, r3
 80091e4:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80091e8:	3d04      	subs	r5, #4
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80091ea:	f008 ffc4 	bl	8012176 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80091ee:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80091f0:	441d      	add	r5, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80091f2:	f025 0507 	bic.w	r5, r5, #7
	if( pcName != NULL )
 80091f6:	f1b9 0f00 	cmp.w	r9, #0
 80091fa:	d044      	beq.n	8009286 <prvInitialiseNewTask.constprop.0+0xb6>
 80091fc:	f109 3cff 	add.w	ip, r9, #4294967295
 8009200:	f104 0333 	add.w	r3, r4, #51	@ 0x33
 8009204:	f109 090f 	add.w	r9, r9, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009208:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 800920c:	f803 2f01 	strb.w	r2, [r3, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8009210:	b10a      	cbz	r2, 8009216 <prvInitialiseNewTask.constprop.0+0x46>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009212:	45cc      	cmp	ip, r9
 8009214:	d1f8      	bne.n	8009208 <prvInitialiseNewTask.constprop.0+0x38>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009216:	2300      	movs	r3, #0
 8009218:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800921c:	9b08      	ldr	r3, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 800921e:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009222:	1d20      	adds	r0, r4, #4
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009224:	2b37      	cmp	r3, #55	@ 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8009226:	f8c4 a050 	str.w	sl, [r4, #80]	@ 0x50
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800922a:	bf28      	it	cs
 800922c:	2337      	movcs	r3, #55	@ 0x37
 800922e:	4699      	mov	r9, r3
	pxNewTCB->uxPriority = uxPriority;
 8009230:	62e3      	str	r3, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8009232:	64e3      	str	r3, [r4, #76]	@ 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009234:	f7ff f884 	bl	8008340 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009238:	f104 0018 	add.w	r0, r4, #24
 800923c:	f7ff f880 	bl	8008340 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009240:	f1c9 0338 	rsb	r3, r9, #56	@ 0x38
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009244:	4651      	mov	r1, sl
 8009246:	224c      	movs	r2, #76	@ 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009248:	61a3      	str	r3, [r4, #24]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800924a:	f104 0054 	add.w	r0, r4, #84	@ 0x54
		pxNewTCB->ulNotifiedValue = 0;
 800924e:	f8c4 a0a0 	str.w	sl, [r4, #160]	@ 0xa0
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009252:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009254:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009256:	f884 a0a4 	strb.w	sl, [r4, #164]	@ 0xa4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800925a:	f008 ff8c 	bl	8012176 <memset>
 800925e:	4b0b      	ldr	r3, [pc, #44]	@ (800928c <prvInitialiseNewTask.constprop.0+0xbc>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009260:	4628      	mov	r0, r5
 8009262:	463a      	mov	r2, r7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009264:	f103 0568 	add.w	r5, r3, #104	@ 0x68
 8009268:	65a3      	str	r3, [r4, #88]	@ 0x58
 800926a:	33d0      	adds	r3, #208	@ 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800926c:	4631      	mov	r1, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800926e:	65e5      	str	r5, [r4, #92]	@ 0x5c
 8009270:	6623      	str	r3, [r4, #96]	@ 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009272:	f000 fec1 	bl	8009ff8 <pxPortInitialiseStack>
 8009276:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8009278:	f1b8 0f00 	cmp.w	r8, #0
 800927c:	d001      	beq.n	8009282 <prvInitialiseNewTask.constprop.0+0xb2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800927e:	f8c8 4000 	str.w	r4, [r8]
}
 8009282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009286:	f884 9034 	strb.w	r9, [r4, #52]	@ 0x34
 800928a:	e7c7      	b.n	800921c <prvInitialiseNewTask.constprop.0+0x4c>
 800928c:	2400baac 	.word	0x2400baac

08009290 <xTaskCreateStatic>:
	{
 8009290:	b530      	push	{r4, r5, lr}
 8009292:	b087      	sub	sp, #28
 8009294:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8009296:	b1c4      	cbz	r4, 80092ca <xTaskCreateStatic+0x3a>
		configASSERT( pxTaskBuffer != NULL );
 8009298:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800929a:	b16d      	cbz	r5, 80092b8 <xTaskCreateStatic+0x28>
			volatile size_t xSize = sizeof( StaticTask_t );
 800929c:	25a8      	movs	r5, #168	@ 0xa8
 800929e:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80092a0:	9d05      	ldr	r5, [sp, #20]
 80092a2:	2da8      	cmp	r5, #168	@ 0xa8
 80092a4:	d01a      	beq.n	80092dc <xTaskCreateStatic+0x4c>
 80092a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092aa:	f383 8811 	msr	BASEPRI, r3
 80092ae:	f3bf 8f6f 	isb	sy
 80092b2:	f3bf 8f4f 	dsb	sy
 80092b6:	e7fe      	b.n	80092b6 <xTaskCreateStatic+0x26>
 80092b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092bc:	f383 8811 	msr	BASEPRI, r3
 80092c0:	f3bf 8f6f 	isb	sy
 80092c4:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80092c8:	e7fe      	b.n	80092c8 <xTaskCreateStatic+0x38>
 80092ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ce:	f383 8811 	msr	BASEPRI, r3
 80092d2:	f3bf 8f6f 	isb	sy
 80092d6:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80092da:	e7fe      	b.n	80092da <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80092dc:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80092de:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80092e0:	2402      	movs	r4, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80092e2:	9502      	str	r5, [sp, #8]
 80092e4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80092e6:	9500      	str	r5, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80092e8:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80092ea:	f885 40a5 	strb.w	r4, [r5, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80092ee:	ac04      	add	r4, sp, #16
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80092f0:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80092f2:	9401      	str	r4, [sp, #4]
 80092f4:	f7ff ff6c 	bl	80091d0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80092f8:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80092fa:	f7ff fe51 	bl	8008fa0 <prvAddNewTaskToReadyList>
	}
 80092fe:	9804      	ldr	r0, [sp, #16]
 8009300:	b007      	add	sp, #28
 8009302:	bd30      	pop	{r4, r5, pc}

08009304 <xTaskCreate>:
	{
 8009304:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009308:	4607      	mov	r7, r0
 800930a:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800930c:	0090      	lsls	r0, r2, #2
	{
 800930e:	4615      	mov	r5, r2
 8009310:	4688      	mov	r8, r1
 8009312:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009314:	f001 f812 	bl	800a33c <pvPortMalloc>
			if( pxStack != NULL )
 8009318:	b1f0      	cbz	r0, 8009358 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800931a:	4604      	mov	r4, r0
 800931c:	20a8      	movs	r0, #168	@ 0xa8
 800931e:	f001 f80d 	bl	800a33c <pvPortMalloc>
				if( pxNewTCB != NULL )
 8009322:	4606      	mov	r6, r0
 8009324:	b1a8      	cbz	r0, 8009352 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 8009326:	6304      	str	r4, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009328:	2400      	movs	r4, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800932a:	464b      	mov	r3, r9
 800932c:	462a      	mov	r2, r5
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800932e:	f886 40a5 	strb.w	r4, [r6, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009332:	4641      	mov	r1, r8
 8009334:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8009336:	4638      	mov	r0, r7
 8009338:	9602      	str	r6, [sp, #8]
 800933a:	9401      	str	r4, [sp, #4]
 800933c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800933e:	9400      	str	r4, [sp, #0]
 8009340:	f7ff ff46 	bl	80091d0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009344:	4630      	mov	r0, r6
 8009346:	f7ff fe2b 	bl	8008fa0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800934a:	2001      	movs	r0, #1
	}
 800934c:	b005      	add	sp, #20
 800934e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8009352:	4620      	mov	r0, r4
 8009354:	f001 f888 	bl	800a468 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009358:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800935c:	b005      	add	sp, #20
 800935e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009362:	bf00      	nop

08009364 <vTaskStartScheduler>:
{
 8009364:	b510      	push	{r4, lr}
 8009366:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009368:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800936a:	aa07      	add	r2, sp, #28
 800936c:	a906      	add	r1, sp, #24
 800936e:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009370:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009374:	f7fe ffba 	bl	80082ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009378:	4623      	mov	r3, r4
 800937a:	9a07      	ldr	r2, [sp, #28]
 800937c:	9400      	str	r4, [sp, #0]
 800937e:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8009382:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8009386:	4918      	ldr	r1, [pc, #96]	@ (80093e8 <vTaskStartScheduler+0x84>)
 8009388:	4818      	ldr	r0, [pc, #96]	@ (80093ec <vTaskStartScheduler+0x88>)
 800938a:	f7ff ff81 	bl	8009290 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800938e:	b170      	cbz	r0, 80093ae <vTaskStartScheduler+0x4a>
			xReturn = xTimerCreateTimerTask();
 8009390:	f000 fc16 	bl	8009bc0 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8009394:	2801      	cmp	r0, #1
 8009396:	d00c      	beq.n	80093b2 <vTaskStartScheduler+0x4e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009398:	3001      	adds	r0, #1
 800939a:	d108      	bne.n	80093ae <vTaskStartScheduler+0x4a>
 800939c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a0:	f383 8811 	msr	BASEPRI, r3
 80093a4:	f3bf 8f6f 	isb	sy
 80093a8:	f3bf 8f4f 	dsb	sy
 80093ac:	e7fe      	b.n	80093ac <vTaskStartScheduler+0x48>
}
 80093ae:	b008      	add	sp, #32
 80093b0:	bd10      	pop	{r4, pc}
 80093b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b6:	f383 8811 	msr	BASEPRI, r3
 80093ba:	f3bf 8f6f 	isb	sy
 80093be:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80093c2:	4b0b      	ldr	r3, [pc, #44]	@ (80093f0 <vTaskStartScheduler+0x8c>)
 80093c4:	4a0b      	ldr	r2, [pc, #44]	@ (80093f4 <vTaskStartScheduler+0x90>)
 80093c6:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80093c8:	490b      	ldr	r1, [pc, #44]	@ (80093f8 <vTaskStartScheduler+0x94>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80093ca:	3354      	adds	r3, #84	@ 0x54
 80093cc:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80093ce:	f04f 33ff 	mov.w	r3, #4294967295
		xSchedulerRunning = pdTRUE;
 80093d2:	4a0a      	ldr	r2, [pc, #40]	@ (80093fc <vTaskStartScheduler+0x98>)
		xNextTaskUnblockTime = portMAX_DELAY;
 80093d4:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80093d6:	4b0a      	ldr	r3, [pc, #40]	@ (8009400 <vTaskStartScheduler+0x9c>)
		xSchedulerRunning = pdTRUE;
 80093d8:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80093da:	601c      	str	r4, [r3, #0]
}
 80093dc:	b008      	add	sp, #32
 80093de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 80093e2:	f000 bec9 	b.w	800a178 <xPortStartScheduler>
 80093e6:	bf00      	nop
 80093e8:	08013874 	.word	0x08013874
 80093ec:	08009169 	.word	0x08009169
 80093f0:	24001128 	.word	0x24001128
 80093f4:	24000040 	.word	0x24000040
 80093f8:	24000c34 	.word	0x24000c34
 80093fc:	24000c48 	.word	0x24000c48
 8009400:	24000c50 	.word	0x24000c50

08009404 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8009404:	4a02      	ldr	r2, [pc, #8]	@ (8009410 <vTaskSuspendAll+0xc>)
 8009406:	6813      	ldr	r3, [r2, #0]
 8009408:	3301      	adds	r3, #1
 800940a:	6013      	str	r3, [r2, #0]
}
 800940c:	4770      	bx	lr
 800940e:	bf00      	nop
 8009410:	24000c30 	.word	0x24000c30

08009414 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8009414:	4b01      	ldr	r3, [pc, #4]	@ (800941c <xTaskGetTickCount+0x8>)
 8009416:	6818      	ldr	r0, [r3, #0]
}
 8009418:	4770      	bx	lr
 800941a:	bf00      	nop
 800941c:	24000c50 	.word	0x24000c50

08009420 <xTaskGetTickCountFromISR>:
{
 8009420:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009422:	f000 ff33 	bl	800a28c <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8009426:	4b01      	ldr	r3, [pc, #4]	@ (800942c <xTaskGetTickCountFromISR+0xc>)
 8009428:	6818      	ldr	r0, [r3, #0]
}
 800942a:	bd08      	pop	{r3, pc}
 800942c:	24000c50 	.word	0x24000c50

08009430 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009430:	4b4f      	ldr	r3, [pc, #316]	@ (8009570 <xTaskIncrementTick+0x140>)
 8009432:	681b      	ldr	r3, [r3, #0]
{
 8009434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009438:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800943a:	2b00      	cmp	r3, #0
 800943c:	d145      	bne.n	80094ca <xTaskIncrementTick+0x9a>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800943e:	4b4d      	ldr	r3, [pc, #308]	@ (8009574 <xTaskIncrementTick+0x144>)
 8009440:	681e      	ldr	r6, [r3, #0]
 8009442:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8009444:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009446:	2e00      	cmp	r6, #0
 8009448:	d048      	beq.n	80094dc <xTaskIncrementTick+0xac>
 800944a:	4b4b      	ldr	r3, [pc, #300]	@ (8009578 <xTaskIncrementTick+0x148>)
 800944c:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 800944e:	9b01      	ldr	r3, [sp, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	429e      	cmp	r6, r3
 8009454:	d34f      	bcc.n	80094f6 <xTaskIncrementTick+0xc6>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009456:	4f49      	ldr	r7, [pc, #292]	@ (800957c <xTaskIncrementTick+0x14c>)
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	681d      	ldr	r5, [r3, #0]
 800945c:	2d00      	cmp	r5, #0
 800945e:	d076      	beq.n	800954e <xTaskIncrementTick+0x11e>
BaseType_t xSwitchRequired = pdFALSE;
 8009460:	2500      	movs	r5, #0
 8009462:	f8df 912c 	ldr.w	r9, [pc, #300]	@ 8009590 <xTaskIncrementTick+0x160>
 8009466:	f8df a12c 	ldr.w	sl, [pc, #300]	@ 8009594 <xTaskIncrementTick+0x164>
					prvAddTaskToReadyList( pxTCB );
 800946a:	f8df 812c 	ldr.w	r8, [pc, #300]	@ 8009598 <xTaskIncrementTick+0x168>
 800946e:	e020      	b.n	80094b2 <xTaskIncrementTick+0x82>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009470:	f7fe ff90 	bl	8008394 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009474:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009476:	f104 0018 	add.w	r0, r4, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800947a:	b10b      	cbz	r3, 8009480 <xTaskIncrementTick+0x50>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800947c:	f7fe ff8a 	bl	8008394 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009480:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8009482:	4659      	mov	r1, fp
 8009484:	f8d8 3000 	ldr.w	r3, [r8]
 8009488:	4298      	cmp	r0, r3
 800948a:	d901      	bls.n	8009490 <xTaskIncrementTick+0x60>
 800948c:	f8c8 0000 	str.w	r0, [r8]
 8009490:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009494:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8009498:	f7fe ff56 	bl	8008348 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800949c:	f8da 3000 	ldr.w	r3, [sl]
 80094a0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80094a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 80094a4:	429a      	cmp	r2, r3
 80094a6:	bf28      	it	cs
 80094a8:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d051      	beq.n	8009556 <xTaskIncrementTick+0x126>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	68db      	ldr	r3, [r3, #12]
 80094b6:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80094b8:	6863      	ldr	r3, [r4, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094ba:	f104 0b04 	add.w	fp, r4, #4
					if( xConstTickCount < xItemValue )
 80094be:	429e      	cmp	r6, r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094c0:	4658      	mov	r0, fp
					if( xConstTickCount < xItemValue )
 80094c2:	d2d5      	bcs.n	8009470 <xTaskIncrementTick+0x40>
						xNextTaskUnblockTime = xItemValue;
 80094c4:	9a01      	ldr	r2, [sp, #4]
 80094c6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80094c8:	e01a      	b.n	8009500 <xTaskIncrementTick+0xd0>
		++xPendedTicks;
 80094ca:	4a2d      	ldr	r2, [pc, #180]	@ (8009580 <xTaskIncrementTick+0x150>)
BaseType_t xSwitchRequired = pdFALSE;
 80094cc:	2500      	movs	r5, #0
		++xPendedTicks;
 80094ce:	6813      	ldr	r3, [r2, #0]
}
 80094d0:	4628      	mov	r0, r5
		++xPendedTicks;
 80094d2:	3301      	adds	r3, #1
 80094d4:	6013      	str	r3, [r2, #0]
}
 80094d6:	b003      	add	sp, #12
 80094d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 80094dc:	4b27      	ldr	r3, [pc, #156]	@ (800957c <xTaskIncrementTick+0x14c>)
 80094de:	681a      	ldr	r2, [r3, #0]
 80094e0:	6812      	ldr	r2, [r2, #0]
 80094e2:	b30a      	cbz	r2, 8009528 <xTaskIncrementTick+0xf8>
 80094e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094e8:	f383 8811 	msr	BASEPRI, r3
 80094ec:	f3bf 8f6f 	isb	sy
 80094f0:	f3bf 8f4f 	dsb	sy
 80094f4:	e7fe      	b.n	80094f4 <xTaskIncrementTick+0xc4>
BaseType_t xSwitchRequired = pdFALSE;
 80094f6:	2500      	movs	r5, #0
 80094f8:	f8df 9094 	ldr.w	r9, [pc, #148]	@ 8009590 <xTaskIncrementTick+0x160>
 80094fc:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8009594 <xTaskIncrementTick+0x164>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009500:	f8da 3000 	ldr.w	r3, [sl]
			if( xYieldPending != pdFALSE )
 8009504:	491f      	ldr	r1, [pc, #124]	@ (8009584 <xTaskIncrementTick+0x154>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009508:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800950c:	009b      	lsls	r3, r3, #2
 800950e:	f859 2003 	ldr.w	r2, [r9, r3]
			if( xYieldPending != pdFALSE )
 8009512:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 8009514:	2a02      	cmp	r2, #2
 8009516:	bf28      	it	cs
 8009518:	2501      	movcs	r5, #1
				xSwitchRequired = pdTRUE;
 800951a:	2b00      	cmp	r3, #0
 800951c:	bf18      	it	ne
 800951e:	2501      	movne	r5, #1
}
 8009520:	4628      	mov	r0, r5
 8009522:	b003      	add	sp, #12
 8009524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8009528:	4a17      	ldr	r2, [pc, #92]	@ (8009588 <xTaskIncrementTick+0x158>)
 800952a:	6818      	ldr	r0, [r3, #0]
 800952c:	6811      	ldr	r1, [r2, #0]
 800952e:	6019      	str	r1, [r3, #0]
 8009530:	4916      	ldr	r1, [pc, #88]	@ (800958c <xTaskIncrementTick+0x15c>)
 8009532:	6010      	str	r0, [r2, #0]
 8009534:	680a      	ldr	r2, [r1, #0]
 8009536:	3201      	adds	r2, #1
 8009538:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	6812      	ldr	r2, [r2, #0]
 800953e:	b97a      	cbnz	r2, 8009560 <xTaskIncrementTick+0x130>
		xNextTaskUnblockTime = portMAX_DELAY;
 8009540:	4b0d      	ldr	r3, [pc, #52]	@ (8009578 <xTaskIncrementTick+0x148>)
 8009542:	461a      	mov	r2, r3
 8009544:	9301      	str	r3, [sp, #4]
 8009546:	f04f 33ff 	mov.w	r3, #4294967295
 800954a:	6013      	str	r3, [r2, #0]
 800954c:	e77f      	b.n	800944e <xTaskIncrementTick+0x1e>
 800954e:	f8df 9040 	ldr.w	r9, [pc, #64]	@ 8009590 <xTaskIncrementTick+0x160>
 8009552:	f8df a040 	ldr.w	sl, [pc, #64]	@ 8009594 <xTaskIncrementTick+0x164>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009556:	f04f 33ff 	mov.w	r3, #4294967295
 800955a:	9a01      	ldr	r2, [sp, #4]
 800955c:	6013      	str	r3, [r2, #0]
					break;
 800955e:	e7cf      	b.n	8009500 <xTaskIncrementTick+0xd0>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009560:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009562:	4a05      	ldr	r2, [pc, #20]	@ (8009578 <xTaskIncrementTick+0x148>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009564:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009566:	9201      	str	r2, [sp, #4]
 8009568:	68db      	ldr	r3, [r3, #12]
 800956a:	685b      	ldr	r3, [r3, #4]
 800956c:	6013      	str	r3, [r2, #0]
}
 800956e:	e76e      	b.n	800944e <xTaskIncrementTick+0x1e>
 8009570:	24000c30 	.word	0x24000c30
 8009574:	24000c50 	.word	0x24000c50
 8009578:	24000c34 	.word	0x24000c34
 800957c:	24000c9c 	.word	0x24000c9c
 8009580:	24000c44 	.word	0x24000c44
 8009584:	24000c40 	.word	0x24000c40
 8009588:	24000c98 	.word	0x24000c98
 800958c:	24000c3c 	.word	0x24000c3c
 8009590:	24000cc8 	.word	0x24000cc8
 8009594:	24001128 	.word	0x24001128
 8009598:	24000c4c 	.word	0x24000c4c

0800959c <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 800959c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	taskENTER_CRITICAL();
 80095a0:	f000 fd58 	bl	800a054 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80095a4:	4b37      	ldr	r3, [pc, #220]	@ (8009684 <xTaskResumeAll.part.0+0xe8>)
 80095a6:	681a      	ldr	r2, [r3, #0]
 80095a8:	3a01      	subs	r2, #1
 80095aa:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d159      	bne.n	8009666 <xTaskResumeAll.part.0+0xca>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80095b2:	4b35      	ldr	r3, [pc, #212]	@ (8009688 <xTaskResumeAll.part.0+0xec>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d055      	beq.n	8009666 <xTaskResumeAll.part.0+0xca>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80095ba:	4d34      	ldr	r5, [pc, #208]	@ (800968c <xTaskResumeAll.part.0+0xf0>)
 80095bc:	682b      	ldr	r3, [r5, #0]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d05c      	beq.n	800967c <xTaskResumeAll.part.0+0xe0>
 80095c2:	4e33      	ldr	r6, [pc, #204]	@ (8009690 <xTaskResumeAll.part.0+0xf4>)
						xYieldPending = pdTRUE;
 80095c4:	f04f 0a01 	mov.w	sl, #1
 80095c8:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 80096a4 <xTaskResumeAll.part.0+0x108>
 80095cc:	4f31      	ldr	r7, [pc, #196]	@ (8009694 <xTaskResumeAll.part.0+0xf8>)
 80095ce:	f8df 90d8 	ldr.w	r9, [pc, #216]	@ 80096a8 <xTaskResumeAll.part.0+0x10c>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095d2:	68eb      	ldr	r3, [r5, #12]
 80095d4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095d6:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80095da:	f104 0018 	add.w	r0, r4, #24
 80095de:	f7fe fed9 	bl	8008394 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095e2:	4658      	mov	r0, fp
 80095e4:	f7fe fed6 	bl	8008394 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80095e8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80095ea:	6832      	ldr	r2, [r6, #0]
 80095ec:	4659      	mov	r1, fp
 80095ee:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80095f2:	4293      	cmp	r3, r2
 80095f4:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 80095f8:	d900      	bls.n	80095fc <xTaskResumeAll.part.0+0x60>
 80095fa:	6033      	str	r3, [r6, #0]
 80095fc:	f7fe fea4 	bl	8008348 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009606:	429a      	cmp	r2, r3
 8009608:	d301      	bcc.n	800960e <xTaskResumeAll.part.0+0x72>
						xYieldPending = pdTRUE;
 800960a:	f8c9 a000 	str.w	sl, [r9]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800960e:	682b      	ldr	r3, [r5, #0]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d1de      	bne.n	80095d2 <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009614:	4b20      	ldr	r3, [pc, #128]	@ (8009698 <xTaskResumeAll.part.0+0xfc>)
 8009616:	681a      	ldr	r2, [r3, #0]
 8009618:	6812      	ldr	r2, [r2, #0]
 800961a:	b352      	cbz	r2, 8009672 <xTaskResumeAll.part.0+0xd6>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800961c:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800961e:	4b1f      	ldr	r3, [pc, #124]	@ (800969c <xTaskResumeAll.part.0+0x100>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009620:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009622:	68d2      	ldr	r2, [r2, #12]
 8009624:	6852      	ldr	r2, [r2, #4]
 8009626:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009628:	4e1d      	ldr	r6, [pc, #116]	@ (80096a0 <xTaskResumeAll.part.0+0x104>)
 800962a:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800962c:	b144      	cbz	r4, 8009640 <xTaskResumeAll.part.0+0xa4>
								xYieldPending = pdTRUE;
 800962e:	2501      	movs	r5, #1
							if( xTaskIncrementTick() != pdFALSE )
 8009630:	f7ff fefe 	bl	8009430 <xTaskIncrementTick>
 8009634:	b108      	cbz	r0, 800963a <xTaskResumeAll.part.0+0x9e>
								xYieldPending = pdTRUE;
 8009636:	f8c9 5000 	str.w	r5, [r9]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800963a:	3c01      	subs	r4, #1
 800963c:	d1f8      	bne.n	8009630 <xTaskResumeAll.part.0+0x94>
						xPendedTicks = 0;
 800963e:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8009640:	f8d9 3000 	ldr.w	r3, [r9]
 8009644:	b17b      	cbz	r3, 8009666 <xTaskResumeAll.part.0+0xca>
					taskYIELD_IF_USING_PREEMPTION();
 8009646:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800964a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800964e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8009652:	f3bf 8f4f 	dsb	sy
 8009656:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800965a:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 800965c:	f000 fd1c 	bl	800a098 <vPortExitCritical>
}
 8009660:	4620      	mov	r0, r4
 8009662:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 8009666:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8009668:	f000 fd16 	bl	800a098 <vPortExitCritical>
}
 800966c:	4620      	mov	r0, r4
 800966e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xNextTaskUnblockTime = portMAX_DELAY;
 8009672:	4b0a      	ldr	r3, [pc, #40]	@ (800969c <xTaskResumeAll.part.0+0x100>)
 8009674:	f04f 32ff 	mov.w	r2, #4294967295
 8009678:	601a      	str	r2, [r3, #0]
 800967a:	e7d5      	b.n	8009628 <xTaskResumeAll.part.0+0x8c>
 800967c:	f8df 9028 	ldr.w	r9, [pc, #40]	@ 80096a8 <xTaskResumeAll.part.0+0x10c>
 8009680:	e7d2      	b.n	8009628 <xTaskResumeAll.part.0+0x8c>
 8009682:	bf00      	nop
 8009684:	24000c30 	.word	0x24000c30
 8009688:	24000c54 	.word	0x24000c54
 800968c:	24000c84 	.word	0x24000c84
 8009690:	24000c4c 	.word	0x24000c4c
 8009694:	24001128 	.word	0x24001128
 8009698:	24000c9c 	.word	0x24000c9c
 800969c:	24000c34 	.word	0x24000c34
 80096a0:	24000c44 	.word	0x24000c44
 80096a4:	24000cc8 	.word	0x24000cc8
 80096a8:	24000c40 	.word	0x24000c40

080096ac <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80096ac:	4b06      	ldr	r3, [pc, #24]	@ (80096c8 <xTaskResumeAll+0x1c>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	b943      	cbnz	r3, 80096c4 <xTaskResumeAll+0x18>
 80096b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b6:	f383 8811 	msr	BASEPRI, r3
 80096ba:	f3bf 8f6f 	isb	sy
 80096be:	f3bf 8f4f 	dsb	sy
 80096c2:	e7fe      	b.n	80096c2 <xTaskResumeAll+0x16>
 80096c4:	f7ff bf6a 	b.w	800959c <xTaskResumeAll.part.0>
 80096c8:	24000c30 	.word	0x24000c30

080096cc <vTaskDelay>:
	{
 80096cc:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80096ce:	b950      	cbnz	r0, 80096e6 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 80096d0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80096d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096d8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80096dc:	f3bf 8f4f 	dsb	sy
 80096e0:	f3bf 8f6f 	isb	sy
	}
 80096e4:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80096e6:	4c10      	ldr	r4, [pc, #64]	@ (8009728 <vTaskDelay+0x5c>)
 80096e8:	6821      	ldr	r1, [r4, #0]
 80096ea:	b141      	cbz	r1, 80096fe <vTaskDelay+0x32>
 80096ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f0:	f383 8811 	msr	BASEPRI, r3
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	e7fe      	b.n	80096fc <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 80096fe:	6823      	ldr	r3, [r4, #0]
 8009700:	3301      	adds	r3, #1
 8009702:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009704:	f7ff fcd4 	bl	80090b0 <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 8009708:	6823      	ldr	r3, [r4, #0]
 800970a:	b943      	cbnz	r3, 800971e <vTaskDelay+0x52>
 800970c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009710:	f383 8811 	msr	BASEPRI, r3
 8009714:	f3bf 8f6f 	isb	sy
 8009718:	f3bf 8f4f 	dsb	sy
 800971c:	e7fe      	b.n	800971c <vTaskDelay+0x50>
 800971e:	f7ff ff3d 	bl	800959c <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8009722:	2800      	cmp	r0, #0
 8009724:	d0d4      	beq.n	80096d0 <vTaskDelay+0x4>
	}
 8009726:	bd10      	pop	{r4, pc}
 8009728:	24000c30 	.word	0x24000c30

0800972c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800972c:	4b1f      	ldr	r3, [pc, #124]	@ (80097ac <vTaskSwitchContext+0x80>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	b11b      	cbz	r3, 800973a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8009732:	4b1f      	ldr	r3, [pc, #124]	@ (80097b0 <vTaskSwitchContext+0x84>)
 8009734:	2201      	movs	r2, #1
 8009736:	601a      	str	r2, [r3, #0]
 8009738:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800973a:	4a1d      	ldr	r2, [pc, #116]	@ (80097b0 <vTaskSwitchContext+0x84>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800973c:	491d      	ldr	r1, [pc, #116]	@ (80097b4 <vTaskSwitchContext+0x88>)
{
 800973e:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009740:	4c1d      	ldr	r4, [pc, #116]	@ (80097b8 <vTaskSwitchContext+0x8c>)
		xYieldPending = pdFALSE;
 8009742:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009744:	6823      	ldr	r3, [r4, #0]
 8009746:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800974a:	0098      	lsls	r0, r3, #2
 800974c:	0092      	lsls	r2, r2, #2
 800974e:	588a      	ldr	r2, [r1, r2]
 8009750:	b942      	cbnz	r2, 8009764 <vTaskSwitchContext+0x38>
 8009752:	b1f3      	cbz	r3, 8009792 <vTaskSwitchContext+0x66>
 8009754:	3b01      	subs	r3, #1
 8009756:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800975a:	0098      	lsls	r0, r3, #2
 800975c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8009760:	2a00      	cmp	r2, #0
 8009762:	d0f6      	beq.n	8009752 <vTaskSwitchContext+0x26>
 8009764:	4418      	add	r0, r3
 8009766:	eb01 0c80 	add.w	ip, r1, r0, lsl #2
 800976a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800976e:	4662      	mov	r2, ip
 8009770:	6849      	ldr	r1, [r1, #4]
 8009772:	3208      	adds	r2, #8
 8009774:	4291      	cmp	r1, r2
 8009776:	f8cc 1004 	str.w	r1, [ip, #4]
 800977a:	d013      	beq.n	80097a4 <vTaskSwitchContext+0x78>
 800977c:	4a0f      	ldr	r2, [pc, #60]	@ (80097bc <vTaskSwitchContext+0x90>)
 800977e:	68c8      	ldr	r0, [r1, #12]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009780:	490f      	ldr	r1, [pc, #60]	@ (80097c0 <vTaskSwitchContext+0x94>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009782:	6010      	str	r0, [r2, #0]
 8009784:	6023      	str	r3, [r4, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009786:	6813      	ldr	r3, [r2, #0]
}
 8009788:	f85d 4b04 	ldr.w	r4, [sp], #4
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800978c:	3354      	adds	r3, #84	@ 0x54
 800978e:	600b      	str	r3, [r1, #0]
}
 8009790:	4770      	bx	lr
 8009792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009796:	f383 8811 	msr	BASEPRI, r3
 800979a:	f3bf 8f6f 	isb	sy
 800979e:	f3bf 8f4f 	dsb	sy
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097a2:	e7fe      	b.n	80097a2 <vTaskSwitchContext+0x76>
 80097a4:	6849      	ldr	r1, [r1, #4]
 80097a6:	f8cc 1004 	str.w	r1, [ip, #4]
 80097aa:	e7e7      	b.n	800977c <vTaskSwitchContext+0x50>
 80097ac:	24000c30 	.word	0x24000c30
 80097b0:	24000c40 	.word	0x24000c40
 80097b4:	24000cc8 	.word	0x24000cc8
 80097b8:	24000c4c 	.word	0x24000c4c
 80097bc:	24001128 	.word	0x24001128
 80097c0:	24000040 	.word	0x24000040

080097c4 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80097c4:	b160      	cbz	r0, 80097e0 <vTaskPlaceOnEventList+0x1c>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80097c6:	4b0b      	ldr	r3, [pc, #44]	@ (80097f4 <vTaskPlaceOnEventList+0x30>)
{
 80097c8:	b510      	push	{r4, lr}
 80097ca:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80097cc:	6819      	ldr	r1, [r3, #0]
 80097ce:	3118      	adds	r1, #24
 80097d0:	f7fe fdc8 	bl	8008364 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80097d4:	4620      	mov	r0, r4
 80097d6:	2101      	movs	r1, #1
}
 80097d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80097dc:	f7ff bc68 	b.w	80090b0 <prvAddCurrentTaskToDelayedList>
 80097e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e4:	f383 8811 	msr	BASEPRI, r3
 80097e8:	f3bf 8f6f 	isb	sy
 80097ec:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 80097f0:	e7fe      	b.n	80097f0 <vTaskPlaceOnEventList+0x2c>
 80097f2:	bf00      	nop
 80097f4:	24001128 	.word	0x24001128

080097f8 <vTaskPlaceOnEventListRestricted>:
	{
 80097f8:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 80097fa:	b180      	cbz	r0, 800981e <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80097fc:	4b0c      	ldr	r3, [pc, #48]	@ (8009830 <vTaskPlaceOnEventListRestricted+0x38>)
 80097fe:	460d      	mov	r5, r1
 8009800:	4614      	mov	r4, r2
 8009802:	6819      	ldr	r1, [r3, #0]
 8009804:	3118      	adds	r1, #24
 8009806:	f7fe fd9f 	bl	8008348 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 800980a:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800980c:	4621      	mov	r1, r4
 800980e:	bf0c      	ite	eq
 8009810:	4628      	moveq	r0, r5
 8009812:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8009816:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800981a:	f7ff bc49 	b.w	80090b0 <prvAddCurrentTaskToDelayedList>
 800981e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009822:	f383 8811 	msr	BASEPRI, r3
 8009826:	f3bf 8f6f 	isb	sy
 800982a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 800982e:	e7fe      	b.n	800982e <vTaskPlaceOnEventListRestricted+0x36>
 8009830:	24001128 	.word	0x24001128

08009834 <xTaskRemoveFromEventList>:
{
 8009834:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009836:	68c3      	ldr	r3, [r0, #12]
 8009838:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800983a:	b34c      	cbz	r4, 8009890 <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800983c:	f104 0518 	add.w	r5, r4, #24
 8009840:	4628      	mov	r0, r5
 8009842:	f7fe fda7 	bl	8008394 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009846:	4b18      	ldr	r3, [pc, #96]	@ (80098a8 <xTaskRemoveFromEventList+0x74>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	b173      	cbz	r3, 800986a <xTaskRemoveFromEventList+0x36>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800984c:	4629      	mov	r1, r5
 800984e:	4817      	ldr	r0, [pc, #92]	@ (80098ac <xTaskRemoveFromEventList+0x78>)
 8009850:	f7fe fd7a 	bl	8008348 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009854:	4b16      	ldr	r3, [pc, #88]	@ (80098b0 <xTaskRemoveFromEventList+0x7c>)
 8009856:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800985c:	429a      	cmp	r2, r3
 800985e:	d920      	bls.n	80098a2 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 8009860:	2301      	movs	r3, #1
 8009862:	4a14      	ldr	r2, [pc, #80]	@ (80098b4 <xTaskRemoveFromEventList+0x80>)
		xReturn = pdTRUE;
 8009864:	4618      	mov	r0, r3
		xYieldPending = pdTRUE;
 8009866:	6013      	str	r3, [r2, #0]
}
 8009868:	bd38      	pop	{r3, r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800986a:	1d25      	adds	r5, r4, #4
 800986c:	4628      	mov	r0, r5
 800986e:	f7fe fd91 	bl	8008394 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009872:	4b11      	ldr	r3, [pc, #68]	@ (80098b8 <xTaskRemoveFromEventList+0x84>)
 8009874:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8009876:	681a      	ldr	r2, [r3, #0]
 8009878:	4290      	cmp	r0, r2
 800987a:	d900      	bls.n	800987e <xTaskRemoveFromEventList+0x4a>
 800987c:	6018      	str	r0, [r3, #0]
 800987e:	4b0f      	ldr	r3, [pc, #60]	@ (80098bc <xTaskRemoveFromEventList+0x88>)
 8009880:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009884:	4629      	mov	r1, r5
 8009886:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800988a:	f7fe fd5d 	bl	8008348 <vListInsertEnd>
 800988e:	e7e1      	b.n	8009854 <xTaskRemoveFromEventList+0x20>
 8009890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009894:	f383 8811 	msr	BASEPRI, r3
 8009898:	f3bf 8f6f 	isb	sy
 800989c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 80098a0:	e7fe      	b.n	80098a0 <xTaskRemoveFromEventList+0x6c>
		xReturn = pdFALSE;
 80098a2:	2000      	movs	r0, #0
}
 80098a4:	bd38      	pop	{r3, r4, r5, pc}
 80098a6:	bf00      	nop
 80098a8:	24000c30 	.word	0x24000c30
 80098ac:	24000c84 	.word	0x24000c84
 80098b0:	24001128 	.word	0x24001128
 80098b4:	24000c40 	.word	0x24000c40
 80098b8:	24000c4c 	.word	0x24000c4c
 80098bc:	24000cc8 	.word	0x24000cc8

080098c0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80098c0:	4a03      	ldr	r2, [pc, #12]	@ (80098d0 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 80098c2:	4b04      	ldr	r3, [pc, #16]	@ (80098d4 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80098c4:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	e9c0 2300 	strd	r2, r3, [r0]
}
 80098cc:	4770      	bx	lr
 80098ce:	bf00      	nop
 80098d0:	24000c3c 	.word	0x24000c3c
 80098d4:	24000c50 	.word	0x24000c50

080098d8 <xTaskCheckForTimeOut>:
{
 80098d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 80098da:	b308      	cbz	r0, 8009920 <xTaskCheckForTimeOut+0x48>
	configASSERT( pxTicksToWait );
 80098dc:	460d      	mov	r5, r1
 80098de:	b1b1      	cbz	r1, 800990e <xTaskCheckForTimeOut+0x36>
 80098e0:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80098e2:	f000 fbb7 	bl	800a054 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 80098e6:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 80098e8:	4a1a      	ldr	r2, [pc, #104]	@ (8009954 <xTaskCheckForTimeOut+0x7c>)
			if( *pxTicksToWait == portMAX_DELAY )
 80098ea:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 80098ec:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80098ee:	d02c      	beq.n	800994a <xTaskCheckForTimeOut+0x72>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80098f0:	f8df c064 	ldr.w	ip, [pc, #100]	@ 8009958 <xTaskCheckForTimeOut+0x80>
 80098f4:	6826      	ldr	r6, [r4, #0]
 80098f6:	f8dc 7000 	ldr.w	r7, [ip]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80098fa:	6860      	ldr	r0, [r4, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80098fc:	42be      	cmp	r6, r7
 80098fe:	d018      	beq.n	8009932 <xTaskCheckForTimeOut+0x5a>
 8009900:	4288      	cmp	r0, r1
 8009902:	d816      	bhi.n	8009932 <xTaskCheckForTimeOut+0x5a>
			xReturn = pdTRUE;
 8009904:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8009906:	f000 fbc7 	bl	800a098 <vPortExitCritical>
}
 800990a:	4620      	mov	r0, r4
 800990c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800990e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009912:	f383 8811 	msr	BASEPRI, r3
 8009916:	f3bf 8f6f 	isb	sy
 800991a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 800991e:	e7fe      	b.n	800991e <xTaskCheckForTimeOut+0x46>
 8009920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009924:	f383 8811 	msr	BASEPRI, r3
 8009928:	f3bf 8f6f 	isb	sy
 800992c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8009930:	e7fe      	b.n	8009930 <xTaskCheckForTimeOut+0x58>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009932:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009936:	4573      	cmp	r3, lr
 8009938:	d909      	bls.n	800994e <xTaskCheckForTimeOut+0x76>
			*pxTicksToWait -= xElapsedTime;
 800993a:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800993c:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009940:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 8009942:	4403      	add	r3, r0
 8009944:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009946:	e9c4 1200 	strd	r1, r2, [r4]
				xReturn = pdFALSE;
 800994a:	2400      	movs	r4, #0
 800994c:	e7db      	b.n	8009906 <xTaskCheckForTimeOut+0x2e>
			*pxTicksToWait = 0;
 800994e:	2300      	movs	r3, #0
 8009950:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 8009952:	e7d7      	b.n	8009904 <xTaskCheckForTimeOut+0x2c>
 8009954:	24000c50 	.word	0x24000c50
 8009958:	24000c3c 	.word	0x24000c3c

0800995c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800995c:	4b01      	ldr	r3, [pc, #4]	@ (8009964 <vTaskMissedYield+0x8>)
 800995e:	2201      	movs	r2, #1
 8009960:	601a      	str	r2, [r3, #0]
}
 8009962:	4770      	bx	lr
 8009964:	24000c40 	.word	0x24000c40

08009968 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8009968:	4b01      	ldr	r3, [pc, #4]	@ (8009970 <xTaskGetCurrentTaskHandle+0x8>)
 800996a:	6818      	ldr	r0, [r3, #0]
	}
 800996c:	4770      	bx	lr
 800996e:	bf00      	nop
 8009970:	24001128 	.word	0x24001128

08009974 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8009974:	4b05      	ldr	r3, [pc, #20]	@ (800998c <xTaskGetSchedulerState+0x18>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	b133      	cbz	r3, 8009988 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800997a:	4b05      	ldr	r3, [pc, #20]	@ (8009990 <xTaskGetSchedulerState+0x1c>)
 800997c:	6818      	ldr	r0, [r3, #0]
 800997e:	fab0 f080 	clz	r0, r0
 8009982:	0940      	lsrs	r0, r0, #5
 8009984:	0040      	lsls	r0, r0, #1
 8009986:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009988:	2001      	movs	r0, #1
	}
 800998a:	4770      	bx	lr
 800998c:	24000c48 	.word	0x24000c48
 8009990:	24000c30 	.word	0x24000c30

08009994 <xTaskPriorityInherit>:
	{
 8009994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8009996:	4604      	mov	r4, r0
 8009998:	b1c8      	cbz	r0, 80099ce <xTaskPriorityInherit+0x3a>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800999a:	4d1b      	ldr	r5, [pc, #108]	@ (8009a08 <xTaskPriorityInherit+0x74>)
 800999c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800999e:	682a      	ldr	r2, [r5, #0]
 80099a0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d214      	bcs.n	80099d0 <xTaskPriorityInherit+0x3c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80099a6:	6982      	ldr	r2, [r0, #24]
 80099a8:	2a00      	cmp	r2, #0
 80099aa:	db04      	blt.n	80099b6 <xTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099ac:	682a      	ldr	r2, [r5, #0]
 80099ae:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80099b0:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 80099b4:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80099b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80099ba:	4e14      	ldr	r6, [pc, #80]	@ (8009a0c <xTaskPriorityInherit+0x78>)
 80099bc:	6962      	ldr	r2, [r4, #20]
 80099be:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80099c2:	429a      	cmp	r2, r3
 80099c4:	d00c      	beq.n	80099e0 <xTaskPriorityInherit+0x4c>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80099c6:	682b      	ldr	r3, [r5, #0]
 80099c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 80099cc:	2001      	movs	r0, #1
	}
 80099ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80099d0:	682b      	ldr	r3, [r5, #0]
 80099d2:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 80099d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d6:	4298      	cmp	r0, r3
 80099d8:	bf2c      	ite	cs
 80099da:	2000      	movcs	r0, #0
 80099dc:	2001      	movcc	r0, #1
	}
 80099de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099e0:	1d27      	adds	r7, r4, #4
 80099e2:	4638      	mov	r0, r7
 80099e4:	f7fe fcd6 	bl	8008394 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80099e8:	682a      	ldr	r2, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80099ea:	4b09      	ldr	r3, [pc, #36]	@ (8009a10 <xTaskPriorityInherit+0x7c>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80099ec:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80099ee:	681a      	ldr	r2, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80099f0:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80099f2:	4290      	cmp	r0, r2
 80099f4:	d900      	bls.n	80099f8 <xTaskPriorityInherit+0x64>
 80099f6:	6018      	str	r0, [r3, #0]
 80099f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80099fc:	4639      	mov	r1, r7
 80099fe:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8009a02:	f7fe fca1 	bl	8008348 <vListInsertEnd>
 8009a06:	e7e1      	b.n	80099cc <xTaskPriorityInherit+0x38>
 8009a08:	24001128 	.word	0x24001128
 8009a0c:	24000cc8 	.word	0x24000cc8
 8009a10:	24000c4c 	.word	0x24000c4c

08009a14 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8009a14:	b308      	cbz	r0, 8009a5a <xTaskPriorityDisinherit+0x46>
	{
 8009a16:	b538      	push	{r3, r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8009a18:	4b1d      	ldr	r3, [pc, #116]	@ (8009a90 <xTaskPriorityDisinherit+0x7c>)
 8009a1a:	681c      	ldr	r4, [r3, #0]
 8009a1c:	4284      	cmp	r4, r0
 8009a1e:	d008      	beq.n	8009a32 <xTaskPriorityDisinherit+0x1e>
 8009a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a24:	f383 8811 	msr	BASEPRI, r3
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	f3bf 8f4f 	dsb	sy
 8009a30:	e7fe      	b.n	8009a30 <xTaskPriorityDisinherit+0x1c>
			configASSERT( pxTCB->uxMutexesHeld );
 8009a32:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8009a34:	b143      	cbz	r3, 8009a48 <xTaskPriorityDisinherit+0x34>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009a36:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
			( pxTCB->uxMutexesHeld )--;
 8009a38:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009a3a:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 8009a3c:	6523      	str	r3, [r4, #80]	@ 0x50
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009a3e:	4291      	cmp	r1, r2
 8009a40:	d000      	beq.n	8009a44 <xTaskPriorityDisinherit+0x30>
 8009a42:	b163      	cbz	r3, 8009a5e <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8009a44:	2000      	movs	r0, #0
	}
 8009a46:	bd38      	pop	{r3, r4, r5, pc}
 8009a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a4c:	f383 8811 	msr	BASEPRI, r3
 8009a50:	f3bf 8f6f 	isb	sy
 8009a54:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8009a58:	e7fe      	b.n	8009a58 <xTaskPriorityDisinherit+0x44>
	BaseType_t xReturn = pdFALSE;
 8009a5a:	2000      	movs	r0, #0
	}
 8009a5c:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a5e:	1d25      	adds	r5, r4, #4
 8009a60:	4628      	mov	r0, r5
 8009a62:	f7fe fc97 	bl	8008394 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009a66:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
					prvAddTaskToReadyList( pxTCB );
 8009a68:	4b0a      	ldr	r3, [pc, #40]	@ (8009a94 <xTaskPriorityDisinherit+0x80>)
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a6a:	f1c0 0238 	rsb	r2, r0, #56	@ 0x38
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009a6e:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a70:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	4290      	cmp	r0, r2
 8009a76:	d900      	bls.n	8009a7a <xTaskPriorityDisinherit+0x66>
 8009a78:	6018      	str	r0, [r3, #0]
 8009a7a:	4b07      	ldr	r3, [pc, #28]	@ (8009a98 <xTaskPriorityDisinherit+0x84>)
 8009a7c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009a80:	4629      	mov	r1, r5
 8009a82:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009a86:	f7fe fc5f 	bl	8008348 <vListInsertEnd>
					xReturn = pdTRUE;
 8009a8a:	2001      	movs	r0, #1
	}
 8009a8c:	bd38      	pop	{r3, r4, r5, pc}
 8009a8e:	bf00      	nop
 8009a90:	24001128 	.word	0x24001128
 8009a94:	24000c4c 	.word	0x24000c4c
 8009a98:	24000cc8 	.word	0x24000cc8

08009a9c <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	d03c      	beq.n	8009b1a <vTaskPriorityDisinheritAfterTimeout+0x7e>
			configASSERT( pxTCB->uxMutexesHeld );
 8009aa0:	6d03      	ldr	r3, [r0, #80]	@ 0x50
	{
 8009aa2:	b570      	push	{r4, r5, r6, lr}
 8009aa4:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 8009aa6:	b14b      	cbz	r3, 8009abc <vTaskPriorityDisinheritAfterTimeout+0x20>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009aa8:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009aaa:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009aac:	4281      	cmp	r1, r0
 8009aae:	bf38      	it	cc
 8009ab0:	4601      	movcc	r1, r0
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d101      	bne.n	8009aba <vTaskPriorityDisinheritAfterTimeout+0x1e>
 8009ab6:	428a      	cmp	r2, r1
 8009ab8:	d109      	bne.n	8009ace <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 8009aba:	bd70      	pop	{r4, r5, r6, pc}
 8009abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac0:	f383 8811 	msr	BASEPRI, r3
 8009ac4:	f3bf 8f6f 	isb	sy
 8009ac8:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8009acc:	e7fe      	b.n	8009acc <vTaskPriorityDisinheritAfterTimeout+0x30>
					configASSERT( pxTCB != pxCurrentTCB );
 8009ace:	4b18      	ldr	r3, [pc, #96]	@ (8009b30 <vTaskPriorityDisinheritAfterTimeout+0x94>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	42a3      	cmp	r3, r4
 8009ad4:	d022      	beq.n	8009b1c <vTaskPriorityDisinheritAfterTimeout+0x80>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009ad6:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 8009ad8:	62e1      	str	r1, [r4, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	db02      	blt.n	8009ae4 <vTaskPriorityDisinheritAfterTimeout+0x48>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ade:	f1c1 0138 	rsb	r1, r1, #56	@ 0x38
 8009ae2:	61a1      	str	r1, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009ae4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009ae8:	4d12      	ldr	r5, [pc, #72]	@ (8009b34 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 8009aea:	6961      	ldr	r1, [r4, #20]
 8009aec:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 8009af0:	4299      	cmp	r1, r3
 8009af2:	d1e2      	bne.n	8009aba <vTaskPriorityDisinheritAfterTimeout+0x1e>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009af4:	1d26      	adds	r6, r4, #4
 8009af6:	4630      	mov	r0, r6
 8009af8:	f7fe fc4c 	bl	8008394 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8009afc:	4b0e      	ldr	r3, [pc, #56]	@ (8009b38 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 8009afe:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8009b00:	681a      	ldr	r2, [r3, #0]
 8009b02:	4290      	cmp	r0, r2
 8009b04:	d900      	bls.n	8009b08 <vTaskPriorityDisinheritAfterTimeout+0x6c>
 8009b06:	6018      	str	r0, [r3, #0]
 8009b08:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009b0c:	4631      	mov	r1, r6
 8009b0e:	eb05 0080 	add.w	r0, r5, r0, lsl #2
	}
 8009b12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						prvAddTaskToReadyList( pxTCB );
 8009b16:	f7fe bc17 	b.w	8008348 <vListInsertEnd>
 8009b1a:	4770      	bx	lr
 8009b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b20:	f383 8811 	msr	BASEPRI, r3
 8009b24:	f3bf 8f6f 	isb	sy
 8009b28:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 8009b2c:	e7fe      	b.n	8009b2c <vTaskPriorityDisinheritAfterTimeout+0x90>
 8009b2e:	bf00      	nop
 8009b30:	24001128 	.word	0x24001128
 8009b34:	24000cc8 	.word	0x24000cc8
 8009b38:	24000c4c 	.word	0x24000c4c

08009b3c <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8009b3c:	4b04      	ldr	r3, [pc, #16]	@ (8009b50 <pvTaskIncrementMutexHeldCount+0x14>)
 8009b3e:	681a      	ldr	r2, [r3, #0]
 8009b40:	b11a      	cbz	r2, 8009b4a <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8009b42:	6819      	ldr	r1, [r3, #0]
 8009b44:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8009b46:	3201      	adds	r2, #1
 8009b48:	650a      	str	r2, [r1, #80]	@ 0x50
		return pxCurrentTCB;
 8009b4a:	6818      	ldr	r0, [r3, #0]
	}
 8009b4c:	4770      	bx	lr
 8009b4e:	bf00      	nop
 8009b50:	24001128 	.word	0x24001128

08009b54 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009b54:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8009b56:	4c12      	ldr	r4, [pc, #72]	@ (8009ba0 <prvCheckForValidListAndQueue+0x4c>)
{
 8009b58:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8009b5a:	f000 fa7b 	bl	800a054 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8009b5e:	6825      	ldr	r5, [r4, #0]
 8009b60:	b125      	cbz	r5, 8009b6c <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8009b62:	b003      	add	sp, #12
 8009b64:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8009b68:	f000 ba96 	b.w	800a098 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 8009b6c:	4f0d      	ldr	r7, [pc, #52]	@ (8009ba4 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList2 );
 8009b6e:	4e0e      	ldr	r6, [pc, #56]	@ (8009ba8 <prvCheckForValidListAndQueue+0x54>)
			vListInitialise( &xActiveTimerList1 );
 8009b70:	4638      	mov	r0, r7
 8009b72:	f7fe fbd9 	bl	8008328 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009b76:	4630      	mov	r0, r6
 8009b78:	f7fe fbd6 	bl	8008328 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009b7c:	4a0b      	ldr	r2, [pc, #44]	@ (8009bac <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009b7e:	9500      	str	r5, [sp, #0]
 8009b80:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 8009b82:	6017      	str	r7, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009b84:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 8009b86:	4a0a      	ldr	r2, [pc, #40]	@ (8009bb0 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009b88:	4b0a      	ldr	r3, [pc, #40]	@ (8009bb4 <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 8009b8a:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8009bb8 <prvCheckForValidListAndQueue+0x64>)
 8009b8e:	f7fe fcd9 	bl	8008544 <xQueueGenericCreateStatic>
 8009b92:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 8009b94:	2800      	cmp	r0, #0
 8009b96:	d0e4      	beq.n	8009b62 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009b98:	4908      	ldr	r1, [pc, #32]	@ (8009bbc <prvCheckForValidListAndQueue+0x68>)
 8009b9a:	f7ff f9c1 	bl	8008f20 <vQueueAddToRegistry>
 8009b9e:	e7e0      	b.n	8009b62 <prvCheckForValidListAndQueue+0xe>
 8009ba0:	24001224 	.word	0x24001224
 8009ba4:	24001244 	.word	0x24001244
 8009ba8:	24001230 	.word	0x24001230
 8009bac:	2400122c 	.word	0x2400122c
 8009bb0:	24001228 	.word	0x24001228
 8009bb4:	2400112c 	.word	0x2400112c
 8009bb8:	2400117c 	.word	0x2400117c
 8009bbc:	0801387c 	.word	0x0801387c

08009bc0 <xTimerCreateTimerTask>:
{
 8009bc0:	b530      	push	{r4, r5, lr}
 8009bc2:	b089      	sub	sp, #36	@ 0x24
	prvCheckForValidListAndQueue();
 8009bc4:	f7ff ffc6 	bl	8009b54 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8009bc8:	4b12      	ldr	r3, [pc, #72]	@ (8009c14 <xTimerCreateTimerTask+0x54>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	b1cb      	cbz	r3, 8009c02 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009bce:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009bd0:	aa07      	add	r2, sp, #28
 8009bd2:	a906      	add	r1, sp, #24
 8009bd4:	a805      	add	r0, sp, #20
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009bd6:	2502      	movs	r5, #2
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009bd8:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009bdc:	f7fe fb94 	bl	8008308 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009be0:	4623      	mov	r3, r4
 8009be2:	9a07      	ldr	r2, [sp, #28]
 8009be4:	9500      	str	r5, [sp, #0]
 8009be6:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8009bea:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8009bee:	490a      	ldr	r1, [pc, #40]	@ (8009c18 <xTimerCreateTimerTask+0x58>)
 8009bf0:	480a      	ldr	r0, [pc, #40]	@ (8009c1c <xTimerCreateTimerTask+0x5c>)
 8009bf2:	f7ff fb4d 	bl	8009290 <xTaskCreateStatic>
 8009bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8009c20 <xTimerCreateTimerTask+0x60>)
 8009bf8:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8009bfa:	b110      	cbz	r0, 8009c02 <xTimerCreateTimerTask+0x42>
}
 8009bfc:	2001      	movs	r0, #1
 8009bfe:	b009      	add	sp, #36	@ 0x24
 8009c00:	bd30      	pop	{r4, r5, pc}
 8009c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c06:	f383 8811 	msr	BASEPRI, r3
 8009c0a:	f3bf 8f6f 	isb	sy
 8009c0e:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8009c12:	e7fe      	b.n	8009c12 <xTimerCreateTimerTask+0x52>
 8009c14:	24001224 	.word	0x24001224
 8009c18:	08013884 	.word	0x08013884
 8009c1c:	08009d0d 	.word	0x08009d0d
 8009c20:	24001220 	.word	0x24001220

08009c24 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8009c24:	b1c8      	cbz	r0, 8009c5a <xTimerGenericCommand+0x36>
{
 8009c26:	b530      	push	{r4, r5, lr}
	if( xTimerQueue != NULL )
 8009c28:	4d18      	ldr	r5, [pc, #96]	@ (8009c8c <xTimerGenericCommand+0x68>)
{
 8009c2a:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
 8009c2c:	682c      	ldr	r4, [r5, #0]
 8009c2e:	b18c      	cbz	r4, 8009c54 <xTimerGenericCommand+0x30>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009c30:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009c32:	9002      	str	r0, [sp, #8]
		xMessage.xMessageID = xCommandID;
 8009c34:	e9cd 1200 	strd	r1, r2, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009c38:	dc18      	bgt.n	8009c6c <xTimerGenericCommand+0x48>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009c3a:	f7ff fe9b 	bl	8009974 <xTaskGetSchedulerState>
 8009c3e:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009c40:	f04f 0300 	mov.w	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009c44:	d01b      	beq.n	8009c7e <xTimerGenericCommand+0x5a>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009c46:	4669      	mov	r1, sp
 8009c48:	461a      	mov	r2, r3
 8009c4a:	6828      	ldr	r0, [r5, #0]
 8009c4c:	f7fe fd36 	bl	80086bc <xQueueGenericSend>
}
 8009c50:	b005      	add	sp, #20
 8009c52:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
 8009c54:	4620      	mov	r0, r4
}
 8009c56:	b005      	add	sp, #20
 8009c58:	bd30      	pop	{r4, r5, pc}
 8009c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c5e:	f383 8811 	msr	BASEPRI, r3
 8009c62:	f3bf 8f6f 	isb	sy
 8009c66:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8009c6a:	e7fe      	b.n	8009c6a <xTimerGenericCommand+0x46>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009c6c:	469c      	mov	ip, r3
 8009c6e:	4669      	mov	r1, sp
 8009c70:	2300      	movs	r3, #0
 8009c72:	4620      	mov	r0, r4
 8009c74:	4662      	mov	r2, ip
 8009c76:	f7fe fe59 	bl	800892c <xQueueGenericSendFromISR>
}
 8009c7a:	b005      	add	sp, #20
 8009c7c:	bd30      	pop	{r4, r5, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009c7e:	9a08      	ldr	r2, [sp, #32]
 8009c80:	4669      	mov	r1, sp
 8009c82:	6828      	ldr	r0, [r5, #0]
 8009c84:	f7fe fd1a 	bl	80086bc <xQueueGenericSend>
 8009c88:	e7e5      	b.n	8009c56 <xTimerGenericCommand+0x32>
 8009c8a:	bf00      	nop
 8009c8c:	24001224 	.word	0x24001224

08009c90 <prvSwitchTimerLists>:
{
 8009c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c92:	4e1c      	ldr	r6, [pc, #112]	@ (8009d04 <prvSwitchTimerLists+0x74>)
 8009c94:	b083      	sub	sp, #12
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c96:	e00d      	b.n	8009cb4 <prvSwitchTimerLists+0x24>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c98:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c9a:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c9c:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c9e:	1d25      	adds	r5, r4, #4
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	f7fe fb77 	bl	8008394 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ca6:	6a23      	ldr	r3, [r4, #32]
 8009ca8:	4620      	mov	r0, r4
 8009caa:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009cac:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8009cb0:	075b      	lsls	r3, r3, #29
 8009cb2:	d409      	bmi.n	8009cc8 <prvSwitchTimerLists+0x38>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009cb4:	6833      	ldr	r3, [r6, #0]
 8009cb6:	681a      	ldr	r2, [r3, #0]
 8009cb8:	2a00      	cmp	r2, #0
 8009cba:	d1ed      	bne.n	8009c98 <prvSwitchTimerLists+0x8>
	pxCurrentTimerList = pxOverflowTimerList;
 8009cbc:	4a12      	ldr	r2, [pc, #72]	@ (8009d08 <prvSwitchTimerLists+0x78>)
 8009cbe:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009cc0:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8009cc2:	6031      	str	r1, [r6, #0]
}
 8009cc4:	b003      	add	sp, #12
 8009cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009cc8:	69a2      	ldr	r2, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009cca:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009ccc:	2300      	movs	r3, #0
 8009cce:	4620      	mov	r0, r4
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009cd0:	18bd      	adds	r5, r7, r2
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009cd2:	463a      	mov	r2, r7
			if( xReloadTime > xNextExpireTime )
 8009cd4:	42af      	cmp	r7, r5
 8009cd6:	d205      	bcs.n	8009ce4 <prvSwitchTimerLists+0x54>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009cd8:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009cda:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009cdc:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009cde:	f7fe fb41 	bl	8008364 <vListInsert>
 8009ce2:	e7e7      	b.n	8009cb4 <prvSwitchTimerLists+0x24>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	9300      	str	r3, [sp, #0]
 8009ce8:	f7ff ff9c 	bl	8009c24 <xTimerGenericCommand>
				configASSERT( xResult );
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d1e1      	bne.n	8009cb4 <prvSwitchTimerLists+0x24>
 8009cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf4:	f383 8811 	msr	BASEPRI, r3
 8009cf8:	f3bf 8f6f 	isb	sy
 8009cfc:	f3bf 8f4f 	dsb	sy
 8009d00:	e7fe      	b.n	8009d00 <prvSwitchTimerLists+0x70>
 8009d02:	bf00      	nop
 8009d04:	2400122c 	.word	0x2400122c
 8009d08:	24001228 	.word	0x24001228

08009d0c <prvTimerTask>:
{
 8009d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d10:	4e96      	ldr	r6, [pc, #600]	@ (8009f6c <prvTimerTask+0x260>)
 8009d12:	b087      	sub	sp, #28
 8009d14:	4d96      	ldr	r5, [pc, #600]	@ (8009f70 <prvTimerTask+0x264>)
					portYIELD_WITHIN_API();
 8009d16:	f04f 29e0 	mov.w	r9, #3758153728	@ 0xe000e000
 8009d1a:	4c96      	ldr	r4, [pc, #600]	@ (8009f74 <prvTimerTask+0x268>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009d1c:	6833      	ldr	r3, [r6, #0]
 8009d1e:	681f      	ldr	r7, [r3, #0]
 8009d20:	2f00      	cmp	r7, #0
 8009d22:	f000 80a9 	beq.w	8009e78 <prvTimerTask+0x16c>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d26:	68db      	ldr	r3, [r3, #12]
 8009d28:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
 8009d2a:	f7ff fb6b 	bl	8009404 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8009d2e:	f7ff fb71 	bl	8009414 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8009d32:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8009d34:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8009d36:	4290      	cmp	r0, r2
 8009d38:	f0c0 80a6 	bcc.w	8009e88 <prvTimerTask+0x17c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009d3c:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
 8009d3e:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009d40:	f200 80c7 	bhi.w	8009ed2 <prvTimerTask+0x1c6>
				( void ) xTaskResumeAll();
 8009d44:	f7ff fcb2 	bl	80096ac <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d48:	6832      	ldr	r2, [r6, #0]
 8009d4a:	68d2      	ldr	r2, [r2, #12]
 8009d4c:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d50:	f10b 0804 	add.w	r8, fp, #4
 8009d54:	4640      	mov	r0, r8
 8009d56:	f7fe fb1d 	bl	8008394 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d5a:	f89b 0028 	ldrb.w	r0, [fp, #40]	@ 0x28
 8009d5e:	0743      	lsls	r3, r0, #29
 8009d60:	f100 80c6 	bmi.w	8009ef0 <prvTimerTask+0x1e4>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d64:	f020 0001 	bic.w	r0, r0, #1
 8009d68:	f88b 0028 	strb.w	r0, [fp, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d6c:	f8db 3020 	ldr.w	r3, [fp, #32]
 8009d70:	4658      	mov	r0, fp
 8009d72:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009d74:	2200      	movs	r2, #0
 8009d76:	a902      	add	r1, sp, #8
 8009d78:	6820      	ldr	r0, [r4, #0]
 8009d7a:	f7fe fe93 	bl	8008aa4 <xQueueReceive>
 8009d7e:	2800      	cmp	r0, #0
 8009d80:	d0cc      	beq.n	8009d1c <prvTimerTask+0x10>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009d82:	9b02      	ldr	r3, [sp, #8]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009d84:	9804      	ldr	r0, [sp, #16]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	db6e      	blt.n	8009e68 <prvTimerTask+0x15c>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009d8a:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	b113      	cbz	r3, 8009d96 <prvTimerTask+0x8a>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d90:	1d38      	adds	r0, r7, #4
 8009d92:	f7fe faff 	bl	8008394 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8009d96:	f7ff fb3d 	bl	8009414 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8009d9a:	682b      	ldr	r3, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8009d9c:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
 8009d9e:	4298      	cmp	r0, r3
 8009da0:	d379      	bcc.n	8009e96 <prvTimerTask+0x18a>
			switch( xMessage.xMessageID )
 8009da2:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 8009da4:	f8c5 8000 	str.w	r8, [r5]
			switch( xMessage.xMessageID )
 8009da8:	2b09      	cmp	r3, #9
 8009daa:	d8e3      	bhi.n	8009d74 <prvTimerTask+0x68>
 8009dac:	e8df f003 	tbb	[pc, r3]
 8009db0:	4c050505 	.word	0x4c050505
 8009db4:	05055336 	.word	0x05055336
 8009db8:	364c      	.short	0x364c
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009dba:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009dbe:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009dc0:	f042 0201 	orr.w	r2, r2, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009dc4:	69b9      	ldr	r1, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009dc6:	613f      	str	r7, [r7, #16]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009dc8:	f887 2028 	strb.w	r2, [r7, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009dcc:	185a      	adds	r2, r3, r1
 8009dce:	bf2c      	ite	cs
 8009dd0:	2001      	movcs	r0, #1
 8009dd2:	2000      	movcc	r0, #0
	if( xNextExpiryTime <= xTimeNow )
 8009dd4:	4542      	cmp	r2, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009dd6:	607a      	str	r2, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8009dd8:	d87d      	bhi.n	8009ed6 <prvTimerTask+0x1ca>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009dda:	eba8 0303 	sub.w	r3, r8, r3
 8009dde:	4299      	cmp	r1, r3
 8009de0:	f200 80af 	bhi.w	8009f42 <prvTimerTask+0x236>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009de4:	6a3b      	ldr	r3, [r7, #32]
 8009de6:	4638      	mov	r0, r7
 8009de8:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009dea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009dee:	0759      	lsls	r1, r3, #29
 8009df0:	d5c0      	bpl.n	8009d74 <prvTimerTask+0x68>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009df2:	2200      	movs	r2, #0
 8009df4:	69bb      	ldr	r3, [r7, #24]
 8009df6:	4638      	mov	r0, r7
 8009df8:	9200      	str	r2, [sp, #0]
 8009dfa:	9a03      	ldr	r2, [sp, #12]
 8009dfc:	441a      	add	r2, r3
 8009dfe:	2300      	movs	r3, #0
 8009e00:	4619      	mov	r1, r3
 8009e02:	f7ff ff0f 	bl	8009c24 <xTimerGenericCommand>
							configASSERT( xResult );
 8009e06:	2800      	cmp	r0, #0
 8009e08:	d1b4      	bne.n	8009d74 <prvTimerTask+0x68>
 8009e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e0e:	f383 8811 	msr	BASEPRI, r3
 8009e12:	f3bf 8f6f 	isb	sy
 8009e16:	f3bf 8f4f 	dsb	sy
 8009e1a:	e7fe      	b.n	8009e1a <prvTimerTask+0x10e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009e1c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009e20:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009e22:	f042 0201 	orr.w	r2, r2, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009e26:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009e28:	f887 2028 	strb.w	r2, [r7, #40]	@ 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	f000 8094 	beq.w	8009f5a <prvTimerTask+0x24e>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009e32:	4443      	add	r3, r8
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e34:	1d39      	adds	r1, r7, #4
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009e36:	613f      	str	r7, [r7, #16]
	if( xNextExpiryTime <= xTimeNow )
 8009e38:	4543      	cmp	r3, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009e3a:	607b      	str	r3, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8009e3c:	d854      	bhi.n	8009ee8 <prvTimerTask+0x1dc>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009e3e:	4b4e      	ldr	r3, [pc, #312]	@ (8009f78 <prvTimerTask+0x26c>)
 8009e40:	6818      	ldr	r0, [r3, #0]
 8009e42:	f7fe fa8f 	bl	8008364 <vListInsert>
 8009e46:	e795      	b.n	8009d74 <prvTimerTask+0x68>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009e48:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009e4c:	f023 0301 	bic.w	r3, r3, #1
 8009e50:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
					break;
 8009e54:	e78e      	b.n	8009d74 <prvTimerTask+0x68>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009e56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009e5a:	079a      	lsls	r2, r3, #30
 8009e5c:	d568      	bpl.n	8009f30 <prvTimerTask+0x224>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009e5e:	f023 0301 	bic.w	r3, r3, #1
 8009e62:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8009e66:	e785      	b.n	8009d74 <prvTimerTask+0x68>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009e68:	9b03      	ldr	r3, [sp, #12]
 8009e6a:	9905      	ldr	r1, [sp, #20]
 8009e6c:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009e6e:	9b02      	ldr	r3, [sp, #8]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	f6ff af7f 	blt.w	8009d74 <prvTimerTask+0x68>
 8009e76:	e788      	b.n	8009d8a <prvTimerTask+0x7e>
	vTaskSuspendAll();
 8009e78:	f7ff fac4 	bl	8009404 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8009e7c:	f7ff faca 	bl	8009414 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8009e80:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8009e82:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8009e84:	4290      	cmp	r0, r2
 8009e86:	d209      	bcs.n	8009e9c <prvTimerTask+0x190>
		prvSwitchTimerLists();
 8009e88:	f7ff ff02 	bl	8009c90 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8009e8c:	f8c5 a000 	str.w	sl, [r5]
			( void ) xTaskResumeAll();
 8009e90:	f7ff fc0c 	bl	80096ac <xTaskResumeAll>
 8009e94:	e76e      	b.n	8009d74 <prvTimerTask+0x68>
		prvSwitchTimerLists();
 8009e96:	f7ff fefb 	bl	8009c90 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009e9a:	e782      	b.n	8009da2 <prvTimerTask+0x96>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e9c:	4b36      	ldr	r3, [pc, #216]	@ (8009f78 <prvTimerTask+0x26c>)
	xLastTime = xTimeNow;
 8009e9e:	f8c5 a000 	str.w	sl, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009ea2:	681a      	ldr	r2, [r3, #0]
 8009ea4:	6812      	ldr	r2, [r2, #0]
 8009ea6:	fab2 f282 	clz	r2, r2
 8009eaa:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009eac:	eba7 010a 	sub.w	r1, r7, sl
 8009eb0:	6820      	ldr	r0, [r4, #0]
 8009eb2:	f7ff f84d 	bl	8008f50 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009eb6:	f7ff fbf9 	bl	80096ac <xTaskResumeAll>
 8009eba:	2800      	cmp	r0, #0
 8009ebc:	f47f af5a 	bne.w	8009d74 <prvTimerTask+0x68>
					portYIELD_WITHIN_API();
 8009ec0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009ec4:	f8c9 3d04 	str.w	r3, [r9, #3332]	@ 0xd04
 8009ec8:	f3bf 8f4f 	dsb	sy
 8009ecc:	f3bf 8f6f 	isb	sy
 8009ed0:	e750      	b.n	8009d74 <prvTimerTask+0x68>
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	e7ea      	b.n	8009eac <prvTimerTask+0x1a0>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009ed6:	4543      	cmp	r3, r8
 8009ed8:	d901      	bls.n	8009ede <prvTimerTask+0x1d2>
 8009eda:	2800      	cmp	r0, #0
 8009edc:	d082      	beq.n	8009de4 <prvTimerTask+0xd8>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009ede:	1d39      	adds	r1, r7, #4
 8009ee0:	6830      	ldr	r0, [r6, #0]
 8009ee2:	f7fe fa3f 	bl	8008364 <vListInsert>
	return xProcessTimerNow;
 8009ee6:	e745      	b.n	8009d74 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009ee8:	6830      	ldr	r0, [r6, #0]
 8009eea:	f7fe fa3b 	bl	8008364 <vListInsert>
 8009eee:	e741      	b.n	8009d74 <prvTimerTask+0x68>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009ef0:	f8db 2018 	ldr.w	r2, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ef4:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009ef8:	18b8      	adds	r0, r7, r2
	if( xNextExpiryTime <= xTimeNow )
 8009efa:	4582      	cmp	sl, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009efc:	f8cb 0004 	str.w	r0, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 8009f00:	d31a      	bcc.n	8009f38 <prvTimerTask+0x22c>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f02:	ebaa 0307 	sub.w	r3, sl, r7
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d821      	bhi.n	8009f4e <prvTimerTask+0x242>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	463a      	mov	r2, r7
 8009f0e:	4658      	mov	r0, fp
 8009f10:	4619      	mov	r1, r3
 8009f12:	9300      	str	r3, [sp, #0]
 8009f14:	f7ff fe86 	bl	8009c24 <xTimerGenericCommand>
			configASSERT( xResult );
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	f47f af27 	bne.w	8009d6c <prvTimerTask+0x60>
 8009f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f22:	f383 8811 	msr	BASEPRI, r3
 8009f26:	f3bf 8f6f 	isb	sy
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	e7fe      	b.n	8009f2e <prvTimerTask+0x222>
							vPortFree( pxTimer );
 8009f30:	4638      	mov	r0, r7
 8009f32:	f000 fa99 	bl	800a468 <vPortFree>
 8009f36:	e71d      	b.n	8009d74 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f38:	4641      	mov	r1, r8
 8009f3a:	6830      	ldr	r0, [r6, #0]
 8009f3c:	f7fe fa12 	bl	8008364 <vListInsert>
	return xProcessTimerNow;
 8009f40:	e714      	b.n	8009d6c <prvTimerTask+0x60>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f42:	4b0d      	ldr	r3, [pc, #52]	@ (8009f78 <prvTimerTask+0x26c>)
 8009f44:	1d39      	adds	r1, r7, #4
 8009f46:	6818      	ldr	r0, [r3, #0]
 8009f48:	f7fe fa0c 	bl	8008364 <vListInsert>
	return xProcessTimerNow;
 8009f4c:	e712      	b.n	8009d74 <prvTimerTask+0x68>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8009f78 <prvTimerTask+0x26c>)
 8009f50:	4641      	mov	r1, r8
 8009f52:	6818      	ldr	r0, [r3, #0]
 8009f54:	f7fe fa06 	bl	8008364 <vListInsert>
	return xProcessTimerNow;
 8009f58:	e708      	b.n	8009d6c <prvTimerTask+0x60>
 8009f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f5e:	f383 8811 	msr	BASEPRI, r3
 8009f62:	f3bf 8f6f 	isb	sy
 8009f66:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009f6a:	e7fe      	b.n	8009f6a <prvTimerTask+0x25e>
 8009f6c:	2400122c 	.word	0x2400122c
 8009f70:	2400121c 	.word	0x2400121c
 8009f74:	24001224 	.word	0x24001224
 8009f78:	24001228 	.word	0x24001228

08009f7c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009f7c:	4808      	ldr	r0, [pc, #32]	@ (8009fa0 <prvPortStartFirstTask+0x24>)
 8009f7e:	6800      	ldr	r0, [r0, #0]
 8009f80:	6800      	ldr	r0, [r0, #0]
 8009f82:	f380 8808 	msr	MSP, r0
 8009f86:	f04f 0000 	mov.w	r0, #0
 8009f8a:	f380 8814 	msr	CONTROL, r0
 8009f8e:	b662      	cpsie	i
 8009f90:	b661      	cpsie	f
 8009f92:	f3bf 8f4f 	dsb	sy
 8009f96:	f3bf 8f6f 	isb	sy
 8009f9a:	df00      	svc	0
 8009f9c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009f9e:	0000      	.short	0x0000
 8009fa0:	e000ed08 	.word	0xe000ed08

08009fa4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009fa4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009fb4 <vPortEnableVFP+0x10>
 8009fa8:	6801      	ldr	r1, [r0, #0]
 8009faa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009fae:	6001      	str	r1, [r0, #0]
 8009fb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009fb2:	0000      	.short	0x0000
 8009fb4:	e000ed88 	.word	0xe000ed88

08009fb8 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8009fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8009ff4 <prvTaskExitError+0x3c>)
{
 8009fba:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8009fbc:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8009fbe:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 8009fc0:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	d008      	beq.n	8009fd8 <prvTaskExitError+0x20>
 8009fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fca:	f383 8811 	msr	BASEPRI, r3
 8009fce:	f3bf 8f6f 	isb	sy
 8009fd2:	f3bf 8f4f 	dsb	sy
 8009fd6:	e7fe      	b.n	8009fd6 <prvTaskExitError+0x1e>
 8009fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fdc:	f383 8811 	msr	BASEPRI, r3
 8009fe0:	f3bf 8f6f 	isb	sy
 8009fe4:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8009fe8:	9b01      	ldr	r3, [sp, #4]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d0fc      	beq.n	8009fe8 <prvTaskExitError+0x30>
}
 8009fee:	b002      	add	sp, #8
 8009ff0:	4770      	bx	lr
 8009ff2:	bf00      	nop
 8009ff4:	24000028 	.word	0x24000028

08009ff8 <pxPortInitialiseStack>:
{
 8009ff8:	4603      	mov	r3, r0
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ffa:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009ffe:	4809      	ldr	r0, [pc, #36]	@ (800a024 <pxPortInitialiseStack+0x2c>)
{
 800a000:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a002:	f04f 7480 	mov.w	r4, #16777216	@ 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a006:	f843 0c0c 	str.w	r0, [r3, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a00a:	f843 2c20 	str.w	r2, [r3, #-32]
}
 800a00e:	f1a3 0044 	sub.w	r0, r3, #68	@ 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a012:	e943 1402 	strd	r1, r4, [r3, #-8]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a016:	f06f 0102 	mvn.w	r1, #2
}
 800a01a:	f85d 4b04 	ldr.w	r4, [sp], #4
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a01e:	f843 1c24 	str.w	r1, [r3, #-36]
}
 800a022:	4770      	bx	lr
 800a024:	08009fb9 	.word	0x08009fb9
	...

0800a030 <SVC_Handler>:
	__asm volatile (
 800a030:	4b07      	ldr	r3, [pc, #28]	@ (800a050 <pxCurrentTCBConst2>)
 800a032:	6819      	ldr	r1, [r3, #0]
 800a034:	6808      	ldr	r0, [r1, #0]
 800a036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a03a:	f380 8809 	msr	PSP, r0
 800a03e:	f3bf 8f6f 	isb	sy
 800a042:	f04f 0000 	mov.w	r0, #0
 800a046:	f380 8811 	msr	BASEPRI, r0
 800a04a:	4770      	bx	lr
 800a04c:	f3af 8000 	nop.w

0800a050 <pxCurrentTCBConst2>:
 800a050:	24001128 	.word	0x24001128

0800a054 <vPortEnterCritical>:
 800a054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a058:	f383 8811 	msr	BASEPRI, r3
 800a05c:	f3bf 8f6f 	isb	sy
 800a060:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800a064:	4a0b      	ldr	r2, [pc, #44]	@ (800a094 <vPortEnterCritical+0x40>)
 800a066:	6813      	ldr	r3, [r2, #0]
 800a068:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800a06a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800a06c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800a06e:	d000      	beq.n	800a072 <vPortEnterCritical+0x1e>
}
 800a070:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a072:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a076:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d0f7      	beq.n	800a070 <vPortEnterCritical+0x1c>
 800a080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a084:	f383 8811 	msr	BASEPRI, r3
 800a088:	f3bf 8f6f 	isb	sy
 800a08c:	f3bf 8f4f 	dsb	sy
 800a090:	e7fe      	b.n	800a090 <vPortEnterCritical+0x3c>
 800a092:	bf00      	nop
 800a094:	24000028 	.word	0x24000028

0800a098 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800a098:	4a08      	ldr	r2, [pc, #32]	@ (800a0bc <vPortExitCritical+0x24>)
 800a09a:	6813      	ldr	r3, [r2, #0]
 800a09c:	b943      	cbnz	r3, 800a0b0 <vPortExitCritical+0x18>
 800a09e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0a2:	f383 8811 	msr	BASEPRI, r3
 800a0a6:	f3bf 8f6f 	isb	sy
 800a0aa:	f3bf 8f4f 	dsb	sy
 800a0ae:	e7fe      	b.n	800a0ae <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800a0b0:	3b01      	subs	r3, #1
 800a0b2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a0b4:	b90b      	cbnz	r3, 800a0ba <vPortExitCritical+0x22>
	__asm volatile
 800a0b6:	f383 8811 	msr	BASEPRI, r3
}
 800a0ba:	4770      	bx	lr
 800a0bc:	24000028 	.word	0x24000028

0800a0c0 <PendSV_Handler>:
	__asm volatile
 800a0c0:	f3ef 8009 	mrs	r0, PSP
 800a0c4:	f3bf 8f6f 	isb	sy
 800a0c8:	4b15      	ldr	r3, [pc, #84]	@ (800a120 <pxCurrentTCBConst>)
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	f01e 0f10 	tst.w	lr, #16
 800a0d0:	bf08      	it	eq
 800a0d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a0d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0da:	6010      	str	r0, [r2, #0]
 800a0dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a0e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a0e4:	f380 8811 	msr	BASEPRI, r0
 800a0e8:	f3bf 8f4f 	dsb	sy
 800a0ec:	f3bf 8f6f 	isb	sy
 800a0f0:	f7ff fb1c 	bl	800972c <vTaskSwitchContext>
 800a0f4:	f04f 0000 	mov.w	r0, #0
 800a0f8:	f380 8811 	msr	BASEPRI, r0
 800a0fc:	bc09      	pop	{r0, r3}
 800a0fe:	6819      	ldr	r1, [r3, #0]
 800a100:	6808      	ldr	r0, [r1, #0]
 800a102:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a106:	f01e 0f10 	tst.w	lr, #16
 800a10a:	bf08      	it	eq
 800a10c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a110:	f380 8809 	msr	PSP, r0
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop
 800a11c:	f3af 8000 	nop.w

0800a120 <pxCurrentTCBConst>:
 800a120:	24001128 	.word	0x24001128

0800a124 <xPortSysTickHandler>:
{
 800a124:	b508      	push	{r3, lr}
	__asm volatile
 800a126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a12a:	f383 8811 	msr	BASEPRI, r3
 800a12e:	f3bf 8f6f 	isb	sy
 800a132:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800a136:	f7ff f97b 	bl	8009430 <xTaskIncrementTick>
 800a13a:	b128      	cbz	r0, 800a148 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a13c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a140:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a144:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 800a148:	2300      	movs	r3, #0
 800a14a:	f383 8811 	msr	BASEPRI, r3
}
 800a14e:	bd08      	pop	{r3, pc}

0800a150 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a150:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800a154:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a156:	4806      	ldr	r0, [pc, #24]	@ (800a170 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a158:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a15a:	4906      	ldr	r1, [pc, #24]	@ (800a174 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a15c:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a15e:	6803      	ldr	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a160:	2007      	movs	r0, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a162:	fba1 1303 	umull	r1, r3, r1, r3
 800a166:	099b      	lsrs	r3, r3, #6
 800a168:	3b01      	subs	r3, #1
 800a16a:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a16c:	6110      	str	r0, [r2, #16]
}
 800a16e:	4770      	bx	lr
 800a170:	24000008 	.word	0x24000008
 800a174:	10624dd3 	.word	0x10624dd3

0800a178 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a178:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a17c:	4a3d      	ldr	r2, [pc, #244]	@ (800a274 <xPortStartScheduler+0xfc>)
 800a17e:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 800a182:	4291      	cmp	r1, r2
 800a184:	d041      	beq.n	800a20a <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a186:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800a18a:	4b3b      	ldr	r3, [pc, #236]	@ (800a278 <xPortStartScheduler+0x100>)
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d033      	beq.n	800a1f8 <xPortStartScheduler+0x80>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a190:	4b3a      	ldr	r3, [pc, #232]	@ (800a27c <xPortStartScheduler+0x104>)
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a192:	f04f 0cff 	mov.w	ip, #255	@ 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a196:	483a      	ldr	r0, [pc, #232]	@ (800a280 <xPortStartScheduler+0x108>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a198:	493a      	ldr	r1, [pc, #232]	@ (800a284 <xPortStartScheduler+0x10c>)
{
 800a19a:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a19c:	781a      	ldrb	r2, [r3, #0]
{
 800a19e:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a1a0:	b2d2      	uxtb	r2, r2
 800a1a2:	9201      	str	r2, [sp, #4]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a1a4:	2207      	movs	r2, #7
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a1a6:	f883 c000 	strb.w	ip, [r3]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a1aa:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a1ac:	6002      	str	r2, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a1ae:	b2db      	uxtb	r3, r3
 800a1b0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a1b4:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a1b8:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a1bc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a1c0:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a1c2:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a1c4:	d50f      	bpl.n	800a1e6 <xPortStartScheduler+0x6e>
 800a1c6:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a1c8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a1cc:	4611      	mov	r1, r2
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a1ce:	3a01      	subs	r2, #1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a1d0:	005b      	lsls	r3, r3, #1
 800a1d2:	b2db      	uxtb	r3, r3
 800a1d4:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a1d8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a1dc:	061b      	lsls	r3, r3, #24
 800a1de:	d4f3      	bmi.n	800a1c8 <xPortStartScheduler+0x50>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a1e0:	2903      	cmp	r1, #3
 800a1e2:	d01b      	beq.n	800a21c <xPortStartScheduler+0xa4>
 800a1e4:	6001      	str	r1, [r0, #0]
	__asm volatile
 800a1e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ea:	f383 8811 	msr	BASEPRI, r3
 800a1ee:	f3bf 8f6f 	isb	sy
 800a1f2:	f3bf 8f4f 	dsb	sy
 800a1f6:	e7fe      	b.n	800a1f6 <xPortStartScheduler+0x7e>
 800a1f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1fc:	f383 8811 	msr	BASEPRI, r3
 800a200:	f3bf 8f6f 	isb	sy
 800a204:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a208:	e7fe      	b.n	800a208 <xPortStartScheduler+0x90>
 800a20a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a20e:	f383 8811 	msr	BASEPRI, r3
 800a212:	f3bf 8f6f 	isb	sy
 800a216:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a21a:	e7fe      	b.n	800a21a <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a21c:	9b01      	ldr	r3, [sp, #4]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a21e:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a222:	4a16      	ldr	r2, [pc, #88]	@ (800a27c <xPortStartScheduler+0x104>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a224:	f44f 7140 	mov.w	r1, #768	@ 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a228:	b2db      	uxtb	r3, r3
	uxCriticalNesting = 0;
 800a22a:	2500      	movs	r5, #0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a22c:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a22e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a230:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800a234:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a238:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a23c:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800a240:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a244:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 800a248:	f7ff ff82 	bl	800a150 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800a24c:	4b0e      	ldr	r3, [pc, #56]	@ (800a288 <xPortStartScheduler+0x110>)
 800a24e:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 800a250:	f7ff fea8 	bl	8009fa4 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a254:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 800a258:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a25c:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 800a260:	f7ff fe8c 	bl	8009f7c <prvPortStartFirstTask>
	vTaskSwitchContext();
 800a264:	f7ff fa62 	bl	800972c <vTaskSwitchContext>
}
 800a268:	4628      	mov	r0, r5
	prvTaskExitError();
 800a26a:	f7ff fea5 	bl	8009fb8 <prvTaskExitError>
}
 800a26e:	b003      	add	sp, #12
 800a270:	bd30      	pop	{r4, r5, pc}
 800a272:	bf00      	nop
 800a274:	410fc271 	.word	0x410fc271
 800a278:	410fc270 	.word	0x410fc270
 800a27c:	e000e400 	.word	0xe000e400
 800a280:	24001258 	.word	0x24001258
 800a284:	2400125c 	.word	0x2400125c
 800a288:	24000028 	.word	0x24000028

0800a28c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a28c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a290:	2b0f      	cmp	r3, #15
 800a292:	d90e      	bls.n	800a2b2 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a294:	4911      	ldr	r1, [pc, #68]	@ (800a2dc <vPortValidateInterruptPriority+0x50>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a296:	4a12      	ldr	r2, [pc, #72]	@ (800a2e0 <vPortValidateInterruptPriority+0x54>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a298:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a29a:	7812      	ldrb	r2, [r2, #0]
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d908      	bls.n	800a2b2 <vPortValidateInterruptPriority+0x26>
 800a2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a4:	f383 8811 	msr	BASEPRI, r3
 800a2a8:	f3bf 8f6f 	isb	sy
 800a2ac:	f3bf 8f4f 	dsb	sy
 800a2b0:	e7fe      	b.n	800a2b0 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a2b2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a2b6:	4a0b      	ldr	r2, [pc, #44]	@ (800a2e4 <vPortValidateInterruptPriority+0x58>)
 800a2b8:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 800a2bc:	6812      	ldr	r2, [r2, #0]
 800a2be:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d908      	bls.n	800a2d8 <vPortValidateInterruptPriority+0x4c>
 800a2c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ca:	f383 8811 	msr	BASEPRI, r3
 800a2ce:	f3bf 8f6f 	isb	sy
 800a2d2:	f3bf 8f4f 	dsb	sy
 800a2d6:	e7fe      	b.n	800a2d6 <vPortValidateInterruptPriority+0x4a>
	}
 800a2d8:	4770      	bx	lr
 800a2da:	bf00      	nop
 800a2dc:	e000e3f0 	.word	0xe000e3f0
 800a2e0:	2400125c 	.word	0x2400125c
 800a2e4:	24001258 	.word	0x24001258

0800a2e8 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a2e8:	4b12      	ldr	r3, [pc, #72]	@ (800a334 <prvInsertBlockIntoFreeList+0x4c>)
{
 800a2ea:	b430      	push	{r4, r5}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4283      	cmp	r3, r0
 800a2f2:	d3fb      	bcc.n	800a2ec <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a2f4:	6854      	ldr	r4, [r2, #4]
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a2f6:	6841      	ldr	r1, [r0, #4]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a2f8:	eb02 0c04 	add.w	ip, r2, r4
 800a2fc:	4560      	cmp	r0, ip
 800a2fe:	d008      	beq.n	800a312 <prvInsertBlockIntoFreeList+0x2a>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a300:	1844      	adds	r4, r0, r1
 800a302:	42a3      	cmp	r3, r4
 800a304:	d00b      	beq.n	800a31e <prvInsertBlockIntoFreeList+0x36>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a306:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a308:	4282      	cmp	r2, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a30a:	bf18      	it	ne
 800a30c:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a30e:	bc30      	pop	{r4, r5}
 800a310:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a312:	4421      	add	r1, r4
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a314:	1850      	adds	r0, r2, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a316:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a318:	4283      	cmp	r3, r0
 800a31a:	d1f8      	bne.n	800a30e <prvInsertBlockIntoFreeList+0x26>
 800a31c:	4610      	mov	r0, r2
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a31e:	4c06      	ldr	r4, [pc, #24]	@ (800a338 <prvInsertBlockIntoFreeList+0x50>)
 800a320:	6824      	ldr	r4, [r4, #0]
 800a322:	42a3      	cmp	r3, r4
 800a324:	d003      	beq.n	800a32e <prvInsertBlockIntoFreeList+0x46>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a326:	e9d3 4500 	ldrd	r4, r5, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a32a:	4429      	add	r1, r5
 800a32c:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a32e:	6004      	str	r4, [r0, #0]
 800a330:	e7ea      	b.n	800a308 <prvInsertBlockIntoFreeList+0x20>
 800a332:	bf00      	nop
 800a334:	24001278 	.word	0x24001278
 800a338:	24001274 	.word	0x24001274

0800a33c <pvPortMalloc>:
{
 800a33c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		if( pxEnd == NULL )
 800a340:	4d41      	ldr	r5, [pc, #260]	@ (800a448 <pvPortMalloc+0x10c>)
{
 800a342:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800a344:	f7ff f85e 	bl	8009404 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800a348:	682b      	ldr	r3, [r5, #0]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d05c      	beq.n	800a408 <pvPortMalloc+0xcc>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a34e:	4b3f      	ldr	r3, [pc, #252]	@ (800a44c <pvPortMalloc+0x110>)
 800a350:	681e      	ldr	r6, [r3, #0]
 800a352:	4234      	tst	r4, r6
 800a354:	d12e      	bne.n	800a3b4 <pvPortMalloc+0x78>
			if( xWantedSize > 0 )
 800a356:	b36c      	cbz	r4, 800a3b4 <pvPortMalloc+0x78>
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a358:	0760      	lsls	r0, r4, #29
				xWantedSize += xHeapStructSize;
 800a35a:	f104 0108 	add.w	r1, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a35e:	d002      	beq.n	800a366 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a360:	f021 0107 	bic.w	r1, r1, #7
 800a364:	3108      	adds	r1, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a366:	b329      	cbz	r1, 800a3b4 <pvPortMalloc+0x78>
 800a368:	f8df 80f8 	ldr.w	r8, [pc, #248]	@ 800a464 <pvPortMalloc+0x128>
 800a36c:	f8d8 7000 	ldr.w	r7, [r8]
 800a370:	428f      	cmp	r7, r1
 800a372:	d31f      	bcc.n	800a3b4 <pvPortMalloc+0x78>
				pxBlock = xStart.pxNextFreeBlock;
 800a374:	4836      	ldr	r0, [pc, #216]	@ (800a450 <pvPortMalloc+0x114>)
 800a376:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a378:	e003      	b.n	800a382 <pvPortMalloc+0x46>
 800a37a:	6823      	ldr	r3, [r4, #0]
 800a37c:	b123      	cbz	r3, 800a388 <pvPortMalloc+0x4c>
 800a37e:	4620      	mov	r0, r4
 800a380:	461c      	mov	r4, r3
 800a382:	6862      	ldr	r2, [r4, #4]
 800a384:	428a      	cmp	r2, r1
 800a386:	d3f8      	bcc.n	800a37a <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 800a388:	682b      	ldr	r3, [r5, #0]
 800a38a:	42a3      	cmp	r3, r4
 800a38c:	d012      	beq.n	800a3b4 <pvPortMalloc+0x78>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a38e:	1a53      	subs	r3, r2, r1
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a390:	6825      	ldr	r5, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a392:	f8d0 9000 	ldr.w	r9, [r0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a396:	2b10      	cmp	r3, #16
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a398:	6005      	str	r5, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a39a:	d916      	bls.n	800a3ca <pvPortMalloc+0x8e>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a39c:	1860      	adds	r0, r4, r1
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a39e:	0742      	lsls	r2, r0, #29
 800a3a0:	d00e      	beq.n	800a3c0 <pvPortMalloc+0x84>
 800a3a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3a6:	f383 8811 	msr	BASEPRI, r3
 800a3aa:	f3bf 8f6f 	isb	sy
 800a3ae:	f3bf 8f4f 	dsb	sy
 800a3b2:	e7fe      	b.n	800a3b2 <pvPortMalloc+0x76>
void *pvReturn = NULL;
 800a3b4:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 800a3b6:	f7ff f979 	bl	80096ac <xTaskResumeAll>
}
 800a3ba:	4628      	mov	r0, r5
 800a3bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a3c0:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a3c2:	6061      	str	r1, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a3c4:	f7ff ff90 	bl	800a2e8 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a3c8:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a3ca:	4b22      	ldr	r3, [pc, #136]	@ (800a454 <pvPortMalloc+0x118>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a3cc:	1abf      	subs	r7, r7, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a3ce:	4332      	orrs	r2, r6
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a3d0:	f109 0508 	add.w	r5, r9, #8
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a3d4:	6819      	ldr	r1, [r3, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a3d6:	f8c8 7000 	str.w	r7, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a3da:	428f      	cmp	r7, r1
					xNumberOfSuccessfulAllocations++;
 800a3dc:	491e      	ldr	r1, [pc, #120]	@ (800a458 <pvPortMalloc+0x11c>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a3de:	bf38      	it	cc
 800a3e0:	601f      	strcc	r7, [r3, #0]
					pxBlock->pxNextFreeBlock = NULL;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	e9c4 3200 	strd	r3, r2, [r4]
					xNumberOfSuccessfulAllocations++;
 800a3e8:	680b      	ldr	r3, [r1, #0]
 800a3ea:	3301      	adds	r3, #1
 800a3ec:	600b      	str	r3, [r1, #0]
	( void ) xTaskResumeAll();
 800a3ee:	f7ff f95d 	bl	80096ac <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3f2:	076b      	lsls	r3, r5, #29
 800a3f4:	d0e1      	beq.n	800a3ba <pvPortMalloc+0x7e>
 800a3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3fa:	f383 8811 	msr	BASEPRI, r3
 800a3fe:	f3bf 8f6f 	isb	sy
 800a402:	f3bf 8f4f 	dsb	sy
 800a406:	e7fe      	b.n	800a406 <pvPortMalloc+0xca>
	uxAddress = ( size_t ) ucHeap;
 800a408:	4b14      	ldr	r3, [pc, #80]	@ (800a45c <pvPortMalloc+0x120>)
	xStart.xBlockSize = ( size_t ) 0;
 800a40a:	2100      	movs	r1, #0
	uxAddress -= xHeapStructSize;
 800a40c:	4a14      	ldr	r2, [pc, #80]	@ (800a460 <pvPortMalloc+0x124>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a40e:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a412:	075e      	lsls	r6, r3, #29
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a414:	4e0e      	ldr	r6, [pc, #56]	@ (800a450 <pvPortMalloc+0x114>)
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a416:	f022 0207 	bic.w	r2, r2, #7
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a41a:	bf18      	it	ne
 800a41c:	3307      	addne	r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 800a41e:	6071      	str	r1, [r6, #4]
	pxEnd = ( void * ) uxAddress;
 800a420:	602a      	str	r2, [r5, #0]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a422:	bf18      	it	ne
 800a424:	f023 0307 	bicne.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a428:	6033      	str	r3, [r6, #0]
 800a42a:	4618      	mov	r0, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a42c:	1ad3      	subs	r3, r2, r3
}
 800a42e:	463e      	mov	r6, r7
	pxEnd->pxNextFreeBlock = NULL;
 800a430:	e9c2 1100 	strd	r1, r1, [r2]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a434:	e9c0 2300 	strd	r2, r3, [r0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a438:	4a06      	ldr	r2, [pc, #24]	@ (800a454 <pvPortMalloc+0x118>)
 800a43a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a43c:	4a09      	ldr	r2, [pc, #36]	@ (800a464 <pvPortMalloc+0x128>)
 800a43e:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a440:	4b02      	ldr	r3, [pc, #8]	@ (800a44c <pvPortMalloc+0x110>)
 800a442:	601f      	str	r7, [r3, #0]
}
 800a444:	e785      	b.n	800a352 <pvPortMalloc+0x16>
 800a446:	bf00      	nop
 800a448:	24001274 	.word	0x24001274
 800a44c:	24001260 	.word	0x24001260
 800a450:	24001278 	.word	0x24001278
 800a454:	2400126c 	.word	0x2400126c
 800a458:	24001268 	.word	0x24001268
 800a45c:	24001280 	.word	0x24001280
 800a460:	24004e78 	.word	0x24004e78
 800a464:	24001270 	.word	0x24001270

0800a468 <vPortFree>:
	if( pv != NULL )
 800a468:	b1d0      	cbz	r0, 800a4a0 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a46a:	4a1c      	ldr	r2, [pc, #112]	@ (800a4dc <vPortFree+0x74>)
 800a46c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800a470:	6812      	ldr	r2, [r2, #0]
 800a472:	4213      	tst	r3, r2
 800a474:	d00b      	beq.n	800a48e <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a476:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800a47a:	b191      	cbz	r1, 800a4a2 <vPortFree+0x3a>
 800a47c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a480:	f383 8811 	msr	BASEPRI, r3
 800a484:	f3bf 8f6f 	isb	sy
 800a488:	f3bf 8f4f 	dsb	sy
 800a48c:	e7fe      	b.n	800a48c <vPortFree+0x24>
 800a48e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a492:	f383 8811 	msr	BASEPRI, r3
 800a496:	f3bf 8f6f 	isb	sy
 800a49a:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a49e:	e7fe      	b.n	800a49e <vPortFree+0x36>
 800a4a0:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a4a2:	ea23 0302 	bic.w	r3, r3, r2
{
 800a4a6:	b500      	push	{lr}
 800a4a8:	b083      	sub	sp, #12
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a4aa:	f840 3c04 	str.w	r3, [r0, #-4]
 800a4ae:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 800a4b0:	f7fe ffa8 	bl	8009404 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a4b4:	4a0a      	ldr	r2, [pc, #40]	@ (800a4e0 <vPortFree+0x78>)
 800a4b6:	9801      	ldr	r0, [sp, #4]
 800a4b8:	6811      	ldr	r1, [r2, #0]
 800a4ba:	f850 3c04 	ldr.w	r3, [r0, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a4be:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a4c0:	440b      	add	r3, r1
 800a4c2:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a4c4:	f7ff ff10 	bl	800a2e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a4c8:	4a06      	ldr	r2, [pc, #24]	@ (800a4e4 <vPortFree+0x7c>)
 800a4ca:	6813      	ldr	r3, [r2, #0]
 800a4cc:	3301      	adds	r3, #1
 800a4ce:	6013      	str	r3, [r2, #0]
}
 800a4d0:	b003      	add	sp, #12
 800a4d2:	f85d eb04 	ldr.w	lr, [sp], #4
				( void ) xTaskResumeAll();
 800a4d6:	f7ff b8e9 	b.w	80096ac <xTaskResumeAll>
 800a4da:	bf00      	nop
 800a4dc:	24001260 	.word	0x24001260
 800a4e0:	24001270 	.word	0x24001270
 800a4e4:	24001264 	.word	0x24001264

0800a4e8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b082      	sub	sp, #8
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();
 800a4ec:	f7fd fc80 	bl	8007df0 <sys_mark_tcpip_thread>

  LOCK_TCPIP_CORE();
 800a4f0:	f7fd fbc6 	bl	8007c80 <sys_lock_tcpip_core>
  if (tcpip_init_done != NULL) {
 800a4f4:	4b2c      	ldr	r3, [pc, #176]	@ (800a5a8 <tcpip_thread+0xc0>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	b113      	cbz	r3, 800a500 <tcpip_thread+0x18>
    tcpip_init_done(tcpip_init_done_arg);
 800a4fa:	4a2c      	ldr	r2, [pc, #176]	@ (800a5ac <tcpip_thread+0xc4>)
 800a4fc:	6810      	ldr	r0, [r2, #0]
 800a4fe:	4798      	blx	r3
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800a500:	4d2b      	ldr	r5, [pc, #172]	@ (800a5b0 <tcpip_thread+0xc8>)
      msg->msg.cb.function(msg->msg.cb.ctx);
      break;

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a502:	4f2c      	ldr	r7, [pc, #176]	@ (800a5b4 <tcpip_thread+0xcc>)
 800a504:	4e2c      	ldr	r6, [pc, #176]	@ (800a5b8 <tcpip_thread+0xd0>)
 800a506:	e00e      	b.n	800a526 <tcpip_thread+0x3e>
  } else if (sleeptime == 0) {
 800a508:	b158      	cbz	r0, 800a522 <tcpip_thread+0x3a>
  UNLOCK_TCPIP_CORE();
 800a50a:	f7fd fc37 	bl	8007d7c <sys_unlock_tcpip_core>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800a50e:	4622      	mov	r2, r4
 800a510:	a901      	add	r1, sp, #4
 800a512:	4628      	mov	r0, r5
 800a514:	f007 fc5e 	bl	8011dd4 <sys_arch_mbox_fetch>
 800a518:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 800a51a:	f7fd fbb1 	bl	8007c80 <sys_lock_tcpip_core>
  if (res == SYS_ARCH_TIMEOUT) {
 800a51e:	3401      	adds	r4, #1
 800a520:	d111      	bne.n	800a546 <tcpip_thread+0x5e>
    sys_check_timeouts();
 800a522:	f005 fceb 	bl	800fefc <sys_check_timeouts>
  LWIP_ASSERT_CORE_LOCKED();
 800a526:	f7fd fc33 	bl	8007d90 <sys_check_core_locking>
  sleeptime = sys_timeouts_sleeptime();
 800a52a:	f005 fd11 	bl	800ff50 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800a52e:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 800a530:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800a532:	d1e9      	bne.n	800a508 <tcpip_thread+0x20>
    UNLOCK_TCPIP_CORE();
 800a534:	f7fd fc22 	bl	8007d7c <sys_unlock_tcpip_core>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800a538:	2200      	movs	r2, #0
 800a53a:	a901      	add	r1, sp, #4
 800a53c:	4628      	mov	r0, r5
 800a53e:	f007 fc49 	bl	8011dd4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800a542:	f7fd fb9d 	bl	8007c80 <sys_lock_tcpip_core>
    if (msg == NULL) {
 800a546:	9c01      	ldr	r4, [sp, #4]
 800a548:	b164      	cbz	r4, 800a564 <tcpip_thread+0x7c>
  switch (msg->type) {
 800a54a:	7823      	ldrb	r3, [r4, #0]
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d01e      	beq.n	800a58e <tcpip_thread+0xa6>
 800a550:	2b02      	cmp	r3, #2
 800a552:	d018      	beq.n	800a586 <tcpip_thread+0x9e>
 800a554:	b16b      	cbz	r3, 800a572 <tcpip_thread+0x8a>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a556:	463b      	mov	r3, r7
 800a558:	22cf      	movs	r2, #207	@ 0xcf
 800a55a:	4631      	mov	r1, r6
 800a55c:	4817      	ldr	r0, [pc, #92]	@ (800a5bc <tcpip_thread+0xd4>)
 800a55e:	f007 fda5 	bl	80120ac <iprintf>
      break;
 800a562:	e7e0      	b.n	800a526 <tcpip_thread+0x3e>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a564:	463b      	mov	r3, r7
 800a566:	2291      	movs	r2, #145	@ 0x91
 800a568:	4631      	mov	r1, r6
 800a56a:	4814      	ldr	r0, [pc, #80]	@ (800a5bc <tcpip_thread+0xd4>)
 800a56c:	f007 fd9e 	bl	80120ac <iprintf>
      continue;
 800a570:	e7d9      	b.n	800a526 <tcpip_thread+0x3e>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800a572:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 800a576:	6860      	ldr	r0, [r4, #4]
 800a578:	4798      	blx	r3
 800a57a:	b980      	cbnz	r0, 800a59e <tcpip_thread+0xb6>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a57c:	4621      	mov	r1, r4
 800a57e:	2009      	movs	r0, #9
 800a580:	f000 fc98 	bl	800aeb4 <memp_free>
      break;
 800a584:	e7cf      	b.n	800a526 <tcpip_thread+0x3e>
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a586:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 800a58a:	4798      	blx	r3
      break;
 800a58c:	e7cb      	b.n	800a526 <tcpip_thread+0x3e>
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a58e:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 800a592:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800a594:	4621      	mov	r1, r4
 800a596:	2008      	movs	r0, #8
 800a598:	f000 fc8c 	bl	800aeb4 <memp_free>
      break;
 800a59c:	e7c3      	b.n	800a526 <tcpip_thread+0x3e>
        pbuf_free(msg->msg.inp.p);
 800a59e:	6860      	ldr	r0, [r4, #4]
 800a5a0:	f000 ff94 	bl	800b4cc <pbuf_free>
 800a5a4:	e7ea      	b.n	800a57c <tcpip_thread+0x94>
 800a5a6:	bf00      	nop
 800a5a8:	24004e8c 	.word	0x24004e8c
 800a5ac:	24004e88 	.word	0x24004e88
 800a5b0:	24004e84 	.word	0x24004e84
 800a5b4:	0801388c 	.word	0x0801388c
 800a5b8:	080138bc 	.word	0x080138bc
 800a5bc:	08012fac 	.word	0x08012fac

0800a5c0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800a5c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5c2:	4607      	mov	r7, r0
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a5c4:	4811      	ldr	r0, [pc, #68]	@ (800a60c <tcpip_inpkt+0x4c>)
{
 800a5c6:	460e      	mov	r6, r1
 800a5c8:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a5ca:	f007 fc21 	bl	8011e10 <sys_mbox_valid>
 800a5ce:	b178      	cbz	r0, 800a5f0 <tcpip_inpkt+0x30>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800a5d0:	2009      	movs	r0, #9
 800a5d2:	f000 fc29 	bl	800ae28 <memp_malloc>
  if (msg == NULL) {
 800a5d6:	4604      	mov	r4, r0
 800a5d8:	b1a8      	cbz	r0, 800a606 <tcpip_inpkt+0x46>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_INPKT;
 800a5da:	2300      	movs	r3, #0
  msg->msg.inp.p = p;
 800a5dc:	6047      	str	r7, [r0, #4]
  msg->msg.inp.netif = inp;
 800a5de:	6086      	str	r6, [r0, #8]
  msg->msg.inp.input_fn = input_fn;
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a5e0:	4601      	mov	r1, r0
  msg->type = TCPIP_MSG_INPKT;
 800a5e2:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a5e4:	4809      	ldr	r0, [pc, #36]	@ (800a60c <tcpip_inpkt+0x4c>)
  msg->msg.inp.input_fn = input_fn;
 800a5e6:	60e5      	str	r5, [r4, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a5e8:	f007 fbe4 	bl	8011db4 <sys_mbox_trypost>
 800a5ec:	b938      	cbnz	r0, 800a5fe <tcpip_inpkt+0x3e>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
    return ERR_MEM;
  }
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800a5ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a5f0:	4b07      	ldr	r3, [pc, #28]	@ (800a610 <tcpip_inpkt+0x50>)
 800a5f2:	22fc      	movs	r2, #252	@ 0xfc
 800a5f4:	4907      	ldr	r1, [pc, #28]	@ (800a614 <tcpip_inpkt+0x54>)
 800a5f6:	4808      	ldr	r0, [pc, #32]	@ (800a618 <tcpip_inpkt+0x58>)
 800a5f8:	f007 fd58 	bl	80120ac <iprintf>
 800a5fc:	e7e8      	b.n	800a5d0 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a5fe:	4621      	mov	r1, r4
 800a600:	2009      	movs	r0, #9
 800a602:	f000 fc57 	bl	800aeb4 <memp_free>
    return ERR_MEM;
 800a606:	f04f 30ff 	mov.w	r0, #4294967295
}
 800a60a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a60c:	24004e84 	.word	0x24004e84
 800a610:	0801388c 	.word	0x0801388c
 800a614:	080138dc 	.word	0x080138dc
 800a618:	08012fac 	.word	0x08012fac

0800a61c <tcpip_input>:
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800a61c:	f891 302d 	ldrb.w	r3, [r1, #45]	@ 0x2d
 800a620:	f013 0f18 	tst.w	r3, #24
 800a624:	d002      	beq.n	800a62c <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ethernet_input);
 800a626:	4a03      	ldr	r2, [pc, #12]	@ (800a634 <tcpip_input+0x18>)
 800a628:	f7ff bfca 	b.w	800a5c0 <tcpip_inpkt>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800a62c:	4a02      	ldr	r2, [pc, #8]	@ (800a638 <tcpip_input+0x1c>)
 800a62e:	f7ff bfc7 	b.w	800a5c0 <tcpip_inpkt>
 800a632:	bf00      	nop
 800a634:	08011c7d 	.word	0x08011c7d
 800a638:	080110b1 	.word	0x080110b1

0800a63c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800a63c:	b570      	push	{r4, r5, r6, lr}
 800a63e:	4606      	mov	r6, r0
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a640:	4811      	ldr	r0, [pc, #68]	@ (800a688 <tcpip_try_callback+0x4c>)
{
 800a642:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a644:	f007 fbe4 	bl	8011e10 <sys_mbox_valid>
 800a648:	b170      	cbz	r0, 800a668 <tcpip_try_callback+0x2c>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800a64a:	2008      	movs	r0, #8
 800a64c:	f000 fbec 	bl	800ae28 <memp_malloc>
  if (msg == NULL) {
 800a650:	4604      	mov	r4, r0
 800a652:	b1a8      	cbz	r0, 800a680 <tcpip_try_callback+0x44>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800a654:	2301      	movs	r3, #1
  msg->msg.cb.function = function;
  msg->msg.cb.ctx = ctx;

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a656:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 800a658:	e9c0 6501 	strd	r6, r5, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a65c:	480a      	ldr	r0, [pc, #40]	@ (800a688 <tcpip_try_callback+0x4c>)
  msg->type = TCPIP_MSG_CALLBACK;
 800a65e:	7023      	strb	r3, [r4, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a660:	f007 fba8 	bl	8011db4 <sys_mbox_trypost>
 800a664:	b940      	cbnz	r0, 800a678 <tcpip_try_callback+0x3c>
    memp_free(MEMP_TCPIP_MSG_API, msg);
    return ERR_MEM;
  }
  return ERR_OK;
}
 800a666:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a668:	4b08      	ldr	r3, [pc, #32]	@ (800a68c <tcpip_try_callback+0x50>)
 800a66a:	f240 125d 	movw	r2, #349	@ 0x15d
 800a66e:	4908      	ldr	r1, [pc, #32]	@ (800a690 <tcpip_try_callback+0x54>)
 800a670:	4808      	ldr	r0, [pc, #32]	@ (800a694 <tcpip_try_callback+0x58>)
 800a672:	f007 fd1b 	bl	80120ac <iprintf>
 800a676:	e7e8      	b.n	800a64a <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800a678:	4621      	mov	r1, r4
 800a67a:	2008      	movs	r0, #8
 800a67c:	f000 fc1a 	bl	800aeb4 <memp_free>
    return ERR_MEM;
 800a680:	f04f 30ff 	mov.w	r0, #4294967295
}
 800a684:	bd70      	pop	{r4, r5, r6, pc}
 800a686:	bf00      	nop
 800a688:	24004e84 	.word	0x24004e84
 800a68c:	0801388c 	.word	0x0801388c
 800a690:	080138dc 	.word	0x080138dc
 800a694:	08012fac 	.word	0x08012fac

0800a698 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800a698:	b530      	push	{r4, r5, lr}
 800a69a:	b083      	sub	sp, #12
 800a69c:	4605      	mov	r5, r0
 800a69e:	460c      	mov	r4, r1
  lwip_init();
 800a6a0:	f000 f8b2 	bl	800a808 <lwip_init>

  tcpip_init_done = initfunc;
 800a6a4:	4a15      	ldr	r2, [pc, #84]	@ (800a6fc <tcpip_init+0x64>)
  tcpip_init_done_arg = arg;
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a6a6:	2106      	movs	r1, #6
  tcpip_init_done_arg = arg;
 800a6a8:	4b15      	ldr	r3, [pc, #84]	@ (800a700 <tcpip_init+0x68>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a6aa:	4816      	ldr	r0, [pc, #88]	@ (800a704 <tcpip_init+0x6c>)
  tcpip_init_done = initfunc;
 800a6ac:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 800a6ae:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a6b0:	f007 fb72 	bl	8011d98 <sys_mbox_new>
 800a6b4:	b970      	cbnz	r0, 800a6d4 <tcpip_init+0x3c>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800a6b6:	4814      	ldr	r0, [pc, #80]	@ (800a708 <tcpip_init+0x70>)
 800a6b8:	f007 fbba 	bl	8011e30 <sys_mutex_new>
 800a6bc:	b9b0      	cbnz	r0, 800a6ec <tcpip_init+0x54>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800a6be:	2418      	movs	r4, #24
 800a6c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	4911      	ldr	r1, [pc, #68]	@ (800a70c <tcpip_init+0x74>)
 800a6c8:	9400      	str	r4, [sp, #0]
 800a6ca:	4811      	ldr	r0, [pc, #68]	@ (800a710 <tcpip_init+0x78>)
 800a6cc:	f007 fbc6 	bl	8011e5c <sys_thread_new>
}
 800a6d0:	b003      	add	sp, #12
 800a6d2:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800a6d4:	4b0f      	ldr	r3, [pc, #60]	@ (800a714 <tcpip_init+0x7c>)
 800a6d6:	f240 2261 	movw	r2, #609	@ 0x261
 800a6da:	490f      	ldr	r1, [pc, #60]	@ (800a718 <tcpip_init+0x80>)
 800a6dc:	480f      	ldr	r0, [pc, #60]	@ (800a71c <tcpip_init+0x84>)
 800a6de:	f007 fce5 	bl	80120ac <iprintf>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800a6e2:	4809      	ldr	r0, [pc, #36]	@ (800a708 <tcpip_init+0x70>)
 800a6e4:	f007 fba4 	bl	8011e30 <sys_mutex_new>
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	d0e8      	beq.n	800a6be <tcpip_init+0x26>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800a6ec:	4b09      	ldr	r3, [pc, #36]	@ (800a714 <tcpip_init+0x7c>)
 800a6ee:	f240 2265 	movw	r2, #613	@ 0x265
 800a6f2:	490b      	ldr	r1, [pc, #44]	@ (800a720 <tcpip_init+0x88>)
 800a6f4:	4809      	ldr	r0, [pc, #36]	@ (800a71c <tcpip_init+0x84>)
 800a6f6:	f007 fcd9 	bl	80120ac <iprintf>
 800a6fa:	e7e0      	b.n	800a6be <tcpip_init+0x26>
 800a6fc:	24004e8c 	.word	0x24004e8c
 800a700:	24004e88 	.word	0x24004e88
 800a704:	24004e84 	.word	0x24004e84
 800a708:	24004e80 	.word	0x24004e80
 800a70c:	0800a4e9 	.word	0x0800a4e9
 800a710:	08013934 	.word	0x08013934
 800a714:	0801388c 	.word	0x0801388c
 800a718:	080138ec 	.word	0x080138ec
 800a71c:	08012fac 	.word	0x08012fac
 800a720:	08013910 	.word	0x08013910

0800a724 <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 800a724:	ba40      	rev16	r0, r0
}
 800a726:	b280      	uxth	r0, r0
 800a728:	4770      	bx	lr
 800a72a:	bf00      	nop

0800a72c <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 800a72c:	ba00      	rev	r0, r0
 800a72e:	4770      	bx	lr

0800a730 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800a730:	b530      	push	{r4, r5, lr}
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 800a732:	f04f 0e00 	mov.w	lr, #0
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);
 800a736:	f000 0501 	and.w	r5, r0, #1

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800a73a:	4571      	cmp	r1, lr
 800a73c:	dd05      	ble.n	800a74a <lwip_standard_chksum+0x1a>
 800a73e:	b125      	cbz	r5, 800a74a <lwip_standard_chksum+0x1a>
    ((u8_t *)&t)[1] = *pb++;
 800a740:	f810 3b01 	ldrb.w	r3, [r0], #1
    len--;
 800a744:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 800a746:	f363 2e1f 	bfi	lr, r3, #8, #24
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 800a74a:	2901      	cmp	r1, #1
 800a74c:	dd27      	ble.n	800a79e <lwip_standard_chksum+0x6e>
 800a74e:	3902      	subs	r1, #2
  u32_t sum = 0;
 800a750:	2300      	movs	r3, #0
 800a752:	084c      	lsrs	r4, r1, #1
 800a754:	f104 0c01 	add.w	ip, r4, #1
 800a758:	eb00 0c4c 	add.w	ip, r0, ip, lsl #1
    sum += *ps++;
 800a75c:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 800a760:	4584      	cmp	ip, r0
    sum += *ps++;
 800a762:	4413      	add	r3, r2
  while (len > 1) {
 800a764:	d1fa      	bne.n	800a75c <lwip_standard_chksum+0x2c>
    len -= 2;
 800a766:	ebc4 74c4 	rsb	r4, r4, r4, lsl #31
 800a76a:	eb01 0144 	add.w	r1, r1, r4, lsl #1
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800a76e:	2901      	cmp	r1, #1
 800a770:	d105      	bne.n	800a77e <lwip_standard_chksum+0x4e>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800a772:	f89c 2000 	ldrb.w	r2, [ip]
 800a776:	f362 0e07 	bfi	lr, r2, #0, #8
 800a77a:	fa1f fe8e 	uxth.w	lr, lr
  }

  /* Add end bytes */
  sum += t;
 800a77e:	449e      	add	lr, r3

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800a780:	fa1f f38e 	uxth.w	r3, lr
 800a784:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  sum = FOLD_U32T(sum);
 800a788:	b298      	uxth	r0, r3
 800a78a:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 800a78e:	b125      	cbz	r5, 800a79a <lwip_standard_chksum+0x6a>
    sum = SWAP_BYTES_IN_WORD(sum);
 800a790:	0203      	lsls	r3, r0, #8
 800a792:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800a796:	b29b      	uxth	r3, r3
 800a798:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 800a79a:	b280      	uxth	r0, r0
 800a79c:	bd30      	pop	{r4, r5, pc}
  ps = (const u16_t *)(const void *)pb;
 800a79e:	4684      	mov	ip, r0
  u32_t sum = 0;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	e7e4      	b.n	800a76e <lwip_standard_chksum+0x3e>

0800a7a4 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800a7a4:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800a7a6:	f7ff ffc3 	bl	800a730 <lwip_standard_chksum>
 800a7aa:	43c0      	mvns	r0, r0
}
 800a7ac:	b280      	uxth	r0, r0
 800a7ae:	bd08      	pop	{r3, pc}

0800a7b0 <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 800a7b0:	b338      	cbz	r0, 800a802 <inet_chksum_pbuf+0x52>
{
 800a7b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  int swapped = 0;
 800a7b4:	2700      	movs	r7, #0
 800a7b6:	4605      	mov	r5, r0
  acc = 0;
 800a7b8:	463c      	mov	r4, r7
    acc += LWIP_CHKSUM(q->payload, q->len);
 800a7ba:	896e      	ldrh	r6, [r5, #10]
 800a7bc:	6868      	ldr	r0, [r5, #4]
 800a7be:	4631      	mov	r1, r6
 800a7c0:	f7ff ffb6 	bl	800a730 <lwip_standard_chksum>
 800a7c4:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 800a7c6:	f016 0f01 	tst.w	r6, #1
    acc = FOLD_U32T(acc);
 800a7ca:	b2a3      	uxth	r3, r4
 800a7cc:	eb03 4414 	add.w	r4, r3, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 800a7d0:	ea4f 2304 	mov.w	r3, r4, lsl #8
 800a7d4:	f3c4 2207 	ubfx	r2, r4, #8, #8
    if (q->len % 2 != 0) {
 800a7d8:	d004      	beq.n	800a7e4 <inet_chksum_pbuf+0x34>
      acc = SWAP_BYTES_IN_WORD(acc);
 800a7da:	b29b      	uxth	r3, r3
 800a7dc:	f087 0701 	eor.w	r7, r7, #1
 800a7e0:	ea43 0402 	orr.w	r4, r3, r2
  for (q = p; q != NULL; q = q->next) {
 800a7e4:	682d      	ldr	r5, [r5, #0]
 800a7e6:	2d00      	cmp	r5, #0
 800a7e8:	d1e7      	bne.n	800a7ba <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 800a7ea:	b13f      	cbz	r7, 800a7fc <inet_chksum_pbuf+0x4c>
    acc = SWAP_BYTES_IN_WORD(acc);
 800a7ec:	0220      	lsls	r0, r4, #8
 800a7ee:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800a7f2:	b280      	uxth	r0, r0
 800a7f4:	4320      	orrs	r0, r4
  }
  return (u16_t)~(acc & 0xffffUL);
 800a7f6:	43c0      	mvns	r0, r0
 800a7f8:	b280      	uxth	r0, r0
}
 800a7fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return (u16_t)~(acc & 0xffffUL);
 800a7fc:	43e4      	mvns	r4, r4
 800a7fe:	b2a0      	uxth	r0, r4
}
 800a800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  for (q = p; q != NULL; q = q->next) {
 800a802:	f64f 70ff 	movw	r0, #65535	@ 0xffff
}
 800a806:	4770      	bx	lr

0800a808 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a808:	b508      	push	{r3, lr}
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800a80a:	f007 fb07 	bl	8011e1c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800a80e:	f000 f80d 	bl	800a82c <mem_init>
  memp_init();
 800a812:	f000 fac7 	bl	800ada4 <memp_init>
  pbuf_init();
  netif_init();
 800a816:	f000 fba1 	bl	800af5c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a81a:	f005 fbad 	bl	800ff78 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800a81e:	f001 fa11 	bl	800bc44 <tcp_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 800a822:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 800a826:	f005 bb4b 	b.w	800fec0 <sys_timeouts_init>
 800a82a:	bf00      	nop

0800a82c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800a82c:	b510      	push	{r4, lr}

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a82e:	4b11      	ldr	r3, [pc, #68]	@ (800a874 <mem_init+0x48>)
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
  mem->next = MEM_SIZE_ALIGNED;
  mem->prev = 0;
 800a830:	2200      	movs	r2, #0
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a832:	4c11      	ldr	r4, [pc, #68]	@ (800a878 <mem_init+0x4c>)
  mem->next = MEM_SIZE_ALIGNED;
 800a834:	4911      	ldr	r1, [pc, #68]	@ (800a87c <mem_init+0x50>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a836:	6023      	str	r3, [r4, #0]
  mem->used = 0;
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800a838:	4811      	ldr	r0, [pc, #68]	@ (800a880 <mem_init+0x54>)
 800a83a:	4c12      	ldr	r4, [pc, #72]	@ (800a884 <mem_init+0x58>)
  mem->used = 0;
 800a83c:	721a      	strb	r2, [r3, #8]
  mem->prev = 0;
 800a83e:	e9c3 1200 	strd	r1, r2, [r3]
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800a842:	6004      	str	r4, [r0, #0]
  ram_end->used = 1;
 800a844:	2001      	movs	r0, #1
 800a846:	4a10      	ldr	r2, [pc, #64]	@ (800a888 <mem_init+0x5c>)
  ram_end->next = MEM_SIZE_ALIGNED;
  ram_end->prev = MEM_SIZE_ALIGNED;
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800a848:	4c10      	ldr	r4, [pc, #64]	@ (800a88c <mem_init+0x60>)
  ram_end->used = 1;
 800a84a:	f882 00f0 	strb.w	r0, [r2, #240]	@ 0xf0
  ram_end->next = MEM_SIZE_ALIGNED;
 800a84e:	f8c2 10e8 	str.w	r1, [r2, #232]	@ 0xe8
  ram_end->prev = MEM_SIZE_ALIGNED;
 800a852:	f8c2 10ec 	str.w	r1, [r2, #236]	@ 0xec

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800a856:	480e      	ldr	r0, [pc, #56]	@ (800a890 <mem_init+0x64>)
  lfree = (struct mem *)(void *)ram;
 800a858:	6023      	str	r3, [r4, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800a85a:	f007 fae9 	bl	8011e30 <sys_mutex_new>
 800a85e:	b900      	cbnz	r0, 800a862 <mem_init+0x36>
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800a860:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800a862:	4b0c      	ldr	r3, [pc, #48]	@ (800a894 <mem_init+0x68>)
 800a864:	f240 221f 	movw	r2, #543	@ 0x21f
 800a868:	490b      	ldr	r1, [pc, #44]	@ (800a898 <mem_init+0x6c>)
 800a86a:	480c      	ldr	r0, [pc, #48]	@ (800a89c <mem_init+0x70>)
}
 800a86c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800a870:	f007 bc1c 	b.w	80120ac <iprintf>
 800a874:	30020000 	.word	0x30020000
 800a878:	24004eb4 	.word	0x24004eb4
 800a87c:	0001ffe8 	.word	0x0001ffe8
 800a880:	24004eb0 	.word	0x24004eb0
 800a884:	3003ffe8 	.word	0x3003ffe8
 800a888:	3003ff00 	.word	0x3003ff00
 800a88c:	24004ea8 	.word	0x24004ea8
 800a890:	24004eac 	.word	0x24004eac
 800a894:	08013944 	.word	0x08013944
 800a898:	08013974 	.word	0x08013974
 800a89c:	08012fac 	.word	0x08012fac

0800a8a0 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	f000 8095 	beq.w	800a9d0 <mem_free+0x130>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800a8a6:	0783      	lsls	r3, r0, #30
{
 800a8a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8ac:	4604      	mov	r4, r0
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800a8ae:	f040 808a 	bne.w	800a9c6 <mem_free+0x126>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800a8b2:	4e5f      	ldr	r6, [pc, #380]	@ (800aa30 <mem_free+0x190>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a8b4:	f1a0 050c 	sub.w	r5, r0, #12
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800a8b8:	6833      	ldr	r3, [r6, #0]
 800a8ba:	42ab      	cmp	r3, r5
 800a8bc:	d805      	bhi.n	800a8ca <mem_free+0x2a>
 800a8be:	4f5d      	ldr	r7, [pc, #372]	@ (800aa34 <mem_free+0x194>)
 800a8c0:	f100 030c 	add.w	r3, r0, #12
 800a8c4:	683a      	ldr	r2, [r7, #0]
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d20c      	bcs.n	800a8e4 <mem_free+0x44>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800a8ca:	4b5b      	ldr	r3, [pc, #364]	@ (800aa38 <mem_free+0x198>)
 800a8cc:	f240 227f 	movw	r2, #639	@ 0x27f
 800a8d0:	495a      	ldr	r1, [pc, #360]	@ (800aa3c <mem_free+0x19c>)
 800a8d2:	485b      	ldr	r0, [pc, #364]	@ (800aa40 <mem_free+0x1a0>)
 800a8d4:	f007 fbea 	bl	80120ac <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a8d8:	f007 fad6 	bl	8011e88 <sys_arch_protect>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800a8dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    MEM_STATS_INC_LOCKED(illegal);
 800a8e0:	f007 bade 	b.w	8011ea0 <sys_arch_unprotect>
  LWIP_MEM_FREE_PROTECT();
 800a8e4:	4857      	ldr	r0, [pc, #348]	@ (800aa44 <mem_free+0x1a4>)
 800a8e6:	f007 faaf 	bl	8011e48 <sys_mutex_lock>
  if (!mem->used) {
 800a8ea:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	f000 8099 	beq.w	800aa26 <mem_free+0x186>
  pmem = ptr_to_mem(mem->prev);
 800a8f4:	f854 1c08 	ldr.w	r1, [r4, #-8]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a8f8:	4853      	ldr	r0, [pc, #332]	@ (800aa48 <mem_free+0x1a8>)
  return (mem_size_t)((u8_t *)mem - ram);
 800a8fa:	6832      	ldr	r2, [r6, #0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a8fc:	4281      	cmp	r1, r0
  nmem = ptr_to_mem(mem->next);
 800a8fe:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a902:	d807      	bhi.n	800a914 <mem_free+0x74>
 800a904:	4283      	cmp	r3, r0
 800a906:	d805      	bhi.n	800a914 <mem_free+0x74>
  return (mem_size_t)((u8_t *)mem - ram);
 800a908:	1aa8      	subs	r0, r5, r2
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a90a:	4288      	cmp	r0, r1
 800a90c:	d012      	beq.n	800a934 <mem_free+0x94>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a90e:	5851      	ldr	r1, [r2, r1]
 800a910:	4288      	cmp	r0, r1
 800a912:	d00f      	beq.n	800a934 <mem_free+0x94>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800a914:	4b48      	ldr	r3, [pc, #288]	@ (800aa38 <mem_free+0x198>)
 800a916:	f240 2295 	movw	r2, #661	@ 0x295
 800a91a:	494c      	ldr	r1, [pc, #304]	@ (800aa4c <mem_free+0x1ac>)
 800a91c:	4848      	ldr	r0, [pc, #288]	@ (800aa40 <mem_free+0x1a0>)
 800a91e:	f007 fbc5 	bl	80120ac <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800a922:	4848      	ldr	r0, [pc, #288]	@ (800aa44 <mem_free+0x1a4>)
 800a924:	f007 fa96 	bl	8011e54 <sys_mutex_unlock>
    MEM_STATS_INC_LOCKED(illegal);
 800a928:	f007 faae 	bl	8011e88 <sys_arch_protect>
}
 800a92c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    MEM_STATS_INC_LOCKED(illegal);
 800a930:	f007 bab6 	b.w	8011ea0 <sys_arch_unprotect>
  return (struct mem *)(void *)&ram[ptr];
 800a934:	18d1      	adds	r1, r2, r3
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a936:	f8d7 c000 	ldr.w	ip, [r7]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a93a:	4561      	cmp	r1, ip
 800a93c:	d002      	beq.n	800a944 <mem_free+0xa4>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a93e:	6849      	ldr	r1, [r1, #4]
 800a940:	4288      	cmp	r0, r1
 800a942:	d1e7      	bne.n	800a914 <mem_free+0x74>
  if (mem < lfree) {
 800a944:	f8df 8120 	ldr.w	r8, [pc, #288]	@ 800aa68 <mem_free+0x1c8>
  mem->used = 0;
 800a948:	2100      	movs	r1, #0
 800a94a:	f804 1c04 	strb.w	r1, [r4, #-4]
  if (mem < lfree) {
 800a94e:	f8d8 1000 	ldr.w	r1, [r8]
 800a952:	42a9      	cmp	r1, r5
    lfree = mem;
 800a954:	bf88      	it	hi
 800a956:	f8c8 5000 	strhi.w	r5, [r8]
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a95a:	4295      	cmp	r5, r2
 800a95c:	d339      	bcc.n	800a9d2 <mem_free+0x132>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a95e:	4565      	cmp	r5, ip
 800a960:	d241      	bcs.n	800a9e6 <mem_free+0x146>
  return (struct mem *)(void *)&ram[ptr];
 800a962:	6832      	ldr	r2, [r6, #0]
 800a964:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800a966:	429d      	cmp	r5, r3
 800a968:	d013      	beq.n	800a992 <mem_free+0xf2>
 800a96a:	7a19      	ldrb	r1, [r3, #8]
 800a96c:	b989      	cbnz	r1, 800a992 <mem_free+0xf2>
 800a96e:	6839      	ldr	r1, [r7, #0]
 800a970:	428b      	cmp	r3, r1
 800a972:	d00e      	beq.n	800a992 <mem_free+0xf2>
    if (lfree == nmem) {
 800a974:	f8d8 1000 	ldr.w	r1, [r8]
 800a978:	428b      	cmp	r3, r1
    mem->next = nmem->next;
 800a97a:	681b      	ldr	r3, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a97c:	4932      	ldr	r1, [pc, #200]	@ (800aa48 <mem_free+0x1a8>)
      lfree = mem;
 800a97e:	bf08      	it	eq
 800a980:	f8c8 5000 	streq.w	r5, [r8]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a984:	428b      	cmp	r3, r1
    mem->next = nmem->next;
 800a986:	f844 3c0c 	str.w	r3, [r4, #-12]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a98a:	d002      	beq.n	800a992 <mem_free+0xf2>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800a98c:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 800a98e:	1aa9      	subs	r1, r5, r2
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800a990:	6059      	str	r1, [r3, #4]
  pmem = ptr_to_mem(mem->prev);
 800a992:	f854 1c08 	ldr.w	r1, [r4, #-8]
  return (struct mem *)(void *)&ram[ptr];
 800a996:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 800a998:	429d      	cmp	r5, r3
 800a99a:	d00f      	beq.n	800a9bc <mem_free+0x11c>
 800a99c:	7a18      	ldrb	r0, [r3, #8]
 800a99e:	b968      	cbnz	r0, 800a9bc <mem_free+0x11c>
    if (lfree == mem) {
 800a9a0:	f8d8 0000 	ldr.w	r0, [r8]
 800a9a4:	4285      	cmp	r5, r0
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a9a6:	4828      	ldr	r0, [pc, #160]	@ (800aa48 <mem_free+0x1a8>)
      lfree = pmem;
 800a9a8:	bf08      	it	eq
 800a9aa:	f8c8 3000 	streq.w	r3, [r8]
    pmem->next = mem->next;
 800a9ae:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a9b2:	4283      	cmp	r3, r0
    pmem->next = mem->next;
 800a9b4:	5053      	str	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a9b6:	d001      	beq.n	800a9bc <mem_free+0x11c>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800a9b8:	441a      	add	r2, r3
 800a9ba:	6051      	str	r1, [r2, #4]
  LWIP_MEM_FREE_UNPROTECT();
 800a9bc:	4821      	ldr	r0, [pc, #132]	@ (800aa44 <mem_free+0x1a4>)
}
 800a9be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_MEM_FREE_UNPROTECT();
 800a9c2:	f007 ba47 	b.w	8011e54 <sys_mutex_unlock>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800a9c6:	4b1c      	ldr	r3, [pc, #112]	@ (800aa38 <mem_free+0x198>)
 800a9c8:	f240 2273 	movw	r2, #627	@ 0x273
 800a9cc:	4920      	ldr	r1, [pc, #128]	@ (800aa50 <mem_free+0x1b0>)
 800a9ce:	e780      	b.n	800a8d2 <mem_free+0x32>
 800a9d0:	4770      	bx	lr
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a9d2:	4b19      	ldr	r3, [pc, #100]	@ (800aa38 <mem_free+0x198>)
 800a9d4:	f240 12df 	movw	r2, #479	@ 0x1df
 800a9d8:	491e      	ldr	r1, [pc, #120]	@ (800aa54 <mem_free+0x1b4>)
 800a9da:	4819      	ldr	r0, [pc, #100]	@ (800aa40 <mem_free+0x1a0>)
 800a9dc:	f007 fb66 	bl	80120ac <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	429d      	cmp	r5, r3
 800a9e4:	d306      	bcc.n	800a9f4 <mem_free+0x154>
 800a9e6:	4b14      	ldr	r3, [pc, #80]	@ (800aa38 <mem_free+0x198>)
 800a9e8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800a9ec:	491a      	ldr	r1, [pc, #104]	@ (800aa58 <mem_free+0x1b8>)
 800a9ee:	4814      	ldr	r0, [pc, #80]	@ (800aa40 <mem_free+0x1a0>)
 800a9f0:	f007 fb5c 	bl	80120ac <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800a9f4:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 800a9f8:	b133      	cbz	r3, 800aa08 <mem_free+0x168>
 800a9fa:	4b0f      	ldr	r3, [pc, #60]	@ (800aa38 <mem_free+0x198>)
 800a9fc:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800aa00:	4916      	ldr	r1, [pc, #88]	@ (800aa5c <mem_free+0x1bc>)
 800aa02:	480f      	ldr	r0, [pc, #60]	@ (800aa40 <mem_free+0x1a0>)
 800aa04:	f007 fb52 	bl	80120ac <iprintf>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800aa08:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 800aa0c:	4a0e      	ldr	r2, [pc, #56]	@ (800aa48 <mem_free+0x1a8>)
 800aa0e:	4293      	cmp	r3, r2
 800aa10:	d9a7      	bls.n	800a962 <mem_free+0xc2>
 800aa12:	4b09      	ldr	r3, [pc, #36]	@ (800aa38 <mem_free+0x198>)
 800aa14:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800aa18:	4911      	ldr	r1, [pc, #68]	@ (800aa60 <mem_free+0x1c0>)
 800aa1a:	4809      	ldr	r0, [pc, #36]	@ (800aa40 <mem_free+0x1a0>)
 800aa1c:	f007 fb46 	bl	80120ac <iprintf>
  nmem = ptr_to_mem(mem->next);
 800aa20:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 800aa24:	e79d      	b.n	800a962 <mem_free+0xc2>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800aa26:	4b04      	ldr	r3, [pc, #16]	@ (800aa38 <mem_free+0x198>)
 800aa28:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800aa2c:	490d      	ldr	r1, [pc, #52]	@ (800aa64 <mem_free+0x1c4>)
 800aa2e:	e775      	b.n	800a91c <mem_free+0x7c>
 800aa30:	24004eb4 	.word	0x24004eb4
 800aa34:	24004eb0 	.word	0x24004eb0
 800aa38:	08013944 	.word	0x08013944
 800aa3c:	080139b4 	.word	0x080139b4
 800aa40:	08012fac 	.word	0x08012fac
 800aa44:	24004eac 	.word	0x24004eac
 800aa48:	0001ffe8 	.word	0x0001ffe8
 800aa4c:	080139f8 	.word	0x080139f8
 800aa50:	08013990 	.word	0x08013990
 800aa54:	08013a2c 	.word	0x08013a2c
 800aa58:	08013a44 	.word	0x08013a44
 800aa5c:	08013a60 	.word	0x08013a60
 800aa60:	08013a7c 	.word	0x08013a7c
 800aa64:	080139d0 	.word	0x080139d0
 800aa68:	24004ea8 	.word	0x24004ea8

0800aa6c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800aa6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800aa70:	1ccb      	adds	r3, r1, #3
 800aa72:	f023 0303 	bic.w	r3, r3, #3
  if (newsize < MIN_SIZE_ALIGNED) {
 800aa76:	2b0c      	cmp	r3, #12
 800aa78:	461d      	mov	r5, r3
 800aa7a:	bf38      	it	cc
 800aa7c:	250c      	movcc	r5, #12
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800aa7e:	428d      	cmp	r5, r1
 800aa80:	d37a      	bcc.n	800ab78 <mem_trim+0x10c>
 800aa82:	4a49      	ldr	r2, [pc, #292]	@ (800aba8 <mem_trim+0x13c>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d877      	bhi.n	800ab78 <mem_trim+0x10c>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800aa88:	4f48      	ldr	r7, [pc, #288]	@ (800abac <mem_trim+0x140>)
 800aa8a:	4604      	mov	r4, r0
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	4283      	cmp	r3, r0
 800aa90:	d83a      	bhi.n	800ab08 <mem_trim+0x9c>
 800aa92:	4a47      	ldr	r2, [pc, #284]	@ (800abb0 <mem_trim+0x144>)
 800aa94:	6812      	ldr	r2, [r2, #0]
 800aa96:	4282      	cmp	r2, r0
 800aa98:	d936      	bls.n	800ab08 <mem_trim+0x9c>
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800aa9a:	f1a4 080c 	sub.w	r8, r4, #12
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800aa9e:	f854 6c0c 	ldr.w	r6, [r4, #-12]
  return (mem_size_t)((u8_t *)mem - ram);
 800aaa2:	eba8 0803 	sub.w	r8, r8, r3
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800aaa6:	3e0c      	subs	r6, #12
 800aaa8:	eba6 0608 	sub.w	r6, r6, r8
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800aaac:	42b5      	cmp	r5, r6
 800aaae:	d85c      	bhi.n	800ab6a <mem_trim+0xfe>
  if (newsize > size) {
    /* not supported */
    return NULL;
  }
  if (newsize == size) {
 800aab0:	d028      	beq.n	800ab04 <mem_trim+0x98>
    /* No change in size, simply return */
    return rmem;
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800aab2:	4840      	ldr	r0, [pc, #256]	@ (800abb4 <mem_trim+0x148>)
 800aab4:	f007 f9c8 	bl	8011e48 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800aab8:	f854 2c0c 	ldr.w	r2, [r4, #-12]
  return (struct mem *)(void *)&ram[ptr];
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	eb03 0902 	add.w	r9, r3, r2
  if (mem2->used == 0) {
 800aac2:	f899 1008 	ldrb.w	r1, [r9, #8]
 800aac6:	2900      	cmp	r1, #0
 800aac8:	d132      	bne.n	800ab30 <mem_trim+0xc4>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aaca:	4937      	ldr	r1, [pc, #220]	@ (800aba8 <mem_trim+0x13c>)
 800aacc:	428a      	cmp	r2, r1
 800aace:	d061      	beq.n	800ab94 <mem_trim+0x128>
    /* remember the old next pointer */
    next = mem2->next;
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
    if (lfree == mem2) {
 800aad0:	4939      	ldr	r1, [pc, #228]	@ (800abb8 <mem_trim+0x14c>)
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aad2:	350c      	adds	r5, #12
    next = mem2->next;
 800aad4:	f8d9 6000 	ldr.w	r6, [r9]
    if (lfree == mem2) {
 800aad8:	6808      	ldr	r0, [r1, #0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aada:	4445      	add	r5, r8
    if (lfree == mem2) {
 800aadc:	4548      	cmp	r0, r9
  return (struct mem *)(void *)&ram[ptr];
 800aade:	eb03 0205 	add.w	r2, r3, r5
      lfree = ptr_to_mem(ptr2);
 800aae2:	bf08      	it	eq
 800aae4:	600a      	streq	r2, [r1, #0]
    }
    mem2 = ptr_to_mem(ptr2);
    mem2->used = 0;
 800aae6:	2100      	movs	r1, #0
    /* restore the next pointer */
    mem2->next = next;
    /* link it back to mem */
    mem2->prev = ptr;
 800aae8:	e9c2 6800 	strd	r6, r8, [r2]
    mem2->used = 0;
 800aaec:	7211      	strb	r1, [r2, #8]
    /* link mem to it */
    mem->next = ptr2;
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800aaee:	492e      	ldr	r1, [pc, #184]	@ (800aba8 <mem_trim+0x13c>)
    mem->next = ptr2;
 800aaf0:	f844 5c0c 	str.w	r5, [r4, #-12]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800aaf4:	6812      	ldr	r2, [r2, #0]
 800aaf6:	428a      	cmp	r2, r1
 800aaf8:	d001      	beq.n	800aafe <mem_trim+0x92>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800aafa:	441a      	add	r2, r3
 800aafc:	6055      	str	r5, [r2, #4]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800aafe:	482d      	ldr	r0, [pc, #180]	@ (800abb4 <mem_trim+0x148>)
 800ab00:	f007 f9a8 	bl	8011e54 <sys_mutex_unlock>
    return NULL;
 800ab04:	4620      	mov	r0, r4
 800ab06:	e038      	b.n	800ab7a <mem_trim+0x10e>
  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ab08:	4b2c      	ldr	r3, [pc, #176]	@ (800abbc <mem_trim+0x150>)
 800ab0a:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800ab0e:	492c      	ldr	r1, [pc, #176]	@ (800abc0 <mem_trim+0x154>)
 800ab10:	482c      	ldr	r0, [pc, #176]	@ (800abc4 <mem_trim+0x158>)
 800ab12:	f007 facb 	bl	80120ac <iprintf>
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	42a3      	cmp	r3, r4
 800ab1a:	d803      	bhi.n	800ab24 <mem_trim+0xb8>
 800ab1c:	4a24      	ldr	r2, [pc, #144]	@ (800abb0 <mem_trim+0x144>)
 800ab1e:	6812      	ldr	r2, [r2, #0]
 800ab20:	42a2      	cmp	r2, r4
 800ab22:	d8ba      	bhi.n	800aa9a <mem_trim+0x2e>
    MEM_STATS_INC_LOCKED(illegal);
 800ab24:	f007 f9b0 	bl	8011e88 <sys_arch_protect>
 800ab28:	f007 f9ba 	bl	8011ea0 <sys_arch_unprotect>
    return NULL;
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	e024      	b.n	800ab7a <mem_trim+0x10e>
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800ab30:	f105 0118 	add.w	r1, r5, #24
 800ab34:	42b1      	cmp	r1, r6
 800ab36:	d8e2      	bhi.n	800aafe <mem_trim+0x92>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ab38:	491b      	ldr	r1, [pc, #108]	@ (800aba8 <mem_trim+0x13c>)
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ab3a:	350c      	adds	r5, #12
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ab3c:	428a      	cmp	r2, r1
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ab3e:	4445      	add	r5, r8
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ab40:	d01d      	beq.n	800ab7e <mem_trim+0x112>
    if (mem2 < lfree) {
 800ab42:	481d      	ldr	r0, [pc, #116]	@ (800abb8 <mem_trim+0x14c>)
  return (struct mem *)(void *)&ram[ptr];
 800ab44:	1959      	adds	r1, r3, r5
    if (mem2 < lfree) {
 800ab46:	6806      	ldr	r6, [r0, #0]
    mem2->prev = ptr;
 800ab48:	e9c1 2800 	strd	r2, r8, [r1]
    if (mem2 < lfree) {
 800ab4c:	428e      	cmp	r6, r1
    mem2->used = 0;
 800ab4e:	f04f 0200 	mov.w	r2, #0
      lfree = mem2;
 800ab52:	bf88      	it	hi
 800ab54:	6001      	strhi	r1, [r0, #0]
    mem2->used = 0;
 800ab56:	720a      	strb	r2, [r1, #8]
    mem->next = ptr2;
 800ab58:	f844 5c0c 	str.w	r5, [r4, #-12]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ab5c:	680a      	ldr	r2, [r1, #0]
 800ab5e:	4912      	ldr	r1, [pc, #72]	@ (800aba8 <mem_trim+0x13c>)
 800ab60:	428a      	cmp	r2, r1
 800ab62:	d0cc      	beq.n	800aafe <mem_trim+0x92>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ab64:	4413      	add	r3, r2
 800ab66:	605d      	str	r5, [r3, #4]
 800ab68:	e7c9      	b.n	800aafe <mem_trim+0x92>
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800ab6a:	4b14      	ldr	r3, [pc, #80]	@ (800abbc <mem_trim+0x150>)
 800ab6c:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800ab70:	4915      	ldr	r1, [pc, #84]	@ (800abc8 <mem_trim+0x15c>)
 800ab72:	4814      	ldr	r0, [pc, #80]	@ (800abc4 <mem_trim+0x158>)
 800ab74:	f007 fa9a 	bl	80120ac <iprintf>
    return NULL;
 800ab78:	2000      	movs	r0, #0
  return rmem;
}
 800ab7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ab7e:	4b0f      	ldr	r3, [pc, #60]	@ (800abbc <mem_trim+0x150>)
 800ab80:	f240 3216 	movw	r2, #790	@ 0x316
 800ab84:	4911      	ldr	r1, [pc, #68]	@ (800abcc <mem_trim+0x160>)
 800ab86:	480f      	ldr	r0, [pc, #60]	@ (800abc4 <mem_trim+0x158>)
 800ab88:	f007 fa90 	bl	80120ac <iprintf>
    mem2->next = mem->next;
 800ab8c:	f854 2c0c 	ldr.w	r2, [r4, #-12]
  return (struct mem *)(void *)&ram[ptr];
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	e7d6      	b.n	800ab42 <mem_trim+0xd6>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ab94:	4b09      	ldr	r3, [pc, #36]	@ (800abbc <mem_trim+0x150>)
 800ab96:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800ab9a:	490c      	ldr	r1, [pc, #48]	@ (800abcc <mem_trim+0x160>)
 800ab9c:	4809      	ldr	r0, [pc, #36]	@ (800abc4 <mem_trim+0x158>)
 800ab9e:	f007 fa85 	bl	80120ac <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	e794      	b.n	800aad0 <mem_trim+0x64>
 800aba6:	bf00      	nop
 800aba8:	0001ffe8 	.word	0x0001ffe8
 800abac:	24004eb4 	.word	0x24004eb4
 800abb0:	24004eb0 	.word	0x24004eb0
 800abb4:	24004eac 	.word	0x24004eac
 800abb8:	24004ea8 	.word	0x24004ea8
 800abbc:	08013944 	.word	0x08013944
 800abc0:	08013aa8 	.word	0x08013aa8
 800abc4:	08012fac 	.word	0x08012fac
 800abc8:	08013ac0 	.word	0x08013ac0
 800abcc:	08013ae0 	.word	0x08013ae0

0800abd0 <mem_malloc>:
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800abd0:	2800      	cmp	r0, #0
 800abd2:	d061      	beq.n	800ac98 <mem_malloc+0xc8>
{
 800abd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800abd8:	1cc3      	adds	r3, r0, #3
 800abda:	f023 0303 	bic.w	r3, r3, #3
  if (size < MIN_SIZE_ALIGNED) {
 800abde:	2b0c      	cmp	r3, #12
 800abe0:	4698      	mov	r8, r3
 800abe2:	bf38      	it	cc
 800abe4:	f04f 080c 	movcc.w	r8, #12
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800abe8:	4540      	cmp	r0, r8
 800abea:	d821      	bhi.n	800ac30 <mem_malloc+0x60>
 800abec:	4c43      	ldr	r4, [pc, #268]	@ (800acfc <mem_malloc+0x12c>)
 800abee:	42a3      	cmp	r3, r4
 800abf0:	d81e      	bhi.n	800ac30 <mem_malloc+0x60>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800abf2:	4f43      	ldr	r7, [pc, #268]	@ (800ad00 <mem_malloc+0x130>)
  return (mem_size_t)((u8_t *)mem - ram);
 800abf4:	4e43      	ldr	r6, [pc, #268]	@ (800ad04 <mem_malloc+0x134>)
  sys_mutex_lock(&mem_mutex);
 800abf6:	4844      	ldr	r0, [pc, #272]	@ (800ad08 <mem_malloc+0x138>)
 800abf8:	f007 f926 	bl	8011e48 <sys_mutex_lock>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800abfc:	f8d7 c000 	ldr.w	ip, [r7]
  return (mem_size_t)((u8_t *)mem - ram);
 800ac00:	6831      	ldr	r1, [r6, #0]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ac02:	eba4 0e08 	sub.w	lr, r4, r8
  return (mem_size_t)((u8_t *)mem - ram);
 800ac06:	ebac 0301 	sub.w	r3, ip, r1
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ac0a:	4573      	cmp	r3, lr
 800ac0c:	d20d      	bcs.n	800ac2a <mem_malloc+0x5a>
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ac0e:	f06f 090b 	mvn.w	r9, #11
  return (struct mem *)(void *)&ram[ptr];
 800ac12:	18cc      	adds	r4, r1, r3
      if ((!mem->used) &&
 800ac14:	461d      	mov	r5, r3
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ac16:	58cb      	ldr	r3, [r1, r3]
 800ac18:	eba9 0205 	sub.w	r2, r9, r5
      if ((!mem->used) &&
 800ac1c:	7a20      	ldrb	r0, [r4, #8]
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ac1e:	441a      	add	r2, r3
      if ((!mem->used) &&
 800ac20:	b908      	cbnz	r0, 800ac26 <mem_malloc+0x56>
 800ac22:	4542      	cmp	r2, r8
 800ac24:	d207      	bcs.n	800ac36 <mem_malloc+0x66>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ac26:	459e      	cmp	lr, r3
 800ac28:	d8f3      	bhi.n	800ac12 <mem_malloc+0x42>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800ac2a:	4837      	ldr	r0, [pc, #220]	@ (800ad08 <mem_malloc+0x138>)
 800ac2c:	f007 f912 	bl	8011e54 <sys_mutex_unlock>
    return NULL;
 800ac30:	2000      	movs	r0, #0
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
}
 800ac32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800ac36:	f108 0018 	add.w	r0, r8, #24
 800ac3a:	f108 080c 	add.w	r8, r8, #12
 800ac3e:	4282      	cmp	r2, r0
 800ac40:	d327      	bcc.n	800ac92 <mem_malloc+0xc2>
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800ac42:	eb05 0908 	add.w	r9, r5, r8
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800ac46:	4a2d      	ldr	r2, [pc, #180]	@ (800acfc <mem_malloc+0x12c>)
 800ac48:	4591      	cmp	r9, r2
 800ac4a:	d04a      	beq.n	800ace2 <mem_malloc+0x112>
  return (struct mem *)(void *)&ram[ptr];
 800ac4c:	eb01 0209 	add.w	r2, r1, r9
          mem2->used = 0;
 800ac50:	2000      	movs	r0, #0
 800ac52:	7210      	strb	r0, [r2, #8]
          mem2->next = mem->next;
 800ac54:	f841 3009 	str.w	r3, [r1, r9]
          mem->used = 1;
 800ac58:	2301      	movs	r3, #1
          mem2->prev = ptr;
 800ac5a:	6055      	str	r5, [r2, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 800ac5c:	4a27      	ldr	r2, [pc, #156]	@ (800acfc <mem_malloc+0x12c>)
          mem->next = ptr2;
 800ac5e:	f8c4 9000 	str.w	r9, [r4]
          mem->used = 1;
 800ac62:	7223      	strb	r3, [r4, #8]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 800ac64:	f851 3009 	ldr.w	r3, [r1, r9]
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d002      	beq.n	800ac72 <mem_malloc+0xa2>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800ac6c:	4419      	add	r1, r3
 800ac6e:	f8c1 9004 	str.w	r9, [r1, #4]
        if (mem == lfree) {
 800ac72:	4564      	cmp	r4, ip
          while (cur->used && cur != ram_end) {
 800ac74:	4d25      	ldr	r5, [pc, #148]	@ (800ad0c <mem_malloc+0x13c>)
        if (mem == lfree) {
 800ac76:	d028      	beq.n	800acca <mem_malloc+0xfa>
        sys_mutex_unlock(&mem_mutex);
 800ac78:	4823      	ldr	r0, [pc, #140]	@ (800ad08 <mem_malloc+0x138>)
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ac7a:	44a0      	add	r8, r4
        sys_mutex_unlock(&mem_mutex);
 800ac7c:	f007 f8ea 	bl	8011e54 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ac80:	682b      	ldr	r3, [r5, #0]
 800ac82:	4543      	cmp	r3, r8
 800ac84:	d319      	bcc.n	800acba <mem_malloc+0xea>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ac86:	07a3      	lsls	r3, r4, #30
 800ac88:	d108      	bne.n	800ac9c <mem_malloc+0xcc>
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800ac8a:	f104 000c 	add.w	r0, r4, #12
}
 800ac8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          mem->used = 1;
 800ac92:	2301      	movs	r3, #1
 800ac94:	7223      	strb	r3, [r4, #8]
 800ac96:	e7ec      	b.n	800ac72 <mem_malloc+0xa2>
    return NULL;
 800ac98:	2000      	movs	r0, #0
}
 800ac9a:	4770      	bx	lr
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ac9c:	4b1c      	ldr	r3, [pc, #112]	@ (800ad10 <mem_malloc+0x140>)
 800ac9e:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800aca2:	491c      	ldr	r1, [pc, #112]	@ (800ad14 <mem_malloc+0x144>)
 800aca4:	481c      	ldr	r0, [pc, #112]	@ (800ad18 <mem_malloc+0x148>)
 800aca6:	f007 fa01 	bl	80120ac <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800acaa:	4b19      	ldr	r3, [pc, #100]	@ (800ad10 <mem_malloc+0x140>)
 800acac:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800acb0:	491a      	ldr	r1, [pc, #104]	@ (800ad1c <mem_malloc+0x14c>)
 800acb2:	4819      	ldr	r0, [pc, #100]	@ (800ad18 <mem_malloc+0x148>)
 800acb4:	f007 f9fa 	bl	80120ac <iprintf>
 800acb8:	e7e7      	b.n	800ac8a <mem_malloc+0xba>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800acba:	4b15      	ldr	r3, [pc, #84]	@ (800ad10 <mem_malloc+0x140>)
 800acbc:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800acc0:	4917      	ldr	r1, [pc, #92]	@ (800ad20 <mem_malloc+0x150>)
 800acc2:	4815      	ldr	r0, [pc, #84]	@ (800ad18 <mem_malloc+0x148>)
 800acc4:	f007 f9f2 	bl	80120ac <iprintf>
 800acc8:	e7dd      	b.n	800ac86 <mem_malloc+0xb6>
  return (struct mem *)(void *)&ram[ptr];
 800acca:	6830      	ldr	r0, [r6, #0]
 800accc:	4623      	mov	r3, r4
          while (cur->used && cur != ram_end) {
 800acce:	6829      	ldr	r1, [r5, #0]
 800acd0:	e003      	b.n	800acda <mem_malloc+0x10a>
  return (struct mem *)(void *)&ram[ptr];
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	4403      	add	r3, r0
          while (cur->used && cur != ram_end) {
 800acd6:	7a1a      	ldrb	r2, [r3, #8]
 800acd8:	b10a      	cbz	r2, 800acde <mem_malloc+0x10e>
 800acda:	4299      	cmp	r1, r3
 800acdc:	d1f9      	bne.n	800acd2 <mem_malloc+0x102>
          lfree = cur;
 800acde:	603b      	str	r3, [r7, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ace0:	e7ca      	b.n	800ac78 <mem_malloc+0xa8>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800ace2:	4b0b      	ldr	r3, [pc, #44]	@ (800ad10 <mem_malloc+0x140>)
 800ace4:	f240 3287 	movw	r2, #903	@ 0x387
 800ace8:	490e      	ldr	r1, [pc, #56]	@ (800ad24 <mem_malloc+0x154>)
 800acea:	480b      	ldr	r0, [pc, #44]	@ (800ad18 <mem_malloc+0x148>)
 800acec:	f007 f9de 	bl	80120ac <iprintf>
          mem2->next = mem->next;
 800acf0:	6823      	ldr	r3, [r4, #0]
  return (struct mem *)(void *)&ram[ptr];
 800acf2:	6831      	ldr	r1, [r6, #0]
        if (mem == lfree) {
 800acf4:	f8d7 c000 	ldr.w	ip, [r7]
 800acf8:	e7a8      	b.n	800ac4c <mem_malloc+0x7c>
 800acfa:	bf00      	nop
 800acfc:	0001ffe8 	.word	0x0001ffe8
 800ad00:	24004ea8 	.word	0x24004ea8
 800ad04:	24004eb4 	.word	0x24004eb4
 800ad08:	24004eac 	.word	0x24004eac
 800ad0c:	24004eb0 	.word	0x24004eb0
 800ad10:	08013944 	.word	0x08013944
 800ad14:	08013b24 	.word	0x08013b24
 800ad18:	08012fac 	.word	0x08012fac
 800ad1c:	08013b54 	.word	0x08013b54
 800ad20:	08013af4 	.word	0x08013af4
 800ad24:	08013ae0 	.word	0x08013ae0

0800ad28 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ad28:	b538      	push	{r3, r4, r5, lr}
 800ad2a:	4604      	mov	r4, r0

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800ad2c:	f007 f8ac 	bl	8011e88 <sys_arch_protect>

  memp = *desc->tab;
 800ad30:	68a3      	ldr	r3, [r4, #8]
 800ad32:	681c      	ldr	r4, [r3, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ad34:	b18c      	cbz	r4, 800ad5a <do_memp_malloc_pool+0x32>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ad36:	6822      	ldr	r2, [r4, #0]
 800ad38:	4605      	mov	r5, r0
 800ad3a:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ad3c:	07a3      	lsls	r3, r4, #30
 800ad3e:	d104      	bne.n	800ad4a <do_memp_malloc_pool+0x22>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800ad40:	4628      	mov	r0, r5
 800ad42:	f007 f8ad 	bl	8011ea0 <sys_arch_unprotect>
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
}
 800ad46:	4620      	mov	r0, r4
 800ad48:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ad4a:	4b06      	ldr	r3, [pc, #24]	@ (800ad64 <do_memp_malloc_pool+0x3c>)
 800ad4c:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800ad50:	4905      	ldr	r1, [pc, #20]	@ (800ad68 <do_memp_malloc_pool+0x40>)
 800ad52:	4806      	ldr	r0, [pc, #24]	@ (800ad6c <do_memp_malloc_pool+0x44>)
 800ad54:	f007 f9aa 	bl	80120ac <iprintf>
 800ad58:	e7f2      	b.n	800ad40 <do_memp_malloc_pool+0x18>
    SYS_ARCH_UNPROTECT(old_level);
 800ad5a:	f007 f8a1 	bl	8011ea0 <sys_arch_unprotect>
}
 800ad5e:	4620      	mov	r0, r4
 800ad60:	bd38      	pop	{r3, r4, r5, pc}
 800ad62:	bf00      	nop
 800ad64:	08013b78 	.word	0x08013b78
 800ad68:	08013ba8 	.word	0x08013ba8
 800ad6c:	08012fac 	.word	0x08012fac

0800ad70 <memp_init_pool>:
{
 800ad70:	b430      	push	{r4, r5}
  *desc->tab = NULL;
 800ad72:	2100      	movs	r1, #0
  for (i = 0; i < desc->num; ++i) {
 800ad74:	8844      	ldrh	r4, [r0, #2]
  *desc->tab = NULL;
 800ad76:	e9d0 3501 	ldrd	r3, r5, [r0, #4]
 800ad7a:	6029      	str	r1, [r5, #0]
  for (i = 0; i < desc->num; ++i) {
 800ad7c:	b17c      	cbz	r4, 800ad9e <memp_init_pool+0x2e>
 800ad7e:	3303      	adds	r3, #3
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ad80:	f8b0 c000 	ldrh.w	ip, [r0]
  for (i = 0; i < desc->num; ++i) {
 800ad84:	460a      	mov	r2, r1
 800ad86:	f023 0303 	bic.w	r3, r3, #3
 800ad8a:	e000      	b.n	800ad8e <memp_init_pool+0x1e>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ad8c:	4603      	mov	r3, r0
  for (i = 0; i < desc->num; ++i) {
 800ad8e:	3201      	adds	r2, #1
    memp->next = *desc->tab;
 800ad90:	6019      	str	r1, [r3, #0]
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ad92:	eb03 000c 	add.w	r0, r3, ip
  for (i = 0; i < desc->num; ++i) {
 800ad96:	4619      	mov	r1, r3
 800ad98:	42a2      	cmp	r2, r4
 800ad9a:	d1f7      	bne.n	800ad8c <memp_init_pool+0x1c>
 800ad9c:	602b      	str	r3, [r5, #0]
}
 800ad9e:	bc30      	pop	{r4, r5}
 800ada0:	4770      	bx	lr
 800ada2:	bf00      	nop

0800ada4 <memp_init>:
{
 800ada4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ada6:	f8df e054 	ldr.w	lr, [pc, #84]	@ 800adfc <memp_init+0x58>
 800adaa:	2404      	movs	r4, #4
 800adac:	4b11      	ldr	r3, [pc, #68]	@ (800adf4 <memp_init+0x50>)
  *desc->tab = NULL;
 800adae:	2600      	movs	r6, #0
{
 800adb0:	4d11      	ldr	r5, [pc, #68]	@ (800adf8 <memp_init+0x54>)
 800adb2:	f10e 0734 	add.w	r7, lr, #52	@ 0x34
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800adb6:	3303      	adds	r3, #3
    memp_init_pool(memp_pools[i]);
 800adb8:	f85e 2b04 	ldr.w	r2, [lr], #4
  *desc->tab = NULL;
 800adbc:	602e      	str	r6, [r5, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800adbe:	f023 0303 	bic.w	r3, r3, #3
  for (i = 0; i < desc->num; ++i) {
 800adc2:	b16c      	cbz	r4, 800ade0 <memp_init+0x3c>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800adc4:	2100      	movs	r1, #0
 800adc6:	f8b2 c000 	ldrh.w	ip, [r2]
  for (i = 0; i < desc->num; ++i) {
 800adca:	460a      	mov	r2, r1
 800adcc:	e000      	b.n	800add0 <memp_init+0x2c>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800adce:	4603      	mov	r3, r0
  for (i = 0; i < desc->num; ++i) {
 800add0:	3201      	adds	r2, #1
    memp->next = *desc->tab;
 800add2:	6019      	str	r1, [r3, #0]
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800add4:	eb03 000c 	add.w	r0, r3, ip
  for (i = 0; i < desc->num; ++i) {
 800add8:	4619      	mov	r1, r3
 800adda:	42a2      	cmp	r2, r4
 800addc:	d1f7      	bne.n	800adce <memp_init+0x2a>
 800adde:	602b      	str	r3, [r5, #0]
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ade0:	4577      	cmp	r7, lr
 800ade2:	d005      	beq.n	800adf0 <memp_init+0x4c>
    memp_init_pool(memp_pools[i]);
 800ade4:	f8de 2000 	ldr.w	r2, [lr]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800ade8:	e9d2 3501 	ldrd	r3, r5, [r2, #4]
  for (i = 0; i < desc->num; ++i) {
 800adec:	8854      	ldrh	r4, [r2, #2]
 800adee:	e7e2      	b.n	800adb6 <memp_init+0x12>
}
 800adf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adf2:	bf00      	nop
 800adf4:	2400b8c0 	.word	0x2400b8c0
 800adf8:	2400b8bc 	.word	0x2400b8bc
 800adfc:	08013c3c 	.word	0x08013c3c

0800ae00 <memp_malloc_pool>:
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ae00:	b108      	cbz	r0, 800ae06 <memp_malloc_pool+0x6>
  if (desc == NULL) {
    return NULL;
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800ae02:	f7ff bf91 	b.w	800ad28 <do_memp_malloc_pool>
{
 800ae06:	b510      	push	{r4, lr}
 800ae08:	4604      	mov	r4, r0
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ae0a:	4b04      	ldr	r3, [pc, #16]	@ (800ae1c <memp_malloc_pool+0x1c>)
 800ae0c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800ae10:	4903      	ldr	r1, [pc, #12]	@ (800ae20 <memp_malloc_pool+0x20>)
 800ae12:	4804      	ldr	r0, [pc, #16]	@ (800ae24 <memp_malloc_pool+0x24>)
 800ae14:	f007 f94a 	bl	80120ac <iprintf>
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800ae18:	4620      	mov	r0, r4
 800ae1a:	bd10      	pop	{r4, pc}
 800ae1c:	08013b78 	.word	0x08013b78
 800ae20:	08013bcc 	.word	0x08013bcc
 800ae24:	08012fac 	.word	0x08012fac

0800ae28 <memp_malloc>:
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ae28:	280c      	cmp	r0, #12
{
 800ae2a:	b508      	push	{r3, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ae2c:	d806      	bhi.n	800ae3c <memp_malloc+0x14>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800ae2e:	4b08      	ldr	r3, [pc, #32]	@ (800ae50 <memp_malloc+0x28>)
 800ae30:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
}
 800ae34:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  memp = do_memp_malloc_pool(memp_pools[type]);
 800ae38:	f7ff bf76 	b.w	800ad28 <do_memp_malloc_pool>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ae3c:	4b05      	ldr	r3, [pc, #20]	@ (800ae54 <memp_malloc+0x2c>)
 800ae3e:	f240 1257 	movw	r2, #343	@ 0x157
 800ae42:	4905      	ldr	r1, [pc, #20]	@ (800ae58 <memp_malloc+0x30>)
 800ae44:	4805      	ldr	r0, [pc, #20]	@ (800ae5c <memp_malloc+0x34>)
 800ae46:	f007 f931 	bl	80120ac <iprintf>
}
 800ae4a:	2000      	movs	r0, #0
 800ae4c:	bd08      	pop	{r3, pc}
 800ae4e:	bf00      	nop
 800ae50:	08013c3c 	.word	0x08013c3c
 800ae54:	08013b78 	.word	0x08013b78
 800ae58:	08013be0 	.word	0x08013be0
 800ae5c:	08012fac 	.word	0x08012fac

0800ae60 <memp_free_pool>:
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ae60:	b1c0      	cbz	r0, 800ae94 <memp_free_pool+0x34>
{
 800ae62:	b570      	push	{r4, r5, r6, lr}
 800ae64:	460c      	mov	r4, r1
  if ((desc == NULL) || (mem == NULL)) {
 800ae66:	b161      	cbz	r1, 800ae82 <memp_free_pool+0x22>
  LWIP_ASSERT("memp_free: mem properly aligned",
 800ae68:	078b      	lsls	r3, r1, #30
 800ae6a:	4605      	mov	r5, r0
 800ae6c:	d10a      	bne.n	800ae84 <memp_free_pool+0x24>
  SYS_ARCH_PROTECT(old_level);
 800ae6e:	f007 f80b 	bl	8011e88 <sys_arch_protect>
  memp->next = *desc->tab;
 800ae72:	68ab      	ldr	r3, [r5, #8]
 800ae74:	681a      	ldr	r2, [r3, #0]
 800ae76:	6022      	str	r2, [r4, #0]
  *desc->tab = memp;
 800ae78:	601c      	str	r4, [r3, #0]
    return;
  }

  do_memp_free_pool(desc, mem);
}
 800ae7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SYS_ARCH_UNPROTECT(old_level);
 800ae7e:	f007 b80f 	b.w	8011ea0 <sys_arch_unprotect>
}
 800ae82:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("memp_free: mem properly aligned",
 800ae84:	4b07      	ldr	r3, [pc, #28]	@ (800aea4 <memp_free_pool+0x44>)
 800ae86:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800ae8a:	4907      	ldr	r1, [pc, #28]	@ (800aea8 <memp_free_pool+0x48>)
 800ae8c:	4807      	ldr	r0, [pc, #28]	@ (800aeac <memp_free_pool+0x4c>)
 800ae8e:	f007 f90d 	bl	80120ac <iprintf>
 800ae92:	e7ec      	b.n	800ae6e <memp_free_pool+0xe>
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ae94:	4b03      	ldr	r3, [pc, #12]	@ (800aea4 <memp_free_pool+0x44>)
 800ae96:	f240 1295 	movw	r2, #405	@ 0x195
 800ae9a:	4905      	ldr	r1, [pc, #20]	@ (800aeb0 <memp_free_pool+0x50>)
 800ae9c:	4803      	ldr	r0, [pc, #12]	@ (800aeac <memp_free_pool+0x4c>)
 800ae9e:	f007 b905 	b.w	80120ac <iprintf>
 800aea2:	bf00      	nop
 800aea4:	08013b78 	.word	0x08013b78
 800aea8:	08013c00 	.word	0x08013c00
 800aeac:	08012fac 	.word	0x08012fac
 800aeb0:	08013bcc 	.word	0x08013bcc

0800aeb4 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800aeb4:	280c      	cmp	r0, #12
 800aeb6:	d812      	bhi.n	800aede <memp_free+0x2a>
{
 800aeb8:	b570      	push	{r4, r5, r6, lr}
 800aeba:	460c      	mov	r4, r1

  if (mem == NULL) {
 800aebc:	b171      	cbz	r1, 800aedc <memp_free+0x28>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800aebe:	4b0f      	ldr	r3, [pc, #60]	@ (800aefc <memp_free+0x48>)
 800aec0:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
  LWIP_ASSERT("memp_free: mem properly aligned",
 800aec4:	078b      	lsls	r3, r1, #30
 800aec6:	d111      	bne.n	800aeec <memp_free+0x38>
  SYS_ARCH_PROTECT(old_level);
 800aec8:	f006 ffde 	bl	8011e88 <sys_arch_protect>
  memp->next = *desc->tab;
 800aecc:	68ab      	ldr	r3, [r5, #8]
 800aece:	681a      	ldr	r2, [r3, #0]
 800aed0:	6022      	str	r2, [r4, #0]
  *desc->tab = memp;
 800aed2:	601c      	str	r4, [r3, #0]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800aed4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SYS_ARCH_UNPROTECT(old_level);
 800aed8:	f006 bfe2 	b.w	8011ea0 <sys_arch_unprotect>
}
 800aedc:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800aede:	4b08      	ldr	r3, [pc, #32]	@ (800af00 <memp_free+0x4c>)
 800aee0:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800aee4:	4907      	ldr	r1, [pc, #28]	@ (800af04 <memp_free+0x50>)
 800aee6:	4808      	ldr	r0, [pc, #32]	@ (800af08 <memp_free+0x54>)
 800aee8:	f007 b8e0 	b.w	80120ac <iprintf>
  LWIP_ASSERT("memp_free: mem properly aligned",
 800aeec:	4b04      	ldr	r3, [pc, #16]	@ (800af00 <memp_free+0x4c>)
 800aeee:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800aef2:	4906      	ldr	r1, [pc, #24]	@ (800af0c <memp_free+0x58>)
 800aef4:	4804      	ldr	r0, [pc, #16]	@ (800af08 <memp_free+0x54>)
 800aef6:	f007 f8d9 	bl	80120ac <iprintf>
 800aefa:	e7e5      	b.n	800aec8 <memp_free+0x14>
 800aefc:	08013c3c 	.word	0x08013c3c
 800af00:	08013b78 	.word	0x08013b78
 800af04:	08013c20 	.word	0x08013c20
 800af08:	08012fac 	.word	0x08012fac
 800af0c:	08013c00 	.word	0x08013c00

0800af10 <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 800af10:	f06f 000b 	mvn.w	r0, #11
 800af14:	4770      	bx	lr
 800af16:	bf00      	nop

0800af18 <netif_issue_reports>:
{
 800af18:	b510      	push	{r4, lr}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800af1a:	4604      	mov	r4, r0
 800af1c:	b150      	cbz	r0, 800af34 <netif_issue_reports+0x1c>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800af1e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800af22:	f003 0205 	and.w	r2, r3, #5
 800af26:	2a05      	cmp	r2, #5
 800af28:	d103      	bne.n	800af32 <netif_issue_reports+0x1a>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800af2a:	6862      	ldr	r2, [r4, #4]
 800af2c:	b10a      	cbz	r2, 800af32 <netif_issue_reports+0x1a>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800af2e:	071b      	lsls	r3, r3, #28
 800af30:	d408      	bmi.n	800af44 <netif_issue_reports+0x2c>
}
 800af32:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800af34:	4b06      	ldr	r3, [pc, #24]	@ (800af50 <netif_issue_reports+0x38>)
 800af36:	f240 326d 	movw	r2, #877	@ 0x36d
 800af3a:	4906      	ldr	r1, [pc, #24]	@ (800af54 <netif_issue_reports+0x3c>)
 800af3c:	4806      	ldr	r0, [pc, #24]	@ (800af58 <netif_issue_reports+0x40>)
 800af3e:	f007 f8b5 	bl	80120ac <iprintf>
 800af42:	e7ec      	b.n	800af1e <netif_issue_reports+0x6>
      etharp_gratuitous(netif);
 800af44:	1d21      	adds	r1, r4, #4
 800af46:	4620      	mov	r0, r4
}
 800af48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      etharp_gratuitous(netif);
 800af4c:	f005 bf66 	b.w	8010e1c <etharp_request>
 800af50:	08013d0c 	.word	0x08013d0c
 800af54:	08013d40 	.word	0x08013d40
 800af58:	08012fac 	.word	0x08012fac

0800af5c <netif_init>:
}
 800af5c:	4770      	bx	lr
 800af5e:	bf00      	nop

0800af60 <netif_set_addr>:
{
 800af60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af62:	460d      	mov	r5, r1
 800af64:	b083      	sub	sp, #12
 800af66:	4604      	mov	r4, r0
 800af68:	4617      	mov	r7, r2
 800af6a:	461e      	mov	r6, r3
  LWIP_ASSERT_CORE_LOCKED();
 800af6c:	f7fc ff10 	bl	8007d90 <sys_check_core_locking>
  if (ipaddr == NULL) {
 800af70:	b1e5      	cbz	r5, 800afac <netif_set_addr+0x4c>
  if (netmask == NULL) {
 800af72:	b187      	cbz	r7, 800af96 <netif_set_addr+0x36>
  if (gw == NULL) {
 800af74:	b196      	cbz	r6, 800af9c <netif_set_addr+0x3c>
  remove = ip4_addr_isany(ipaddr);
 800af76:	682b      	ldr	r3, [r5, #0]
 800af78:	b1a3      	cbz	r3, 800afa4 <netif_set_addr+0x44>
 800af7a:	2100      	movs	r1, #0
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	68a2      	ldr	r2, [r4, #8]
 800af80:	4293      	cmp	r3, r2
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800af82:	68e2      	ldr	r2, [r4, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800af84:	bf18      	it	ne
 800af86:	60a3      	strne	r3, [r4, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800af88:	6833      	ldr	r3, [r6, #0]
 800af8a:	4293      	cmp	r3, r2
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800af8c:	bf18      	it	ne
 800af8e:	60e3      	strne	r3, [r4, #12]
  if (!remove) {
 800af90:	b181      	cbz	r1, 800afb4 <netif_set_addr+0x54>
}
 800af92:	b003      	add	sp, #12
 800af94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netmask = IP4_ADDR_ANY4;
 800af96:	4f1b      	ldr	r7, [pc, #108]	@ (800b004 <netif_set_addr+0xa4>)
  if (gw == NULL) {
 800af98:	2e00      	cmp	r6, #0
 800af9a:	d1ec      	bne.n	800af76 <netif_set_addr+0x16>
  remove = ip4_addr_isany(ipaddr);
 800af9c:	682b      	ldr	r3, [r5, #0]
    gw = IP4_ADDR_ANY4;
 800af9e:	4e19      	ldr	r6, [pc, #100]	@ (800b004 <netif_set_addr+0xa4>)
  remove = ip4_addr_isany(ipaddr);
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d1ea      	bne.n	800af7a <netif_set_addr+0x1a>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800afa4:	6862      	ldr	r2, [r4, #4]
 800afa6:	b9da      	cbnz	r2, 800afe0 <netif_set_addr+0x80>
  remove = ip4_addr_isany(ipaddr);
 800afa8:	2101      	movs	r1, #1
 800afaa:	e7e7      	b.n	800af7c <netif_set_addr+0x1c>
    ipaddr = IP4_ADDR_ANY4;
 800afac:	4d15      	ldr	r5, [pc, #84]	@ (800b004 <netif_set_addr+0xa4>)
  if (netmask == NULL) {
 800afae:	2f00      	cmp	r7, #0
 800afb0:	d1e0      	bne.n	800af74 <netif_set_addr+0x14>
 800afb2:	e7f0      	b.n	800af96 <netif_set_addr+0x36>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800afb4:	6863      	ldr	r3, [r4, #4]
 800afb6:	682a      	ldr	r2, [r5, #0]
 800afb8:	429a      	cmp	r2, r3
 800afba:	d0ea      	beq.n	800af92 <netif_set_addr+0x32>
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800afbc:	a901      	add	r1, sp, #4
 800afbe:	4668      	mov	r0, sp
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800afc0:	e9cd 3200 	strd	r3, r2, [sp]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800afc4:	f002 f89c 	bl	800d100 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800afc8:	a901      	add	r1, sp, #4
 800afca:	4668      	mov	r0, sp
 800afcc:	f005 fafe 	bl	80105cc <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800afd0:	682b      	ldr	r3, [r5, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800afd2:	2101      	movs	r1, #1
 800afd4:	4620      	mov	r0, r4
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800afd6:	6063      	str	r3, [r4, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800afd8:	f7ff ff9e 	bl	800af18 <netif_issue_reports>
}
 800afdc:	b003      	add	sp, #12
 800afde:	bdf0      	pop	{r4, r5, r6, r7, pc}
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800afe0:	a901      	add	r1, sp, #4
 800afe2:	4668      	mov	r0, sp
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800afe4:	e9cd 2300 	strd	r2, r3, [sp]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800afe8:	f002 f88a 	bl	800d100 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800afec:	a901      	add	r1, sp, #4
 800afee:	4668      	mov	r0, sp
 800aff0:	f005 faec 	bl	80105cc <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800aff4:	682b      	ldr	r3, [r5, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800aff6:	2101      	movs	r1, #1
 800aff8:	4620      	mov	r0, r4
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800affa:	6063      	str	r3, [r4, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800affc:	f7ff ff8c 	bl	800af18 <netif_issue_reports>
    return 1; /* address changed */
 800b000:	e7d2      	b.n	800afa8 <netif_set_addr+0x48>
 800b002:	bf00      	nop
 800b004:	08015884 	.word	0x08015884

0800b008 <netif_add>:
{
 800b008:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00c:	4606      	mov	r6, r0
 800b00e:	460c      	mov	r4, r1
 800b010:	4615      	mov	r5, r2
 800b012:	461f      	mov	r7, r3
 800b014:	f8dd 802c 	ldr.w	r8, [sp, #44]	@ 0x2c
  LWIP_ASSERT_CORE_LOCKED();
 800b018:	f7fc feba 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800b01c:	2e00      	cmp	r6, #0
 800b01e:	d07f      	beq.n	800b120 <netif_add+0x118>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800b020:	f1b8 0f00 	cmp.w	r8, #0
 800b024:	f000 8085 	beq.w	800b132 <netif_add+0x12a>
  if (ipaddr == NULL) {
 800b028:	2c00      	cmp	r4, #0
 800b02a:	d070      	beq.n	800b10e <netif_add+0x106>
  if (netmask == NULL) {
 800b02c:	2d00      	cmp	r5, #0
 800b02e:	d069      	beq.n	800b104 <netif_add+0xfc>
  if (gw == NULL) {
 800b030:	2f00      	cmp	r7, #0
 800b032:	d06a      	beq.n	800b10a <netif_add+0x102>
  netif->state = state;
 800b034:	980a      	ldr	r0, [sp, #40]	@ 0x28
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b036:	463b      	mov	r3, r7
  netif->num = netif_num;
 800b038:	f8df b124 	ldr.w	fp, [pc, #292]	@ 800b160 <netif_add+0x158>
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b03c:	462a      	mov	r2, r5
  netif->state = state;
 800b03e:	6230      	str	r0, [r6, #32]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b040:	4621      	mov	r1, r4
  netif->input = input;
 800b042:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800b044:	6130      	str	r0, [r6, #16]
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800b046:	2000      	movs	r0, #0
 800b048:	e9c6 0001 	strd	r0, r0, [r6, #4]
  ip_addr_set_zero_ip4(&netif->gw);
 800b04c:	60f0      	str	r0, [r6, #12]
  netif->mtu = 0;
 800b04e:	84b0      	strh	r0, [r6, #36]	@ 0x24
  netif->flags = 0;
 800b050:	f886 002d 	strb.w	r0, [r6, #45]	@ 0x2d
  netif->link_callback = NULL;
 800b054:	61f0      	str	r0, [r6, #28]
  netif->num = netif_num;
 800b056:	f89b 0000 	ldrb.w	r0, [fp]
 800b05a:	f886 0030 	strb.w	r0, [r6, #48]	@ 0x30
  netif->output = netif_null_output_ip4;
 800b05e:	4839      	ldr	r0, [pc, #228]	@ (800b144 <netif_add+0x13c>)
 800b060:	6170      	str	r0, [r6, #20]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b062:	4630      	mov	r0, r6
 800b064:	f7ff ff7c 	bl	800af60 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 800b068:	4630      	mov	r0, r6
 800b06a:	47c0      	blx	r8
 800b06c:	2800      	cmp	r0, #0
 800b06e:	d15e      	bne.n	800b12e <netif_add+0x126>
      if (netif->num == 255) {
 800b070:	f896 3030 	ldrb.w	r3, [r6, #48]	@ 0x30
 800b074:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 800b164 <netif_add+0x15c>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b078:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 800b154 <netif_add+0x14c>
 800b07c:	f8df a0e8 	ldr.w	sl, [pc, #232]	@ 800b168 <netif_add+0x160>
 800b080:	4f31      	ldr	r7, [pc, #196]	@ (800b148 <netif_add+0x140>)
      if (netif->num == 255) {
 800b082:	2bff      	cmp	r3, #255	@ 0xff
 800b084:	d102      	bne.n	800b08c <netif_add+0x84>
        netif->num = 0;
 800b086:	2300      	movs	r3, #0
 800b088:	f886 3030 	strb.w	r3, [r6, #48]	@ 0x30
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b08c:	f8d9 4000 	ldr.w	r4, [r9]
 800b090:	2c00      	cmp	r4, #0
 800b092:	d042      	beq.n	800b11a <netif_add+0x112>
      num_netifs = 0;
 800b094:	2500      	movs	r5, #0
 800b096:	e007      	b.n	800b0a8 <netif_add+0xa0>
        if (netif2->num == netif->num) {
 800b098:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800b09c:	f896 2030 	ldrb.w	r2, [r6, #48]	@ 0x30
 800b0a0:	4293      	cmp	r3, r2
 800b0a2:	d014      	beq.n	800b0ce <netif_add+0xc6>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b0a4:	6824      	ldr	r4, [r4, #0]
 800b0a6:	b1fc      	cbz	r4, 800b0e8 <netif_add+0xe0>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b0a8:	42a6      	cmp	r6, r4
        num_netifs++;
 800b0aa:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b0ae:	d013      	beq.n	800b0d8 <netif_add+0xd0>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800b0b0:	2dff      	cmp	r5, #255	@ 0xff
 800b0b2:	ddf1      	ble.n	800b098 <netif_add+0x90>
 800b0b4:	4643      	mov	r3, r8
 800b0b6:	f240 128d 	movw	r2, #397	@ 0x18d
 800b0ba:	4924      	ldr	r1, [pc, #144]	@ (800b14c <netif_add+0x144>)
 800b0bc:	4638      	mov	r0, r7
 800b0be:	f006 fff5 	bl	80120ac <iprintf>
        if (netif2->num == netif->num) {
 800b0c2:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800b0c6:	f896 2030 	ldrb.w	r2, [r6, #48]	@ 0x30
 800b0ca:	4293      	cmp	r3, r2
 800b0cc:	d1ea      	bne.n	800b0a4 <netif_add+0x9c>
          netif->num++;
 800b0ce:	3301      	adds	r3, #1
 800b0d0:	b2db      	uxtb	r3, r3
 800b0d2:	f886 3030 	strb.w	r3, [r6, #48]	@ 0x30
    } while (netif2 != NULL);
 800b0d6:	e7d4      	b.n	800b082 <netif_add+0x7a>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b0d8:	4643      	mov	r3, r8
 800b0da:	f240 128b 	movw	r2, #395	@ 0x18b
 800b0de:	4651      	mov	r1, sl
 800b0e0:	4638      	mov	r0, r7
 800b0e2:	f006 ffe3 	bl	80120ac <iprintf>
 800b0e6:	e7e3      	b.n	800b0b0 <netif_add+0xa8>
  netif->next = netif_list;
 800b0e8:	f8d9 4000 	ldr.w	r4, [r9]
  if (netif->num == 254) {
 800b0ec:	2afe      	cmp	r2, #254	@ 0xfe
 800b0ee:	d012      	beq.n	800b116 <netif_add+0x10e>
    netif_num = (u8_t)(netif->num + 1);
 800b0f0:	1c53      	adds	r3, r2, #1
 800b0f2:	b2db      	uxtb	r3, r3
  return netif;
 800b0f4:	4630      	mov	r0, r6
  netif->next = netif_list;
 800b0f6:	6034      	str	r4, [r6, #0]
 800b0f8:	f88b 3000 	strb.w	r3, [fp]
  netif_list = netif;
 800b0fc:	f8c9 6000 	str.w	r6, [r9]
}
 800b100:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800b104:	4d12      	ldr	r5, [pc, #72]	@ (800b150 <netif_add+0x148>)
  if (gw == NULL) {
 800b106:	2f00      	cmp	r7, #0
 800b108:	d194      	bne.n	800b034 <netif_add+0x2c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800b10a:	4f11      	ldr	r7, [pc, #68]	@ (800b150 <netif_add+0x148>)
 800b10c:	e792      	b.n	800b034 <netif_add+0x2c>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800b10e:	4c10      	ldr	r4, [pc, #64]	@ (800b150 <netif_add+0x148>)
  if (netmask == NULL) {
 800b110:	2d00      	cmp	r5, #0
 800b112:	d18d      	bne.n	800b030 <netif_add+0x28>
 800b114:	e7f6      	b.n	800b104 <netif_add+0xfc>
    netif_num = 0;
 800b116:	2300      	movs	r3, #0
 800b118:	e7ec      	b.n	800b0f4 <netif_add+0xec>
  if (netif->num == 254) {
 800b11a:	f896 2030 	ldrb.w	r2, [r6, #48]	@ 0x30
 800b11e:	e7e5      	b.n	800b0ec <netif_add+0xe4>
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800b120:	4b0c      	ldr	r3, [pc, #48]	@ (800b154 <netif_add+0x14c>)
 800b122:	f240 1227 	movw	r2, #295	@ 0x127
 800b126:	490c      	ldr	r1, [pc, #48]	@ (800b158 <netif_add+0x150>)
 800b128:	4807      	ldr	r0, [pc, #28]	@ (800b148 <netif_add+0x140>)
 800b12a:	f006 ffbf 	bl	80120ac <iprintf>
 800b12e:	2000      	movs	r0, #0
 800b130:	e7e6      	b.n	800b100 <netif_add+0xf8>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800b132:	4b08      	ldr	r3, [pc, #32]	@ (800b154 <netif_add+0x14c>)
 800b134:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800b138:	4908      	ldr	r1, [pc, #32]	@ (800b15c <netif_add+0x154>)
 800b13a:	4803      	ldr	r0, [pc, #12]	@ (800b148 <netif_add+0x140>)
 800b13c:	f006 ffb6 	bl	80120ac <iprintf>
 800b140:	e7f5      	b.n	800b12e <netif_add+0x126>
 800b142:	bf00      	nop
 800b144:	0800af11 	.word	0x0800af11
 800b148:	08012fac 	.word	0x08012fac
 800b14c:	08013db8 	.word	0x08013db8
 800b150:	08015884 	.word	0x08015884
 800b154:	08013d0c 	.word	0x08013d0c
 800b158:	08013d64 	.word	0x08013d64
 800b15c:	08013d80 	.word	0x08013d80
 800b160:	2400b943 	.word	0x2400b943
 800b164:	2400b948 	.word	0x2400b948
 800b168:	08013da4 	.word	0x08013da4

0800b16c <netif_set_default>:
{
 800b16c:	b510      	push	{r4, lr}
 800b16e:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800b170:	f7fc fe0e 	bl	8007d90 <sys_check_core_locking>
  netif_default = netif;
 800b174:	4b01      	ldr	r3, [pc, #4]	@ (800b17c <netif_set_default+0x10>)
 800b176:	601c      	str	r4, [r3, #0]
}
 800b178:	bd10      	pop	{r4, pc}
 800b17a:	bf00      	nop
 800b17c:	2400b944 	.word	0x2400b944

0800b180 <netif_set_up>:
{
 800b180:	b510      	push	{r4, lr}
 800b182:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800b184:	f7fc fe04 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b188:	b174      	cbz	r4, 800b1a8 <netif_set_up+0x28>
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b18a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800b18e:	07da      	lsls	r2, r3, #31
 800b190:	d500      	bpl.n	800b194 <netif_set_up+0x14>
}
 800b192:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b194:	f043 0301 	orr.w	r3, r3, #1
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b198:	4620      	mov	r0, r4
 800b19a:	2103      	movs	r1, #3
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b19c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
}
 800b1a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b1a4:	f7ff beb8 	b.w	800af18 <netif_issue_reports>
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b1a8:	4b04      	ldr	r3, [pc, #16]	@ (800b1bc <netif_set_up+0x3c>)
 800b1aa:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800b1ae:	4904      	ldr	r1, [pc, #16]	@ (800b1c0 <netif_set_up+0x40>)
 800b1b0:	4804      	ldr	r0, [pc, #16]	@ (800b1c4 <netif_set_up+0x44>)
}
 800b1b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b1b6:	f006 bf79 	b.w	80120ac <iprintf>
 800b1ba:	bf00      	nop
 800b1bc:	08013d0c 	.word	0x08013d0c
 800b1c0:	08013de8 	.word	0x08013de8
 800b1c4:	08012fac 	.word	0x08012fac

0800b1c8 <netif_set_down>:
{
 800b1c8:	b510      	push	{r4, lr}
 800b1ca:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800b1cc:	f7fc fde0 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b1d0:	b17c      	cbz	r4, 800b1f2 <netif_set_down+0x2a>
  if (netif->flags & NETIF_FLAG_UP) {
 800b1d2:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800b1d6:	07da      	lsls	r2, r3, #31
 800b1d8:	d505      	bpl.n	800b1e6 <netif_set_down+0x1e>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b1da:	f023 0201 	bic.w	r2, r3, #1
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b1de:	071b      	lsls	r3, r3, #28
    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b1e0:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b1e4:	d400      	bmi.n	800b1e8 <netif_set_down+0x20>
}
 800b1e6:	bd10      	pop	{r4, pc}
      etharp_cleanup_netif(netif);
 800b1e8:	4620      	mov	r0, r4
}
 800b1ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      etharp_cleanup_netif(netif);
 800b1ee:	f005 bbdd 	b.w	80109ac <etharp_cleanup_netif>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b1f2:	4b04      	ldr	r3, [pc, #16]	@ (800b204 <netif_set_down+0x3c>)
 800b1f4:	f240 329b 	movw	r2, #923	@ 0x39b
 800b1f8:	4903      	ldr	r1, [pc, #12]	@ (800b208 <netif_set_down+0x40>)
 800b1fa:	4804      	ldr	r0, [pc, #16]	@ (800b20c <netif_set_down+0x44>)
}
 800b1fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b200:	f006 bf54 	b.w	80120ac <iprintf>
 800b204:	08013d0c 	.word	0x08013d0c
 800b208:	08013e04 	.word	0x08013e04
 800b20c:	08012fac 	.word	0x08012fac

0800b210 <netif_set_link_up>:
{
 800b210:	b510      	push	{r4, lr}
 800b212:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800b214:	f7fc fdbc 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b218:	b19c      	cbz	r4, 800b242 <netif_set_link_up+0x32>
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800b21a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800b21e:	075a      	lsls	r2, r3, #29
 800b220:	d500      	bpl.n	800b224 <netif_set_link_up+0x14>
}
 800b222:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800b224:	f043 0304 	orr.w	r3, r3, #4
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b228:	2103      	movs	r1, #3
 800b22a:	4620      	mov	r0, r4
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800b22c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b230:	f7ff fe72 	bl	800af18 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 800b234:	69e3      	ldr	r3, [r4, #28]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d0f3      	beq.n	800b222 <netif_set_link_up+0x12>
 800b23a:	4620      	mov	r0, r4
}
 800b23c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 800b240:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b242:	4b04      	ldr	r3, [pc, #16]	@ (800b254 <netif_set_link_up+0x44>)
 800b244:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800b248:	4903      	ldr	r1, [pc, #12]	@ (800b258 <netif_set_link_up+0x48>)
 800b24a:	4804      	ldr	r0, [pc, #16]	@ (800b25c <netif_set_link_up+0x4c>)
}
 800b24c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b250:	f006 bf2c 	b.w	80120ac <iprintf>
 800b254:	08013d0c 	.word	0x08013d0c
 800b258:	08013e24 	.word	0x08013e24
 800b25c:	08012fac 	.word	0x08012fac

0800b260 <netif_set_link_down>:
{
 800b260:	b510      	push	{r4, lr}
 800b262:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800b264:	f7fc fd94 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b268:	b174      	cbz	r4, 800b288 <netif_set_link_down+0x28>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b26a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800b26e:	075a      	lsls	r2, r3, #29
 800b270:	d509      	bpl.n	800b286 <netif_set_link_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800b272:	f023 0304 	bic.w	r3, r3, #4
    NETIF_LINK_CALLBACK(netif);
 800b276:	69e2      	ldr	r2, [r4, #28]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800b278:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800b27c:	b11a      	cbz	r2, 800b286 <netif_set_link_down+0x26>
 800b27e:	4620      	mov	r0, r4
}
 800b280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 800b284:	4710      	bx	r2
}
 800b286:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b288:	4b04      	ldr	r3, [pc, #16]	@ (800b29c <netif_set_link_down+0x3c>)
 800b28a:	f240 4206 	movw	r2, #1030	@ 0x406
 800b28e:	4904      	ldr	r1, [pc, #16]	@ (800b2a0 <netif_set_link_down+0x40>)
 800b290:	4804      	ldr	r0, [pc, #16]	@ (800b2a4 <netif_set_link_down+0x44>)
}
 800b292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b296:	f006 bf09 	b.w	80120ac <iprintf>
 800b29a:	bf00      	nop
 800b29c:	08013d0c 	.word	0x08013d0c
 800b2a0:	08013e48 	.word	0x08013e48
 800b2a4:	08012fac 	.word	0x08012fac

0800b2a8 <netif_set_link_callback>:
{
 800b2a8:	b538      	push	{r3, r4, r5, lr}
 800b2aa:	4604      	mov	r4, r0
 800b2ac:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800b2ae:	f7fc fd6f 	bl	8007d90 <sys_check_core_locking>
  if (netif) {
 800b2b2:	b104      	cbz	r4, 800b2b6 <netif_set_link_callback+0xe>
    netif->link_callback = link_callback;
 800b2b4:	61e5      	str	r5, [r4, #28]
}
 800b2b6:	bd38      	pop	{r3, r4, r5, pc}

0800b2b8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b2b8:	b510      	push	{r4, lr}
 800b2ba:	4604      	mov	r4, r0
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();
 800b2bc:	f7fc fd68 	bl	8007d90 <sys_check_core_locking>

  if (idx != NETIF_NO_INDEX) {
 800b2c0:	b164      	cbz	r4, 800b2dc <netif_get_by_index+0x24>
    NETIF_FOREACH(netif) {
 800b2c2:	4b07      	ldr	r3, [pc, #28]	@ (800b2e0 <netif_get_by_index+0x28>)
 800b2c4:	6818      	ldr	r0, [r3, #0]
 800b2c6:	b910      	cbnz	r0, 800b2ce <netif_get_by_index+0x16>
 800b2c8:	e007      	b.n	800b2da <netif_get_by_index+0x22>
 800b2ca:	6800      	ldr	r0, [r0, #0]
 800b2cc:	b128      	cbz	r0, 800b2da <netif_get_by_index+0x22>
      if (idx == netif_get_index(netif)) {
 800b2ce:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800b2d2:	3301      	adds	r3, #1
 800b2d4:	b2db      	uxtb	r3, r3
 800b2d6:	42a3      	cmp	r3, r4
 800b2d8:	d1f7      	bne.n	800b2ca <netif_get_by_index+0x12>
      }
    }
  }

  return NULL;
}
 800b2da:	bd10      	pop	{r4, pc}
  return NULL;
 800b2dc:	4620      	mov	r0, r4
}
 800b2de:	bd10      	pop	{r4, pc}
 800b2e0:	2400b948 	.word	0x2400b948

0800b2e4 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800b2e4:	b508      	push	{r3, lr}
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800b2e6:	f006 fdcf 	bl	8011e88 <sys_arch_protect>
 800b2ea:	4b09      	ldr	r3, [pc, #36]	@ (800b310 <pbuf_free_ooseq_callback+0x2c>)
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	701a      	strb	r2, [r3, #0]
 800b2f0:	f006 fdd6 	bl	8011ea0 <sys_arch_unprotect>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b2f4:	4b07      	ldr	r3, [pc, #28]	@ (800b314 <pbuf_free_ooseq_callback+0x30>)
 800b2f6:	6818      	ldr	r0, [r3, #0]
 800b2f8:	b910      	cbnz	r0, 800b300 <pbuf_free_ooseq_callback+0x1c>
 800b2fa:	e008      	b.n	800b30e <pbuf_free_ooseq_callback+0x2a>
 800b2fc:	68c0      	ldr	r0, [r0, #12]
 800b2fe:	b130      	cbz	r0, 800b30e <pbuf_free_ooseq_callback+0x2a>
    if (pcb->ooseq != NULL) {
 800b300:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 800b302:	2b00      	cmp	r3, #0
 800b304:	d0fa      	beq.n	800b2fc <pbuf_free_ooseq_callback+0x18>
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 800b306:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      tcp_free_ooseq(pcb);
 800b30a:	f001 bf23 	b.w	800d154 <tcp_free_ooseq>
}
 800b30e:	bd08      	pop	{r3, pc}
 800b310:	2400b94c 	.word	0x2400b94c
 800b314:	2400b954 	.word	0x2400b954

0800b318 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800b318:	b570      	push	{r4, r5, r6, lr}
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b31a:	f022 0340 	bic.w	r3, r2, #64	@ 0x40
 800b31e:	2500      	movs	r5, #0
{
 800b320:	4614      	mov	r4, r2
 800b322:	4606      	mov	r6, r0
 800b324:	f361 050f 	bfi	r5, r1, #0, #16
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b328:	2b01      	cmp	r3, #1
 800b32a:	f361 451f 	bfi	r5, r1, #16, #16
 800b32e:	d10c      	bne.n	800b34a <pbuf_alloc_reference+0x32>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800b330:	200b      	movs	r0, #11
 800b332:	f7ff fd79 	bl	800ae28 <memp_malloc>
  if (p == NULL) {
 800b336:	b138      	cbz	r0, 800b348 <pbuf_alloc_reference+0x30>
  p->next = NULL;
 800b338:	2300      	movs	r3, #0
  p->ref = 1;
 800b33a:	2201      	movs	r2, #1
  p->payload = payload;
 800b33c:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 800b33e:	6085      	str	r5, [r0, #8]
  p->next = NULL;
 800b340:	6003      	str	r3, [r0, #0]
  p->type_internal = (u8_t)type;
 800b342:	7304      	strb	r4, [r0, #12]
  p->flags = flags;
 800b344:	7343      	strb	r3, [r0, #13]
  p->ref = 1;
 800b346:	81c2      	strh	r2, [r0, #14]
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
  return p;
}
 800b348:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b34a:	4b04      	ldr	r3, [pc, #16]	@ (800b35c <pbuf_alloc_reference+0x44>)
 800b34c:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800b350:	4903      	ldr	r1, [pc, #12]	@ (800b360 <pbuf_alloc_reference+0x48>)
 800b352:	4804      	ldr	r0, [pc, #16]	@ (800b364 <pbuf_alloc_reference+0x4c>)
 800b354:	f006 feaa 	bl	80120ac <iprintf>
 800b358:	e7ea      	b.n	800b330 <pbuf_alloc_reference+0x18>
 800b35a:	bf00      	nop
 800b35c:	08013e6c 	.word	0x08013e6c
 800b360:	08013e9c 	.word	0x08013e9c
 800b364:	08012fac 	.word	0x08012fac

0800b368 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800b368:	b430      	push	{r4, r5}
  u16_t offset = (u16_t)l;
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b36a:	3003      	adds	r0, #3
 800b36c:	2400      	movs	r4, #0
{
 800b36e:	f8bd c00c 	ldrh.w	ip, [sp, #12]
 800b372:	f361 040f 	bfi	r4, r1, #0, #16
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b376:	f020 0003 	bic.w	r0, r0, #3
{
 800b37a:	9d02      	ldr	r5, [sp, #8]
 800b37c:	f361 441f 	bfi	r4, r1, #16, #16
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b380:	4401      	add	r1, r0
 800b382:	4561      	cmp	r1, ip
 800b384:	d80d      	bhi.n	800b3a2 <pbuf_alloced_custom+0x3a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
  }

  if (payload_mem != NULL) {
 800b386:	b105      	cbz	r5, 800b38a <pbuf_alloced_custom+0x22>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800b388:	4405      	add	r5, r0
  } else {
    payload = NULL;
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800b38a:	4618      	mov	r0, r3
  p->next = NULL;
 800b38c:	2300      	movs	r3, #0
  p->flags = flags;
 800b38e:	2102      	movs	r1, #2
  p->next = NULL;
 800b390:	6003      	str	r3, [r0, #0]
  p->ref = 1;
 800b392:	2301      	movs	r3, #1
  p->payload = payload;
 800b394:	6045      	str	r5, [r0, #4]
  p->tot_len = tot_len;
 800b396:	6084      	str	r4, [r0, #8]
  p->type_internal = (u8_t)type;
 800b398:	7302      	strb	r2, [r0, #12]
  p->flags = flags;
 800b39a:	7341      	strb	r1, [r0, #13]
  p->ref = 1;
 800b39c:	81c3      	strh	r3, [r0, #14]
  return &p->pbuf;
}
 800b39e:	bc30      	pop	{r4, r5}
 800b3a0:	4770      	bx	lr
    return NULL;
 800b3a2:	2000      	movs	r0, #0
}
 800b3a4:	bc30      	pop	{r4, r5}
 800b3a6:	4770      	bx	lr

0800b3a8 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800b3a8:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 800b3aa:	b1f0      	cbz	r0, 800b3ea <pbuf_add_header+0x42>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800b3ac:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800b3b0:	d20b      	bcs.n	800b3ca <pbuf_add_header+0x22>
  if (header_size_increment == 0) {
 800b3b2:	b1c1      	cbz	r1, 800b3e6 <pbuf_add_header+0x3e>
  increment_magnitude = (u16_t)header_size_increment;
 800b3b4:	b28a      	uxth	r2, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800b3b6:	8903      	ldrh	r3, [r0, #8]
 800b3b8:	4413      	add	r3, r2
 800b3ba:	b29b      	uxth	r3, r3
 800b3bc:	429a      	cmp	r2, r3
 800b3be:	d804      	bhi.n	800b3ca <pbuf_add_header+0x22>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b3c0:	f990 c00c 	ldrsb.w	ip, [r0, #12]
 800b3c4:	f1bc 0f00 	cmp.w	ip, #0
 800b3c8:	db01      	blt.n	800b3ce <pbuf_add_header+0x26>
    return 1;
 800b3ca:	2001      	movs	r0, #1
  return pbuf_add_header_impl(p, header_size_increment, 0);
}
 800b3cc:	bd10      	pop	{r4, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 800b3ce:	6844      	ldr	r4, [r0, #4]
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b3d0:	f100 0c10 	add.w	ip, r0, #16
    payload = (u8_t *)p->payload - header_size_increment;
 800b3d4:	1a61      	subs	r1, r4, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b3d6:	4561      	cmp	r1, ip
 800b3d8:	d3f7      	bcc.n	800b3ca <pbuf_add_header+0x22>
  p->len = (u16_t)(p->len + increment_magnitude);
 800b3da:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
  p->payload = payload;
 800b3de:	6041      	str	r1, [r0, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b3e0:	4462      	add	r2, ip
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800b3e2:	8103      	strh	r3, [r0, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b3e4:	8142      	strh	r2, [r0, #10]
    return 0;
 800b3e6:	2000      	movs	r0, #0
}
 800b3e8:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 800b3ea:	4b04      	ldr	r3, [pc, #16]	@ (800b3fc <pbuf_add_header+0x54>)
 800b3ec:	f240 12df 	movw	r2, #479	@ 0x1df
 800b3f0:	4903      	ldr	r1, [pc, #12]	@ (800b400 <pbuf_add_header+0x58>)
 800b3f2:	4804      	ldr	r0, [pc, #16]	@ (800b404 <pbuf_add_header+0x5c>)
 800b3f4:	f006 fe5a 	bl	80120ac <iprintf>
    return 1;
 800b3f8:	2001      	movs	r0, #1
 800b3fa:	e7e7      	b.n	800b3cc <pbuf_add_header+0x24>
 800b3fc:	08013e6c 	.word	0x08013e6c
 800b400:	0801309c 	.word	0x0801309c
 800b404:	08012fac 	.word	0x08012fac

0800b408 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800b408:	b510      	push	{r4, lr}
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b40a:	b188      	cbz	r0, 800b430 <pbuf_remove_header+0x28>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800b40c:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800b410:	d215      	bcs.n	800b43e <pbuf_remove_header+0x36>
    return 1;
  }
  if (header_size_decrement == 0) {
 800b412:	b159      	cbz	r1, 800b42c <pbuf_remove_header+0x24>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800b414:	b28a      	uxth	r2, r1
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800b416:	8943      	ldrh	r3, [r0, #10]
 800b418:	4293      	cmp	r3, r2
 800b41a:	d312      	bcc.n	800b442 <pbuf_remove_header+0x3a>
  /* remember current payload pointer */
  payload = p->payload;
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800b41c:	6844      	ldr	r4, [r0, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800b41e:	1a9b      	subs	r3, r3, r2
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800b420:	440c      	add	r4, r1
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800b422:	8901      	ldrh	r1, [r0, #8]
  p->len = (u16_t)(p->len - increment_magnitude);
 800b424:	8143      	strh	r3, [r0, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800b426:	1a8b      	subs	r3, r1, r2
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800b428:	6044      	str	r4, [r0, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800b42a:	8103      	strh	r3, [r0, #8]
    return 0;
 800b42c:	2000      	movs	r0, #0

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
}
 800b42e:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 800b430:	4b08      	ldr	r3, [pc, #32]	@ (800b454 <pbuf_remove_header+0x4c>)
 800b432:	f240 224b 	movw	r2, #587	@ 0x24b
 800b436:	4908      	ldr	r1, [pc, #32]	@ (800b458 <pbuf_remove_header+0x50>)
 800b438:	4808      	ldr	r0, [pc, #32]	@ (800b45c <pbuf_remove_header+0x54>)
 800b43a:	f006 fe37 	bl	80120ac <iprintf>
    return 1;
 800b43e:	2001      	movs	r0, #1
}
 800b440:	bd10      	pop	{r4, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800b442:	4b04      	ldr	r3, [pc, #16]	@ (800b454 <pbuf_remove_header+0x4c>)
 800b444:	f240 2255 	movw	r2, #597	@ 0x255
 800b448:	4905      	ldr	r1, [pc, #20]	@ (800b460 <pbuf_remove_header+0x58>)
 800b44a:	4804      	ldr	r0, [pc, #16]	@ (800b45c <pbuf_remove_header+0x54>)
 800b44c:	f006 fe2e 	bl	80120ac <iprintf>
 800b450:	e7f5      	b.n	800b43e <pbuf_remove_header+0x36>
 800b452:	bf00      	nop
 800b454:	08013e6c 	.word	0x08013e6c
 800b458:	0801309c 	.word	0x0801309c
 800b45c:	08012fac 	.word	0x08012fac
 800b460:	08013eb0 	.word	0x08013eb0

0800b464 <pbuf_header_force>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
  if (header_size_increment < 0) {
 800b464:	2900      	cmp	r1, #0
 800b466:	db19      	blt.n	800b49c <pbuf_header_force+0x38>
  LWIP_ASSERT("p != NULL", p != NULL);
 800b468:	4603      	mov	r3, r0
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800b46a:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 800b46c:	b1c8      	cbz	r0, 800b4a2 <pbuf_header_force+0x3e>
  if (header_size_increment == 0) {
 800b46e:	b199      	cbz	r1, 800b498 <pbuf_header_force+0x34>
  increment_magnitude = (u16_t)header_size_increment;
 800b470:	b288      	uxth	r0, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800b472:	891a      	ldrh	r2, [r3, #8]
 800b474:	4402      	add	r2, r0
 800b476:	b292      	uxth	r2, r2
 800b478:	4290      	cmp	r0, r2
 800b47a:	d819      	bhi.n	800b4b0 <pbuf_header_force+0x4c>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b47c:	f993 c00c 	ldrsb.w	ip, [r3, #12]
    payload = (u8_t *)p->payload - header_size_increment;
 800b480:	685c      	ldr	r4, [r3, #4]
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b482:	f1bc 0f00 	cmp.w	ip, #0
    payload = (u8_t *)p->payload - header_size_increment;
 800b486:	eba4 0101 	sub.w	r1, r4, r1
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b48a:	db13      	blt.n	800b4b4 <pbuf_header_force+0x50>
  p->len = (u16_t)(p->len + increment_magnitude);
 800b48c:	f8b3 c00a 	ldrh.w	ip, [r3, #10]
  p->payload = payload;
 800b490:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b492:	4460      	add	r0, ip
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800b494:	811a      	strh	r2, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b496:	8158      	strh	r0, [r3, #10]
    return 0;
 800b498:	2000      	movs	r0, #0
  return pbuf_header_impl(p, header_size_increment, 1);
}
 800b49a:	bd10      	pop	{r4, pc}
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800b49c:	4249      	negs	r1, r1
 800b49e:	f7ff bfb3 	b.w	800b408 <pbuf_remove_header>
  LWIP_ASSERT("p != NULL", p != NULL);
 800b4a2:	4b07      	ldr	r3, [pc, #28]	@ (800b4c0 <pbuf_header_force+0x5c>)
 800b4a4:	f240 12df 	movw	r2, #479	@ 0x1df
 800b4a8:	4906      	ldr	r1, [pc, #24]	@ (800b4c4 <pbuf_header_force+0x60>)
 800b4aa:	4807      	ldr	r0, [pc, #28]	@ (800b4c8 <pbuf_header_force+0x64>)
 800b4ac:	f006 fdfe 	bl	80120ac <iprintf>
    return 1;
 800b4b0:	2001      	movs	r0, #1
}
 800b4b2:	bd10      	pop	{r4, pc}
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b4b4:	f103 0c10 	add.w	ip, r3, #16
 800b4b8:	4561      	cmp	r1, ip
 800b4ba:	d2e7      	bcs.n	800b48c <pbuf_header_force+0x28>
 800b4bc:	e7f8      	b.n	800b4b0 <pbuf_header_force+0x4c>
 800b4be:	bf00      	nop
 800b4c0:	08013e6c 	.word	0x08013e6c
 800b4c4:	0801309c 	.word	0x0801309c
 800b4c8:	08012fac 	.word	0x08012fac

0800b4cc <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800b4cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800b4d0:	4605      	mov	r5, r0
 800b4d2:	2800      	cmp	r0, #0
 800b4d4:	d055      	beq.n	800b582 <pbuf_free+0xb6>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800b4d6:	2600      	movs	r6, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b4d8:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 800b59c <pbuf_free+0xd0>
 800b4dc:	f8df 90c8 	ldr.w	r9, [pc, #200]	@ 800b5a8 <pbuf_free+0xdc>
 800b4e0:	4f2c      	ldr	r7, [pc, #176]	@ (800b594 <pbuf_free+0xc8>)
 800b4e2:	e008      	b.n	800b4f6 <pbuf_free+0x2a>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800b4e4:	692b      	ldr	r3, [r5, #16]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d03d      	beq.n	800b566 <pbuf_free+0x9a>
        pc->custom_free_function(p);
 800b4ea:	4628      	mov	r0, r5
 800b4ec:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 800b4ee:	3601      	adds	r6, #1
 800b4f0:	b2f6      	uxtb	r6, r6
  while (p != NULL) {
 800b4f2:	b1fc      	cbz	r4, 800b534 <pbuf_free+0x68>
      /* proceed to next pbuf */
      p = q;
 800b4f4:	4625      	mov	r5, r4
    SYS_ARCH_PROTECT(old_level);
 800b4f6:	f006 fcc7 	bl	8011e88 <sys_arch_protect>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b4fa:	7bab      	ldrb	r3, [r5, #14]
    SYS_ARCH_PROTECT(old_level);
 800b4fc:	4604      	mov	r4, r0
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b4fe:	b1e3      	cbz	r3, 800b53a <pbuf_free+0x6e>
    ref = --(p->ref);
 800b500:	3b01      	subs	r3, #1
    SYS_ARCH_UNPROTECT(old_level);
 800b502:	4620      	mov	r0, r4
    ref = --(p->ref);
 800b504:	b2dc      	uxtb	r4, r3
 800b506:	73ac      	strb	r4, [r5, #14]
    SYS_ARCH_UNPROTECT(old_level);
 800b508:	f006 fcca 	bl	8011ea0 <sys_arch_unprotect>
    if (ref == 0) {
 800b50c:	b994      	cbnz	r4, 800b534 <pbuf_free+0x68>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800b50e:	7b6a      	ldrb	r2, [r5, #13]
      q = p->next;
 800b510:	682c      	ldr	r4, [r5, #0]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800b512:	0792      	lsls	r2, r2, #30
      alloc_src = pbuf_get_allocsrc(p);
 800b514:	7b2b      	ldrb	r3, [r5, #12]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800b516:	d4e5      	bmi.n	800b4e4 <pbuf_free+0x18>
      alloc_src = pbuf_get_allocsrc(p);
 800b518:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800b51c:	2b02      	cmp	r3, #2
 800b51e:	d01d      	beq.n	800b55c <pbuf_free+0x90>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800b520:	2b01      	cmp	r3, #1
 800b522:	d029      	beq.n	800b578 <pbuf_free+0xac>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800b524:	b993      	cbnz	r3, 800b54c <pbuf_free+0x80>
      count++;
 800b526:	3601      	adds	r6, #1
          mem_free(p);
 800b528:	4628      	mov	r0, r5
 800b52a:	f7ff f9b9 	bl	800a8a0 <mem_free>
      count++;
 800b52e:	b2f6      	uxtb	r6, r6
  while (p != NULL) {
 800b530:	2c00      	cmp	r4, #0
 800b532:	d1df      	bne.n	800b4f4 <pbuf_free+0x28>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 800b534:	4630      	mov	r0, r6
 800b536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b53a:	4643      	mov	r3, r8
 800b53c:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800b540:	4649      	mov	r1, r9
 800b542:	4638      	mov	r0, r7
 800b544:	f006 fdb2 	bl	80120ac <iprintf>
    ref = --(p->ref);
 800b548:	7bab      	ldrb	r3, [r5, #14]
 800b54a:	e7d9      	b.n	800b500 <pbuf_free+0x34>
          LWIP_ASSERT("invalid pbuf type", 0);
 800b54c:	4643      	mov	r3, r8
 800b54e:	f240 320f 	movw	r2, #783	@ 0x30f
 800b552:	4911      	ldr	r1, [pc, #68]	@ (800b598 <pbuf_free+0xcc>)
 800b554:	4638      	mov	r0, r7
 800b556:	f006 fda9 	bl	80120ac <iprintf>
 800b55a:	e7c8      	b.n	800b4ee <pbuf_free+0x22>
          memp_free(MEMP_PBUF_POOL, p);
 800b55c:	4629      	mov	r1, r5
 800b55e:	200c      	movs	r0, #12
 800b560:	f7ff fca8 	bl	800aeb4 <memp_free>
 800b564:	e7c3      	b.n	800b4ee <pbuf_free+0x22>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800b566:	4b0d      	ldr	r3, [pc, #52]	@ (800b59c <pbuf_free+0xd0>)
 800b568:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800b56c:	490c      	ldr	r1, [pc, #48]	@ (800b5a0 <pbuf_free+0xd4>)
 800b56e:	4809      	ldr	r0, [pc, #36]	@ (800b594 <pbuf_free+0xc8>)
 800b570:	f006 fd9c 	bl	80120ac <iprintf>
        pc->custom_free_function(p);
 800b574:	692b      	ldr	r3, [r5, #16]
 800b576:	e7b8      	b.n	800b4ea <pbuf_free+0x1e>
          memp_free(MEMP_PBUF, p);
 800b578:	4629      	mov	r1, r5
 800b57a:	200b      	movs	r0, #11
 800b57c:	f7ff fc9a 	bl	800aeb4 <memp_free>
 800b580:	e7b5      	b.n	800b4ee <pbuf_free+0x22>
    LWIP_ASSERT("p != NULL", p != NULL);
 800b582:	4b06      	ldr	r3, [pc, #24]	@ (800b59c <pbuf_free+0xd0>)
 800b584:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800b588:	4906      	ldr	r1, [pc, #24]	@ (800b5a4 <pbuf_free+0xd8>)
    return 0;
 800b58a:	462e      	mov	r6, r5
    LWIP_ASSERT("p != NULL", p != NULL);
 800b58c:	4801      	ldr	r0, [pc, #4]	@ (800b594 <pbuf_free+0xc8>)
 800b58e:	f006 fd8d 	bl	80120ac <iprintf>
    return 0;
 800b592:	e7cf      	b.n	800b534 <pbuf_free+0x68>
 800b594:	08012fac 	.word	0x08012fac
 800b598:	08013f0c 	.word	0x08013f0c
 800b59c:	08013e6c 	.word	0x08013e6c
 800b5a0:	08013ee8 	.word	0x08013ee8
 800b5a4:	0801309c 	.word	0x0801309c
 800b5a8:	08013ed0 	.word	0x08013ed0

0800b5ac <pbuf_alloc>:
  switch (type) {
 800b5ac:	f5b2 7fc1 	cmp.w	r2, #386	@ 0x182
{
 800b5b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b5b4:	460c      	mov	r4, r1
 800b5b6:	b083      	sub	sp, #12
  switch (type) {
 800b5b8:	d03e      	beq.n	800b638 <pbuf_alloc+0x8c>
 800b5ba:	d810      	bhi.n	800b5de <pbuf_alloc+0x32>
 800b5bc:	f022 0340 	bic.w	r3, r2, #64	@ 0x40
 800b5c0:	2b01      	cmp	r3, #1
 800b5c2:	d033      	beq.n	800b62c <pbuf_alloc+0x80>
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800b5c4:	4b43      	ldr	r3, [pc, #268]	@ (800b6d4 <pbuf_alloc+0x128>)
 800b5c6:	f240 1227 	movw	r2, #295	@ 0x127
 800b5ca:	4943      	ldr	r1, [pc, #268]	@ (800b6d8 <pbuf_alloc+0x12c>)
 800b5cc:	4843      	ldr	r0, [pc, #268]	@ (800b6dc <pbuf_alloc+0x130>)
 800b5ce:	f006 fd6d 	bl	80120ac <iprintf>
          return NULL;
 800b5d2:	f04f 0800 	mov.w	r8, #0
}
 800b5d6:	4640      	mov	r0, r8
 800b5d8:	b003      	add	sp, #12
 800b5da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  switch (type) {
 800b5de:	f5b2 7f20 	cmp.w	r2, #640	@ 0x280
 800b5e2:	d1ef      	bne.n	800b5c4 <pbuf_alloc+0x18>
 800b5e4:	4605      	mov	r5, r0
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800b5e6:	1ccb      	adds	r3, r1, #3
 800b5e8:	3003      	adds	r0, #3
 800b5ea:	f023 0303 	bic.w	r3, r3, #3
 800b5ee:	f020 0003 	bic.w	r0, r0, #3
 800b5f2:	4418      	add	r0, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800b5f4:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b5f6:	4298      	cmp	r0, r3
 800b5f8:	d3eb      	bcc.n	800b5d2 <pbuf_alloc+0x26>
      p = (struct pbuf *)mem_malloc(alloc_len);
 800b5fa:	3010      	adds	r0, #16
 800b5fc:	f7ff fae8 	bl	800abd0 <mem_malloc>
      if (p == NULL) {
 800b600:	4680      	mov	r8, r0
 800b602:	2800      	cmp	r0, #0
 800b604:	d0e7      	beq.n	800b5d6 <pbuf_alloc+0x2a>
  p->next = NULL;
 800b606:	2200      	movs	r2, #0
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b608:	4405      	add	r5, r0
  p->type_internal = (u8_t)type;
 800b60a:	4935      	ldr	r1, [pc, #212]	@ (800b6e0 <pbuf_alloc+0x134>)
  p->tot_len = tot_len;
 800b60c:	4613      	mov	r3, r2
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b60e:	3513      	adds	r5, #19
  p->type_internal = (u8_t)type;
 800b610:	60c1      	str	r1, [r0, #12]
  p->tot_len = tot_len;
 800b612:	f364 030f 	bfi	r3, r4, #0, #16
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b616:	f025 0503 	bic.w	r5, r5, #3
  p->tot_len = tot_len;
 800b61a:	f364 431f 	bfi	r3, r4, #16, #16
  p->payload = payload;
 800b61e:	e9c0 2500 	strd	r2, r5, [r0]
  p->tot_len = tot_len;
 800b622:	6083      	str	r3, [r0, #8]
}
 800b624:	4640      	mov	r0, r8
 800b626:	b003      	add	sp, #12
 800b628:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 800b62c:	2000      	movs	r0, #0
}
 800b62e:	b003      	add	sp, #12
 800b630:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 800b634:	f7ff be70 	b.w	800b318 <pbuf_alloc_reference>
  switch (type) {
 800b638:	2100      	movs	r1, #0
 800b63a:	4681      	mov	r9, r0
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b63c:	f240 56ec 	movw	r6, #1516	@ 0x5ec
  p->type_internal = (u8_t)type;
 800b640:	4d28      	ldr	r5, [pc, #160]	@ (800b6e4 <pbuf_alloc+0x138>)
  switch (type) {
 800b642:	4688      	mov	r8, r1
 800b644:	e006      	b.n	800b654 <pbuf_alloc+0xa8>
          last->next = q;
 800b646:	6038      	str	r0, [r7, #0]
        rem_len = (u16_t)(rem_len - qlen);
 800b648:	1ae3      	subs	r3, r4, r3
        offset = 0;
 800b64a:	f04f 0900 	mov.w	r9, #0
        rem_len = (u16_t)(rem_len - qlen);
 800b64e:	b29c      	uxth	r4, r3
      } while (rem_len > 0);
 800b650:	2c00      	cmp	r4, #0
 800b652:	d0c0      	beq.n	800b5d6 <pbuf_alloc+0x2a>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800b654:	200c      	movs	r0, #12
 800b656:	460f      	mov	r7, r1
 800b658:	f7ff fbe6 	bl	800ae28 <memp_malloc>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b65c:	f109 0203 	add.w	r2, r9, #3
  p->next = NULL;
 800b660:	f04f 0c00 	mov.w	ip, #0
        if (q == NULL) {
 800b664:	4601      	mov	r1, r0
 800b666:	b1b0      	cbz	r0, 800b696 <pbuf_alloc+0xea>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b668:	f022 0303 	bic.w	r3, r2, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b66c:	eb00 0209 	add.w	r2, r0, r9
  p->tot_len = tot_len;
 800b670:	8104      	strh	r4, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b672:	1af3      	subs	r3, r6, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b674:	3213      	adds	r2, #19
  p->next = NULL;
 800b676:	f8c0 c000 	str.w	ip, [r0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b67a:	b29b      	uxth	r3, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b67c:	f022 0203 	bic.w	r2, r2, #3
  p->type_internal = (u8_t)type;
 800b680:	60c5      	str	r5, [r0, #12]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b682:	42a3      	cmp	r3, r4
  p->payload = payload;
 800b684:	6042      	str	r2, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b686:	bf28      	it	cs
 800b688:	4623      	movcs	r3, r4
  p->len = len;
 800b68a:	8143      	strh	r3, [r0, #10]
        if (p == NULL) {
 800b68c:	f1b8 0f00 	cmp.w	r8, #0
 800b690:	d1d9      	bne.n	800b646 <pbuf_alloc+0x9a>
 800b692:	4680      	mov	r8, r0
 800b694:	e7d8      	b.n	800b648 <pbuf_alloc+0x9c>
  queued = pbuf_free_ooseq_pending;
 800b696:	4d14      	ldr	r5, [pc, #80]	@ (800b6e8 <pbuf_alloc+0x13c>)
 800b698:	9001      	str	r0, [sp, #4]
  SYS_ARCH_PROTECT(old_level);
 800b69a:	f006 fbf5 	bl	8011e88 <sys_arch_protect>
  queued = pbuf_free_ooseq_pending;
 800b69e:	782c      	ldrb	r4, [r5, #0]
  pbuf_free_ooseq_pending = 1;
 800b6a0:	2301      	movs	r3, #1
  queued = pbuf_free_ooseq_pending;
 800b6a2:	b2e4      	uxtb	r4, r4
  pbuf_free_ooseq_pending = 1;
 800b6a4:	702b      	strb	r3, [r5, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800b6a6:	f006 fbfb 	bl	8011ea0 <sys_arch_unprotect>
  if (!queued) {
 800b6aa:	9901      	ldr	r1, [sp, #4]
 800b6ac:	b134      	cbz	r4, 800b6bc <pbuf_alloc+0x110>
          if (p) {
 800b6ae:	f1b8 0f00 	cmp.w	r8, #0
 800b6b2:	d08e      	beq.n	800b5d2 <pbuf_alloc+0x26>
            pbuf_free(p);
 800b6b4:	4640      	mov	r0, r8
 800b6b6:	f7ff ff09 	bl	800b4cc <pbuf_free>
 800b6ba:	e78a      	b.n	800b5d2 <pbuf_alloc+0x26>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800b6bc:	480b      	ldr	r0, [pc, #44]	@ (800b6ec <pbuf_alloc+0x140>)
 800b6be:	f7fe ffbd 	bl	800a63c <tcpip_try_callback>
 800b6c2:	2800      	cmp	r0, #0
 800b6c4:	d0f3      	beq.n	800b6ae <pbuf_alloc+0x102>
 800b6c6:	f006 fbdf 	bl	8011e88 <sys_arch_protect>
 800b6ca:	9901      	ldr	r1, [sp, #4]
 800b6cc:	7029      	strb	r1, [r5, #0]
 800b6ce:	f006 fbe7 	bl	8011ea0 <sys_arch_unprotect>
 800b6d2:	e7ec      	b.n	800b6ae <pbuf_alloc+0x102>
 800b6d4:	08013e6c 	.word	0x08013e6c
 800b6d8:	08013f20 	.word	0x08013f20
 800b6dc:	08012fac 	.word	0x08012fac
 800b6e0:	00010080 	.word	0x00010080
 800b6e4:	00010082 	.word	0x00010082
 800b6e8:	2400b94c 	.word	0x2400b94c
 800b6ec:	0800b2e5 	.word	0x0800b2e5

0800b6f0 <pbuf_realloc>:
{
 800b6f0:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b6f2:	4604      	mov	r4, r0
{
 800b6f4:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b6f6:	2800      	cmp	r0, #0
 800b6f8:	d03a      	beq.n	800b770 <pbuf_realloc+0x80>
  if (new_len >= p->tot_len) {
 800b6fa:	8922      	ldrh	r2, [r4, #8]
 800b6fc:	42aa      	cmp	r2, r5
 800b6fe:	d91f      	bls.n	800b740 <pbuf_realloc+0x50>
  while (rem_len > q->len) {
 800b700:	8963      	ldrh	r3, [r4, #10]
 800b702:	429d      	cmp	r5, r3
 800b704:	d90d      	bls.n	800b722 <pbuf_realloc+0x32>
 800b706:	1aa9      	subs	r1, r5, r2
 800b708:	b289      	uxth	r1, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b70a:	440a      	add	r2, r1
    rem_len = (u16_t)(rem_len - q->len);
 800b70c:	1aeb      	subs	r3, r5, r3
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b70e:	8122      	strh	r2, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 800b710:	b29d      	uxth	r5, r3
    q = q->next;
 800b712:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800b714:	2c00      	cmp	r4, #0
 800b716:	d033      	beq.n	800b780 <pbuf_realloc+0x90>
  while (rem_len > q->len) {
 800b718:	8963      	ldrh	r3, [r4, #10]
 800b71a:	42ab      	cmp	r3, r5
 800b71c:	d201      	bcs.n	800b722 <pbuf_realloc+0x32>
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b71e:	8922      	ldrh	r2, [r4, #8]
 800b720:	e7f3      	b.n	800b70a <pbuf_realloc+0x1a>
 800b722:	2600      	movs	r6, #0
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800b724:	7b22      	ldrb	r2, [r4, #12]
 800b726:	f365 060f 	bfi	r6, r5, #0, #16
 800b72a:	0712      	lsls	r2, r2, #28
 800b72c:	f365 461f 	bfi	r6, r5, #16, #16
 800b730:	d007      	beq.n	800b742 <pbuf_realloc+0x52>
  if (q->next != NULL) {
 800b732:	6820      	ldr	r0, [r4, #0]
  q->tot_len = q->len;
 800b734:	60a6      	str	r6, [r4, #8]
  if (q->next != NULL) {
 800b736:	b108      	cbz	r0, 800b73c <pbuf_realloc+0x4c>
    pbuf_free(q->next);
 800b738:	f7ff fec8 	bl	800b4cc <pbuf_free>
  q->next = NULL;
 800b73c:	2300      	movs	r3, #0
 800b73e:	6023      	str	r3, [r4, #0]
}
 800b740:	bd70      	pop	{r4, r5, r6, pc}
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800b742:	42ab      	cmp	r3, r5
 800b744:	d0f5      	beq.n	800b732 <pbuf_realloc+0x42>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800b746:	7b63      	ldrb	r3, [r4, #13]
 800b748:	079b      	lsls	r3, r3, #30
 800b74a:	d4f2      	bmi.n	800b732 <pbuf_realloc+0x42>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800b74c:	6863      	ldr	r3, [r4, #4]
 800b74e:	4620      	mov	r0, r4
 800b750:	1b1b      	subs	r3, r3, r4
 800b752:	1959      	adds	r1, r3, r5
 800b754:	f7ff f98a 	bl	800aa6c <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800b758:	4604      	mov	r4, r0
 800b75a:	2800      	cmp	r0, #0
 800b75c:	d1e9      	bne.n	800b732 <pbuf_realloc+0x42>
 800b75e:	4b0d      	ldr	r3, [pc, #52]	@ (800b794 <pbuf_realloc+0xa4>)
 800b760:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800b764:	490c      	ldr	r1, [pc, #48]	@ (800b798 <pbuf_realloc+0xa8>)
 800b766:	480d      	ldr	r0, [pc, #52]	@ (800b79c <pbuf_realloc+0xac>)
 800b768:	f006 fca0 	bl	80120ac <iprintf>
  q->len = rem_len;
 800b76c:	8164      	strh	r4, [r4, #10]
 800b76e:	deff      	udf	#255	@ 0xff
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b770:	4b08      	ldr	r3, [pc, #32]	@ (800b794 <pbuf_realloc+0xa4>)
 800b772:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800b776:	490a      	ldr	r1, [pc, #40]	@ (800b7a0 <pbuf_realloc+0xb0>)
 800b778:	4808      	ldr	r0, [pc, #32]	@ (800b79c <pbuf_realloc+0xac>)
 800b77a:	f006 fc97 	bl	80120ac <iprintf>
 800b77e:	e7bc      	b.n	800b6fa <pbuf_realloc+0xa>
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800b780:	4b04      	ldr	r3, [pc, #16]	@ (800b794 <pbuf_realloc+0xa4>)
 800b782:	f240 12af 	movw	r2, #431	@ 0x1af
 800b786:	4907      	ldr	r1, [pc, #28]	@ (800b7a4 <pbuf_realloc+0xb4>)
 800b788:	4804      	ldr	r0, [pc, #16]	@ (800b79c <pbuf_realloc+0xac>)
 800b78a:	f006 fc8f 	bl	80120ac <iprintf>
  while (rem_len > q->len) {
 800b78e:	8963      	ldrh	r3, [r4, #10]
 800b790:	deff      	udf	#255	@ 0xff
 800b792:	bf00      	nop
 800b794:	08013e6c 	.word	0x08013e6c
 800b798:	08013f6c 	.word	0x08013f6c
 800b79c:	08012fac 	.word	0x08012fac
 800b7a0:	08013f3c 	.word	0x08013f3c
 800b7a4:	08013f54 	.word	0x08013f54

0800b7a8 <pbuf_clen>:
pbuf_clen(const struct pbuf *p)
{
  u16_t len;

  len = 0;
  while (p != NULL) {
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	b130      	cbz	r0, 800b7ba <pbuf_clen+0x12>
  len = 0;
 800b7ac:	2000      	movs	r0, #0
    ++len;
 800b7ae:	3001      	adds	r0, #1
    p = p->next;
 800b7b0:	681b      	ldr	r3, [r3, #0]
    ++len;
 800b7b2:	b280      	uxth	r0, r0
  while (p != NULL) {
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d1fa      	bne.n	800b7ae <pbuf_clen+0x6>
 800b7b8:	4770      	bx	lr
  }
  return len;
}
 800b7ba:	4770      	bx	lr

0800b7bc <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 800b7bc:	b158      	cbz	r0, 800b7d6 <pbuf_ref+0x1a>
{
 800b7be:	b510      	push	{r4, lr}
 800b7c0:	4604      	mov	r4, r0
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800b7c2:	f006 fb61 	bl	8011e88 <sys_arch_protect>
 800b7c6:	7ba3      	ldrb	r3, [r4, #14]
 800b7c8:	3301      	adds	r3, #1
 800b7ca:	73a3      	strb	r3, [r4, #14]
 800b7cc:	f006 fb68 	bl	8011ea0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b7d0:	7ba3      	ldrb	r3, [r4, #14]
 800b7d2:	b10b      	cbz	r3, 800b7d8 <pbuf_ref+0x1c>
  }
}
 800b7d4:	bd10      	pop	{r4, pc}
 800b7d6:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b7d8:	4b04      	ldr	r3, [pc, #16]	@ (800b7ec <pbuf_ref+0x30>)
 800b7da:	f240 3242 	movw	r2, #834	@ 0x342
 800b7de:	4904      	ldr	r1, [pc, #16]	@ (800b7f0 <pbuf_ref+0x34>)
 800b7e0:	4804      	ldr	r0, [pc, #16]	@ (800b7f4 <pbuf_ref+0x38>)
}
 800b7e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b7e6:	f006 bc61 	b.w	80120ac <iprintf>
 800b7ea:	bf00      	nop
 800b7ec:	08013e6c 	.word	0x08013e6c
 800b7f0:	08013f88 	.word	0x08013f88
 800b7f4:	08012fac 	.word	0x08012fac

0800b7f8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800b7f8:	b570      	push	{r4, r5, r6, lr}
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	d02d      	beq.n	800b85a <pbuf_cat+0x62>
 800b7fe:	460d      	mov	r5, r1
 800b800:	2900      	cmp	r1, #0
 800b802:	d02a      	beq.n	800b85a <pbuf_cat+0x62>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800b804:	6803      	ldr	r3, [r0, #0]
 800b806:	4604      	mov	r4, r0
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800b808:	8902      	ldrh	r2, [r0, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800b80a:	b18b      	cbz	r3, 800b830 <pbuf_cat+0x38>
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800b80c:	8922      	ldrh	r2, [r4, #8]
 800b80e:	8928      	ldrh	r0, [r5, #8]
 800b810:	4402      	add	r2, r0
 800b812:	8122      	strh	r2, [r4, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800b814:	461c      	mov	r4, r3
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d1f7      	bne.n	800b80c <pbuf_cat+0x14>
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800b81c:	8922      	ldrh	r2, [r4, #8]
 800b81e:	8963      	ldrh	r3, [r4, #10]
 800b820:	429a      	cmp	r2, r3
 800b822:	d108      	bne.n	800b836 <pbuf_cat+0x3e>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800b824:	8922      	ldrh	r2, [r4, #8]
 800b826:	892b      	ldrh	r3, [r5, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800b828:	6025      	str	r5, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800b82a:	441a      	add	r2, r3
 800b82c:	8122      	strh	r2, [r4, #8]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800b82e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800b830:	8943      	ldrh	r3, [r0, #10]
 800b832:	4293      	cmp	r3, r2
 800b834:	d0f7      	beq.n	800b826 <pbuf_cat+0x2e>
 800b836:	4b0d      	ldr	r3, [pc, #52]	@ (800b86c <pbuf_cat+0x74>)
 800b838:	f240 3262 	movw	r2, #866	@ 0x362
 800b83c:	490c      	ldr	r1, [pc, #48]	@ (800b870 <pbuf_cat+0x78>)
 800b83e:	480d      	ldr	r0, [pc, #52]	@ (800b874 <pbuf_cat+0x7c>)
 800b840:	f006 fc34 	bl	80120ac <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800b844:	6823      	ldr	r3, [r4, #0]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d0ec      	beq.n	800b824 <pbuf_cat+0x2c>
 800b84a:	4b08      	ldr	r3, [pc, #32]	@ (800b86c <pbuf_cat+0x74>)
 800b84c:	f240 3263 	movw	r2, #867	@ 0x363
 800b850:	4909      	ldr	r1, [pc, #36]	@ (800b878 <pbuf_cat+0x80>)
 800b852:	4808      	ldr	r0, [pc, #32]	@ (800b874 <pbuf_cat+0x7c>)
 800b854:	f006 fc2a 	bl	80120ac <iprintf>
 800b858:	e7e4      	b.n	800b824 <pbuf_cat+0x2c>
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800b85a:	4b04      	ldr	r3, [pc, #16]	@ (800b86c <pbuf_cat+0x74>)
 800b85c:	f240 3259 	movw	r2, #857	@ 0x359
 800b860:	4906      	ldr	r1, [pc, #24]	@ (800b87c <pbuf_cat+0x84>)
 800b862:	4804      	ldr	r0, [pc, #16]	@ (800b874 <pbuf_cat+0x7c>)
}
 800b864:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800b868:	f006 bc20 	b.w	80120ac <iprintf>
 800b86c:	08013e6c 	.word	0x08013e6c
 800b870:	08013fd4 	.word	0x08013fd4
 800b874:	08012fac 	.word	0x08012fac
 800b878:	08014004 	.word	0x08014004
 800b87c:	08013f9c 	.word	0x08013f9c

0800b880 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800b880:	b510      	push	{r4, lr}
 800b882:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 800b884:	f7ff ffb8 	bl	800b7f8 <pbuf_cat>
  if (p != NULL) {
 800b888:	b144      	cbz	r4, 800b89c <pbuf_chain+0x1c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800b88a:	f006 fafd 	bl	8011e88 <sys_arch_protect>
 800b88e:	7ba3      	ldrb	r3, [r4, #14]
 800b890:	3301      	adds	r3, #1
 800b892:	73a3      	strb	r3, [r4, #14]
 800b894:	f006 fb04 	bl	8011ea0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b898:	7ba3      	ldrb	r3, [r4, #14]
 800b89a:	b103      	cbz	r3, 800b89e <pbuf_chain+0x1e>
  /* t is now referenced by h */
  pbuf_ref(t);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800b89c:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b89e:	4b04      	ldr	r3, [pc, #16]	@ (800b8b0 <pbuf_chain+0x30>)
 800b8a0:	f240 3242 	movw	r2, #834	@ 0x342
 800b8a4:	4903      	ldr	r1, [pc, #12]	@ (800b8b4 <pbuf_chain+0x34>)
 800b8a6:	4804      	ldr	r0, [pc, #16]	@ (800b8b8 <pbuf_chain+0x38>)
}
 800b8a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b8ac:	f006 bbfe 	b.w	80120ac <iprintf>
 800b8b0:	08013e6c 	.word	0x08013e6c
 800b8b4:	08013f88 	.word	0x08013f88
 800b8b8:	08012fac 	.word	0x08012fac

0800b8bc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800b8bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800b8c0:	2800      	cmp	r0, #0
 800b8c2:	f000 80ad 	beq.w	800ba20 <pbuf_copy+0x164>
 800b8c6:	fab1 f581 	clz	r5, r1
 800b8ca:	460e      	mov	r6, r1
 800b8cc:	096d      	lsrs	r5, r5, #5
 800b8ce:	2900      	cmp	r1, #0
 800b8d0:	f000 80a6 	beq.w	800ba20 <pbuf_copy+0x164>
 800b8d4:	8902      	ldrh	r2, [r0, #8]
 800b8d6:	4604      	mov	r4, r0
 800b8d8:	890b      	ldrh	r3, [r1, #8]
 800b8da:	429a      	cmp	r2, r3
 800b8dc:	f0c0 80a0 	bcc.w	800ba20 <pbuf_copy+0x164>
 800b8e0:	8942      	ldrh	r2, [r0, #10]
  size_t offset_to = 0, offset_from = 0, len;
 800b8e2:	462f      	mov	r7, r5
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800b8e4:	f8df 914c 	ldr.w	r9, [pc, #332]	@ 800ba34 <pbuf_copy+0x178>
 800b8e8:	f8df a15c 	ldr.w	sl, [pc, #348]	@ 800ba48 <pbuf_copy+0x18c>
 800b8ec:	f8df 814c 	ldr.w	r8, [pc, #332]	@ 800ba3c <pbuf_copy+0x180>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800b8f0:	8973      	ldrh	r3, [r6, #10]
 800b8f2:	eba2 0b07 	sub.w	fp, r2, r7
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800b8f6:	6860      	ldr	r0, [r4, #4]
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800b8f8:	1b5b      	subs	r3, r3, r5
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800b8fa:	6871      	ldr	r1, [r6, #4]
 800b8fc:	4438      	add	r0, r7
 800b8fe:	459b      	cmp	fp, r3
 800b900:	4429      	add	r1, r5
 800b902:	bf28      	it	cs
 800b904:	469b      	movcs	fp, r3
 800b906:	465a      	mov	r2, fp
    offset_to += len;
 800b908:	445f      	add	r7, fp
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800b90a:	f006 fd00 	bl	801230e <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800b90e:	8963      	ldrh	r3, [r4, #10]
    offset_from += len;
 800b910:	445d      	add	r5, fp
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800b912:	42bb      	cmp	r3, r7
 800b914:	d328      	bcc.n	800b968 <pbuf_copy+0xac>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800b916:	8973      	ldrh	r3, [r6, #10]
 800b918:	42ab      	cmp	r3, r5
 800b91a:	d31c      	bcc.n	800b956 <pbuf_copy+0x9a>
    if (offset_from >= p_from->len) {
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
    }
    if (offset_to == p_to->len) {
 800b91c:	8962      	ldrh	r2, [r4, #10]
    if (offset_from >= p_from->len) {
 800b91e:	42ab      	cmp	r3, r5
    if (offset_to == p_to->len) {
 800b920:	4611      	mov	r1, r2
    if (offset_from >= p_from->len) {
 800b922:	d90c      	bls.n	800b93e <pbuf_copy+0x82>
    if (offset_to == p_to->len) {
 800b924:	4297      	cmp	r7, r2
 800b926:	d027      	beq.n	800b978 <pbuf_copy+0xbc>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b928:	8931      	ldrh	r1, [r6, #8]
 800b92a:	4299      	cmp	r1, r3
 800b92c:	d053      	beq.n	800b9d6 <pbuf_copy+0x11a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800b92e:	8923      	ldrh	r3, [r4, #8]
 800b930:	4293      	cmp	r3, r2
 800b932:	d1dd      	bne.n	800b8f0 <pbuf_copy+0x34>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800b934:	6823      	ldr	r3, [r4, #0]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d137      	bne.n	800b9aa <pbuf_copy+0xee>
 800b93a:	8962      	ldrh	r2, [r4, #10]
 800b93c:	e7d8      	b.n	800b8f0 <pbuf_copy+0x34>
    if (offset_to == p_to->len) {
 800b93e:	4297      	cmp	r7, r2
      p_from = p_from->next;
 800b940:	6836      	ldr	r6, [r6, #0]
    if (offset_to == p_to->len) {
 800b942:	d025      	beq.n	800b990 <pbuf_copy+0xd4>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b944:	2e00      	cmp	r6, #0
 800b946:	d138      	bne.n	800b9ba <pbuf_copy+0xfe>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800b948:	8923      	ldrh	r3, [r4, #8]
 800b94a:	428b      	cmp	r3, r1
 800b94c:	d02a      	beq.n	800b9a4 <pbuf_copy+0xe8>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800b94e:	2400      	movs	r4, #0
}
 800b950:	4620      	mov	r0, r4
 800b952:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800b956:	464b      	mov	r3, r9
 800b958:	f240 32da 	movw	r2, #986	@ 0x3da
 800b95c:	4934      	ldr	r1, [pc, #208]	@ (800ba30 <pbuf_copy+0x174>)
 800b95e:	4640      	mov	r0, r8
 800b960:	f006 fba4 	bl	80120ac <iprintf>
    if (offset_from >= p_from->len) {
 800b964:	8973      	ldrh	r3, [r6, #10]
 800b966:	e7d9      	b.n	800b91c <pbuf_copy+0x60>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800b968:	464b      	mov	r3, r9
 800b96a:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800b96e:	4651      	mov	r1, sl
 800b970:	4640      	mov	r0, r8
 800b972:	f006 fb9b 	bl	80120ac <iprintf>
 800b976:	e7ce      	b.n	800b916 <pbuf_copy+0x5a>
      p_to = p_to->next;
 800b978:	6824      	ldr	r4, [r4, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800b97a:	2c00      	cmp	r4, #0
 800b97c:	d044      	beq.n	800ba08 <pbuf_copy+0x14c>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b97e:	8932      	ldrh	r2, [r6, #8]
 800b980:	429a      	cmp	r2, r3
 800b982:	d136      	bne.n	800b9f2 <pbuf_copy+0x136>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800b984:	6833      	ldr	r3, [r6, #0]
 800b986:	bb43      	cbnz	r3, 800b9da <pbuf_copy+0x11e>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800b988:	2c00      	cmp	r4, #0
 800b98a:	d132      	bne.n	800b9f2 <pbuf_copy+0x136>
 800b98c:	4627      	mov	r7, r4
 800b98e:	e7d4      	b.n	800b93a <pbuf_copy+0x7e>
      p_to = p_to->next;
 800b990:	6824      	ldr	r4, [r4, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800b992:	b9c4      	cbnz	r4, 800b9c6 <pbuf_copy+0x10a>
 800b994:	2e00      	cmp	r6, #0
 800b996:	d137      	bne.n	800ba08 <pbuf_copy+0x14c>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800b998:	2c00      	cmp	r4, #0
 800b99a:	d0d9      	beq.n	800b950 <pbuf_copy+0x94>
 800b99c:	8961      	ldrh	r1, [r4, #10]
 800b99e:	8923      	ldrh	r3, [r4, #8]
 800b9a0:	428b      	cmp	r3, r1
 800b9a2:	d1d4      	bne.n	800b94e <pbuf_copy+0x92>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800b9a4:	6824      	ldr	r4, [r4, #0]
 800b9a6:	2c00      	cmp	r4, #0
 800b9a8:	d0d2      	beq.n	800b950 <pbuf_copy+0x94>
 800b9aa:	4b22      	ldr	r3, [pc, #136]	@ (800ba34 <pbuf_copy+0x178>)
 800b9ac:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800b9b0:	4921      	ldr	r1, [pc, #132]	@ (800ba38 <pbuf_copy+0x17c>)
 800b9b2:	4822      	ldr	r0, [pc, #136]	@ (800ba3c <pbuf_copy+0x180>)
 800b9b4:	f006 fb7a 	bl	80120ac <iprintf>
 800b9b8:	e016      	b.n	800b9e8 <pbuf_copy+0x12c>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b9ba:	8971      	ldrh	r1, [r6, #10]
 800b9bc:	8933      	ldrh	r3, [r6, #8]
 800b9be:	4299      	cmp	r1, r3
 800b9c0:	d01e      	beq.n	800ba00 <pbuf_copy+0x144>
      offset_from = 0;
 800b9c2:	2500      	movs	r5, #0
 800b9c4:	e7b3      	b.n	800b92e <pbuf_copy+0x72>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b9c6:	2e00      	cmp	r6, #0
 800b9c8:	d0e6      	beq.n	800b998 <pbuf_copy+0xdc>
 800b9ca:	8932      	ldrh	r2, [r6, #8]
      offset_from = 0;
 800b9cc:	2500      	movs	r5, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b9ce:	8973      	ldrh	r3, [r6, #10]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d1d9      	bne.n	800b988 <pbuf_copy+0xcc>
 800b9d4:	e7d6      	b.n	800b984 <pbuf_copy+0xc8>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800b9d6:	6833      	ldr	r3, [r6, #0]
 800b9d8:	b163      	cbz	r3, 800b9f4 <pbuf_copy+0x138>
 800b9da:	4b16      	ldr	r3, [pc, #88]	@ (800ba34 <pbuf_copy+0x178>)
 800b9dc:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800b9e0:	4915      	ldr	r1, [pc, #84]	@ (800ba38 <pbuf_copy+0x17c>)
 800b9e2:	4816      	ldr	r0, [pc, #88]	@ (800ba3c <pbuf_copy+0x180>)
 800b9e4:	f006 fb62 	bl	80120ac <iprintf>
 800b9e8:	f06f 0405 	mvn.w	r4, #5
}
 800b9ec:	4620      	mov	r0, r4
 800b9ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9f2:	2700      	movs	r7, #0
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800b9f4:	8923      	ldrh	r3, [r4, #8]
 800b9f6:	8962      	ldrh	r2, [r4, #10]
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	f47f af79 	bne.w	800b8f0 <pbuf_copy+0x34>
 800b9fe:	e799      	b.n	800b934 <pbuf_copy+0x78>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800ba00:	6835      	ldr	r5, [r6, #0]
 800ba02:	2d00      	cmp	r5, #0
 800ba04:	d093      	beq.n	800b92e <pbuf_copy+0x72>
 800ba06:	e7e8      	b.n	800b9da <pbuf_copy+0x11e>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800ba08:	4b0a      	ldr	r3, [pc, #40]	@ (800ba34 <pbuf_copy+0x178>)
 800ba0a:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800ba0e:	490c      	ldr	r1, [pc, #48]	@ (800ba40 <pbuf_copy+0x184>)
 800ba10:	480a      	ldr	r0, [pc, #40]	@ (800ba3c <pbuf_copy+0x180>)
 800ba12:	f006 fb4b 	bl	80120ac <iprintf>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800ba16:	f06f 040f 	mvn.w	r4, #15
}
 800ba1a:	4620      	mov	r0, r4
 800ba1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800ba20:	4b04      	ldr	r3, [pc, #16]	@ (800ba34 <pbuf_copy+0x178>)
 800ba22:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800ba26:	4907      	ldr	r1, [pc, #28]	@ (800ba44 <pbuf_copy+0x188>)
 800ba28:	4804      	ldr	r0, [pc, #16]	@ (800ba3c <pbuf_copy+0x180>)
 800ba2a:	f006 fb3f 	bl	80120ac <iprintf>
 800ba2e:	e7f2      	b.n	800ba16 <pbuf_copy+0x15a>
 800ba30:	0801405c 	.word	0x0801405c
 800ba34:	08013e6c 	.word	0x08013e6c
 800ba38:	08014088 	.word	0x08014088
 800ba3c:	08012fac 	.word	0x08012fac
 800ba40:	08014078 	.word	0x08014078
 800ba44:	08014014 	.word	0x08014014
 800ba48:	08014044 	.word	0x08014044

0800ba4c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800ba4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800ba50:	b378      	cbz	r0, 800bab2 <pbuf_copy_partial+0x66>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800ba52:	460f      	mov	r7, r1
 800ba54:	2900      	cmp	r1, #0
 800ba56:	d035      	beq.n	800bac4 <pbuf_copy_partial+0x78>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800ba58:	4690      	mov	r8, r2
 800ba5a:	b38a      	cbz	r2, 800bac0 <pbuf_copy_partial+0x74>
 800ba5c:	4605      	mov	r5, r0
 800ba5e:	4619      	mov	r1, r3
  u16_t left = 0;
 800ba60:	2600      	movs	r6, #0
 800ba62:	e005      	b.n	800ba70 <pbuf_copy_partial+0x24>
    if ((offset != 0) && (offset >= p->len)) {
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800ba64:	b299      	uxth	r1, r3
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800ba66:	682d      	ldr	r5, [r5, #0]
 800ba68:	f1b8 0f00 	cmp.w	r8, #0
 800ba6c:	d01e      	beq.n	800baac <pbuf_copy_partial+0x60>
 800ba6e:	b1ed      	cbz	r5, 800baac <pbuf_copy_partial+0x60>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800ba70:	19b8      	adds	r0, r7, r6
    if ((offset != 0) && (offset >= p->len)) {
 800ba72:	f8b5 c00a 	ldrh.w	ip, [r5, #10]
 800ba76:	b119      	cbz	r1, 800ba80 <pbuf_copy_partial+0x34>
 800ba78:	4561      	cmp	r1, ip
      offset = (u16_t)(offset - p->len);
 800ba7a:	eba1 030c 	sub.w	r3, r1, ip
    if ((offset != 0) && (offset >= p->len)) {
 800ba7e:	d2f1      	bcs.n	800ba64 <pbuf_copy_partial+0x18>
      buf_copy_len = (u16_t)(p->len - offset);
 800ba80:	ebac 0401 	sub.w	r4, ip, r1
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800ba84:	686a      	ldr	r2, [r5, #4]
 800ba86:	b2a4      	uxth	r4, r4
 800ba88:	4411      	add	r1, r2
 800ba8a:	4544      	cmp	r4, r8
 800ba8c:	bf28      	it	cs
 800ba8e:	4644      	movcs	r4, r8
 800ba90:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800ba92:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 800ba94:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800ba98:	f006 fc39 	bl	801230e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800ba9c:	b2b6      	uxth	r6, r6
      offset = 0;
 800ba9e:	2100      	movs	r1, #0
      len = (u16_t)(len - buf_copy_len);
 800baa0:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800baa4:	682d      	ldr	r5, [r5, #0]
 800baa6:	f1b8 0f00 	cmp.w	r8, #0
 800baaa:	d1e0      	bne.n	800ba6e <pbuf_copy_partial+0x22>
    }
  }
  return copied_total;
}
 800baac:	4630      	mov	r0, r6
 800baae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800bab2:	4b08      	ldr	r3, [pc, #32]	@ (800bad4 <pbuf_copy_partial+0x88>)
 800bab4:	f240 420a 	movw	r2, #1034	@ 0x40a
 800bab8:	4907      	ldr	r1, [pc, #28]	@ (800bad8 <pbuf_copy_partial+0x8c>)
 800baba:	4808      	ldr	r0, [pc, #32]	@ (800badc <pbuf_copy_partial+0x90>)
 800babc:	f006 faf6 	bl	80120ac <iprintf>
 800bac0:	2600      	movs	r6, #0
 800bac2:	e7f3      	b.n	800baac <pbuf_copy_partial+0x60>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800bac4:	4b03      	ldr	r3, [pc, #12]	@ (800bad4 <pbuf_copy_partial+0x88>)
 800bac6:	f240 420b 	movw	r2, #1035	@ 0x40b
 800baca:	4905      	ldr	r1, [pc, #20]	@ (800bae0 <pbuf_copy_partial+0x94>)
 800bacc:	4803      	ldr	r0, [pc, #12]	@ (800badc <pbuf_copy_partial+0x90>)
 800bace:	f006 faed 	bl	80120ac <iprintf>
 800bad2:	e7f5      	b.n	800bac0 <pbuf_copy_partial+0x74>
 800bad4:	08013e6c 	.word	0x08013e6c
 800bad8:	080140b4 	.word	0x080140b4
 800badc:	08012fac 	.word	0x08012fac
 800bae0:	080140d4 	.word	0x080140d4

0800bae4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800bae4:	b538      	push	{r3, r4, r5, lr}
 800bae6:	4615      	mov	r5, r2
 800bae8:	460a      	mov	r2, r1
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800baea:	8929      	ldrh	r1, [r5, #8]
 800baec:	f7ff fd5e 	bl	800b5ac <pbuf_alloc>
  if (q == NULL) {
 800baf0:	4604      	mov	r4, r0
 800baf2:	b118      	cbz	r0, 800bafc <pbuf_clone+0x18>
    return NULL;
  }
  err = pbuf_copy(q, p);
 800baf4:	4629      	mov	r1, r5
 800baf6:	f7ff fee1 	bl	800b8bc <pbuf_copy>
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800bafa:	b908      	cbnz	r0, 800bb00 <pbuf_clone+0x1c>
  return q;
}
 800bafc:	4620      	mov	r0, r4
 800bafe:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800bb00:	4b04      	ldr	r3, [pc, #16]	@ (800bb14 <pbuf_clone+0x30>)
 800bb02:	f240 5224 	movw	r2, #1316	@ 0x524
 800bb06:	4904      	ldr	r1, [pc, #16]	@ (800bb18 <pbuf_clone+0x34>)
 800bb08:	4804      	ldr	r0, [pc, #16]	@ (800bb1c <pbuf_clone+0x38>)
 800bb0a:	f006 facf 	bl	80120ac <iprintf>
}
 800bb0e:	4620      	mov	r0, r4
 800bb10:	bd38      	pop	{r3, r4, r5, pc}
 800bb12:	bf00      	nop
 800bb14:	08013e6c 	.word	0x08013e6c
 800bb18:	080140f8 	.word	0x080140f8
 800bb1c:	08012fac 	.word	0x08012fac

0800bb20 <pbuf_memcmp>:
 * @return zero if equal, nonzero otherwise
 *         (0xffff if p is too short, diffoffset+1 otherwise)
 */
u16_t
pbuf_memcmp(const struct pbuf *p, u16_t offset, const void *s2, u16_t n)
{
 800bb20:	b530      	push	{r4, r5, lr}
 800bb22:	4604      	mov	r4, r0
 800bb24:	461d      	mov	r5, r3
  u16_t start = offset;
  const struct pbuf *q = p;
  u16_t i;

  /* pbuf long enough to perform check? */
  if (p->tot_len < (offset + n)) {
 800bb26:	8900      	ldrh	r0, [r0, #8]
 800bb28:	18cb      	adds	r3, r1, r3
 800bb2a:	4298      	cmp	r0, r3
 800bb2c:	da03      	bge.n	800bb36 <pbuf_memcmp+0x16>
 800bb2e:	e028      	b.n	800bb82 <pbuf_memcmp+0x62>
  }

  /* get the correct pbuf from chain. We know it succeeds because of p->tot_len check above. */
  while ((q != NULL) && (q->len <= start)) {
    start = (u16_t)(start - q->len);
    q = q->next;
 800bb30:	6824      	ldr	r4, [r4, #0]
    start = (u16_t)(start - q->len);
 800bb32:	b281      	uxth	r1, r0
  while ((q != NULL) && (q->len <= start)) {
 800bb34:	b124      	cbz	r4, 800bb40 <pbuf_memcmp+0x20>
 800bb36:	8960      	ldrh	r0, [r4, #10]
 800bb38:	4288      	cmp	r0, r1
    start = (u16_t)(start - q->len);
 800bb3a:	eba1 0000 	sub.w	r0, r1, r0
  while ((q != NULL) && (q->len <= start)) {
 800bb3e:	d9f7      	bls.n	800bb30 <pbuf_memcmp+0x10>
  }

  /* return requested data if pbuf is OK */
  for (i = 0; i < n; i++) {
 800bb40:	b1ed      	cbz	r5, 800bb7e <pbuf_memcmp+0x5e>
 800bb42:	f102 3eff 	add.w	lr, r2, #4294967295
 800bb46:	2000      	movs	r0, #0
    /* We know pbuf_get_at() succeeds because of p->tot_len check above. */
    u8_t a = pbuf_get_at(q, (u16_t)(start + i));
 800bb48:	eb01 0c00 	add.w	ip, r1, r0
  const struct pbuf *q = in;
 800bb4c:	4623      	mov	r3, r4
    u8_t a = pbuf_get_at(q, (u16_t)(start + i));
 800bb4e:	fa1f fc8c 	uxth.w	ip, ip
  while ((q != NULL) && (q->len <= offset_left)) {
 800bb52:	b924      	cbnz	r4, 800bb5e <pbuf_memcmp+0x3e>
 800bb54:	e00b      	b.n	800bb6e <pbuf_memcmp+0x4e>
    q = q->next;
 800bb56:	681b      	ldr	r3, [r3, #0]
    offset_left = (u16_t)(offset_left - q->len);
 800bb58:	fa1f fc82 	uxth.w	ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 800bb5c:	b13b      	cbz	r3, 800bb6e <pbuf_memcmp+0x4e>
 800bb5e:	895a      	ldrh	r2, [r3, #10]
 800bb60:	4562      	cmp	r2, ip
    offset_left = (u16_t)(offset_left - q->len);
 800bb62:	ebac 0202 	sub.w	r2, ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 800bb66:	d9f6      	bls.n	800bb56 <pbuf_memcmp+0x36>
    return ((u8_t *)q->payload)[q_idx];
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	f813 300c 	ldrb.w	r3, [r3, ip]
    u8_t b = ((const u8_t *)s2)[i];
    if (a != b) {
 800bb6e:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
 800bb72:	3001      	adds	r0, #1
    if (a != b) {
 800bb74:	429a      	cmp	r2, r3
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
 800bb76:	b280      	uxth	r0, r0
    if (a != b) {
 800bb78:	d102      	bne.n	800bb80 <pbuf_memcmp+0x60>
  for (i = 0; i < n; i++) {
 800bb7a:	42a8      	cmp	r0, r5
 800bb7c:	d1e4      	bne.n	800bb48 <pbuf_memcmp+0x28>
    }
  }
  return 0;
 800bb7e:	2000      	movs	r0, #0
}
 800bb80:	bd30      	pop	{r4, r5, pc}
    return 0xffff;
 800bb82:	f64f 70ff 	movw	r0, #65535	@ 0xffff
}
 800bb86:	bd30      	pop	{r4, r5, pc}

0800bb88 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800bb88:	b470      	push	{r4, r5, r6}
 800bb8a:	4e12      	ldr	r6, [pc, #72]	@ (800bbd4 <tcp_new_port+0x4c>)
 800bb8c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800bb90:	4d11      	ldr	r5, [pc, #68]	@ (800bbd8 <tcp_new_port+0x50>)
  u16_t n = 0;
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800bb92:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 800bb96:	8831      	ldrh	r1, [r6, #0]
  tcp_port++;
 800bb98:	3101      	adds	r1, #1
 800bb9a:	4c10      	ldr	r4, [pc, #64]	@ (800bbdc <tcp_new_port+0x54>)
 800bb9c:	b289      	uxth	r1, r1
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800bb9e:	4561      	cmp	r1, ip
 800bba0:	bf08      	it	eq
 800bba2:	f44f 4140 	moveq.w	r1, #49152	@ 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800bba6:	6823      	ldr	r3, [r4, #0]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	b913      	cbnz	r3, 800bbb2 <tcp_new_port+0x2a>
 800bbac:	e00b      	b.n	800bbc6 <tcp_new_port+0x3e>
 800bbae:	68db      	ldr	r3, [r3, #12]
 800bbb0:	b14b      	cbz	r3, 800bbc6 <tcp_new_port+0x3e>
      if (pcb->local_port == tcp_port) {
 800bbb2:	8ada      	ldrh	r2, [r3, #22]
 800bbb4:	428a      	cmp	r2, r1
 800bbb6:	d1fa      	bne.n	800bbae <tcp_new_port+0x26>
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800bbb8:	3801      	subs	r0, #1
 800bbba:	b280      	uxth	r0, r0
 800bbbc:	2800      	cmp	r0, #0
 800bbbe:	d1eb      	bne.n	800bb98 <tcp_new_port+0x10>
 800bbc0:	8031      	strh	r1, [r6, #0]
        goto again;
      }
    }
  }
  return tcp_port;
}
 800bbc2:	bc70      	pop	{r4, r5, r6}
 800bbc4:	4770      	bx	lr
 800bbc6:	3404      	adds	r4, #4
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800bbc8:	42ac      	cmp	r4, r5
 800bbca:	d1ec      	bne.n	800bba6 <tcp_new_port+0x1e>
 800bbcc:	4608      	mov	r0, r1
 800bbce:	8031      	strh	r1, [r6, #0]
}
 800bbd0:	bc70      	pop	{r4, r5, r6}
 800bbd2:	4770      	bx	lr
 800bbd4:	24000030 	.word	0x24000030
 800bbd8:	080147d4 	.word	0x080147d4
 800bbdc:	080147c4 	.word	0x080147c4

0800bbe0 <tcp_close_shutdown_fin>:
{
 800bbe0:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800bbe2:	4604      	mov	r4, r0
 800bbe4:	b1f8      	cbz	r0, 800bc26 <tcp_close_shutdown_fin+0x46>
  switch (pcb->state) {
 800bbe6:	7d23      	ldrb	r3, [r4, #20]
 800bbe8:	2b04      	cmp	r3, #4
 800bbea:	d005      	beq.n	800bbf8 <tcp_close_shutdown_fin+0x18>
 800bbec:	2b07      	cmp	r3, #7
 800bbee:	d00d      	beq.n	800bc0c <tcp_close_shutdown_fin+0x2c>
 800bbf0:	2b03      	cmp	r3, #3
 800bbf2:	d001      	beq.n	800bbf8 <tcp_close_shutdown_fin+0x18>
      return ERR_OK;
 800bbf4:	2000      	movs	r0, #0
}
 800bbf6:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	f003 fcb1 	bl	800f560 <tcp_send_fin>
      if (err == ERR_OK) {
 800bbfe:	b948      	cbnz	r0, 800bc14 <tcp_close_shutdown_fin+0x34>
  if (err == ERR_OK) {
 800bc00:	2305      	movs	r3, #5
    tcp_output(pcb);
 800bc02:	4620      	mov	r0, r4
        pcb->state = LAST_ACK;
 800bc04:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 800bc06:	f003 fe19 	bl	800f83c <tcp_output>
 800bc0a:	e7f3      	b.n	800bbf4 <tcp_close_shutdown_fin+0x14>
      err = tcp_send_fin(pcb);
 800bc0c:	4620      	mov	r0, r4
 800bc0e:	f003 fca7 	bl	800f560 <tcp_send_fin>
      if (err == ERR_OK) {
 800bc12:	b130      	cbz	r0, 800bc22 <tcp_close_shutdown_fin+0x42>
  } else if (err == ERR_MEM) {
 800bc14:	1c43      	adds	r3, r0, #1
 800bc16:	d1ee      	bne.n	800bbf6 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800bc18:	8b63      	ldrh	r3, [r4, #26]
 800bc1a:	f043 0308 	orr.w	r3, r3, #8
 800bc1e:	8363      	strh	r3, [r4, #26]
    return ERR_OK;
 800bc20:	e7e8      	b.n	800bbf4 <tcp_close_shutdown_fin+0x14>
 800bc22:	2309      	movs	r3, #9
 800bc24:	e7ed      	b.n	800bc02 <tcp_close_shutdown_fin+0x22>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800bc26:	4b04      	ldr	r3, [pc, #16]	@ (800bc38 <tcp_close_shutdown_fin+0x58>)
 800bc28:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800bc2c:	4903      	ldr	r1, [pc, #12]	@ (800bc3c <tcp_close_shutdown_fin+0x5c>)
 800bc2e:	4804      	ldr	r0, [pc, #16]	@ (800bc40 <tcp_close_shutdown_fin+0x60>)
 800bc30:	f006 fa3c 	bl	80120ac <iprintf>
 800bc34:	e7d7      	b.n	800bbe6 <tcp_close_shutdown_fin+0x6>
 800bc36:	bf00      	nop
 800bc38:	0801410c 	.word	0x0801410c
 800bc3c:	0801413c 	.word	0x0801413c
 800bc40:	08012fac 	.word	0x08012fac

0800bc44 <tcp_init>:
{
 800bc44:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800bc46:	f006 f931 	bl	8011eac <rand>
 800bc4a:	4b02      	ldr	r3, [pc, #8]	@ (800bc54 <tcp_init+0x10>)
 800bc4c:	4a02      	ldr	r2, [pc, #8]	@ (800bc58 <tcp_init+0x14>)
 800bc4e:	4303      	orrs	r3, r0
 800bc50:	8013      	strh	r3, [r2, #0]
}
 800bc52:	bd08      	pop	{r3, pc}
 800bc54:	ffffc000 	.word	0xffffc000
 800bc58:	24000030 	.word	0x24000030

0800bc5c <tcp_free>:
{
 800bc5c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bc5e:	7d03      	ldrb	r3, [r0, #20]
{
 800bc60:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bc62:	2b01      	cmp	r3, #1
 800bc64:	d005      	beq.n	800bc72 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 800bc66:	4621      	mov	r1, r4
 800bc68:	2001      	movs	r0, #1
}
 800bc6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800bc6e:	f7ff b921 	b.w	800aeb4 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bc72:	4906      	ldr	r1, [pc, #24]	@ (800bc8c <tcp_free+0x30>)
 800bc74:	22d4      	movs	r2, #212	@ 0xd4
 800bc76:	4b06      	ldr	r3, [pc, #24]	@ (800bc90 <tcp_free+0x34>)
 800bc78:	4806      	ldr	r0, [pc, #24]	@ (800bc94 <tcp_free+0x38>)
 800bc7a:	f006 fa17 	bl	80120ac <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 800bc7e:	4621      	mov	r1, r4
 800bc80:	2001      	movs	r0, #1
}
 800bc82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800bc86:	f7ff b915 	b.w	800aeb4 <memp_free>
 800bc8a:	bf00      	nop
 800bc8c:	08014148 	.word	0x08014148
 800bc90:	0801410c 	.word	0x0801410c
 800bc94:	08012fac 	.word	0x08012fac

0800bc98 <tcp_bind>:
{
 800bc98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc9c:	460f      	mov	r7, r1
 800bc9e:	4680      	mov	r8, r0
 800bca0:	4614      	mov	r4, r2
  LWIP_ASSERT_CORE_LOCKED();
 800bca2:	f7fc f875 	bl	8007d90 <sys_check_core_locking>
  if (ipaddr == NULL) {
 800bca6:	b1f7      	cbz	r7, 800bce6 <tcp_bind+0x4e>
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800bca8:	f1b8 0f00 	cmp.w	r8, #0
 800bcac:	d043      	beq.n	800bd36 <tcp_bind+0x9e>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800bcae:	f898 3014 	ldrb.w	r3, [r8, #20]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d135      	bne.n	800bd22 <tcp_bind+0x8a>
  if (port == 0) {
 800bcb6:	b364      	cbz	r4, 800bd12 <tcp_bind+0x7a>
 800bcb8:	4e24      	ldr	r6, [pc, #144]	@ (800bd4c <tcp_bind+0xb4>)
 800bcba:	f106 0110 	add.w	r1, r6, #16
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800bcbe:	6833      	ldr	r3, [r6, #0]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	b913      	cbnz	r3, 800bcca <tcp_bind+0x32>
 800bcc4:	e011      	b.n	800bcea <tcp_bind+0x52>
 800bcc6:	68db      	ldr	r3, [r3, #12]
 800bcc8:	b17b      	cbz	r3, 800bcea <tcp_bind+0x52>
        if (cpcb->local_port == port) {
 800bcca:	f8b3 c016 	ldrh.w	ip, [r3, #22]
 800bcce:	45a4      	cmp	ip, r4
 800bcd0:	d1f9      	bne.n	800bcc6 <tcp_bind+0x2e>
                (ip_addr_isany(&cpcb->local_ip) ||
 800bcd2:	681a      	ldr	r2, [r3, #0]
 800bcd4:	b11a      	cbz	r2, 800bcde <tcp_bind+0x46>
                 ip_addr_isany(ipaddr) ||
 800bcd6:	683d      	ldr	r5, [r7, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800bcd8:	b10d      	cbz	r5, 800bcde <tcp_bind+0x46>
 800bcda:	42aa      	cmp	r2, r5
 800bcdc:	d1f3      	bne.n	800bcc6 <tcp_bind+0x2e>
              return ERR_USE;
 800bcde:	f06f 0007 	mvn.w	r0, #7
}
 800bce2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ipaddr = IP4_ADDR_ANY;
 800bce6:	4f1a      	ldr	r7, [pc, #104]	@ (800bd50 <tcp_bind+0xb8>)
 800bce8:	e7de      	b.n	800bca8 <tcp_bind+0x10>
 800bcea:	3604      	adds	r6, #4
    for (i = 0; i < max_pcb_list; i++) {
 800bcec:	428e      	cmp	r6, r1
 800bcee:	d1e6      	bne.n	800bcbe <tcp_bind+0x26>
  if (!ip_addr_isany(ipaddr)
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	b10b      	cbz	r3, 800bcf8 <tcp_bind+0x60>
    ip_addr_set(&pcb->local_ip, ipaddr);
 800bcf4:	f8c8 3000 	str.w	r3, [r8]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800bcf8:	4b16      	ldr	r3, [pc, #88]	@ (800bd54 <tcp_bind+0xbc>)
  pcb->local_port = port;
 800bcfa:	f8a8 4016 	strh.w	r4, [r8, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800bcfe:	681a      	ldr	r2, [r3, #0]
 800bd00:	f8c3 8000 	str.w	r8, [r3]
 800bd04:	f8c8 200c 	str.w	r2, [r8, #12]
 800bd08:	f004 f8b6 	bl	800fe78 <tcp_timer_needed>
  return ERR_OK;
 800bd0c:	2000      	movs	r0, #0
}
 800bd0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    port = tcp_new_port();
 800bd12:	f7ff ff39 	bl	800bb88 <tcp_new_port>
    if (port == 0) {
 800bd16:	4604      	mov	r4, r0
 800bd18:	2800      	cmp	r0, #0
 800bd1a:	d1e9      	bne.n	800bcf0 <tcp_bind+0x58>
      return ERR_BUF;
 800bd1c:	f06f 0001 	mvn.w	r0, #1
 800bd20:	e7df      	b.n	800bce2 <tcp_bind+0x4a>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800bd22:	4b0d      	ldr	r3, [pc, #52]	@ (800bd58 <tcp_bind+0xc0>)
 800bd24:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800bd28:	490c      	ldr	r1, [pc, #48]	@ (800bd5c <tcp_bind+0xc4>)
 800bd2a:	480d      	ldr	r0, [pc, #52]	@ (800bd60 <tcp_bind+0xc8>)
 800bd2c:	f006 f9be 	bl	80120ac <iprintf>
 800bd30:	f06f 0005 	mvn.w	r0, #5
 800bd34:	e7d5      	b.n	800bce2 <tcp_bind+0x4a>
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800bd36:	4b08      	ldr	r3, [pc, #32]	@ (800bd58 <tcp_bind+0xc0>)
 800bd38:	f240 22a9 	movw	r2, #681	@ 0x2a9
 800bd3c:	4909      	ldr	r1, [pc, #36]	@ (800bd64 <tcp_bind+0xcc>)
 800bd3e:	4808      	ldr	r0, [pc, #32]	@ (800bd60 <tcp_bind+0xc8>)
 800bd40:	f006 f9b4 	bl	80120ac <iprintf>
 800bd44:	f06f 000f 	mvn.w	r0, #15
 800bd48:	e7cb      	b.n	800bce2 <tcp_bind+0x4a>
 800bd4a:	bf00      	nop
 800bd4c:	080147c4 	.word	0x080147c4
 800bd50:	08015884 	.word	0x08015884
 800bd54:	2400b95c 	.word	0x2400b95c
 800bd58:	0801410c 	.word	0x0801410c
 800bd5c:	08014174 	.word	0x08014174
 800bd60:	08012fac 	.word	0x08012fac
 800bd64:	0801415c 	.word	0x0801415c

0800bd68 <tcp_listen_with_backlog_and_err>:
{
 800bd68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd6a:	4604      	mov	r4, r0
 800bd6c:	4617      	mov	r7, r2
  LWIP_ASSERT_CORE_LOCKED();
 800bd6e:	f7fc f80f 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800bd72:	2c00      	cmp	r4, #0
 800bd74:	d05d      	beq.n	800be32 <tcp_listen_with_backlog_and_err+0xca>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800bd76:	7d25      	ldrb	r5, [r4, #20]
 800bd78:	2d00      	cmp	r5, #0
 800bd7a:	d147      	bne.n	800be0c <tcp_listen_with_backlog_and_err+0xa4>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800bd7c:	2002      	movs	r0, #2
 800bd7e:	f7ff f853 	bl	800ae28 <memp_malloc>
  if (lpcb == NULL) {
 800bd82:	4606      	mov	r6, r0
 800bd84:	2800      	cmp	r0, #0
 800bd86:	d051      	beq.n	800be2c <tcp_listen_with_backlog_and_err+0xc4>
  lpcb->callback_arg = pcb->callback_arg;
 800bd88:	6923      	ldr	r3, [r4, #16]
  lpcb->state = LISTEN;
 800bd8a:	2201      	movs	r2, #1
  lpcb->callback_arg = pcb->callback_arg;
 800bd8c:	6103      	str	r3, [r0, #16]
  lpcb->local_port = pcb->local_port;
 800bd8e:	8ae3      	ldrh	r3, [r4, #22]
  lpcb->state = LISTEN;
 800bd90:	7502      	strb	r2, [r0, #20]
  lpcb->local_port = pcb->local_port;
 800bd92:	82c3      	strh	r3, [r0, #22]
  lpcb->prio = pcb->prio;
 800bd94:	7d62      	ldrb	r2, [r4, #21]
 800bd96:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 800bd98:	7a62      	ldrb	r2, [r4, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 800bd9a:	7205      	strb	r5, [r0, #8]
  lpcb->so_options = pcb->so_options;
 800bd9c:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 800bd9e:	7ae2      	ldrb	r2, [r4, #11]
 800bda0:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 800bda2:	7aa2      	ldrb	r2, [r4, #10]
 800bda4:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800bda6:	6822      	ldr	r2, [r4, #0]
 800bda8:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 800bdaa:	b99b      	cbnz	r3, 800bdd4 <tcp_listen_with_backlog_and_err+0x6c>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bdac:	7d23      	ldrb	r3, [r4, #20]
 800bdae:	2b01      	cmp	r3, #1
 800bdb0:	d020      	beq.n	800bdf4 <tcp_listen_with_backlog_and_err+0x8c>
  memp_free(MEMP_TCP_PCB, pcb);
 800bdb2:	4621      	mov	r1, r4
 800bdb4:	2001      	movs	r0, #1
 800bdb6:	f7ff f87d 	bl	800aeb4 <memp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800bdba:	4b23      	ldr	r3, [pc, #140]	@ (800be48 <tcp_listen_with_backlog_and_err+0xe0>)
  lpcb->accept = tcp_accept_null;
 800bdbc:	4923      	ldr	r1, [pc, #140]	@ (800be4c <tcp_listen_with_backlog_and_err+0xe4>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800bdbe:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 800bdc0:	61b1      	str	r1, [r6, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800bdc2:	60f2      	str	r2, [r6, #12]
 800bdc4:	601e      	str	r6, [r3, #0]
 800bdc6:	f004 f857 	bl	800fe78 <tcp_timer_needed>
  res = ERR_OK;
 800bdca:	2300      	movs	r3, #0
  if (err != NULL) {
 800bdcc:	b107      	cbz	r7, 800bdd0 <tcp_listen_with_backlog_and_err+0x68>
    *err = res;
 800bdce:	703b      	strb	r3, [r7, #0]
}
 800bdd0:	4630      	mov	r0, r6
 800bdd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800bdd4:	4a1e      	ldr	r2, [pc, #120]	@ (800be50 <tcp_listen_with_backlog_and_err+0xe8>)
 800bdd6:	6813      	ldr	r3, [r2, #0]
 800bdd8:	42a3      	cmp	r3, r4
 800bdda:	d012      	beq.n	800be02 <tcp_listen_with_backlog_and_err+0x9a>
 800bddc:	b12b      	cbz	r3, 800bdea <tcp_listen_with_backlog_and_err+0x82>
 800bdde:	68d9      	ldr	r1, [r3, #12]
 800bde0:	42a1      	cmp	r1, r4
 800bde2:	d01e      	beq.n	800be22 <tcp_listen_with_backlog_and_err+0xba>
 800bde4:	460b      	mov	r3, r1
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d1f9      	bne.n	800bdde <tcp_listen_with_backlog_and_err+0x76>
 800bdea:	2300      	movs	r3, #0
 800bdec:	60e3      	str	r3, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bdee:	7d23      	ldrb	r3, [r4, #20]
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	d1de      	bne.n	800bdb2 <tcp_listen_with_backlog_and_err+0x4a>
 800bdf4:	4b17      	ldr	r3, [pc, #92]	@ (800be54 <tcp_listen_with_backlog_and_err+0xec>)
 800bdf6:	22d4      	movs	r2, #212	@ 0xd4
 800bdf8:	4917      	ldr	r1, [pc, #92]	@ (800be58 <tcp_listen_with_backlog_and_err+0xf0>)
 800bdfa:	4818      	ldr	r0, [pc, #96]	@ (800be5c <tcp_listen_with_backlog_and_err+0xf4>)
 800bdfc:	f006 f956 	bl	80120ac <iprintf>
 800be00:	e7d7      	b.n	800bdb2 <tcp_listen_with_backlog_and_err+0x4a>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800be02:	68e3      	ldr	r3, [r4, #12]
 800be04:	6013      	str	r3, [r2, #0]
 800be06:	2300      	movs	r3, #0
 800be08:	60e3      	str	r3, [r4, #12]
 800be0a:	e7f0      	b.n	800bdee <tcp_listen_with_backlog_and_err+0x86>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800be0c:	4b11      	ldr	r3, [pc, #68]	@ (800be54 <tcp_listen_with_backlog_and_err+0xec>)
 800be0e:	f240 325a 	movw	r2, #858	@ 0x35a
 800be12:	4913      	ldr	r1, [pc, #76]	@ (800be60 <tcp_listen_with_backlog_and_err+0xf8>)
  struct tcp_pcb_listen *lpcb = NULL;
 800be14:	2600      	movs	r6, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800be16:	4811      	ldr	r0, [pc, #68]	@ (800be5c <tcp_listen_with_backlog_and_err+0xf4>)
 800be18:	f006 f948 	bl	80120ac <iprintf>
 800be1c:	f06f 030e 	mvn.w	r3, #14
 800be20:	e7d4      	b.n	800bdcc <tcp_listen_with_backlog_and_err+0x64>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800be22:	68e2      	ldr	r2, [r4, #12]
 800be24:	60da      	str	r2, [r3, #12]
 800be26:	2300      	movs	r3, #0
 800be28:	60e3      	str	r3, [r4, #12]
 800be2a:	e7e0      	b.n	800bdee <tcp_listen_with_backlog_and_err+0x86>
    res = ERR_MEM;
 800be2c:	f04f 33ff 	mov.w	r3, #4294967295
 800be30:	e7cc      	b.n	800bdcc <tcp_listen_with_backlog_and_err+0x64>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800be32:	4b08      	ldr	r3, [pc, #32]	@ (800be54 <tcp_listen_with_backlog_and_err+0xec>)
 800be34:	f240 3259 	movw	r2, #857	@ 0x359
 800be38:	490a      	ldr	r1, [pc, #40]	@ (800be64 <tcp_listen_with_backlog_and_err+0xfc>)
  struct tcp_pcb_listen *lpcb = NULL;
 800be3a:	4626      	mov	r6, r4
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800be3c:	4807      	ldr	r0, [pc, #28]	@ (800be5c <tcp_listen_with_backlog_and_err+0xf4>)
 800be3e:	f006 f935 	bl	80120ac <iprintf>
 800be42:	f06f 030f 	mvn.w	r3, #15
 800be46:	e7c1      	b.n	800bdcc <tcp_listen_with_backlog_and_err+0x64>
 800be48:	2400b958 	.word	0x2400b958
 800be4c:	0800caf9 	.word	0x0800caf9
 800be50:	2400b95c 	.word	0x2400b95c
 800be54:	0801410c 	.word	0x0801410c
 800be58:	08014148 	.word	0x08014148
 800be5c:	08012fac 	.word	0x08012fac
 800be60:	080141cc 	.word	0x080141cc
 800be64:	0801419c 	.word	0x0801419c

0800be68 <tcp_listen_with_backlog>:
{
 800be68:	b538      	push	{r3, r4, r5, lr}
 800be6a:	4604      	mov	r4, r0
 800be6c:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800be6e:	f7fb ff8f 	bl	8007d90 <sys_check_core_locking>
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800be72:	2200      	movs	r2, #0
 800be74:	4629      	mov	r1, r5
 800be76:	4620      	mov	r0, r4
}
 800be78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800be7c:	f7ff bf74 	b.w	800bd68 <tcp_listen_with_backlog_and_err>

0800be80 <tcp_update_rcv_ann_wnd>:
{
 800be80:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800be82:	4604      	mov	r4, r0
 800be84:	b1c8      	cbz	r0, 800beba <tcp_update_rcv_ann_wnd+0x3a>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800be86:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800be88:	f640 3c68 	movw	ip, #2920	@ 0xb68
 800be8c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800be8e:	f8b4 e032 	ldrh.w	lr, [r4, #50]	@ 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800be92:	6a62      	ldr	r2, [r4, #36]	@ 0x24
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800be94:	1a58      	subs	r0, r3, r1
 800be96:	45e6      	cmp	lr, ip
 800be98:	4410      	add	r0, r2
 800be9a:	bf94      	ite	ls
 800be9c:	eba0 050e 	subls.w	r5, r0, lr
 800bea0:	eba0 050c 	subhi.w	r5, r0, ip
 800bea4:	2d00      	cmp	r5, #0
 800bea6:	db01      	blt.n	800beac <tcp_update_rcv_ann_wnd+0x2c>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800bea8:	8563      	strh	r3, [r4, #42]	@ 0x2a
}
 800beaa:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800beac:	1a53      	subs	r3, r2, r1
 800beae:	2b00      	cmp	r3, #0
 800beb0:	dd0b      	ble.n	800beca <tcp_update_rcv_ann_wnd+0x4a>
 800beb2:	2300      	movs	r3, #0
    return 0;
 800beb4:	4618      	mov	r0, r3
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800beb6:	8563      	strh	r3, [r4, #42]	@ 0x2a
}
 800beb8:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800beba:	4b0c      	ldr	r3, [pc, #48]	@ (800beec <tcp_update_rcv_ann_wnd+0x6c>)
 800bebc:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800bec0:	490b      	ldr	r1, [pc, #44]	@ (800bef0 <tcp_update_rcv_ann_wnd+0x70>)
 800bec2:	480c      	ldr	r0, [pc, #48]	@ (800bef4 <tcp_update_rcv_ann_wnd+0x74>)
 800bec4:	f006 f8f2 	bl	80120ac <iprintf>
 800bec8:	e7dd      	b.n	800be86 <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800beca:	1a8d      	subs	r5, r1, r2
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800becc:	f5b5 3f80 	cmp.w	r5, #65536	@ 0x10000
 800bed0:	d203      	bcs.n	800beda <tcp_update_rcv_ann_wnd+0x5a>
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800bed2:	b2ab      	uxth	r3, r5
    return 0;
 800bed4:	2000      	movs	r0, #0
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800bed6:	8563      	strh	r3, [r4, #42]	@ 0x2a
}
 800bed8:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800beda:	4b04      	ldr	r3, [pc, #16]	@ (800beec <tcp_update_rcv_ann_wnd+0x6c>)
 800bedc:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800bee0:	4905      	ldr	r1, [pc, #20]	@ (800bef8 <tcp_update_rcv_ann_wnd+0x78>)
 800bee2:	4804      	ldr	r0, [pc, #16]	@ (800bef4 <tcp_update_rcv_ann_wnd+0x74>)
 800bee4:	f006 f8e2 	bl	80120ac <iprintf>
 800bee8:	e7f3      	b.n	800bed2 <tcp_update_rcv_ann_wnd+0x52>
 800beea:	bf00      	nop
 800beec:	0801410c 	.word	0x0801410c
 800bef0:	08014204 	.word	0x08014204
 800bef4:	08012fac 	.word	0x08012fac
 800bef8:	08014228 	.word	0x08014228

0800befc <tcp_recved>:
{
 800befc:	b570      	push	{r4, r5, r6, lr}
 800befe:	4605      	mov	r5, r0
 800bf00:	460c      	mov	r4, r1
  LWIP_ASSERT_CORE_LOCKED();
 800bf02:	f7fb ff45 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800bf06:	b33d      	cbz	r5, 800bf58 <tcp_recved+0x5c>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800bf08:	7d2b      	ldrb	r3, [r5, #20]
 800bf0a:	2b01      	cmp	r3, #1
 800bf0c:	d01c      	beq.n	800bf48 <tcp_recved+0x4c>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800bf0e:	8d2b      	ldrh	r3, [r5, #40]	@ 0x28
 800bf10:	1919      	adds	r1, r3, r4
 800bf12:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800bf14:	428b      	cmp	r3, r1
 800bf16:	d803      	bhi.n	800bf20 <tcp_recved+0x24>
 800bf18:	f241 63d0 	movw	r3, #5840	@ 0x16d0
 800bf1c:	4299      	cmp	r1, r3
 800bf1e:	d901      	bls.n	800bf24 <tcp_recved+0x28>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800bf20:	f241 61d0 	movw	r1, #5840	@ 0x16d0
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800bf24:	4628      	mov	r0, r5
 800bf26:	8529      	strh	r1, [r5, #40]	@ 0x28
 800bf28:	f7ff ffaa 	bl	800be80 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800bf2c:	f240 53b3 	movw	r3, #1459	@ 0x5b3
 800bf30:	4298      	cmp	r0, r3
 800bf32:	d800      	bhi.n	800bf36 <tcp_recved+0x3a>
}
 800bf34:	bd70      	pop	{r4, r5, r6, pc}
    tcp_ack_now(pcb);
 800bf36:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 800bf38:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 800bf3a:	f043 0302 	orr.w	r3, r3, #2
 800bf3e:	836b      	strh	r3, [r5, #26]
}
 800bf40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 800bf44:	f003 bc7a 	b.w	800f83c <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800bf48:	4b08      	ldr	r3, [pc, #32]	@ (800bf6c <tcp_recved+0x70>)
 800bf4a:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800bf4e:	4908      	ldr	r1, [pc, #32]	@ (800bf70 <tcp_recved+0x74>)
 800bf50:	4808      	ldr	r0, [pc, #32]	@ (800bf74 <tcp_recved+0x78>)
 800bf52:	f006 f8ab 	bl	80120ac <iprintf>
 800bf56:	e7da      	b.n	800bf0e <tcp_recved+0x12>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800bf58:	4b04      	ldr	r3, [pc, #16]	@ (800bf6c <tcp_recved+0x70>)
 800bf5a:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800bf5e:	4906      	ldr	r1, [pc, #24]	@ (800bf78 <tcp_recved+0x7c>)
 800bf60:	4804      	ldr	r0, [pc, #16]	@ (800bf74 <tcp_recved+0x78>)
}
 800bf62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800bf66:	f006 b8a1 	b.w	80120ac <iprintf>
 800bf6a:	bf00      	nop
 800bf6c:	0801410c 	.word	0x0801410c
 800bf70:	0801425c 	.word	0x0801425c
 800bf74:	08012fac 	.word	0x08012fac
 800bf78:	08014244 	.word	0x08014244

0800bf7c <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 800bf7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf7e:	4604      	mov	r4, r0
 800bf80:	460e      	mov	r6, r1
 800bf82:	4617      	mov	r7, r2
 800bf84:	461d      	mov	r5, r3
  struct netif *netif = NULL;
  err_t ret;
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();
 800bf86:	f7fb ff03 	bl	8007d90 <sys_check_core_locking>

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800bf8a:	2c00      	cmp	r4, #0
 800bf8c:	f000 808a 	beq.w	800c0a4 <tcp_connect+0x128>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800bf90:	2e00      	cmp	r6, #0
 800bf92:	d07d      	beq.n	800c090 <tcp_connect+0x114>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 800bf94:	7d23      	ldrb	r3, [r4, #20]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d16a      	bne.n	800c070 <tcp_connect+0xf4>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 800bf9a:	6833      	ldr	r3, [r6, #0]
  pcb->remote_port = port;

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800bf9c:	7a20      	ldrb	r0, [r4, #8]
  pcb->remote_port = port;
 800bf9e:	8327      	strh	r7, [r4, #24]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 800bfa0:	6063      	str	r3, [r4, #4]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800bfa2:	2800      	cmp	r0, #0
 800bfa4:	d049      	beq.n	800c03a <tcp_connect+0xbe>
    netif = netif_get_by_index(pcb->netif_idx);
 800bfa6:	f7ff f987 	bl	800b2b8 <netif_get_by_index>
 800bfaa:	4607      	mov	r7, r0
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
  }
  if (netif == NULL) {
 800bfac:	2f00      	cmp	r7, #0
 800bfae:	d06c      	beq.n	800c08a <tcp_connect+0x10e>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 800bfb0:	6823      	ldr	r3, [r4, #0]
 800bfb2:	b90b      	cbnz	r3, 800bfb8 <tcp_connect+0x3c>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
    if (local_ip == NULL) {
      return ERR_RTE;
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6023      	str	r3, [r4, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 800bfb8:	8ae6      	ldrh	r6, [r4, #22]
  if (pcb->local_port == 0) {
 800bfba:	b926      	cbnz	r6, 800bfc6 <tcp_connect+0x4a>
    pcb->local_port = tcp_new_port();
 800bfbc:	f7ff fde4 	bl	800bb88 <tcp_new_port>
 800bfc0:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 800bfc2:	2800      	cmp	r0, #0
 800bfc4:	d05e      	beq.n	800c084 <tcp_connect+0x108>
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800bfc6:	4b3b      	ldr	r3, [pc, #236]	@ (800c0b4 <tcp_connect+0x138>)
 800bfc8:	4a3b      	ldr	r2, [pc, #236]	@ (800c0b8 <tcp_connect+0x13c>)
 800bfca:	6811      	ldr	r1, [r2, #0]
 800bfcc:	681a      	ldr	r2, [r3, #0]
 800bfce:	440a      	add	r2, r1
 800bfd0:	601a      	str	r2, [r3, #0]
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800bfd2:	4b3a      	ldr	r3, [pc, #232]	@ (800c0bc <tcp_connect+0x140>)
  pcb->snd_nxt = iss;
 800bfd4:	6522      	str	r2, [r4, #80]	@ 0x50
  pcb->lastack = iss - 1;
 800bfd6:	3a01      	subs	r2, #1
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800bfd8:	62a3      	str	r3, [r4, #40]	@ 0x28
  pcb->snd_wnd = TCP_WND;
 800bfda:	f241 63d0 	movw	r3, #5840	@ 0x16d0
  pcb->lastack = iss - 1;
 800bfde:	6462      	str	r2, [r4, #68]	@ 0x44
  pcb->snd_lbb = iss - 1;
 800bfe0:	e9c4 2216 	strd	r2, r2, [r4, #88]	@ 0x58
#if LWIP_IPV4
  {
    if (outif == NULL) {
      return sendmss;
    }
    mtu = outif->mtu;
 800bfe4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
  pcb->snd_wnd = TCP_WND;
 800bfe6:	f8a4 3060 	strh.w	r3, [r4, #96]	@ 0x60
  pcb->rcv_nxt = 0;
 800bfea:	2300      	movs	r3, #0
 800bfec:	6263      	str	r3, [r4, #36]	@ 0x24
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800bfee:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800bff0:	2a00      	cmp	r2, #0
 800bff2:	d037      	beq.n	800c064 <tcp_connect+0xe8>
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800bff4:	2a28      	cmp	r2, #40	@ 0x28
 800bff6:	bf38      	it	cc
 800bff8:	2228      	movcc	r2, #40	@ 0x28
 800bffa:	3a28      	subs	r2, #40	@ 0x28
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800bffc:	b292      	uxth	r2, r2
 800bffe:	f5b2 7f06 	cmp.w	r2, #536	@ 0x218
 800c002:	bf28      	it	cs
 800c004:	f44f 7206 	movcs.w	r2, #536	@ 0x218
  pcb->cwnd = 1;
 800c008:	2301      	movs	r3, #1
  pcb->connected = connected;
 800c00a:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 800c00e:	2102      	movs	r1, #2
 800c010:	4620      	mov	r0, r4
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 800c012:	8662      	strh	r2, [r4, #50]	@ 0x32
  pcb->cwnd = 1;
 800c014:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 800c018:	f003 fa02 	bl	800f420 <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 800c01c:	4605      	mov	r5, r0
 800c01e:	b9f8      	cbnz	r0, 800c060 <tcp_connect+0xe4>
    pcb->state = SYN_SENT;
 800c020:	2302      	movs	r3, #2
 800c022:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 800c024:	b186      	cbz	r6, 800c048 <tcp_connect+0xcc>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800c026:	4a26      	ldr	r2, [pc, #152]	@ (800c0c0 <tcp_connect+0x144>)
 800c028:	6813      	ldr	r3, [r2, #0]
 800c02a:	42a3      	cmp	r3, r4
 800c02c:	d01d      	beq.n	800c06a <tcp_connect+0xee>
 800c02e:	b15b      	cbz	r3, 800c048 <tcp_connect+0xcc>
 800c030:	68da      	ldr	r2, [r3, #12]
 800c032:	42a2      	cmp	r2, r4
 800c034:	d006      	beq.n	800c044 <tcp_connect+0xc8>
 800c036:	4613      	mov	r3, r2
 800c038:	e7f9      	b.n	800c02e <tcp_connect+0xb2>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800c03a:	1d20      	adds	r0, r4, #4
 800c03c:	f005 f804 	bl	8011048 <ip4_route>
 800c040:	4607      	mov	r7, r0
 800c042:	e7b3      	b.n	800bfac <tcp_connect+0x30>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800c044:	68e2      	ldr	r2, [r4, #12]
 800c046:	60da      	str	r2, [r3, #12]
    TCP_REG_ACTIVE(pcb);
 800c048:	4b1e      	ldr	r3, [pc, #120]	@ (800c0c4 <tcp_connect+0x148>)
 800c04a:	681a      	ldr	r2, [r3, #0]
 800c04c:	601c      	str	r4, [r3, #0]
 800c04e:	60e2      	str	r2, [r4, #12]
 800c050:	f003 ff12 	bl	800fe78 <tcp_timer_needed>
 800c054:	4b1c      	ldr	r3, [pc, #112]	@ (800c0c8 <tcp_connect+0x14c>)
 800c056:	2201      	movs	r2, #1
    tcp_output(pcb);
 800c058:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 800c05a:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 800c05c:	f003 fbee 	bl	800f83c <tcp_output>
}
 800c060:	4628      	mov	r0, r5
 800c062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return sendmss;
 800c064:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800c068:	e7ce      	b.n	800c008 <tcp_connect+0x8c>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800c06a:	68e3      	ldr	r3, [r4, #12]
 800c06c:	6013      	str	r3, [r2, #0]
 800c06e:	e7eb      	b.n	800c048 <tcp_connect+0xcc>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 800c070:	4b16      	ldr	r3, [pc, #88]	@ (800c0cc <tcp_connect+0x150>)
 800c072:	f44f 6287 	mov.w	r2, #1080	@ 0x438
 800c076:	4916      	ldr	r1, [pc, #88]	@ (800c0d0 <tcp_connect+0x154>)
 800c078:	f06f 0509 	mvn.w	r5, #9
 800c07c:	4815      	ldr	r0, [pc, #84]	@ (800c0d4 <tcp_connect+0x158>)
 800c07e:	f006 f815 	bl	80120ac <iprintf>
 800c082:	e7ed      	b.n	800c060 <tcp_connect+0xe4>
      return ERR_BUF;
 800c084:	f06f 0501 	mvn.w	r5, #1
 800c088:	e7ea      	b.n	800c060 <tcp_connect+0xe4>
    return ERR_RTE;
 800c08a:	f06f 0503 	mvn.w	r5, #3
 800c08e:	e7e7      	b.n	800c060 <tcp_connect+0xe4>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800c090:	4b0e      	ldr	r3, [pc, #56]	@ (800c0cc <tcp_connect+0x150>)
 800c092:	f240 4236 	movw	r2, #1078	@ 0x436
 800c096:	4910      	ldr	r1, [pc, #64]	@ (800c0d8 <tcp_connect+0x15c>)
 800c098:	480e      	ldr	r0, [pc, #56]	@ (800c0d4 <tcp_connect+0x158>)
 800c09a:	f006 f807 	bl	80120ac <iprintf>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800c09e:	f06f 050f 	mvn.w	r5, #15
 800c0a2:	e7dd      	b.n	800c060 <tcp_connect+0xe4>
 800c0a4:	4b09      	ldr	r3, [pc, #36]	@ (800c0cc <tcp_connect+0x150>)
 800c0a6:	f240 4235 	movw	r2, #1077	@ 0x435
 800c0aa:	490c      	ldr	r1, [pc, #48]	@ (800c0dc <tcp_connect+0x160>)
 800c0ac:	4809      	ldr	r0, [pc, #36]	@ (800c0d4 <tcp_connect+0x158>)
 800c0ae:	f005 fffd 	bl	80120ac <iprintf>
 800c0b2:	e7f4      	b.n	800c09e <tcp_connect+0x122>
 800c0b4:	2400002c 	.word	0x2400002c
 800c0b8:	2400b960 	.word	0x2400b960
 800c0bc:	16d016d0 	.word	0x16d016d0
 800c0c0:	2400b95c 	.word	0x2400b95c
 800c0c4:	2400b954 	.word	0x2400b954
 800c0c8:	2400b94f 	.word	0x2400b94f
 800c0cc:	0801410c 	.word	0x0801410c
 800c0d0:	080142bc 	.word	0x080142bc
 800c0d4:	08012fac 	.word	0x08012fac
 800c0d8:	080142a0 	.word	0x080142a0
 800c0dc:	08014284 	.word	0x08014284

0800c0e0 <tcp_segs_free>:
  while (seg != NULL) {
 800c0e0:	b170      	cbz	r0, 800c100 <tcp_segs_free+0x20>
{
 800c0e2:	b538      	push	{r3, r4, r5, lr}
 800c0e4:	4604      	mov	r4, r0
      pbuf_free(seg->p);
 800c0e6:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 800c0e8:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c0ea:	6868      	ldr	r0, [r5, #4]
 800c0ec:	b108      	cbz	r0, 800c0f2 <tcp_segs_free+0x12>
      pbuf_free(seg->p);
 800c0ee:	f7ff f9ed 	bl	800b4cc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c0f2:	4629      	mov	r1, r5
 800c0f4:	2003      	movs	r0, #3
 800c0f6:	f7fe fedd 	bl	800aeb4 <memp_free>
  while (seg != NULL) {
 800c0fa:	2c00      	cmp	r4, #0
 800c0fc:	d1f3      	bne.n	800c0e6 <tcp_segs_free+0x6>
}
 800c0fe:	bd38      	pop	{r3, r4, r5, pc}
 800c100:	4770      	bx	lr
 800c102:	bf00      	nop

0800c104 <tcp_seg_free>:
  if (seg != NULL) {
 800c104:	b158      	cbz	r0, 800c11e <tcp_seg_free+0x1a>
{
 800c106:	b510      	push	{r4, lr}
 800c108:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 800c10a:	6840      	ldr	r0, [r0, #4]
 800c10c:	b108      	cbz	r0, 800c112 <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 800c10e:	f7ff f9dd 	bl	800b4cc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c112:	4621      	mov	r1, r4
 800c114:	2003      	movs	r0, #3
}
 800c116:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 800c11a:	f7fe becb 	b.w	800aeb4 <memp_free>
 800c11e:	4770      	bx	lr

0800c120 <tcp_seg_copy>:
{
 800c120:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800c122:	4605      	mov	r5, r0
 800c124:	b188      	cbz	r0, 800c14a <tcp_seg_copy+0x2a>
  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800c126:	2003      	movs	r0, #3
 800c128:	f7fe fe7e 	bl	800ae28 <memp_malloc>
  if (cseg == NULL) {
 800c12c:	4604      	mov	r4, r0
 800c12e:	b150      	cbz	r0, 800c146 <tcp_seg_copy+0x26>
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800c130:	6868      	ldr	r0, [r5, #4]
 800c132:	6829      	ldr	r1, [r5, #0]
 800c134:	68aa      	ldr	r2, [r5, #8]
 800c136:	68eb      	ldr	r3, [r5, #12]
 800c138:	6060      	str	r0, [r4, #4]
 800c13a:	6021      	str	r1, [r4, #0]
  pbuf_ref(cseg->p);
 800c13c:	6860      	ldr	r0, [r4, #4]
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800c13e:	60a2      	str	r2, [r4, #8]
 800c140:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 800c142:	f7ff fb3b 	bl	800b7bc <pbuf_ref>
}
 800c146:	4620      	mov	r0, r4
 800c148:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800c14a:	4b04      	ldr	r3, [pc, #16]	@ (800c15c <tcp_seg_copy+0x3c>)
 800c14c:	f240 6282 	movw	r2, #1666	@ 0x682
 800c150:	4903      	ldr	r1, [pc, #12]	@ (800c160 <tcp_seg_copy+0x40>)
 800c152:	4804      	ldr	r0, [pc, #16]	@ (800c164 <tcp_seg_copy+0x44>)
 800c154:	f005 ffaa 	bl	80120ac <iprintf>
 800c158:	e7e5      	b.n	800c126 <tcp_seg_copy+0x6>
 800c15a:	bf00      	nop
 800c15c:	0801410c 	.word	0x0801410c
 800c160:	080142ec 	.word	0x080142ec
 800c164:	08012fac 	.word	0x08012fac

0800c168 <tcp_arg>:
{
 800c168:	b538      	push	{r3, r4, r5, lr}
 800c16a:	4604      	mov	r4, r0
 800c16c:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c16e:	f7fb fe0f 	bl	8007d90 <sys_check_core_locking>
  if (pcb != NULL) {
 800c172:	b104      	cbz	r4, 800c176 <tcp_arg+0xe>
    pcb->callback_arg = arg;
 800c174:	6125      	str	r5, [r4, #16]
}
 800c176:	bd38      	pop	{r3, r4, r5, pc}

0800c178 <tcp_recv>:
{
 800c178:	b538      	push	{r3, r4, r5, lr}
 800c17a:	4604      	mov	r4, r0
 800c17c:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c17e:	f7fb fe07 	bl	8007d90 <sys_check_core_locking>
  if (pcb != NULL) {
 800c182:	b124      	cbz	r4, 800c18e <tcp_recv+0x16>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800c184:	7d23      	ldrb	r3, [r4, #20]
 800c186:	2b01      	cmp	r3, #1
 800c188:	d002      	beq.n	800c190 <tcp_recv+0x18>
    pcb->recv = recv;
 800c18a:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
}
 800c18e:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800c190:	4b03      	ldr	r3, [pc, #12]	@ (800c1a0 <tcp_recv+0x28>)
 800c192:	f240 72df 	movw	r2, #2015	@ 0x7df
 800c196:	4903      	ldr	r1, [pc, #12]	@ (800c1a4 <tcp_recv+0x2c>)
 800c198:	4803      	ldr	r0, [pc, #12]	@ (800c1a8 <tcp_recv+0x30>)
 800c19a:	f005 ff87 	bl	80120ac <iprintf>
 800c19e:	e7f4      	b.n	800c18a <tcp_recv+0x12>
 800c1a0:	0801410c 	.word	0x0801410c
 800c1a4:	08014308 	.word	0x08014308
 800c1a8:	08012fac 	.word	0x08012fac

0800c1ac <tcp_sent>:
{
 800c1ac:	b538      	push	{r3, r4, r5, lr}
 800c1ae:	4604      	mov	r4, r0
 800c1b0:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c1b2:	f7fb fded 	bl	8007d90 <sys_check_core_locking>
  if (pcb != NULL) {
 800c1b6:	b124      	cbz	r4, 800c1c2 <tcp_sent+0x16>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800c1b8:	7d23      	ldrb	r3, [r4, #20]
 800c1ba:	2b01      	cmp	r3, #1
 800c1bc:	d002      	beq.n	800c1c4 <tcp_sent+0x18>
    pcb->sent = sent;
 800c1be:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
}
 800c1c2:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800c1c4:	4b03      	ldr	r3, [pc, #12]	@ (800c1d4 <tcp_sent+0x28>)
 800c1c6:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 800c1ca:	4903      	ldr	r1, [pc, #12]	@ (800c1d8 <tcp_sent+0x2c>)
 800c1cc:	4803      	ldr	r0, [pc, #12]	@ (800c1dc <tcp_sent+0x30>)
 800c1ce:	f005 ff6d 	bl	80120ac <iprintf>
 800c1d2:	e7f4      	b.n	800c1be <tcp_sent+0x12>
 800c1d4:	0801410c 	.word	0x0801410c
 800c1d8:	08014330 	.word	0x08014330
 800c1dc:	08012fac 	.word	0x08012fac

0800c1e0 <tcp_err>:
{
 800c1e0:	b538      	push	{r3, r4, r5, lr}
 800c1e2:	4604      	mov	r4, r0
 800c1e4:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c1e6:	f7fb fdd3 	bl	8007d90 <sys_check_core_locking>
  if (pcb != NULL) {
 800c1ea:	b124      	cbz	r4, 800c1f6 <tcp_err+0x16>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800c1ec:	7d23      	ldrb	r3, [r4, #20]
 800c1ee:	2b01      	cmp	r3, #1
 800c1f0:	d002      	beq.n	800c1f8 <tcp_err+0x18>
    pcb->errf = err;
 800c1f2:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
}
 800c1f6:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800c1f8:	4b03      	ldr	r3, [pc, #12]	@ (800c208 <tcp_err+0x28>)
 800c1fa:	f640 020d 	movw	r2, #2061	@ 0x80d
 800c1fe:	4903      	ldr	r1, [pc, #12]	@ (800c20c <tcp_err+0x2c>)
 800c200:	4803      	ldr	r0, [pc, #12]	@ (800c210 <tcp_err+0x30>)
 800c202:	f005 ff53 	bl	80120ac <iprintf>
 800c206:	e7f4      	b.n	800c1f2 <tcp_err+0x12>
 800c208:	0801410c 	.word	0x0801410c
 800c20c:	08014358 	.word	0x08014358
 800c210:	08012fac 	.word	0x08012fac

0800c214 <tcp_accept>:
{
 800c214:	b538      	push	{r3, r4, r5, lr}
 800c216:	4604      	mov	r4, r0
 800c218:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c21a:	f7fb fdb9 	bl	8007d90 <sys_check_core_locking>
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800c21e:	b11c      	cbz	r4, 800c228 <tcp_accept+0x14>
 800c220:	7d23      	ldrb	r3, [r4, #20]
 800c222:	2b01      	cmp	r3, #1
    lpcb->accept = accept;
 800c224:	bf08      	it	eq
 800c226:	61a5      	streq	r5, [r4, #24]
}
 800c228:	bd38      	pop	{r3, r4, r5, pc}
 800c22a:	bf00      	nop

0800c22c <tcp_poll>:
{
 800c22c:	b570      	push	{r4, r5, r6, lr}
 800c22e:	4604      	mov	r4, r0
 800c230:	460e      	mov	r6, r1
 800c232:	4615      	mov	r5, r2
  LWIP_ASSERT_CORE_LOCKED();
 800c234:	f7fb fdac 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800c238:	b18c      	cbz	r4, 800c25e <tcp_poll+0x32>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800c23a:	7d23      	ldrb	r3, [r4, #20]
 800c23c:	2b01      	cmp	r3, #1
 800c23e:	d003      	beq.n	800c248 <tcp_poll+0x1c>
  pcb->poll = poll;
 800c240:	f8c4 608c 	str.w	r6, [r4, #140]	@ 0x8c
  pcb->pollinterval = interval;
 800c244:	7765      	strb	r5, [r4, #29]
}
 800c246:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800c248:	4b09      	ldr	r3, [pc, #36]	@ (800c270 <tcp_poll+0x44>)
 800c24a:	f640 023e 	movw	r2, #2110	@ 0x83e
 800c24e:	4909      	ldr	r1, [pc, #36]	@ (800c274 <tcp_poll+0x48>)
 800c250:	4809      	ldr	r0, [pc, #36]	@ (800c278 <tcp_poll+0x4c>)
 800c252:	f005 ff2b 	bl	80120ac <iprintf>
  pcb->poll = poll;
 800c256:	f8c4 608c 	str.w	r6, [r4, #140]	@ 0x8c
  pcb->pollinterval = interval;
 800c25a:	7765      	strb	r5, [r4, #29]
}
 800c25c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800c25e:	4b04      	ldr	r3, [pc, #16]	@ (800c270 <tcp_poll+0x44>)
 800c260:	f640 023d 	movw	r2, #2109	@ 0x83d
 800c264:	4905      	ldr	r1, [pc, #20]	@ (800c27c <tcp_poll+0x50>)
 800c266:	4804      	ldr	r0, [pc, #16]	@ (800c278 <tcp_poll+0x4c>)
}
 800c268:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800c26c:	f005 bf1e 	b.w	80120ac <iprintf>
 800c270:	0801410c 	.word	0x0801410c
 800c274:	08014398 	.word	0x08014398
 800c278:	08012fac 	.word	0x08012fac
 800c27c:	08014380 	.word	0x08014380

0800c280 <tcp_pcb_purge>:
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800c280:	2800      	cmp	r0, #0
 800c282:	d041      	beq.n	800c308 <tcp_pcb_purge+0x88>
{
 800c284:	b570      	push	{r4, r5, r6, lr}
  if (pcb->state != CLOSED &&
 800c286:	7d03      	ldrb	r3, [r0, #20]
 800c288:	4605      	mov	r5, r0
      pcb->state != TIME_WAIT &&
 800c28a:	2b0a      	cmp	r3, #10
 800c28c:	d001      	beq.n	800c292 <tcp_pcb_purge+0x12>
 800c28e:	2b01      	cmp	r3, #1
 800c290:	d800      	bhi.n	800c294 <tcp_pcb_purge+0x14>
}
 800c292:	bd70      	pop	{r4, r5, r6, pc}
    if (pcb->refused_data != NULL) {
 800c294:	6f80      	ldr	r0, [r0, #120]	@ 0x78
 800c296:	b118      	cbz	r0, 800c2a0 <tcp_pcb_purge+0x20>
      pbuf_free(pcb->refused_data);
 800c298:	f7ff f918 	bl	800b4cc <pbuf_free>
      pcb->refused_data = NULL;
 800c29c:	2300      	movs	r3, #0
 800c29e:	67ab      	str	r3, [r5, #120]	@ 0x78
    if (pcb->ooseq != NULL) {
 800c2a0:	6f6c      	ldr	r4, [r5, #116]	@ 0x74
 800c2a2:	b164      	cbz	r4, 800c2be <tcp_pcb_purge+0x3e>
      pbuf_free(seg->p);
 800c2a4:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 800c2a6:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c2a8:	6870      	ldr	r0, [r6, #4]
 800c2aa:	b108      	cbz	r0, 800c2b0 <tcp_pcb_purge+0x30>
      pbuf_free(seg->p);
 800c2ac:	f7ff f90e 	bl	800b4cc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c2b0:	4631      	mov	r1, r6
 800c2b2:	2003      	movs	r0, #3
 800c2b4:	f7fe fdfe 	bl	800aeb4 <memp_free>
  while (seg != NULL) {
 800c2b8:	2c00      	cmp	r4, #0
 800c2ba:	d1f3      	bne.n	800c2a4 <tcp_pcb_purge+0x24>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 800c2bc:	676c      	str	r4, [r5, #116]	@ 0x74
    pcb->rtime = -1;
 800c2be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
    tcp_segs_free(pcb->unsent);
 800c2c2:	6eec      	ldr	r4, [r5, #108]	@ 0x6c
    pcb->rtime = -1;
 800c2c4:	862b      	strh	r3, [r5, #48]	@ 0x30
  while (seg != NULL) {
 800c2c6:	b15c      	cbz	r4, 800c2e0 <tcp_pcb_purge+0x60>
      pbuf_free(seg->p);
 800c2c8:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 800c2ca:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c2cc:	6870      	ldr	r0, [r6, #4]
 800c2ce:	b108      	cbz	r0, 800c2d4 <tcp_pcb_purge+0x54>
      pbuf_free(seg->p);
 800c2d0:	f7ff f8fc 	bl	800b4cc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c2d4:	4631      	mov	r1, r6
 800c2d6:	2003      	movs	r0, #3
 800c2d8:	f7fe fdec 	bl	800aeb4 <memp_free>
  while (seg != NULL) {
 800c2dc:	2c00      	cmp	r4, #0
 800c2de:	d1f3      	bne.n	800c2c8 <tcp_pcb_purge+0x48>
    tcp_segs_free(pcb->unacked);
 800c2e0:	6f2c      	ldr	r4, [r5, #112]	@ 0x70
  while (seg != NULL) {
 800c2e2:	b15c      	cbz	r4, 800c2fc <tcp_pcb_purge+0x7c>
      pbuf_free(seg->p);
 800c2e4:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 800c2e6:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c2e8:	6870      	ldr	r0, [r6, #4]
 800c2ea:	b108      	cbz	r0, 800c2f0 <tcp_pcb_purge+0x70>
      pbuf_free(seg->p);
 800c2ec:	f7ff f8ee 	bl	800b4cc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c2f0:	4631      	mov	r1, r6
 800c2f2:	2003      	movs	r0, #3
 800c2f4:	f7fe fdde 	bl	800aeb4 <memp_free>
  while (seg != NULL) {
 800c2f8:	2c00      	cmp	r4, #0
 800c2fa:	d1f3      	bne.n	800c2e4 <tcp_pcb_purge+0x64>
    pcb->unacked = pcb->unsent = NULL;
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
    pcb->unsent_oversize = 0;
 800c302:	f8a5 3068 	strh.w	r3, [r5, #104]	@ 0x68
}
 800c306:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800c308:	4b03      	ldr	r3, [pc, #12]	@ (800c318 <tcp_pcb_purge+0x98>)
 800c30a:	f640 0251 	movw	r2, #2129	@ 0x851
 800c30e:	4903      	ldr	r1, [pc, #12]	@ (800c31c <tcp_pcb_purge+0x9c>)
 800c310:	4803      	ldr	r0, [pc, #12]	@ (800c320 <tcp_pcb_purge+0xa0>)
 800c312:	f005 becb 	b.w	80120ac <iprintf>
 800c316:	bf00      	nop
 800c318:	0801410c 	.word	0x0801410c
 800c31c:	080143b8 	.word	0x080143b8
 800c320:	08012fac 	.word	0x08012fac

0800c324 <tcp_slowtmr>:
{
 800c324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 800c328:	4da7      	ldr	r5, [pc, #668]	@ (800c5c8 <tcp_slowtmr+0x2a4>)
{
 800c32a:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 800c32c:	4ea7      	ldr	r6, [pc, #668]	@ (800c5cc <tcp_slowtmr+0x2a8>)
  ++tcp_ticks;
 800c32e:	682b      	ldr	r3, [r5, #0]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800c330:	f8df b2c4 	ldr.w	fp, [pc, #708]	@ 800c5f8 <tcp_slowtmr+0x2d4>
  ++tcp_ticks;
 800c334:	3301      	adds	r3, #1
 800c336:	602b      	str	r3, [r5, #0]
  ++tcp_timer_ctr;
 800c338:	7833      	ldrb	r3, [r6, #0]
 800c33a:	3301      	adds	r3, #1
 800c33c:	7033      	strb	r3, [r6, #0]
  pcb = tcp_active_pcbs;
 800c33e:	4ba4      	ldr	r3, [pc, #656]	@ (800c5d0 <tcp_slowtmr+0x2ac>)
 800c340:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 800c342:	2c00      	cmp	r4, #0
 800c344:	d05f      	beq.n	800c406 <tcp_slowtmr+0xe2>
  prev = NULL;
 800c346:	2700      	movs	r7, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800c348:	46b9      	mov	r9, r7
 800c34a:	7d23      	ldrb	r3, [r4, #20]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	f000 80e4 	beq.w	800c51a <tcp_slowtmr+0x1f6>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800c352:	2b01      	cmp	r3, #1
 800c354:	f000 80ec 	beq.w	800c530 <tcp_slowtmr+0x20c>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800c358:	2b0a      	cmp	r3, #10
 800c35a:	f000 80f4 	beq.w	800c546 <tcp_slowtmr+0x222>
    if (pcb->last_timer == tcp_timer_ctr) {
 800c35e:	7833      	ldrb	r3, [r6, #0]
 800c360:	7fa2      	ldrb	r2, [r4, #30]
 800c362:	429a      	cmp	r2, r3
 800c364:	f000 80fb 	beq.w	800c55e <tcp_slowtmr+0x23a>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800c368:	7d22      	ldrb	r2, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 800c36a:	77a3      	strb	r3, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800c36c:	2a02      	cmp	r2, #2
 800c36e:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800c372:	f000 809e 	beq.w	800c4b2 <tcp_slowtmr+0x18e>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800c376:	2b0b      	cmp	r3, #11
 800c378:	f240 80a2 	bls.w	800c4c0 <tcp_slowtmr+0x19c>
      ++pcb_remove;
 800c37c:	f04f 0801 	mov.w	r8, #1
    if (pcb->state == FIN_WAIT_2) {
 800c380:	2a06      	cmp	r2, #6
 800c382:	f000 80bb 	beq.w	800c4fc <tcp_slowtmr+0x1d8>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800c386:	7a63      	ldrb	r3, [r4, #9]
 800c388:	071b      	lsls	r3, r3, #28
 800c38a:	f140 8096 	bpl.w	800c4ba <tcp_slowtmr+0x196>
 800c38e:	2a04      	cmp	r2, #4
 800c390:	d002      	beq.n	800c398 <tcp_slowtmr+0x74>
 800c392:	2a07      	cmp	r2, #7
 800c394:	f040 8091 	bne.w	800c4ba <tcp_slowtmr+0x196>
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800c398:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 800c39c:	4b8d      	ldr	r3, [pc, #564]	@ (800c5d4 <tcp_slowtmr+0x2b0>)
 800c39e:	498e      	ldr	r1, [pc, #568]	@ (800c5d8 <tcp_slowtmr+0x2b4>)
 800c3a0:	4403      	add	r3, r0
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c3a2:	682a      	ldr	r2, [r5, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800c3a4:	fba1 1303 	umull	r1, r3, r1, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c3a8:	6a21      	ldr	r1, [r4, #32]
 800c3aa:	1a52      	subs	r2, r2, r1
 800c3ac:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 800c3b0:	f240 8189 	bls.w	800c6c6 <tcp_slowtmr+0x3a2>
        ++pcb_remove;
 800c3b4:	f108 0801 	add.w	r8, r8, #1
        ++pcb_reset;
 800c3b8:	f04f 0a01 	mov.w	sl, #1
        ++pcb_remove;
 800c3bc:	fa5f f888 	uxtb.w	r8, r8
    if (pcb->ooseq != NULL &&
 800c3c0:	6f67      	ldr	r7, [r4, #116]	@ 0x74
 800c3c2:	b157      	cbz	r7, 800c3da <tcp_slowtmr+0xb6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800c3c4:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	@ 0x40
 800c3c8:	682a      	ldr	r2, [r5, #0]
 800c3ca:	6a21      	ldr	r1, [r4, #32]
 800c3cc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800c3d0:	1a52      	subs	r2, r2, r1
    if (pcb->ooseq != NULL &&
 800c3d2:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 800c3d6:	f080 80e7 	bcs.w	800c5a8 <tcp_slowtmr+0x284>
    if (pcb->state == SYN_RCVD) {
 800c3da:	7d23      	ldrb	r3, [r4, #20]
 800c3dc:	2b03      	cmp	r3, #3
 800c3de:	f000 80c4 	beq.w	800c56a <tcp_slowtmr+0x246>
    if (pcb->state == LAST_ACK) {
 800c3e2:	2b09      	cmp	r3, #9
 800c3e4:	d030      	beq.n	800c448 <tcp_slowtmr+0x124>
    if (pcb_remove) {
 800c3e6:	f1b8 0f00 	cmp.w	r8, #0
 800c3ea:	d132      	bne.n	800c452 <tcp_slowtmr+0x12e>
      ++prev->polltmr;
 800c3ec:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800c3ee:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 800c3f0:	3301      	adds	r3, #1
      pcb = pcb->next;
 800c3f2:	68e7      	ldr	r7, [r4, #12]
      ++prev->polltmr;
 800c3f4:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 800c3f6:	429a      	cmp	r2, r3
      ++prev->polltmr;
 800c3f8:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800c3fa:	f240 80bd 	bls.w	800c578 <tcp_slowtmr+0x254>
    pcb_reset = 0;
 800c3fe:	46a1      	mov	r9, r4
      pcb = pcb->next;
 800c400:	463c      	mov	r4, r7
  while (pcb != NULL) {
 800c402:	2c00      	cmp	r4, #0
 800c404:	d1a1      	bne.n	800c34a <tcp_slowtmr+0x26>
  pcb = tcp_tw_pcbs;
 800c406:	4f75      	ldr	r7, [pc, #468]	@ (800c5dc <tcp_slowtmr+0x2b8>)
 800c408:	683c      	ldr	r4, [r7, #0]
  while (pcb != NULL) {
 800c40a:	b1d4      	cbz	r4, 800c442 <tcp_slowtmr+0x11e>
  prev = NULL;
 800c40c:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800c40e:	f8df a1e8 	ldr.w	sl, [pc, #488]	@ 800c5f8 <tcp_slowtmr+0x2d4>
 800c412:	f8df 91e8 	ldr.w	r9, [pc, #488]	@ 800c5fc <tcp_slowtmr+0x2d8>
 800c416:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 800c5e8 <tcp_slowtmr+0x2c4>
 800c41a:	7d23      	ldrb	r3, [r4, #20]
 800c41c:	2b0a      	cmp	r3, #10
 800c41e:	d006      	beq.n	800c42e <tcp_slowtmr+0x10a>
 800c420:	4653      	mov	r3, sl
 800c422:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800c426:	4649      	mov	r1, r9
 800c428:	4640      	mov	r0, r8
 800c42a:	f005 fe3f 	bl	80120ac <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800c42e:	682b      	ldr	r3, [r5, #0]
 800c430:	6a22      	ldr	r2, [r4, #32]
 800c432:	1a9b      	subs	r3, r3, r2
 800c434:	2bf0      	cmp	r3, #240	@ 0xf0
 800c436:	f200 812b 	bhi.w	800c690 <tcp_slowtmr+0x36c>
      pcb = pcb->next;
 800c43a:	4626      	mov	r6, r4
 800c43c:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800c43e:	2c00      	cmp	r4, #0
 800c440:	d1eb      	bne.n	800c41a <tcp_slowtmr+0xf6>
}
 800c442:	b007      	add	sp, #28
 800c444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800c448:	682b      	ldr	r3, [r5, #0]
 800c44a:	6a22      	ldr	r2, [r4, #32]
 800c44c:	1a9b      	subs	r3, r3, r2
 800c44e:	2bf0      	cmp	r3, #240	@ 0xf0
 800c450:	d9c9      	bls.n	800c3e6 <tcp_slowtmr+0xc2>
      tcp_pcb_purge(pcb);
 800c452:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 800c454:	f8d4 7090 	ldr.w	r7, [r4, #144]	@ 0x90
      tcp_pcb_purge(pcb);
 800c458:	f7ff ff12 	bl	800c280 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800c45c:	4b5c      	ldr	r3, [pc, #368]	@ (800c5d0 <tcp_slowtmr+0x2ac>)
 800c45e:	681b      	ldr	r3, [r3, #0]
      if (prev != NULL) {
 800c460:	f1b9 0f00 	cmp.w	r9, #0
 800c464:	f000 8176 	beq.w	800c754 <tcp_slowtmr+0x430>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800c468:	42a3      	cmp	r3, r4
 800c46a:	f000 819d 	beq.w	800c7a8 <tcp_slowtmr+0x484>
        prev->next = pcb->next;
 800c46e:	68e3      	ldr	r3, [r4, #12]
 800c470:	f8c9 300c 	str.w	r3, [r9, #12]
      if (pcb_reset) {
 800c474:	f1ba 0f00 	cmp.w	sl, #0
 800c478:	f040 813f 	bne.w	800c6fa <tcp_slowtmr+0x3d6>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c47c:	7d23      	ldrb	r3, [r4, #20]
 800c47e:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 800c480:	e9d4 a803 	ldrd	sl, r8, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c484:	f000 814b 	beq.w	800c71e <tcp_slowtmr+0x3fa>
  memp_free(MEMP_TCP_PCB, pcb);
 800c488:	4621      	mov	r1, r4
 800c48a:	2001      	movs	r0, #1
 800c48c:	f7fe fd12 	bl	800aeb4 <memp_free>
      tcp_active_pcbs_changed = 0;
 800c490:	4c53      	ldr	r4, [pc, #332]	@ (800c5e0 <tcp_slowtmr+0x2bc>)
 800c492:	2300      	movs	r3, #0
 800c494:	7023      	strb	r3, [r4, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800c496:	b13f      	cbz	r7, 800c4a8 <tcp_slowtmr+0x184>
 800c498:	f06f 010c 	mvn.w	r1, #12
 800c49c:	4640      	mov	r0, r8
 800c49e:	47b8      	blx	r7
      if (tcp_active_pcbs_changed) {
 800c4a0:	7823      	ldrb	r3, [r4, #0]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	f47f af4b 	bne.w	800c33e <tcp_slowtmr+0x1a>
      pcb = pcb->next;
 800c4a8:	4654      	mov	r4, sl
  while (pcb != NULL) {
 800c4aa:	2c00      	cmp	r4, #0
 800c4ac:	f47f af4d 	bne.w	800c34a <tcp_slowtmr+0x26>
 800c4b0:	e7a9      	b.n	800c406 <tcp_slowtmr+0xe2>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800c4b2:	2b05      	cmp	r3, #5
 800c4b4:	d904      	bls.n	800c4c0 <tcp_slowtmr+0x19c>
      ++pcb_remove;
 800c4b6:	f04f 0801 	mov.w	r8, #1
    pcb_reset = 0;
 800c4ba:	f04f 0a00 	mov.w	sl, #0
 800c4be:	e77f      	b.n	800c3c0 <tcp_slowtmr+0x9c>
      if (pcb->persist_backoff > 0) {
 800c4c0:	f894 8099 	ldrb.w	r8, [r4, #153]	@ 0x99
 800c4c4:	f1b8 0f00 	cmp.w	r8, #0
 800c4c8:	f000 809a 	beq.w	800c600 <tcp_slowtmr+0x2dc>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800c4cc:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c4ce:	b133      	cbz	r3, 800c4de <tcp_slowtmr+0x1ba>
 800c4d0:	465b      	mov	r3, fp
 800c4d2:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800c4d6:	4943      	ldr	r1, [pc, #268]	@ (800c5e4 <tcp_slowtmr+0x2c0>)
 800c4d8:	4843      	ldr	r0, [pc, #268]	@ (800c5e8 <tcp_slowtmr+0x2c4>)
 800c4da:	f005 fde7 	bl	80120ac <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800c4de:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	f000 8182 	beq.w	800c7ea <tcp_slowtmr+0x4c6>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800c4e6:	f894 309a 	ldrb.w	r3, [r4, #154]	@ 0x9a
 800c4ea:	2b0b      	cmp	r3, #11
 800c4ec:	f240 811e 	bls.w	800c72c <tcp_slowtmr+0x408>
    if (pcb->state == FIN_WAIT_2) {
 800c4f0:	7d22      	ldrb	r2, [r4, #20]
      ++pcb_remove;
 800c4f2:	f04f 0801 	mov.w	r8, #1
    if (pcb->state == FIN_WAIT_2) {
 800c4f6:	2a06      	cmp	r2, #6
 800c4f8:	f47f af45 	bne.w	800c386 <tcp_slowtmr+0x62>
      if (pcb->flags & TF_RXCLOSED) {
 800c4fc:	8b63      	ldrh	r3, [r4, #26]
 800c4fe:	06da      	lsls	r2, r3, #27
 800c500:	d5db      	bpl.n	800c4ba <tcp_slowtmr+0x196>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c502:	682b      	ldr	r3, [r5, #0]
 800c504:	6a22      	ldr	r2, [r4, #32]
 800c506:	1a9b      	subs	r3, r3, r2
 800c508:	2b28      	cmp	r3, #40	@ 0x28
 800c50a:	d9d6      	bls.n	800c4ba <tcp_slowtmr+0x196>
          ++pcb_remove;
 800c50c:	f108 0801 	add.w	r8, r8, #1
    pcb_reset = 0;
 800c510:	f04f 0a00 	mov.w	sl, #0
          ++pcb_remove;
 800c514:	fa5f f888 	uxtb.w	r8, r8
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800c518:	e752      	b.n	800c3c0 <tcp_slowtmr+0x9c>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800c51a:	465b      	mov	r3, fp
 800c51c:	f240 42be 	movw	r2, #1214	@ 0x4be
 800c520:	4932      	ldr	r1, [pc, #200]	@ (800c5ec <tcp_slowtmr+0x2c8>)
 800c522:	4831      	ldr	r0, [pc, #196]	@ (800c5e8 <tcp_slowtmr+0x2c4>)
 800c524:	f005 fdc2 	bl	80120ac <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800c528:	7d23      	ldrb	r3, [r4, #20]
 800c52a:	2b01      	cmp	r3, #1
 800c52c:	f47f af14 	bne.w	800c358 <tcp_slowtmr+0x34>
 800c530:	465b      	mov	r3, fp
 800c532:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800c536:	492e      	ldr	r1, [pc, #184]	@ (800c5f0 <tcp_slowtmr+0x2cc>)
 800c538:	482b      	ldr	r0, [pc, #172]	@ (800c5e8 <tcp_slowtmr+0x2c4>)
 800c53a:	f005 fdb7 	bl	80120ac <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800c53e:	7d23      	ldrb	r3, [r4, #20]
 800c540:	2b0a      	cmp	r3, #10
 800c542:	f47f af0c 	bne.w	800c35e <tcp_slowtmr+0x3a>
 800c546:	465b      	mov	r3, fp
 800c548:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800c54c:	4929      	ldr	r1, [pc, #164]	@ (800c5f4 <tcp_slowtmr+0x2d0>)
 800c54e:	4826      	ldr	r0, [pc, #152]	@ (800c5e8 <tcp_slowtmr+0x2c4>)
 800c550:	f005 fdac 	bl	80120ac <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800c554:	7833      	ldrb	r3, [r6, #0]
 800c556:	7fa2      	ldrb	r2, [r4, #30]
 800c558:	429a      	cmp	r2, r3
 800c55a:	f47f af05 	bne.w	800c368 <tcp_slowtmr+0x44>
      continue;
 800c55e:	46a1      	mov	r9, r4
      pcb = pcb->next;
 800c560:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800c562:	2c00      	cmp	r4, #0
 800c564:	f47f aef1 	bne.w	800c34a <tcp_slowtmr+0x26>
 800c568:	e74d      	b.n	800c406 <tcp_slowtmr+0xe2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c56a:	682b      	ldr	r3, [r5, #0]
 800c56c:	6a22      	ldr	r2, [r4, #32]
 800c56e:	1a9b      	subs	r3, r3, r2
 800c570:	2b28      	cmp	r3, #40	@ 0x28
 800c572:	f63f af6e 	bhi.w	800c452 <tcp_slowtmr+0x12e>
 800c576:	e736      	b.n	800c3e6 <tcp_slowtmr+0xc2>
        tcp_active_pcbs_changed = 0;
 800c578:	f8df 9064 	ldr.w	r9, [pc, #100]	@ 800c5e0 <tcp_slowtmr+0x2bc>
        TCP_EVENT_POLL(prev, err);
 800c57c:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
        prev->polltmr = 0;
 800c580:	f884 801c 	strb.w	r8, [r4, #28]
        tcp_active_pcbs_changed = 0;
 800c584:	f889 8000 	strb.w	r8, [r9]
        TCP_EVENT_POLL(prev, err);
 800c588:	b153      	cbz	r3, 800c5a0 <tcp_slowtmr+0x27c>
 800c58a:	4621      	mov	r1, r4
 800c58c:	6920      	ldr	r0, [r4, #16]
 800c58e:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 800c590:	f899 3000 	ldrb.w	r3, [r9]
 800c594:	2b00      	cmp	r3, #0
 800c596:	f47f aed2 	bne.w	800c33e <tcp_slowtmr+0x1a>
        if (err == ERR_OK) {
 800c59a:	2800      	cmp	r0, #0
 800c59c:	f47f af2f 	bne.w	800c3fe <tcp_slowtmr+0xda>
          tcp_output(prev);
 800c5a0:	4620      	mov	r0, r4
 800c5a2:	f003 f94b 	bl	800f83c <tcp_output>
 800c5a6:	e72a      	b.n	800c3fe <tcp_slowtmr+0xda>
 800c5a8:	9405      	str	r4, [sp, #20]
      pbuf_free(seg->p);
 800c5aa:	463c      	mov	r4, r7
    struct tcp_seg *next = seg->next;
 800c5ac:	683f      	ldr	r7, [r7, #0]
    if (seg->p != NULL) {
 800c5ae:	6860      	ldr	r0, [r4, #4]
 800c5b0:	b108      	cbz	r0, 800c5b6 <tcp_slowtmr+0x292>
      pbuf_free(seg->p);
 800c5b2:	f7fe ff8b 	bl	800b4cc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c5b6:	4621      	mov	r1, r4
 800c5b8:	2003      	movs	r0, #3
 800c5ba:	f7fe fc7b 	bl	800aeb4 <memp_free>
  while (seg != NULL) {
 800c5be:	2f00      	cmp	r7, #0
 800c5c0:	d1f3      	bne.n	800c5aa <tcp_slowtmr+0x286>
    pcb->ooseq = NULL;
 800c5c2:	9c05      	ldr	r4, [sp, #20]
 800c5c4:	6767      	str	r7, [r4, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800c5c6:	e708      	b.n	800c3da <tcp_slowtmr+0xb6>
 800c5c8:	2400b960 	.word	0x2400b960
 800c5cc:	2400b94d 	.word	0x2400b94d
 800c5d0:	2400b954 	.word	0x2400b954
 800c5d4:	000a4cb8 	.word	0x000a4cb8
 800c5d8:	10624dd3 	.word	0x10624dd3
 800c5dc:	2400b950 	.word	0x2400b950
 800c5e0:	2400b94f 	.word	0x2400b94f
 800c5e4:	0801445c 	.word	0x0801445c
 800c5e8:	08012fac 	.word	0x08012fac
 800c5ec:	080143d4 	.word	0x080143d4
 800c5f0:	08014400 	.word	0x08014400
 800c5f4:	0801442c 	.word	0x0801442c
 800c5f8:	0801410c 	.word	0x0801410c
 800c5fc:	08014520 	.word	0x08014520
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800c600:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	@ 0x30
 800c604:	f647 70fe 	movw	r0, #32766	@ 0x7ffe
 800c608:	b299      	uxth	r1, r3
 800c60a:	4281      	cmp	r1, r0
 800c60c:	d802      	bhi.n	800c614 <tcp_slowtmr+0x2f0>
          ++pcb->rtime;
 800c60e:	3101      	adds	r1, #1
 800c610:	b20b      	sxth	r3, r1
 800c612:	8623      	strh	r3, [r4, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800c614:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	@ 0x40
 800c618:	4299      	cmp	r1, r3
 800c61a:	f73f aeb1 	bgt.w	800c380 <tcp_slowtmr+0x5c>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800c61e:	4620      	mov	r0, r4
 800c620:	f002 ffd0 	bl	800f5c4 <tcp_rexmit_rto_prepare>
 800c624:	2800      	cmp	r0, #0
 800c626:	f040 80e8 	bne.w	800c7fa <tcp_slowtmr+0x4d6>
 800c62a:	7d23      	ldrb	r3, [r4, #20]
            if (pcb->state != SYN_SENT) {
 800c62c:	2b02      	cmp	r3, #2
 800c62e:	d014      	beq.n	800c65a <tcp_slowtmr+0x336>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800c630:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800c634:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	@ 0x3c
 800c638:	2a0c      	cmp	r2, #12
 800c63a:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	@ 0x3e
 800c63e:	bf28      	it	cs
 800c640:	220c      	movcs	r2, #12
 800c642:	eb03 03e1 	add.w	r3, r3, r1, asr #3
 800c646:	497a      	ldr	r1, [pc, #488]	@ (800c830 <tcp_slowtmr+0x50c>)
 800c648:	5c8a      	ldrb	r2, [r1, r2]
 800c64a:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800c64c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800c650:	4293      	cmp	r3, r2
 800c652:	bfa8      	it	ge
 800c654:	4613      	movge	r3, r2
 800c656:	f8a4 3040 	strh.w	r3, [r4, #64]	@ 0x40
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800c65a:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
            tcp_rexmit_rto_commit(pcb);
 800c65c:	4620      	mov	r0, r4
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800c65e:	f8b4 1048 	ldrh.w	r1, [r4, #72]	@ 0x48
            pcb->cwnd = pcb->mss;
 800c662:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800c666:	005b      	lsls	r3, r3, #1
 800c668:	b29a      	uxth	r2, r3
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800c66a:	f8b4 3060 	ldrh.w	r3, [r4, #96]	@ 0x60
            pcb->ssthresh = eff_wnd >> 1;
 800c66e:	428b      	cmp	r3, r1
 800c670:	bf28      	it	cs
 800c672:	460b      	movcs	r3, r1
 800c674:	085b      	lsrs	r3, r3, #1
 800c676:	4293      	cmp	r3, r2
 800c678:	bf38      	it	cc
 800c67a:	4613      	movcc	r3, r2
 800c67c:	f8a4 304a 	strh.w	r3, [r4, #74]	@ 0x4a
            pcb->rtime = 0;
 800c680:	2300      	movs	r3, #0
 800c682:	8623      	strh	r3, [r4, #48]	@ 0x30
            pcb->bytes_acked = 0;
 800c684:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800c688:	f003 faac 	bl	800fbe4 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800c68c:	7d22      	ldrb	r2, [r4, #20]
 800c68e:	e677      	b.n	800c380 <tcp_slowtmr+0x5c>
      tcp_pcb_purge(pcb);
 800c690:	4620      	mov	r0, r4
 800c692:	f7ff fdf5 	bl	800c280 <tcp_pcb_purge>
      if (prev != NULL) {
 800c696:	2e00      	cmp	r6, #0
 800c698:	f000 808e 	beq.w	800c7b8 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	42a3      	cmp	r3, r4
 800c6a0:	f000 80b6 	beq.w	800c810 <tcp_slowtmr+0x4ec>
        prev->next = pcb->next;
 800c6a4:	f8d4 b00c 	ldr.w	fp, [r4, #12]
 800c6a8:	f8c6 b00c 	str.w	fp, [r6, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c6ac:	7d23      	ldrb	r3, [r4, #20]
 800c6ae:	2b01      	cmp	r3, #1
 800c6b0:	f000 8094 	beq.w	800c7dc <tcp_slowtmr+0x4b8>
  memp_free(MEMP_TCP_PCB, pcb);
 800c6b4:	4621      	mov	r1, r4
      pcb = pcb->next;
 800c6b6:	465c      	mov	r4, fp
  memp_free(MEMP_TCP_PCB, pcb);
 800c6b8:	2001      	movs	r0, #1
 800c6ba:	f7fe fbfb 	bl	800aeb4 <memp_free>
  while (pcb != NULL) {
 800c6be:	2c00      	cmp	r4, #0
 800c6c0:	f47f aeab 	bne.w	800c41a <tcp_slowtmr+0xf6>
 800c6c4:	e6bd      	b.n	800c442 <tcp_slowtmr+0x11e>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800c6c6:	f894 309b 	ldrb.w	r3, [r4, #155]	@ 0x9b
 800c6ca:	495a      	ldr	r1, [pc, #360]	@ (800c834 <tcp_slowtmr+0x510>)
 800c6cc:	fb01 0003 	mla	r0, r1, r3, r0
                 / TCP_SLOW_INTERVAL) {
 800c6d0:	4b59      	ldr	r3, [pc, #356]	@ (800c838 <tcp_slowtmr+0x514>)
 800c6d2:	fba3 3000 	umull	r3, r0, r3, r0
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c6d6:	ebb2 1f50 	cmp.w	r2, r0, lsr #5
 800c6da:	f67f aeee 	bls.w	800c4ba <tcp_slowtmr+0x196>
        err = tcp_keepalive(pcb);
 800c6de:	4620      	mov	r0, r4
 800c6e0:	f003 facc 	bl	800fc7c <tcp_keepalive>
        if (err == ERR_OK) {
 800c6e4:	2800      	cmp	r0, #0
 800c6e6:	f47f aee8 	bne.w	800c4ba <tcp_slowtmr+0x196>
          pcb->keep_cnt_sent++;
 800c6ea:	f894 309b 	ldrb.w	r3, [r4, #155]	@ 0x9b
    pcb_reset = 0;
 800c6ee:	f04f 0a00 	mov.w	sl, #0
          pcb->keep_cnt_sent++;
 800c6f2:	3301      	adds	r3, #1
 800c6f4:	f884 309b 	strb.w	r3, [r4, #155]	@ 0x9b
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800c6f8:	e662      	b.n	800c3c0 <tcp_slowtmr+0x9c>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800c6fa:	8b23      	ldrh	r3, [r4, #24]
 800c6fc:	4620      	mov	r0, r4
 800c6fe:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c700:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800c702:	9302      	str	r3, [sp, #8]
 800c704:	8ae3      	ldrh	r3, [r4, #22]
 800c706:	9301      	str	r3, [sp, #4]
 800c708:	1d23      	adds	r3, r4, #4
 800c70a:	9300      	str	r3, [sp, #0]
 800c70c:	4623      	mov	r3, r4
 800c70e:	f003 f81b 	bl	800f748 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c712:	7d23      	ldrb	r3, [r4, #20]
 800c714:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 800c716:	e9d4 a803 	ldrd	sl, r8, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c71a:	f47f aeb5 	bne.w	800c488 <tcp_slowtmr+0x164>
 800c71e:	465b      	mov	r3, fp
 800c720:	22d4      	movs	r2, #212	@ 0xd4
 800c722:	4946      	ldr	r1, [pc, #280]	@ (800c83c <tcp_slowtmr+0x518>)
 800c724:	4846      	ldr	r0, [pc, #280]	@ (800c840 <tcp_slowtmr+0x51c>)
 800c726:	f005 fcc1 	bl	80120ac <iprintf>
 800c72a:	e6ad      	b.n	800c488 <tcp_slowtmr+0x164>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800c72c:	f894 3099 	ldrb.w	r3, [r4, #153]	@ 0x99
 800c730:	4a44      	ldr	r2, [pc, #272]	@ (800c844 <tcp_slowtmr+0x520>)
 800c732:	441a      	add	r2, r3
          if (pcb->persist_cnt < backoff_cnt) {
 800c734:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800c738:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 800c73c:	4293      	cmp	r3, r2
 800c73e:	d216      	bcs.n	800c76e <tcp_slowtmr+0x44a>
            pcb->persist_cnt++;
 800c740:	3301      	adds	r3, #1
 800c742:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 800c744:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 800c746:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800c74a:	d210      	bcs.n	800c76e <tcp_slowtmr+0x44a>
    if (pcb->state == FIN_WAIT_2) {
 800c74c:	7d22      	ldrb	r2, [r4, #20]
    pcb_remove = 0;
 800c74e:	f04f 0800 	mov.w	r8, #0
 800c752:	e615      	b.n	800c380 <tcp_slowtmr+0x5c>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800c754:	42a3      	cmp	r3, r4
 800c756:	d006      	beq.n	800c766 <tcp_slowtmr+0x442>
 800c758:	465b      	mov	r3, fp
 800c75a:	f240 5271 	movw	r2, #1393	@ 0x571
 800c75e:	493a      	ldr	r1, [pc, #232]	@ (800c848 <tcp_slowtmr+0x524>)
 800c760:	4837      	ldr	r0, [pc, #220]	@ (800c840 <tcp_slowtmr+0x51c>)
 800c762:	f005 fca3 	bl	80120ac <iprintf>
        tcp_active_pcbs = pcb->next;
 800c766:	68e3      	ldr	r3, [r4, #12]
 800c768:	4a38      	ldr	r2, [pc, #224]	@ (800c84c <tcp_slowtmr+0x528>)
 800c76a:	6013      	str	r3, [r2, #0]
 800c76c:	e682      	b.n	800c474 <tcp_slowtmr+0x150>
            if (pcb->snd_wnd == 0) {
 800c76e:	f8b4 7060 	ldrh.w	r7, [r4, #96]	@ 0x60
 800c772:	b937      	cbnz	r7, 800c782 <tcp_slowtmr+0x45e>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800c774:	4620      	mov	r0, r4
 800c776:	f003 faa7 	bl	800fcc8 <tcp_zero_window_probe>
 800c77a:	b140      	cbz	r0, 800c78e <tcp_slowtmr+0x46a>
    pcb_remove = 0;
 800c77c:	46b8      	mov	r8, r7
    if (pcb->state == FIN_WAIT_2) {
 800c77e:	7d22      	ldrb	r2, [r4, #20]
 800c780:	e5fe      	b.n	800c380 <tcp_slowtmr+0x5c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800c782:	4639      	mov	r1, r7
 800c784:	4620      	mov	r0, r4
 800c786:	f002 fd71 	bl	800f26c <tcp_split_unsent_seg>
 800c78a:	2800      	cmp	r0, #0
 800c78c:	d048      	beq.n	800c820 <tcp_slowtmr+0x4fc>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800c78e:	f894 3099 	ldrb.w	r3, [r4, #153]	@ 0x99
              pcb->persist_cnt = 0;
 800c792:	f04f 0800 	mov.w	r8, #0
    if (pcb->state == FIN_WAIT_2) {
 800c796:	7d22      	ldrb	r2, [r4, #20]
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800c798:	2b06      	cmp	r3, #6
              pcb->persist_cnt = 0;
 800c79a:	f884 8098 	strb.w	r8, [r4, #152]	@ 0x98
                pcb->persist_backoff++;
 800c79e:	bf9c      	itt	ls
 800c7a0:	3301      	addls	r3, #1
 800c7a2:	f884 3099 	strbls.w	r3, [r4, #153]	@ 0x99
 800c7a6:	e5eb      	b.n	800c380 <tcp_slowtmr+0x5c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800c7a8:	4b29      	ldr	r3, [pc, #164]	@ (800c850 <tcp_slowtmr+0x52c>)
 800c7aa:	f240 526d 	movw	r2, #1389	@ 0x56d
 800c7ae:	4929      	ldr	r1, [pc, #164]	@ (800c854 <tcp_slowtmr+0x530>)
 800c7b0:	4823      	ldr	r0, [pc, #140]	@ (800c840 <tcp_slowtmr+0x51c>)
 800c7b2:	f005 fc7b 	bl	80120ac <iprintf>
 800c7b6:	e65a      	b.n	800c46e <tcp_slowtmr+0x14a>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	42a3      	cmp	r3, r4
 800c7bc:	d006      	beq.n	800c7cc <tcp_slowtmr+0x4a8>
 800c7be:	4b24      	ldr	r3, [pc, #144]	@ (800c850 <tcp_slowtmr+0x52c>)
 800c7c0:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800c7c4:	4924      	ldr	r1, [pc, #144]	@ (800c858 <tcp_slowtmr+0x534>)
 800c7c6:	481e      	ldr	r0, [pc, #120]	@ (800c840 <tcp_slowtmr+0x51c>)
 800c7c8:	f005 fc70 	bl	80120ac <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c7cc:	7d23      	ldrb	r3, [r4, #20]
        tcp_tw_pcbs = pcb->next;
 800c7ce:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c7d2:	2b01      	cmp	r3, #1
        tcp_tw_pcbs = pcb->next;
 800c7d4:	f8c7 b000 	str.w	fp, [r7]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c7d8:	f47f af6c 	bne.w	800c6b4 <tcp_slowtmr+0x390>
 800c7dc:	4b1c      	ldr	r3, [pc, #112]	@ (800c850 <tcp_slowtmr+0x52c>)
 800c7de:	22d4      	movs	r2, #212	@ 0xd4
 800c7e0:	4916      	ldr	r1, [pc, #88]	@ (800c83c <tcp_slowtmr+0x518>)
 800c7e2:	4817      	ldr	r0, [pc, #92]	@ (800c840 <tcp_slowtmr+0x51c>)
 800c7e4:	f005 fc62 	bl	80120ac <iprintf>
 800c7e8:	e764      	b.n	800c6b4 <tcp_slowtmr+0x390>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800c7ea:	4b19      	ldr	r3, [pc, #100]	@ (800c850 <tcp_slowtmr+0x52c>)
 800c7ec:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800c7f0:	491a      	ldr	r1, [pc, #104]	@ (800c85c <tcp_slowtmr+0x538>)
 800c7f2:	4813      	ldr	r0, [pc, #76]	@ (800c840 <tcp_slowtmr+0x51c>)
 800c7f4:	f005 fc5a 	bl	80120ac <iprintf>
 800c7f8:	e675      	b.n	800c4e6 <tcp_slowtmr+0x1c2>
            if (pcb->state != SYN_SENT) {
 800c7fa:	7d22      	ldrb	r2, [r4, #20]
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800c7fc:	6f21      	ldr	r1, [r4, #112]	@ 0x70
            if (pcb->state != SYN_SENT) {
 800c7fe:	4613      	mov	r3, r2
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800c800:	2900      	cmp	r1, #0
 800c802:	f47f adbd 	bne.w	800c380 <tcp_slowtmr+0x5c>
 800c806:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 800c808:	2900      	cmp	r1, #0
 800c80a:	f47f af0f 	bne.w	800c62c <tcp_slowtmr+0x308>
 800c80e:	e5b7      	b.n	800c380 <tcp_slowtmr+0x5c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800c810:	4b0f      	ldr	r3, [pc, #60]	@ (800c850 <tcp_slowtmr+0x52c>)
 800c812:	f240 52af 	movw	r2, #1455	@ 0x5af
 800c816:	4912      	ldr	r1, [pc, #72]	@ (800c860 <tcp_slowtmr+0x53c>)
 800c818:	4809      	ldr	r0, [pc, #36]	@ (800c840 <tcp_slowtmr+0x51c>)
 800c81a:	f005 fc47 	bl	80120ac <iprintf>
 800c81e:	e741      	b.n	800c6a4 <tcp_slowtmr+0x380>
                if (tcp_output(pcb) == ERR_OK) {
 800c820:	4620      	mov	r0, r4
 800c822:	f003 f80b 	bl	800f83c <tcp_output>
 800c826:	2800      	cmp	r0, #0
 800c828:	d1b1      	bne.n	800c78e <tcp_slowtmr+0x46a>
    pcb_remove = 0;
 800c82a:	4680      	mov	r8, r0
    if (pcb->state == FIN_WAIT_2) {
 800c82c:	7d22      	ldrb	r2, [r4, #20]
 800c82e:	e5a7      	b.n	800c380 <tcp_slowtmr+0x5c>
 800c830:	080147dc 	.word	0x080147dc
 800c834:	000124f8 	.word	0x000124f8
 800c838:	10624dd3 	.word	0x10624dd3
 800c83c:	08014148 	.word	0x08014148
 800c840:	08012fac 	.word	0x08012fac
 800c844:	080147d4 	.word	0x080147d4
 800c848:	080144f4 	.word	0x080144f4
 800c84c:	2400b954 	.word	0x2400b954
 800c850:	0801410c 	.word	0x0801410c
 800c854:	080144c8 	.word	0x080144c8
 800c858:	08014578 	.word	0x08014578
 800c85c:	08014490 	.word	0x08014490
 800c860:	08014550 	.word	0x08014550

0800c864 <tcp_pcb_remove>:
{
 800c864:	b538      	push	{r3, r4, r5, lr}
 800c866:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800c868:	460c      	mov	r4, r1
 800c86a:	2900      	cmp	r1, #0
 800c86c:	d04a      	beq.n	800c904 <tcp_pcb_remove+0xa0>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800c86e:	2d00      	cmp	r5, #0
 800c870:	d051      	beq.n	800c916 <tcp_pcb_remove+0xb2>
  TCP_RMV(pcblist, pcb);
 800c872:	682b      	ldr	r3, [r5, #0]
 800c874:	42a3      	cmp	r3, r4
 800c876:	d032      	beq.n	800c8de <tcp_pcb_remove+0x7a>
 800c878:	b12b      	cbz	r3, 800c886 <tcp_pcb_remove+0x22>
 800c87a:	68da      	ldr	r2, [r3, #12]
 800c87c:	42a2      	cmp	r2, r4
 800c87e:	d03e      	beq.n	800c8fe <tcp_pcb_remove+0x9a>
 800c880:	4613      	mov	r3, r2
 800c882:	2b00      	cmp	r3, #0
 800c884:	d1f9      	bne.n	800c87a <tcp_pcb_remove+0x16>
 800c886:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 800c888:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 800c88a:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 800c88c:	f7ff fcf8 	bl	800c280 <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 800c890:	7d23      	ldrb	r3, [r4, #20]
 800c892:	2b0a      	cmp	r3, #10
 800c894:	d02d      	beq.n	800c8f2 <tcp_pcb_remove+0x8e>
 800c896:	2b01      	cmp	r3, #1
 800c898:	d01d      	beq.n	800c8d6 <tcp_pcb_remove+0x72>
      (pcb->flags & TF_ACK_DELAY)) {
 800c89a:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 800c89c:	07da      	lsls	r2, r3, #31
 800c89e:	d421      	bmi.n	800c8e4 <tcp_pcb_remove+0x80>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800c8a0:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800c8a2:	b133      	cbz	r3, 800c8b2 <tcp_pcb_remove+0x4e>
 800c8a4:	4b20      	ldr	r3, [pc, #128]	@ (800c928 <tcp_pcb_remove+0xc4>)
 800c8a6:	f640 0293 	movw	r2, #2195	@ 0x893
 800c8aa:	4920      	ldr	r1, [pc, #128]	@ (800c92c <tcp_pcb_remove+0xc8>)
 800c8ac:	4820      	ldr	r0, [pc, #128]	@ (800c930 <tcp_pcb_remove+0xcc>)
 800c8ae:	f005 fbfd 	bl	80120ac <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800c8b2:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c8b4:	b133      	cbz	r3, 800c8c4 <tcp_pcb_remove+0x60>
 800c8b6:	4b1c      	ldr	r3, [pc, #112]	@ (800c928 <tcp_pcb_remove+0xc4>)
 800c8b8:	f640 0294 	movw	r2, #2196	@ 0x894
 800c8bc:	491d      	ldr	r1, [pc, #116]	@ (800c934 <tcp_pcb_remove+0xd0>)
 800c8be:	481c      	ldr	r0, [pc, #112]	@ (800c930 <tcp_pcb_remove+0xcc>)
 800c8c0:	f005 fbf4 	bl	80120ac <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800c8c4:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800c8c6:	b133      	cbz	r3, 800c8d6 <tcp_pcb_remove+0x72>
 800c8c8:	4b17      	ldr	r3, [pc, #92]	@ (800c928 <tcp_pcb_remove+0xc4>)
 800c8ca:	f640 0296 	movw	r2, #2198	@ 0x896
 800c8ce:	491a      	ldr	r1, [pc, #104]	@ (800c938 <tcp_pcb_remove+0xd4>)
 800c8d0:	4817      	ldr	r0, [pc, #92]	@ (800c930 <tcp_pcb_remove+0xcc>)
 800c8d2:	f005 fbeb 	bl	80120ac <iprintf>
  pcb->state = CLOSED;
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 800c8da:	82e3      	strh	r3, [r4, #22]
}
 800c8dc:	bd38      	pop	{r3, r4, r5, pc}
  TCP_RMV(pcblist, pcb);
 800c8de:	68e3      	ldr	r3, [r4, #12]
 800c8e0:	602b      	str	r3, [r5, #0]
 800c8e2:	e7d0      	b.n	800c886 <tcp_pcb_remove+0x22>
    tcp_ack_now(pcb);
 800c8e4:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 800c8e8:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 800c8ea:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 800c8ec:	f002 ffa6 	bl	800f83c <tcp_output>
  if (pcb->state != LISTEN) {
 800c8f0:	7d23      	ldrb	r3, [r4, #20]
 800c8f2:	2b01      	cmp	r3, #1
 800c8f4:	d0ef      	beq.n	800c8d6 <tcp_pcb_remove+0x72>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800c8f6:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d1d3      	bne.n	800c8a4 <tcp_pcb_remove+0x40>
 800c8fc:	e7d9      	b.n	800c8b2 <tcp_pcb_remove+0x4e>
  TCP_RMV(pcblist, pcb);
 800c8fe:	68e2      	ldr	r2, [r4, #12]
 800c900:	60da      	str	r2, [r3, #12]
 800c902:	e7c0      	b.n	800c886 <tcp_pcb_remove+0x22>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800c904:	4b08      	ldr	r3, [pc, #32]	@ (800c928 <tcp_pcb_remove+0xc4>)
 800c906:	f640 0283 	movw	r2, #2179	@ 0x883
 800c90a:	490c      	ldr	r1, [pc, #48]	@ (800c93c <tcp_pcb_remove+0xd8>)
 800c90c:	4808      	ldr	r0, [pc, #32]	@ (800c930 <tcp_pcb_remove+0xcc>)
 800c90e:	f005 fbcd 	bl	80120ac <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800c912:	2d00      	cmp	r5, #0
 800c914:	d1ad      	bne.n	800c872 <tcp_pcb_remove+0xe>
 800c916:	4b04      	ldr	r3, [pc, #16]	@ (800c928 <tcp_pcb_remove+0xc4>)
 800c918:	f640 0284 	movw	r2, #2180	@ 0x884
 800c91c:	4908      	ldr	r1, [pc, #32]	@ (800c940 <tcp_pcb_remove+0xdc>)
 800c91e:	4804      	ldr	r0, [pc, #16]	@ (800c930 <tcp_pcb_remove+0xcc>)
 800c920:	f005 fbc4 	bl	80120ac <iprintf>
 800c924:	e7a5      	b.n	800c872 <tcp_pcb_remove+0xe>
 800c926:	bf00      	nop
 800c928:	0801410c 	.word	0x0801410c
 800c92c:	080145dc 	.word	0x080145dc
 800c930:	08012fac 	.word	0x08012fac
 800c934:	080145f4 	.word	0x080145f4
 800c938:	08014610 	.word	0x08014610
 800c93c:	080145a0 	.word	0x080145a0
 800c940:	080145bc 	.word	0x080145bc

0800c944 <tcp_abandon>:
{
 800c944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c948:	4605      	mov	r5, r0
 800c94a:	b087      	sub	sp, #28
 800c94c:	460e      	mov	r6, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c94e:	f7fb fa1f 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800c952:	2d00      	cmp	r5, #0
 800c954:	f000 80a9 	beq.w	800caaa <tcp_abandon+0x166>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800c958:	7d2b      	ldrb	r3, [r5, #20]
 800c95a:	2b01      	cmp	r3, #1
 800c95c:	f000 808c 	beq.w	800ca78 <tcp_abandon+0x134>
  if (pcb->state == TIME_WAIT) {
 800c960:	2b0a      	cmp	r3, #10
 800c962:	f000 8094 	beq.w	800ca8e <tcp_abandon+0x14a>
    seqno = pcb->snd_nxt;
 800c966:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
    ackno = pcb->rcv_nxt;
 800c968:	f8d5 b024 	ldr.w	fp, [r5, #36]	@ 0x24
    errf = pcb->errf;
 800c96c:	f8d5 7090 	ldr.w	r7, [r5, #144]	@ 0x90
    errf_arg = pcb->callback_arg;
 800c970:	f8d5 9010 	ldr.w	r9, [r5, #16]
      if (pcb->local_port != 0) {
 800c974:	f8b5 8016 	ldrh.w	r8, [r5, #22]
    seqno = pcb->snd_nxt;
 800c978:	9205      	str	r2, [sp, #20]
    if (pcb->state == CLOSED) {
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d144      	bne.n	800ca08 <tcp_abandon+0xc4>
      if (pcb->local_port != 0) {
 800c97e:	f1b8 0f00 	cmp.w	r8, #0
 800c982:	d149      	bne.n	800ca18 <tcp_abandon+0xd4>
    u16_t local_port = 0;
 800c984:	f04f 0800 	mov.w	r8, #0
    int send_rst = 0;
 800c988:	4646      	mov	r6, r8
    if (pcb->unacked != NULL) {
 800c98a:	6f2c      	ldr	r4, [r5, #112]	@ 0x70
 800c98c:	b164      	cbz	r4, 800c9a8 <tcp_abandon+0x64>
      pbuf_free(seg->p);
 800c98e:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 800c990:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c992:	f8da 0004 	ldr.w	r0, [sl, #4]
 800c996:	b108      	cbz	r0, 800c99c <tcp_abandon+0x58>
      pbuf_free(seg->p);
 800c998:	f7fe fd98 	bl	800b4cc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c99c:	4651      	mov	r1, sl
 800c99e:	2003      	movs	r0, #3
 800c9a0:	f7fe fa88 	bl	800aeb4 <memp_free>
  while (seg != NULL) {
 800c9a4:	2c00      	cmp	r4, #0
 800c9a6:	d1f2      	bne.n	800c98e <tcp_abandon+0x4a>
    if (pcb->unsent != NULL) {
 800c9a8:	6eec      	ldr	r4, [r5, #108]	@ 0x6c
 800c9aa:	b164      	cbz	r4, 800c9c6 <tcp_abandon+0x82>
      pbuf_free(seg->p);
 800c9ac:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 800c9ae:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c9b0:	f8da 0004 	ldr.w	r0, [sl, #4]
 800c9b4:	b108      	cbz	r0, 800c9ba <tcp_abandon+0x76>
      pbuf_free(seg->p);
 800c9b6:	f7fe fd89 	bl	800b4cc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c9ba:	4651      	mov	r1, sl
 800c9bc:	2003      	movs	r0, #3
 800c9be:	f7fe fa79 	bl	800aeb4 <memp_free>
  while (seg != NULL) {
 800c9c2:	2c00      	cmp	r4, #0
 800c9c4:	d1f2      	bne.n	800c9ac <tcp_abandon+0x68>
    if (pcb->ooseq != NULL) {
 800c9c6:	6f6c      	ldr	r4, [r5, #116]	@ 0x74
 800c9c8:	b164      	cbz	r4, 800c9e4 <tcp_abandon+0xa0>
      pbuf_free(seg->p);
 800c9ca:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 800c9cc:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c9ce:	f8da 0004 	ldr.w	r0, [sl, #4]
 800c9d2:	b108      	cbz	r0, 800c9d8 <tcp_abandon+0x94>
      pbuf_free(seg->p);
 800c9d4:	f7fe fd7a 	bl	800b4cc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c9d8:	4651      	mov	r1, sl
 800c9da:	2003      	movs	r0, #3
 800c9dc:	f7fe fa6a 	bl	800aeb4 <memp_free>
  while (seg != NULL) {
 800c9e0:	2c00      	cmp	r4, #0
 800c9e2:	d1f2      	bne.n	800c9ca <tcp_abandon+0x86>
    if (send_rst) {
 800c9e4:	bb3e      	cbnz	r6, 800ca36 <tcp_abandon+0xf2>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c9e6:	7d2b      	ldrb	r3, [r5, #20]
 800c9e8:	2b01      	cmp	r3, #1
 800c9ea:	d033      	beq.n	800ca54 <tcp_abandon+0x110>
  memp_free(MEMP_TCP_PCB, pcb);
 800c9ec:	4629      	mov	r1, r5
 800c9ee:	2001      	movs	r0, #1
 800c9f0:	f7fe fa60 	bl	800aeb4 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800c9f4:	2f00      	cmp	r7, #0
 800c9f6:	d039      	beq.n	800ca6c <tcp_abandon+0x128>
 800c9f8:	f06f 010c 	mvn.w	r1, #12
 800c9fc:	4648      	mov	r0, r9
 800c9fe:	463b      	mov	r3, r7
}
 800ca00:	b007      	add	sp, #28
 800ca02:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800ca06:	4718      	bx	r3
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800ca08:	4629      	mov	r1, r5
 800ca0a:	4830      	ldr	r0, [pc, #192]	@ (800cacc <tcp_abandon+0x188>)
 800ca0c:	f7ff ff2a 	bl	800c864 <tcp_pcb_remove>
 800ca10:	4b2f      	ldr	r3, [pc, #188]	@ (800cad0 <tcp_abandon+0x18c>)
 800ca12:	2201      	movs	r2, #1
 800ca14:	701a      	strb	r2, [r3, #0]
 800ca16:	e7b8      	b.n	800c98a <tcp_abandon+0x46>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800ca18:	4a2e      	ldr	r2, [pc, #184]	@ (800cad4 <tcp_abandon+0x190>)
 800ca1a:	6813      	ldr	r3, [r2, #0]
 800ca1c:	42ab      	cmp	r3, r5
 800ca1e:	d028      	beq.n	800ca72 <tcp_abandon+0x12e>
 800ca20:	b133      	cbz	r3, 800ca30 <tcp_abandon+0xec>
 800ca22:	68da      	ldr	r2, [r3, #12]
 800ca24:	42aa      	cmp	r2, r5
 800ca26:	d001      	beq.n	800ca2c <tcp_abandon+0xe8>
 800ca28:	4613      	mov	r3, r2
 800ca2a:	e7f9      	b.n	800ca20 <tcp_abandon+0xdc>
 800ca2c:	68ea      	ldr	r2, [r5, #12]
 800ca2e:	60da      	str	r2, [r3, #12]
 800ca30:	2300      	movs	r3, #0
 800ca32:	60eb      	str	r3, [r5, #12]
 800ca34:	e7a6      	b.n	800c984 <tcp_abandon+0x40>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800ca36:	f8cd 8004 	str.w	r8, [sp, #4]
 800ca3a:	465a      	mov	r2, fp
 800ca3c:	8b2b      	ldrh	r3, [r5, #24]
 800ca3e:	4628      	mov	r0, r5
 800ca40:	9905      	ldr	r1, [sp, #20]
 800ca42:	9302      	str	r3, [sp, #8]
 800ca44:	1d2b      	adds	r3, r5, #4
 800ca46:	9300      	str	r3, [sp, #0]
 800ca48:	462b      	mov	r3, r5
 800ca4a:	f002 fe7d 	bl	800f748 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800ca4e:	7d2b      	ldrb	r3, [r5, #20]
 800ca50:	2b01      	cmp	r3, #1
 800ca52:	d1cb      	bne.n	800c9ec <tcp_abandon+0xa8>
 800ca54:	4920      	ldr	r1, [pc, #128]	@ (800cad8 <tcp_abandon+0x194>)
 800ca56:	22d4      	movs	r2, #212	@ 0xd4
 800ca58:	4b20      	ldr	r3, [pc, #128]	@ (800cadc <tcp_abandon+0x198>)
 800ca5a:	4821      	ldr	r0, [pc, #132]	@ (800cae0 <tcp_abandon+0x19c>)
 800ca5c:	f005 fb26 	bl	80120ac <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 800ca60:	4629      	mov	r1, r5
 800ca62:	2001      	movs	r0, #1
 800ca64:	f7fe fa26 	bl	800aeb4 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800ca68:	2f00      	cmp	r7, #0
 800ca6a:	d1c5      	bne.n	800c9f8 <tcp_abandon+0xb4>
}
 800ca6c:	b007      	add	sp, #28
 800ca6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800ca72:	68eb      	ldr	r3, [r5, #12]
 800ca74:	6013      	str	r3, [r2, #0]
 800ca76:	e7db      	b.n	800ca30 <tcp_abandon+0xec>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800ca78:	4b18      	ldr	r3, [pc, #96]	@ (800cadc <tcp_abandon+0x198>)
 800ca7a:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800ca7e:	4919      	ldr	r1, [pc, #100]	@ (800cae4 <tcp_abandon+0x1a0>)
 800ca80:	4817      	ldr	r0, [pc, #92]	@ (800cae0 <tcp_abandon+0x19c>)
 800ca82:	f005 fb13 	bl	80120ac <iprintf>
  if (pcb->state == TIME_WAIT) {
 800ca86:	7d2b      	ldrb	r3, [r5, #20]
 800ca88:	2b0a      	cmp	r3, #10
 800ca8a:	f47f af6c 	bne.w	800c966 <tcp_abandon+0x22>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800ca8e:	4629      	mov	r1, r5
 800ca90:	4815      	ldr	r0, [pc, #84]	@ (800cae8 <tcp_abandon+0x1a4>)
 800ca92:	f7ff fee7 	bl	800c864 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800ca96:	7d2b      	ldrb	r3, [r5, #20]
 800ca98:	2b01      	cmp	r3, #1
 800ca9a:	d010      	beq.n	800cabe <tcp_abandon+0x17a>
  memp_free(MEMP_TCP_PCB, pcb);
 800ca9c:	4629      	mov	r1, r5
 800ca9e:	2001      	movs	r0, #1
}
 800caa0:	b007      	add	sp, #28
 800caa2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800caa6:	f7fe ba05 	b.w	800aeb4 <memp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800caaa:	4b0c      	ldr	r3, [pc, #48]	@ (800cadc <tcp_abandon+0x198>)
 800caac:	f240 223d 	movw	r2, #573	@ 0x23d
 800cab0:	490e      	ldr	r1, [pc, #56]	@ (800caec <tcp_abandon+0x1a8>)
 800cab2:	480b      	ldr	r0, [pc, #44]	@ (800cae0 <tcp_abandon+0x19c>)
}
 800cab4:	b007      	add	sp, #28
 800cab6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800caba:	f005 baf7 	b.w	80120ac <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cabe:	4b07      	ldr	r3, [pc, #28]	@ (800cadc <tcp_abandon+0x198>)
 800cac0:	22d4      	movs	r2, #212	@ 0xd4
 800cac2:	4905      	ldr	r1, [pc, #20]	@ (800cad8 <tcp_abandon+0x194>)
 800cac4:	4806      	ldr	r0, [pc, #24]	@ (800cae0 <tcp_abandon+0x19c>)
 800cac6:	f005 faf1 	bl	80120ac <iprintf>
 800caca:	e7e7      	b.n	800ca9c <tcp_abandon+0x158>
 800cacc:	2400b954 	.word	0x2400b954
 800cad0:	2400b94f 	.word	0x2400b94f
 800cad4:	2400b95c 	.word	0x2400b95c
 800cad8:	08014148 	.word	0x08014148
 800cadc:	0801410c 	.word	0x0801410c
 800cae0:	08012fac 	.word	0x08012fac
 800cae4:	08014644 	.word	0x08014644
 800cae8:	2400b950 	.word	0x2400b950
 800caec:	08014628 	.word	0x08014628

0800caf0 <tcp_abort>:
  tcp_abandon(pcb, 1);
 800caf0:	2101      	movs	r1, #1
 800caf2:	f7ff bf27 	b.w	800c944 <tcp_abandon>
 800caf6:	bf00      	nop

0800caf8 <tcp_accept_null>:
{
 800caf8:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800cafa:	460c      	mov	r4, r1
 800cafc:	b131      	cbz	r1, 800cb0c <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 800cafe:	4620      	mov	r0, r4
 800cb00:	2101      	movs	r1, #1
 800cb02:	f7ff ff1f 	bl	800c944 <tcp_abandon>
}
 800cb06:	f06f 000c 	mvn.w	r0, #12
 800cb0a:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800cb0c:	4b06      	ldr	r3, [pc, #24]	@ (800cb28 <tcp_accept_null+0x30>)
 800cb0e:	f240 320f 	movw	r2, #783	@ 0x30f
 800cb12:	4906      	ldr	r1, [pc, #24]	@ (800cb2c <tcp_accept_null+0x34>)
 800cb14:	4806      	ldr	r0, [pc, #24]	@ (800cb30 <tcp_accept_null+0x38>)
 800cb16:	f005 fac9 	bl	80120ac <iprintf>
  tcp_abandon(pcb, 1);
 800cb1a:	4620      	mov	r0, r4
 800cb1c:	2101      	movs	r1, #1
 800cb1e:	f7ff ff11 	bl	800c944 <tcp_abandon>
}
 800cb22:	f06f 000c 	mvn.w	r0, #12
 800cb26:	bd10      	pop	{r4, pc}
 800cb28:	0801410c 	.word	0x0801410c
 800cb2c:	08014678 	.word	0x08014678
 800cb30:	08012fac 	.word	0x08012fac

0800cb34 <tcp_netif_ip_addr_changed_pcblist>:
{
 800cb34:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800cb36:	4605      	mov	r5, r0
{
 800cb38:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800cb3a:	b160      	cbz	r0, 800cb56 <tcp_netif_ip_addr_changed_pcblist+0x22>
  while (pcb != NULL) {
 800cb3c:	b154      	cbz	r4, 800cb54 <tcp_netif_ip_addr_changed_pcblist+0x20>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800cb3e:	6822      	ldr	r2, [r4, #0]
 800cb40:	4620      	mov	r0, r4
 800cb42:	682b      	ldr	r3, [r5, #0]
      struct tcp_pcb *next = pcb->next;
 800cb44:	68e4      	ldr	r4, [r4, #12]
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800cb46:	429a      	cmp	r2, r3
 800cb48:	d1f8      	bne.n	800cb3c <tcp_netif_ip_addr_changed_pcblist+0x8>
  tcp_abandon(pcb, 1);
 800cb4a:	2101      	movs	r1, #1
 800cb4c:	f7ff fefa 	bl	800c944 <tcp_abandon>
  while (pcb != NULL) {
 800cb50:	2c00      	cmp	r4, #0
 800cb52:	d1f4      	bne.n	800cb3e <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 800cb54:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800cb56:	4b04      	ldr	r3, [pc, #16]	@ (800cb68 <tcp_netif_ip_addr_changed_pcblist+0x34>)
 800cb58:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800cb5c:	4903      	ldr	r1, [pc, #12]	@ (800cb6c <tcp_netif_ip_addr_changed_pcblist+0x38>)
 800cb5e:	4804      	ldr	r0, [pc, #16]	@ (800cb70 <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 800cb60:	f005 faa4 	bl	80120ac <iprintf>
 800cb64:	e7ea      	b.n	800cb3c <tcp_netif_ip_addr_changed_pcblist+0x8>
 800cb66:	bf00      	nop
 800cb68:	0801410c 	.word	0x0801410c
 800cb6c:	08014698 	.word	0x08014698
 800cb70:	08012fac 	.word	0x08012fac

0800cb74 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cb74:	4b10      	ldr	r3, [pc, #64]	@ (800cbb8 <tcp_kill_state+0x44>)
 800cb76:	6819      	ldr	r1, [r3, #0]
 800cb78:	b1e9      	cbz	r1, 800cbb6 <tcp_kill_state+0x42>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cb7a:	4b10      	ldr	r3, [pc, #64]	@ (800cbbc <tcp_kill_state+0x48>)
  inactivity = 0;
 800cb7c:	f04f 0c00 	mov.w	ip, #0
 800cb80:	4602      	mov	r2, r0
  inactive = NULL;
 800cb82:	4660      	mov	r0, ip
{
 800cb84:	b410      	push	{r4}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cb86:	681c      	ldr	r4, [r3, #0]
 800cb88:	e001      	b.n	800cb8e <tcp_kill_state+0x1a>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cb8a:	68c9      	ldr	r1, [r1, #12]
 800cb8c:	b159      	cbz	r1, 800cba6 <tcp_kill_state+0x32>
    if (pcb->state == state) {
 800cb8e:	7d0b      	ldrb	r3, [r1, #20]
 800cb90:	4293      	cmp	r3, r2
 800cb92:	d1fa      	bne.n	800cb8a <tcp_kill_state+0x16>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cb94:	6a0b      	ldr	r3, [r1, #32]
 800cb96:	1ae3      	subs	r3, r4, r3
 800cb98:	459c      	cmp	ip, r3
 800cb9a:	d8f6      	bhi.n	800cb8a <tcp_kill_state+0x16>
 800cb9c:	4608      	mov	r0, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cb9e:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cba0:	469c      	mov	ip, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cba2:	2900      	cmp	r1, #0
 800cba4:	d1f3      	bne.n	800cb8e <tcp_kill_state+0x1a>
  if (inactive != NULL) {
 800cba6:	b118      	cbz	r0, 800cbb0 <tcp_kill_state+0x3c>
}
 800cba8:	f85d 4b04 	ldr.w	r4, [sp], #4
    tcp_abandon(inactive, 0);
 800cbac:	f7ff beca 	b.w	800c944 <tcp_abandon>
}
 800cbb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cbb4:	4770      	bx	lr
 800cbb6:	4770      	bx	lr
 800cbb8:	2400b954 	.word	0x2400b954
 800cbbc:	2400b960 	.word	0x2400b960

0800cbc0 <tcp_alloc>:
{
 800cbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbc2:	4606      	mov	r6, r0
  LWIP_ASSERT_CORE_LOCKED();
 800cbc4:	f7fb f8e4 	bl	8007d90 <sys_check_core_locking>
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cbc8:	2001      	movs	r0, #1
 800cbca:	f7fe f92d 	bl	800ae28 <memp_malloc>
  if (pcb == NULL) {
 800cbce:	4604      	mov	r4, r0
 800cbd0:	b318      	cbz	r0, 800cc1a <tcp_alloc+0x5a>
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800cbd2:	229c      	movs	r2, #156	@ 0x9c
 800cbd4:	2100      	movs	r1, #0
 800cbd6:	4620      	mov	r0, r4
 800cbd8:	f005 facd 	bl	8012176 <memset>
    pcb->tmr = tcp_ticks;
 800cbdc:	4b42      	ldr	r3, [pc, #264]	@ (800cce8 <tcp_alloc+0x128>)
    pcb->last_timer = tcp_timer_ctr;
 800cbde:	4943      	ldr	r1, [pc, #268]	@ (800ccec <tcp_alloc+0x12c>)
    pcb->snd_buf = TCP_SND_BUF;
 800cbe0:	f241 60d0 	movw	r0, #5840	@ 0x16d0
    pcb->tmr = tcp_ticks;
 800cbe4:	681a      	ldr	r2, [r3, #0]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800cbe6:	4b42      	ldr	r3, [pc, #264]	@ (800ccf0 <tcp_alloc+0x130>)
    pcb->last_timer = tcp_timer_ctr;
 800cbe8:	7809      	ldrb	r1, [r1, #0]
    pcb->tmr = tcp_ticks;
 800cbea:	6222      	str	r2, [r4, #32]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800cbec:	62a3      	str	r3, [r4, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800cbee:	23ff      	movs	r3, #255	@ 0xff
    pcb->cwnd = 1;
 800cbf0:	4a40      	ldr	r2, [pc, #256]	@ (800ccf4 <tcp_alloc+0x134>)
    pcb->snd_buf = TCP_SND_BUF;
 800cbf2:	f8a4 0064 	strh.w	r0, [r4, #100]	@ 0x64
    pcb->last_timer = tcp_timer_ctr;
 800cbf6:	77a1      	strb	r1, [r4, #30]
    pcb->recv = tcp_recv_null;
 800cbf8:	483f      	ldr	r0, [pc, #252]	@ (800ccf8 <tcp_alloc+0x138>)
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800cbfa:	4940      	ldr	r1, [pc, #256]	@ (800ccfc <tcp_alloc+0x13c>)
    pcb->cwnd = 1;
 800cbfc:	64a2      	str	r2, [r4, #72]	@ 0x48
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800cbfe:	f04f 1206 	mov.w	r2, #393222	@ 0x60006
    pcb->ttl = TCP_TTL;
 800cc02:	72e3      	strb	r3, [r4, #11]
    pcb->rtime = -1;
 800cc04:	4b3e      	ldr	r3, [pc, #248]	@ (800cd00 <tcp_alloc+0x140>)
    pcb->prio = prio;
 800cc06:	7566      	strb	r6, [r4, #21]
    pcb->recv = tcp_recv_null;
 800cc08:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800cc0c:	f8c4 1094 	str.w	r1, [r4, #148]	@ 0x94
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800cc10:	f8c4 203e 	str.w	r2, [r4, #62]	@ 0x3e
    pcb->rtime = -1;
 800cc14:	6323      	str	r3, [r4, #48]	@ 0x30
}
 800cc16:	4620      	mov	r0, r4
 800cc18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800cc1a:	4f3a      	ldr	r7, [pc, #232]	@ (800cd04 <tcp_alloc+0x144>)
 800cc1c:	683d      	ldr	r5, [r7, #0]
  while (pcb != NULL) {
 800cc1e:	b15d      	cbz	r5, 800cc38 <tcp_alloc+0x78>
    struct tcp_pcb *next = pcb->next;
 800cc20:	4628      	mov	r0, r5
 800cc22:	68ed      	ldr	r5, [r5, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 800cc24:	8b43      	ldrh	r3, [r0, #26]
 800cc26:	071a      	lsls	r2, r3, #28
 800cc28:	d5f9      	bpl.n	800cc1e <tcp_alloc+0x5e>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800cc2a:	f023 0308 	bic.w	r3, r3, #8
 800cc2e:	8343      	strh	r3, [r0, #26]
      tcp_close_shutdown_fin(pcb);
 800cc30:	f7fe ffd6 	bl	800bbe0 <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 800cc34:	2d00      	cmp	r5, #0
 800cc36:	d1f3      	bne.n	800cc20 <tcp_alloc+0x60>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800cc38:	4b33      	ldr	r3, [pc, #204]	@ (800cd08 <tcp_alloc+0x148>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	b183      	cbz	r3, 800cc60 <tcp_alloc+0xa0>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cc3e:	4a2a      	ldr	r2, [pc, #168]	@ (800cce8 <tcp_alloc+0x128>)
  inactivity = 0;
 800cc40:	2100      	movs	r1, #0
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cc42:	6810      	ldr	r0, [r2, #0]
 800cc44:	6a1a      	ldr	r2, [r3, #32]
 800cc46:	1a82      	subs	r2, r0, r2
 800cc48:	428a      	cmp	r2, r1
 800cc4a:	d301      	bcc.n	800cc50 <tcp_alloc+0x90>
 800cc4c:	461c      	mov	r4, r3
 800cc4e:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800cc50:	68db      	ldr	r3, [r3, #12]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d1f6      	bne.n	800cc44 <tcp_alloc+0x84>
  if (inactive != NULL) {
 800cc56:	b11c      	cbz	r4, 800cc60 <tcp_alloc+0xa0>
  tcp_abandon(pcb, 1);
 800cc58:	2101      	movs	r1, #1
 800cc5a:	4620      	mov	r0, r4
 800cc5c:	f7ff fe72 	bl	800c944 <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cc60:	2001      	movs	r0, #1
 800cc62:	f7fe f8e1 	bl	800ae28 <memp_malloc>
    if (pcb == NULL) {
 800cc66:	4604      	mov	r4, r0
 800cc68:	2800      	cmp	r0, #0
 800cc6a:	d1b2      	bne.n	800cbd2 <tcp_alloc+0x12>
      tcp_kill_state(LAST_ACK);
 800cc6c:	2009      	movs	r0, #9
 800cc6e:	f7ff ff81 	bl	800cb74 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cc72:	2001      	movs	r0, #1
 800cc74:	f7fe f8d8 	bl	800ae28 <memp_malloc>
      if (pcb == NULL) {
 800cc78:	4604      	mov	r4, r0
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	d1a9      	bne.n	800cbd2 <tcp_alloc+0x12>
        tcp_kill_state(CLOSING);
 800cc7e:	2008      	movs	r0, #8
 800cc80:	f7ff ff78 	bl	800cb74 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cc84:	2001      	movs	r0, #1
 800cc86:	f7fe f8cf 	bl	800ae28 <memp_malloc>
        if (pcb == NULL) {
 800cc8a:	4604      	mov	r4, r0
 800cc8c:	2800      	cmp	r0, #0
 800cc8e:	d1a0      	bne.n	800cbd2 <tcp_alloc+0x12>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800cc90:	0633      	lsls	r3, r6, #24
 800cc92:	d426      	bmi.n	800cce2 <tcp_alloc+0x122>
  if (mprio == 0) {
 800cc94:	b1ee      	cbz	r6, 800ccd2 <tcp_alloc+0x112>
 800cc96:	4633      	mov	r3, r6
  mprio--;
 800cc98:	1e5a      	subs	r2, r3, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cc9a:	683b      	ldr	r3, [r7, #0]
  mprio--;
 800cc9c:	b2d2      	uxtb	r2, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cc9e:	b1c3      	cbz	r3, 800ccd2 <tcp_alloc+0x112>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800cca0:	4911      	ldr	r1, [pc, #68]	@ (800cce8 <tcp_alloc+0x128>)
  inactivity = 0;
 800cca2:	2500      	movs	r5, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800cca4:	680f      	ldr	r7, [r1, #0]
 800cca6:	e005      	b.n	800ccb4 <tcp_alloc+0xf4>
 800cca8:	6a18      	ldr	r0, [r3, #32]
      inactivity = tcp_ticks - pcb->tmr;
 800ccaa:	1a3d      	subs	r5, r7, r0
    if ((pcb->prio < mprio) ||
 800ccac:	460a      	mov	r2, r1
      inactivity = tcp_ticks - pcb->tmr;
 800ccae:	461c      	mov	r4, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ccb0:	68db      	ldr	r3, [r3, #12]
 800ccb2:	b14b      	cbz	r3, 800ccc8 <tcp_alloc+0x108>
    if ((pcb->prio < mprio) ||
 800ccb4:	7d59      	ldrb	r1, [r3, #21]
 800ccb6:	428a      	cmp	r2, r1
 800ccb8:	d8f6      	bhi.n	800cca8 <tcp_alloc+0xe8>
 800ccba:	d1f9      	bne.n	800ccb0 <tcp_alloc+0xf0>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ccbc:	6a18      	ldr	r0, [r3, #32]
 800ccbe:	eba7 0c00 	sub.w	ip, r7, r0
 800ccc2:	45ac      	cmp	ip, r5
 800ccc4:	d3f4      	bcc.n	800ccb0 <tcp_alloc+0xf0>
 800ccc6:	e7f0      	b.n	800ccaa <tcp_alloc+0xea>
  if (inactive != NULL) {
 800ccc8:	b11c      	cbz	r4, 800ccd2 <tcp_alloc+0x112>
  tcp_abandon(pcb, 1);
 800ccca:	2101      	movs	r1, #1
 800cccc:	4620      	mov	r0, r4
 800ccce:	f7ff fe39 	bl	800c944 <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ccd2:	2001      	movs	r0, #1
 800ccd4:	f7fe f8a8 	bl	800ae28 <memp_malloc>
  if (pcb != NULL) {
 800ccd8:	4604      	mov	r4, r0
 800ccda:	2800      	cmp	r0, #0
 800ccdc:	f47f af79 	bne.w	800cbd2 <tcp_alloc+0x12>
 800cce0:	e799      	b.n	800cc16 <tcp_alloc+0x56>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800cce2:	237f      	movs	r3, #127	@ 0x7f
 800cce4:	e7d8      	b.n	800cc98 <tcp_alloc+0xd8>
 800cce6:	bf00      	nop
 800cce8:	2400b960 	.word	0x2400b960
 800ccec:	2400b94d 	.word	0x2400b94d
 800ccf0:	16d016d0 	.word	0x16d016d0
 800ccf4:	16d00001 	.word	0x16d00001
 800ccf8:	0800cef5 	.word	0x0800cef5
 800ccfc:	006ddd00 	.word	0x006ddd00
 800cd00:	0218ffff 	.word	0x0218ffff
 800cd04:	2400b954 	.word	0x2400b954
 800cd08:	2400b950 	.word	0x2400b950

0800cd0c <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 800cd0c:	2040      	movs	r0, #64	@ 0x40
 800cd0e:	f7ff bf57 	b.w	800cbc0 <tcp_alloc>
 800cd12:	bf00      	nop

0800cd14 <tcp_close_shutdown>:
{
 800cd14:	b530      	push	{r4, r5, lr}
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800cd16:	4604      	mov	r4, r0
{
 800cd18:	b085      	sub	sp, #20
 800cd1a:	460d      	mov	r5, r1
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	f000 808a 	beq.w	800ce36 <tcp_close_shutdown+0x122>
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800cd22:	7d23      	ldrb	r3, [r4, #20]
 800cd24:	b11d      	cbz	r5, 800cd2e <tcp_close_shutdown+0x1a>
 800cd26:	2b04      	cmp	r3, #4
 800cd28:	d01e      	beq.n	800cd68 <tcp_close_shutdown+0x54>
 800cd2a:	2b07      	cmp	r3, #7
 800cd2c:	d01c      	beq.n	800cd68 <tcp_close_shutdown+0x54>
  switch (pcb->state) {
 800cd2e:	2b01      	cmp	r3, #1
 800cd30:	d03a      	beq.n	800cda8 <tcp_close_shutdown+0x94>
 800cd32:	2b02      	cmp	r3, #2
 800cd34:	d007      	beq.n	800cd46 <tcp_close_shutdown+0x32>
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d055      	beq.n	800cde6 <tcp_close_shutdown+0xd2>
      return tcp_close_shutdown_fin(pcb);
 800cd3a:	4620      	mov	r0, r4
}
 800cd3c:	b005      	add	sp, #20
 800cd3e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 800cd42:	f7fe bf4d 	b.w	800bbe0 <tcp_close_shutdown_fin>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cd46:	4621      	mov	r1, r4
 800cd48:	484d      	ldr	r0, [pc, #308]	@ (800ce80 <tcp_close_shutdown+0x16c>)
 800cd4a:	f7ff fd8b 	bl	800c864 <tcp_pcb_remove>
 800cd4e:	2101      	movs	r1, #1
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cd50:	7d23      	ldrb	r3, [r4, #20]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cd52:	4a4c      	ldr	r2, [pc, #304]	@ (800ce84 <tcp_close_shutdown+0x170>)
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cd54:	428b      	cmp	r3, r1
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cd56:	7011      	strb	r1, [r2, #0]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cd58:	d066      	beq.n	800ce28 <tcp_close_shutdown+0x114>
  memp_free(MEMP_TCP_PCB, pcb);
 800cd5a:	4621      	mov	r1, r4
 800cd5c:	2001      	movs	r0, #1
 800cd5e:	f7fe f8a9 	bl	800aeb4 <memp_free>
}
 800cd62:	2000      	movs	r0, #0
 800cd64:	b005      	add	sp, #20
 800cd66:	bd30      	pop	{r4, r5, pc}
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800cd68:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
 800cd6a:	2a00      	cmp	r2, #0
 800cd6c:	d048      	beq.n	800ce00 <tcp_close_shutdown+0xec>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800cd6e:	8b63      	ldrh	r3, [r4, #26]
 800cd70:	06db      	lsls	r3, r3, #27
 800cd72:	d570      	bpl.n	800ce56 <tcp_close_shutdown+0x142>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800cd74:	8b21      	ldrh	r1, [r4, #24]
 800cd76:	1d20      	adds	r0, r4, #4
 800cd78:	8ae2      	ldrh	r2, [r4, #22]
 800cd7a:	4623      	mov	r3, r4
 800cd7c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800cd80:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800cd82:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800cd84:	9000      	str	r0, [sp, #0]
 800cd86:	4620      	mov	r0, r4
 800cd88:	f002 fcde 	bl	800f748 <tcp_rst>
      tcp_pcb_purge(pcb);
 800cd8c:	4620      	mov	r0, r4
 800cd8e:	f7ff fa77 	bl	800c280 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800cd92:	4a3b      	ldr	r2, [pc, #236]	@ (800ce80 <tcp_close_shutdown+0x16c>)
 800cd94:	6813      	ldr	r3, [r2, #0]
 800cd96:	42a3      	cmp	r3, r4
 800cd98:	d038      	beq.n	800ce0c <tcp_close_shutdown+0xf8>
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d038      	beq.n	800ce10 <tcp_close_shutdown+0xfc>
 800cd9e:	68da      	ldr	r2, [r3, #12]
 800cda0:	42a2      	cmp	r2, r4
 800cda2:	d055      	beq.n	800ce50 <tcp_close_shutdown+0x13c>
 800cda4:	4613      	mov	r3, r2
 800cda6:	e7f8      	b.n	800cd9a <tcp_close_shutdown+0x86>
 800cda8:	4937      	ldr	r1, [pc, #220]	@ (800ce88 <tcp_close_shutdown+0x174>)
      pcb->listener = NULL;
 800cdaa:	2000      	movs	r0, #0
 800cdac:	f101 050c 	add.w	r5, r1, #12
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800cdb0:	f851 3f04 	ldr.w	r3, [r1, #4]!
 800cdb4:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cdb6:	b133      	cbz	r3, 800cdc6 <tcp_close_shutdown+0xb2>
    if (pcb->listener == lpcb) {
 800cdb8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800cdba:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 800cdbc:	bf08      	it	eq
 800cdbe:	67d8      	streq	r0, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cdc0:	68db      	ldr	r3, [r3, #12]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d1f8      	bne.n	800cdb8 <tcp_close_shutdown+0xa4>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800cdc6:	428d      	cmp	r5, r1
 800cdc8:	d1f2      	bne.n	800cdb0 <tcp_close_shutdown+0x9c>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800cdca:	4621      	mov	r1, r4
 800cdcc:	482f      	ldr	r0, [pc, #188]	@ (800ce8c <tcp_close_shutdown+0x178>)
 800cdce:	f7ff fd49 	bl	800c864 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800cdd2:	7d23      	ldrb	r3, [r4, #20]
 800cdd4:	2b01      	cmp	r3, #1
 800cdd6:	d049      	beq.n	800ce6c <tcp_close_shutdown+0x158>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800cdd8:	4621      	mov	r1, r4
 800cdda:	2002      	movs	r0, #2
 800cddc:	f7fe f86a 	bl	800aeb4 <memp_free>
}
 800cde0:	2000      	movs	r0, #0
 800cde2:	b005      	add	sp, #20
 800cde4:	bd30      	pop	{r4, r5, pc}
      if (pcb->local_port != 0) {
 800cde6:	8ae3      	ldrh	r3, [r4, #22]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d0b6      	beq.n	800cd5a <tcp_close_shutdown+0x46>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cdec:	4a28      	ldr	r2, [pc, #160]	@ (800ce90 <tcp_close_shutdown+0x17c>)
 800cdee:	6813      	ldr	r3, [r2, #0]
 800cdf0:	42a3      	cmp	r3, r4
 800cdf2:	d042      	beq.n	800ce7a <tcp_close_shutdown+0x166>
 800cdf4:	b34b      	cbz	r3, 800ce4a <tcp_close_shutdown+0x136>
 800cdf6:	68da      	ldr	r2, [r3, #12]
 800cdf8:	42a2      	cmp	r2, r4
 800cdfa:	d024      	beq.n	800ce46 <tcp_close_shutdown+0x132>
 800cdfc:	4613      	mov	r3, r2
 800cdfe:	e7f9      	b.n	800cdf4 <tcp_close_shutdown+0xe0>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800ce00:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 800ce02:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800ce06:	4291      	cmp	r1, r2
 800ce08:	d095      	beq.n	800cd36 <tcp_close_shutdown+0x22>
 800ce0a:	e7b0      	b.n	800cd6e <tcp_close_shutdown+0x5a>
      TCP_RMV_ACTIVE(pcb);
 800ce0c:	68e3      	ldr	r3, [r4, #12]
 800ce0e:	6013      	str	r3, [r2, #0]
      if (tcp_input_pcb == pcb) {
 800ce10:	4b20      	ldr	r3, [pc, #128]	@ (800ce94 <tcp_close_shutdown+0x180>)
      TCP_RMV_ACTIVE(pcb);
 800ce12:	2000      	movs	r0, #0
 800ce14:	4a1b      	ldr	r2, [pc, #108]	@ (800ce84 <tcp_close_shutdown+0x170>)
 800ce16:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 800ce18:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 800ce1a:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 800ce1c:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 800ce1e:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 800ce20:	d021      	beq.n	800ce66 <tcp_close_shutdown+0x152>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800ce22:	7d23      	ldrb	r3, [r4, #20]
 800ce24:	2b01      	cmp	r3, #1
 800ce26:	d198      	bne.n	800cd5a <tcp_close_shutdown+0x46>
 800ce28:	4b1b      	ldr	r3, [pc, #108]	@ (800ce98 <tcp_close_shutdown+0x184>)
 800ce2a:	22d4      	movs	r2, #212	@ 0xd4
 800ce2c:	491b      	ldr	r1, [pc, #108]	@ (800ce9c <tcp_close_shutdown+0x188>)
 800ce2e:	481c      	ldr	r0, [pc, #112]	@ (800cea0 <tcp_close_shutdown+0x18c>)
 800ce30:	f005 f93c 	bl	80120ac <iprintf>
 800ce34:	e791      	b.n	800cd5a <tcp_close_shutdown+0x46>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800ce36:	4b18      	ldr	r3, [pc, #96]	@ (800ce98 <tcp_close_shutdown+0x184>)
 800ce38:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800ce3c:	4919      	ldr	r1, [pc, #100]	@ (800cea4 <tcp_close_shutdown+0x190>)
 800ce3e:	4818      	ldr	r0, [pc, #96]	@ (800cea0 <tcp_close_shutdown+0x18c>)
 800ce40:	f005 f934 	bl	80120ac <iprintf>
 800ce44:	e76d      	b.n	800cd22 <tcp_close_shutdown+0xe>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800ce46:	68e2      	ldr	r2, [r4, #12]
 800ce48:	60da      	str	r2, [r3, #12]
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	60e3      	str	r3, [r4, #12]
      tcp_free(pcb);
 800ce4e:	e784      	b.n	800cd5a <tcp_close_shutdown+0x46>
      TCP_RMV_ACTIVE(pcb);
 800ce50:	68e2      	ldr	r2, [r4, #12]
 800ce52:	60da      	str	r2, [r3, #12]
 800ce54:	e7dc      	b.n	800ce10 <tcp_close_shutdown+0xfc>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800ce56:	4b10      	ldr	r3, [pc, #64]	@ (800ce98 <tcp_close_shutdown+0x184>)
 800ce58:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800ce5c:	4912      	ldr	r1, [pc, #72]	@ (800cea8 <tcp_close_shutdown+0x194>)
 800ce5e:	4810      	ldr	r0, [pc, #64]	@ (800cea0 <tcp_close_shutdown+0x18c>)
 800ce60:	f005 f924 	bl	80120ac <iprintf>
 800ce64:	e786      	b.n	800cd74 <tcp_close_shutdown+0x60>
        tcp_trigger_input_pcb_close();
 800ce66:	f001 fd73 	bl	800e950 <tcp_trigger_input_pcb_close>
 800ce6a:	e77a      	b.n	800cd62 <tcp_close_shutdown+0x4e>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800ce6c:	4b0a      	ldr	r3, [pc, #40]	@ (800ce98 <tcp_close_shutdown+0x184>)
 800ce6e:	22df      	movs	r2, #223	@ 0xdf
 800ce70:	490e      	ldr	r1, [pc, #56]	@ (800ceac <tcp_close_shutdown+0x198>)
 800ce72:	480b      	ldr	r0, [pc, #44]	@ (800cea0 <tcp_close_shutdown+0x18c>)
 800ce74:	f005 f91a 	bl	80120ac <iprintf>
 800ce78:	e7ae      	b.n	800cdd8 <tcp_close_shutdown+0xc4>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800ce7a:	68e3      	ldr	r3, [r4, #12]
 800ce7c:	6013      	str	r3, [r2, #0]
 800ce7e:	e7e4      	b.n	800ce4a <tcp_close_shutdown+0x136>
 800ce80:	2400b954 	.word	0x2400b954
 800ce84:	2400b94f 	.word	0x2400b94f
 800ce88:	080147c4 	.word	0x080147c4
 800ce8c:	2400b958 	.word	0x2400b958
 800ce90:	2400b95c 	.word	0x2400b95c
 800ce94:	2400b964 	.word	0x2400b964
 800ce98:	0801410c 	.word	0x0801410c
 800ce9c:	08014148 	.word	0x08014148
 800cea0:	08012fac 	.word	0x08012fac
 800cea4:	080146cc 	.word	0x080146cc
 800cea8:	080146ec 	.word	0x080146ec
 800ceac:	08014708 	.word	0x08014708

0800ceb0 <tcp_close>:
{
 800ceb0:	b510      	push	{r4, lr}
 800ceb2:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800ceb4:	f7fa ff6c 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800ceb8:	b164      	cbz	r4, 800ced4 <tcp_close+0x24>
  if (pcb->state != LISTEN) {
 800ceba:	7d23      	ldrb	r3, [r4, #20]
 800cebc:	2b01      	cmp	r3, #1
 800cebe:	d003      	beq.n	800cec8 <tcp_close+0x18>
    tcp_set_flags(pcb, TF_RXCLOSED);
 800cec0:	8b63      	ldrh	r3, [r4, #26]
 800cec2:	f043 0310 	orr.w	r3, r3, #16
 800cec6:	8363      	strh	r3, [r4, #26]
  return tcp_close_shutdown(pcb, 1);
 800cec8:	4620      	mov	r0, r4
 800ceca:	2101      	movs	r1, #1
}
 800cecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return tcp_close_shutdown(pcb, 1);
 800ced0:	f7ff bf20 	b.w	800cd14 <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800ced4:	4b04      	ldr	r3, [pc, #16]	@ (800cee8 <tcp_close+0x38>)
 800ced6:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800ceda:	4904      	ldr	r1, [pc, #16]	@ (800ceec <tcp_close+0x3c>)
 800cedc:	4804      	ldr	r0, [pc, #16]	@ (800cef0 <tcp_close+0x40>)
 800cede:	f005 f8e5 	bl	80120ac <iprintf>
}
 800cee2:	f06f 000f 	mvn.w	r0, #15
 800cee6:	bd10      	pop	{r4, pc}
 800cee8:	0801410c 	.word	0x0801410c
 800ceec:	08014724 	.word	0x08014724
 800cef0:	08012fac 	.word	0x08012fac

0800cef4 <tcp_recv_null>:
{
 800cef4:	b510      	push	{r4, lr}
 800cef6:	b082      	sub	sp, #8
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800cef8:	b1f1      	cbz	r1, 800cf38 <tcp_recv_null+0x44>
  if (p != NULL) {
 800cefa:	4614      	mov	r4, r2
 800cefc:	4608      	mov	r0, r1
 800cefe:	b142      	cbz	r2, 800cf12 <tcp_recv_null+0x1e>
    tcp_recved(pcb, p->tot_len);
 800cf00:	8911      	ldrh	r1, [r2, #8]
 800cf02:	f7fe fffb 	bl	800befc <tcp_recved>
    pbuf_free(p);
 800cf06:	4620      	mov	r0, r4
 800cf08:	f7fe fae0 	bl	800b4cc <pbuf_free>
  return ERR_OK;
 800cf0c:	2000      	movs	r0, #0
}
 800cf0e:	b002      	add	sp, #8
 800cf10:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d1fa      	bne.n	800cf0c <tcp_recv_null+0x18>
 800cf16:	9101      	str	r1, [sp, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800cf18:	f7fa ff3a 	bl	8007d90 <sys_check_core_locking>
  if (pcb->state != LISTEN) {
 800cf1c:	9801      	ldr	r0, [sp, #4]
 800cf1e:	7d03      	ldrb	r3, [r0, #20]
 800cf20:	2b01      	cmp	r3, #1
 800cf22:	d003      	beq.n	800cf2c <tcp_recv_null+0x38>
    tcp_set_flags(pcb, TF_RXCLOSED);
 800cf24:	8b43      	ldrh	r3, [r0, #26]
 800cf26:	f043 0310 	orr.w	r3, r3, #16
 800cf2a:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 800cf2c:	2101      	movs	r1, #1
}
 800cf2e:	b002      	add	sp, #8
 800cf30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return tcp_close_shutdown(pcb, 1);
 800cf34:	f7ff beee 	b.w	800cd14 <tcp_close_shutdown>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800cf38:	4b04      	ldr	r3, [pc, #16]	@ (800cf4c <tcp_recv_null+0x58>)
 800cf3a:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800cf3e:	4904      	ldr	r1, [pc, #16]	@ (800cf50 <tcp_recv_null+0x5c>)
 800cf40:	4804      	ldr	r0, [pc, #16]	@ (800cf54 <tcp_recv_null+0x60>)
 800cf42:	f005 f8b3 	bl	80120ac <iprintf>
 800cf46:	f06f 000f 	mvn.w	r0, #15
 800cf4a:	e7e0      	b.n	800cf0e <tcp_recv_null+0x1a>
 800cf4c:	0801410c 	.word	0x0801410c
 800cf50:	0801473c 	.word	0x0801473c
 800cf54:	08012fac 	.word	0x08012fac

0800cf58 <tcp_process_refused_data>:
{
 800cf58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800cf5a:	b380      	cbz	r0, 800cfbe <tcp_process_refused_data+0x66>
    u8_t refused_flags = pcb->refused_data->flags;
 800cf5c:	6f85      	ldr	r5, [r0, #120]	@ 0x78
    pcb->refused_data = NULL;
 800cf5e:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800cf60:	f8d0 6084 	ldr.w	r6, [r0, #132]	@ 0x84
 800cf64:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 800cf66:	7b6f      	ldrb	r7, [r5, #13]
    pcb->refused_data = NULL;
 800cf68:	6783      	str	r3, [r0, #120]	@ 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800cf6a:	b156      	cbz	r6, 800cf82 <tcp_process_refused_data+0x2a>
 800cf6c:	4601      	mov	r1, r0
 800cf6e:	462a      	mov	r2, r5
 800cf70:	6900      	ldr	r0, [r0, #16]
 800cf72:	47b0      	blx	r6
    if (err == ERR_OK) {
 800cf74:	b158      	cbz	r0, 800cf8e <tcp_process_refused_data+0x36>
    } else if (err == ERR_ABRT) {
 800cf76:	300d      	adds	r0, #13
 800cf78:	d01e      	beq.n	800cfb8 <tcp_process_refused_data+0x60>
      return ERR_INPROGRESS;
 800cf7a:	f06f 0004 	mvn.w	r0, #4
      pcb->refused_data = refused_data;
 800cf7e:	67a5      	str	r5, [r4, #120]	@ 0x78
}
 800cf80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_recved(pcb, p->tot_len);
 800cf82:	8929      	ldrh	r1, [r5, #8]
 800cf84:	f7fe ffba 	bl	800befc <tcp_recved>
    pbuf_free(p);
 800cf88:	4628      	mov	r0, r5
 800cf8a:	f7fe fa9f 	bl	800b4cc <pbuf_free>
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800cf8e:	06bb      	lsls	r3, r7, #26
 800cf90:	d510      	bpl.n	800cfb4 <tcp_process_refused_data+0x5c>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800cf92:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800cf94:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800cf98:	4293      	cmp	r3, r2
 800cf9a:	d001      	beq.n	800cfa0 <tcp_process_refused_data+0x48>
          pcb->rcv_wnd++;
 800cf9c:	3301      	adds	r3, #1
 800cf9e:	8523      	strh	r3, [r4, #40]	@ 0x28
        TCP_EVENT_CLOSED(pcb, err);
 800cfa0:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
 800cfa4:	b135      	cbz	r5, 800cfb4 <tcp_process_refused_data+0x5c>
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	4621      	mov	r1, r4
 800cfaa:	6920      	ldr	r0, [r4, #16]
 800cfac:	461a      	mov	r2, r3
 800cfae:	47a8      	blx	r5
        if (err == ERR_ABRT) {
 800cfb0:	300d      	adds	r0, #13
 800cfb2:	d001      	beq.n	800cfb8 <tcp_process_refused_data+0x60>
  return ERR_OK;
 800cfb4:	2000      	movs	r0, #0
}
 800cfb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          return ERR_ABRT;
 800cfb8:	f06f 000c 	mvn.w	r0, #12
}
 800cfbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800cfbe:	4b05      	ldr	r3, [pc, #20]	@ (800cfd4 <tcp_process_refused_data+0x7c>)
 800cfc0:	f240 6209 	movw	r2, #1545	@ 0x609
 800cfc4:	4904      	ldr	r1, [pc, #16]	@ (800cfd8 <tcp_process_refused_data+0x80>)
 800cfc6:	4805      	ldr	r0, [pc, #20]	@ (800cfdc <tcp_process_refused_data+0x84>)
 800cfc8:	f005 f870 	bl	80120ac <iprintf>
 800cfcc:	f06f 000f 	mvn.w	r0, #15
}
 800cfd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfd2:	bf00      	nop
 800cfd4:	0801410c 	.word	0x0801410c
 800cfd8:	08014758 	.word	0x08014758
 800cfdc:	08012fac 	.word	0x08012fac

0800cfe0 <tcp_fasttmr>:
{
 800cfe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ++tcp_timer_ctr;
 800cfe4:	4d1c      	ldr	r5, [pc, #112]	@ (800d058 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 800cfe6:	2700      	movs	r7, #0
 800cfe8:	f8df 8074 	ldr.w	r8, [pc, #116]	@ 800d060 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 800cfec:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 800cfee:	4e1b      	ldr	r6, [pc, #108]	@ (800d05c <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 800cff0:	3301      	adds	r3, #1
 800cff2:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 800cff4:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 800cff8:	b1b4      	cbz	r4, 800d028 <tcp_fasttmr+0x48>
    if (pcb->last_timer != tcp_timer_ctr) {
 800cffa:	7fa3      	ldrb	r3, [r4, #30]
 800cffc:	782a      	ldrb	r2, [r5, #0]
 800cffe:	4293      	cmp	r3, r2
 800d000:	d014      	beq.n	800d02c <tcp_fasttmr+0x4c>
      if (pcb->flags & TF_ACK_DELAY) {
 800d002:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 800d004:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 800d006:	07d9      	lsls	r1, r3, #31
 800d008:	d419      	bmi.n	800d03e <tcp_fasttmr+0x5e>
      if (pcb->flags & TF_CLOSEPEND) {
 800d00a:	071a      	lsls	r2, r3, #28
 800d00c:	d410      	bmi.n	800d030 <tcp_fasttmr+0x50>
      if (pcb->refused_data != NULL) {
 800d00e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
        tcp_process_refused_data(pcb);
 800d010:	4620      	mov	r0, r4
      next = pcb->next;
 800d012:	68e4      	ldr	r4, [r4, #12]
      if (pcb->refused_data != NULL) {
 800d014:	2b00      	cmp	r3, #0
 800d016:	d0ef      	beq.n	800cff8 <tcp_fasttmr+0x18>
        tcp_active_pcbs_changed = 0;
 800d018:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 800d01a:	f7ff ff9d 	bl	800cf58 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800d01e:	7833      	ldrb	r3, [r6, #0]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d1e7      	bne.n	800cff4 <tcp_fasttmr+0x14>
  while (pcb != NULL) {
 800d024:	2c00      	cmp	r4, #0
 800d026:	d1e8      	bne.n	800cffa <tcp_fasttmr+0x1a>
}
 800d028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pcb = pcb->next;
 800d02c:	68e4      	ldr	r4, [r4, #12]
 800d02e:	e7e3      	b.n	800cff8 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d030:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 800d034:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d036:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 800d038:	f7fe fdd2 	bl	800bbe0 <tcp_close_shutdown_fin>
 800d03c:	e7e7      	b.n	800d00e <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 800d03e:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 800d042:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 800d044:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 800d046:	f002 fbf9 	bl	800f83c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800d04a:	8b63      	ldrh	r3, [r4, #26]
 800d04c:	f023 0303 	bic.w	r3, r3, #3
 800d050:	b29b      	uxth	r3, r3
 800d052:	8363      	strh	r3, [r4, #26]
 800d054:	e7d9      	b.n	800d00a <tcp_fasttmr+0x2a>
 800d056:	bf00      	nop
 800d058:	2400b94d 	.word	0x2400b94d
 800d05c:	2400b94f 	.word	0x2400b94f
 800d060:	2400b954 	.word	0x2400b954

0800d064 <tcp_tmr>:
{
 800d064:	b508      	push	{r3, lr}
  tcp_fasttmr();
 800d066:	f7ff ffbb 	bl	800cfe0 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 800d06a:	4a06      	ldr	r2, [pc, #24]	@ (800d084 <tcp_tmr+0x20>)
 800d06c:	7813      	ldrb	r3, [r2, #0]
 800d06e:	3301      	adds	r3, #1
 800d070:	b2db      	uxtb	r3, r3
 800d072:	7013      	strb	r3, [r2, #0]
 800d074:	07db      	lsls	r3, r3, #31
 800d076:	d400      	bmi.n	800d07a <tcp_tmr+0x16>
}
 800d078:	bd08      	pop	{r3, pc}
 800d07a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 800d07e:	f7ff b951 	b.w	800c324 <tcp_slowtmr>
 800d082:	bf00      	nop
 800d084:	2400b94e 	.word	0x2400b94e

0800d088 <tcp_next_iss>:
{
 800d088:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800d08a:	b130      	cbz	r0, 800d09a <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 800d08c:	4b07      	ldr	r3, [pc, #28]	@ (800d0ac <tcp_next_iss+0x24>)
 800d08e:	4a08      	ldr	r2, [pc, #32]	@ (800d0b0 <tcp_next_iss+0x28>)
 800d090:	6818      	ldr	r0, [r3, #0]
 800d092:	6812      	ldr	r2, [r2, #0]
 800d094:	4410      	add	r0, r2
 800d096:	6018      	str	r0, [r3, #0]
}
 800d098:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800d09a:	4b06      	ldr	r3, [pc, #24]	@ (800d0b4 <tcp_next_iss+0x2c>)
 800d09c:	f640 02af 	movw	r2, #2223	@ 0x8af
 800d0a0:	4905      	ldr	r1, [pc, #20]	@ (800d0b8 <tcp_next_iss+0x30>)
 800d0a2:	4806      	ldr	r0, [pc, #24]	@ (800d0bc <tcp_next_iss+0x34>)
 800d0a4:	f005 f802 	bl	80120ac <iprintf>
 800d0a8:	e7f0      	b.n	800d08c <tcp_next_iss+0x4>
 800d0aa:	bf00      	nop
 800d0ac:	2400002c 	.word	0x2400002c
 800d0b0:	2400b960 	.word	0x2400b960
 800d0b4:	0801410c 	.word	0x0801410c
 800d0b8:	08014780 	.word	0x08014780
 800d0bc:	08012fac 	.word	0x08012fac

0800d0c0 <tcp_eff_send_mss_netif>:
{
 800d0c0:	b538      	push	{r3, r4, r5, lr}
 800d0c2:	4605      	mov	r5, r0
 800d0c4:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800d0c6:	b162      	cbz	r2, 800d0e2 <tcp_eff_send_mss_netif+0x22>
    if (outif == NULL) {
 800d0c8:	b14c      	cbz	r4, 800d0de <tcp_eff_send_mss_netif+0x1e>
    mtu = outif->mtu;
 800d0ca:	8ca3      	ldrh	r3, [r4, #36]	@ 0x24
  if (mtu != 0) {
 800d0cc:	b13b      	cbz	r3, 800d0de <tcp_eff_send_mss_netif+0x1e>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800d0ce:	2b28      	cmp	r3, #40	@ 0x28
 800d0d0:	bf38      	it	cc
 800d0d2:	2328      	movcc	r3, #40	@ 0x28
 800d0d4:	3b28      	subs	r3, #40	@ 0x28
    sendmss = LWIP_MIN(sendmss, mss_s);
 800d0d6:	b29b      	uxth	r3, r3
 800d0d8:	429d      	cmp	r5, r3
 800d0da:	bf28      	it	cs
 800d0dc:	461d      	movcs	r5, r3
}
 800d0de:	4628      	mov	r0, r5
 800d0e0:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800d0e2:	4b04      	ldr	r3, [pc, #16]	@ (800d0f4 <tcp_eff_send_mss_netif+0x34>)
 800d0e4:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800d0e8:	4903      	ldr	r1, [pc, #12]	@ (800d0f8 <tcp_eff_send_mss_netif+0x38>)
 800d0ea:	4804      	ldr	r0, [pc, #16]	@ (800d0fc <tcp_eff_send_mss_netif+0x3c>)
 800d0ec:	f004 ffde 	bl	80120ac <iprintf>
 800d0f0:	e7ea      	b.n	800d0c8 <tcp_eff_send_mss_netif+0x8>
 800d0f2:	bf00      	nop
 800d0f4:	0801410c 	.word	0x0801410c
 800d0f8:	0801479c 	.word	0x0801479c
 800d0fc:	08012fac 	.word	0x08012fac

0800d100 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 800d100:	b308      	cbz	r0, 800d146 <tcp_netif_ip_addr_changed+0x46>
{
 800d102:	b538      	push	{r3, r4, r5, lr}
  if (!ip_addr_isany(old_addr)) {
 800d104:	6803      	ldr	r3, [r0, #0]
 800d106:	4604      	mov	r4, r0
 800d108:	b903      	cbnz	r3, 800d10c <tcp_netif_ip_addr_changed+0xc>
}
 800d10a:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800d10c:	4b0e      	ldr	r3, [pc, #56]	@ (800d148 <tcp_netif_ip_addr_changed+0x48>)
 800d10e:	460d      	mov	r5, r1
 800d110:	6819      	ldr	r1, [r3, #0]
 800d112:	f7ff fd0f 	bl	800cb34 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800d116:	4b0d      	ldr	r3, [pc, #52]	@ (800d14c <tcp_netif_ip_addr_changed+0x4c>)
 800d118:	4620      	mov	r0, r4
 800d11a:	6819      	ldr	r1, [r3, #0]
 800d11c:	f7ff fd0a 	bl	800cb34 <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 800d120:	2d00      	cmp	r5, #0
 800d122:	d0f2      	beq.n	800d10a <tcp_netif_ip_addr_changed+0xa>
 800d124:	682b      	ldr	r3, [r5, #0]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d0ef      	beq.n	800d10a <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800d12a:	4b09      	ldr	r3, [pc, #36]	@ (800d150 <tcp_netif_ip_addr_changed+0x50>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d0eb      	beq.n	800d10a <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800d132:	6819      	ldr	r1, [r3, #0]
 800d134:	6822      	ldr	r2, [r4, #0]
 800d136:	4291      	cmp	r1, r2
 800d138:	d101      	bne.n	800d13e <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800d13a:	682a      	ldr	r2, [r5, #0]
 800d13c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800d13e:	68db      	ldr	r3, [r3, #12]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d1f6      	bne.n	800d132 <tcp_netif_ip_addr_changed+0x32>
}
 800d144:	bd38      	pop	{r3, r4, r5, pc}
 800d146:	4770      	bx	lr
 800d148:	2400b954 	.word	0x2400b954
 800d14c:	2400b95c 	.word	0x2400b95c
 800d150:	2400b958 	.word	0x2400b958

0800d154 <tcp_free_ooseq>:
{
 800d154:	b570      	push	{r4, r5, r6, lr}
  if (pcb->ooseq) {
 800d156:	6f44      	ldr	r4, [r0, #116]	@ 0x74
 800d158:	b16c      	cbz	r4, 800d176 <tcp_free_ooseq+0x22>
 800d15a:	4606      	mov	r6, r0
      pbuf_free(seg->p);
 800d15c:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 800d15e:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800d160:	6868      	ldr	r0, [r5, #4]
 800d162:	b108      	cbz	r0, 800d168 <tcp_free_ooseq+0x14>
      pbuf_free(seg->p);
 800d164:	f7fe f9b2 	bl	800b4cc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800d168:	4629      	mov	r1, r5
 800d16a:	2003      	movs	r0, #3
 800d16c:	f7fd fea2 	bl	800aeb4 <memp_free>
  while (seg != NULL) {
 800d170:	2c00      	cmp	r4, #0
 800d172:	d1f3      	bne.n	800d15c <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 800d174:	6774      	str	r4, [r6, #116]	@ 0x74
}
 800d176:	bd70      	pop	{r4, r5, r6, pc}

0800d178 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800d178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d17a:	4605      	mov	r5, r0
{
 800d17c:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d17e:	2800      	cmp	r0, #0
 800d180:	d035      	beq.n	800d1ee <tcp_oos_insert_segment+0x76>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800d182:	68eb      	ldr	r3, [r5, #12]
 800d184:	8998      	ldrh	r0, [r3, #12]
 800d186:	f7fd facd 	bl	800a724 <lwip_htons>
 800d18a:	07c2      	lsls	r2, r0, #31
 800d18c:	d429      	bmi.n	800d1e2 <tcp_oos_insert_segment+0x6a>
 800d18e:	4e1c      	ldr	r6, [pc, #112]	@ (800d200 <tcp_oos_insert_segment+0x88>)
 800d190:	e005      	b.n	800d19e <tcp_oos_insert_segment+0x26>
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
      }
      old_seg = next;
      next = next->next;
 800d192:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 800d194:	4620      	mov	r0, r4
 800d196:	f7fe ffb5 	bl	800c104 <tcp_seg_free>
      next = next->next;
 800d19a:	463c      	mov	r4, r7
    while (next &&
 800d19c:	b327      	cbz	r7, 800d1e8 <tcp_oos_insert_segment+0x70>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800d19e:	68e1      	ldr	r1, [r4, #12]
 800d1a0:	892b      	ldrh	r3, [r5, #8]
 800d1a2:	6837      	ldr	r7, [r6, #0]
 800d1a4:	6848      	ldr	r0, [r1, #4]
 800d1a6:	443b      	add	r3, r7
 800d1a8:	8922      	ldrh	r2, [r4, #8]
 800d1aa:	1a1b      	subs	r3, r3, r0
 800d1ac:	1a9a      	subs	r2, r3, r2
    while (next &&
 800d1ae:	2a00      	cmp	r2, #0
 800d1b0:	db0d      	blt.n	800d1ce <tcp_oos_insert_segment+0x56>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800d1b2:	8988      	ldrh	r0, [r1, #12]
 800d1b4:	f7fd fab6 	bl	800a724 <lwip_htons>
 800d1b8:	07c3      	lsls	r3, r0, #31
 800d1ba:	d5ea      	bpl.n	800d192 <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800d1bc:	68eb      	ldr	r3, [r5, #12]
 800d1be:	2001      	movs	r0, #1
 800d1c0:	899f      	ldrh	r7, [r3, #12]
 800d1c2:	f7fd faaf 	bl	800a724 <lwip_htons>
 800d1c6:	68eb      	ldr	r3, [r5, #12]
 800d1c8:	4307      	orrs	r7, r0
 800d1ca:	819f      	strh	r7, [r3, #12]
 800d1cc:	e7e1      	b.n	800d192 <tcp_oos_insert_segment+0x1a>
    }
    if (next &&
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	dd05      	ble.n	800d1de <tcp_oos_insert_segment+0x66>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800d1d2:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 800d1d4:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800d1d6:	b289      	uxth	r1, r1
 800d1d8:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800d1da:	f7fe fa89 	bl	800b6f0 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800d1de:	602c      	str	r4, [r5, #0]
}
 800d1e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 800d1e2:	4620      	mov	r0, r4
 800d1e4:	f7fe ff7c 	bl	800c0e0 <tcp_segs_free>
    next = NULL;
 800d1e8:	2400      	movs	r4, #0
  cseg->next = next;
 800d1ea:	602c      	str	r4, [r5, #0]
}
 800d1ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d1ee:	4b05      	ldr	r3, [pc, #20]	@ (800d204 <tcp_oos_insert_segment+0x8c>)
 800d1f0:	f240 421f 	movw	r2, #1055	@ 0x41f
 800d1f4:	4904      	ldr	r1, [pc, #16]	@ (800d208 <tcp_oos_insert_segment+0x90>)
 800d1f6:	4805      	ldr	r0, [pc, #20]	@ (800d20c <tcp_oos_insert_segment+0x94>)
 800d1f8:	f004 ff58 	bl	80120ac <iprintf>
 800d1fc:	e7c1      	b.n	800d182 <tcp_oos_insert_segment+0xa>
 800d1fe:	bf00      	nop
 800d200:	2400b978 	.word	0x2400b978
 800d204:	080147ec 	.word	0x080147ec
 800d208:	08014820 	.word	0x08014820
 800d20c:	08012fac 	.word	0x08012fac

0800d210 <tcp_input_delayed_close>:
  if (recv_flags & TF_CLOSED) {
 800d210:	4b0d      	ldr	r3, [pc, #52]	@ (800d248 <tcp_input_delayed_close+0x38>)
{
 800d212:	b510      	push	{r4, lr}
  if (recv_flags & TF_CLOSED) {
 800d214:	781b      	ldrb	r3, [r3, #0]
{
 800d216:	4604      	mov	r4, r0
  if (recv_flags & TF_CLOSED) {
 800d218:	f013 0010 	ands.w	r0, r3, #16
 800d21c:	d100      	bne.n	800d220 <tcp_input_delayed_close+0x10>
}
 800d21e:	bd10      	pop	{r4, pc}
    if (!(pcb->flags & TF_RXCLOSED)) {
 800d220:	8b63      	ldrh	r3, [r4, #26]
 800d222:	06db      	lsls	r3, r3, #27
 800d224:	d406      	bmi.n	800d234 <tcp_input_delayed_close+0x24>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800d226:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800d22a:	b11b      	cbz	r3, 800d234 <tcp_input_delayed_close+0x24>
 800d22c:	f06f 010e 	mvn.w	r1, #14
 800d230:	6920      	ldr	r0, [r4, #16]
 800d232:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800d234:	4621      	mov	r1, r4
 800d236:	4805      	ldr	r0, [pc, #20]	@ (800d24c <tcp_input_delayed_close+0x3c>)
 800d238:	f7ff fb14 	bl	800c864 <tcp_pcb_remove>
    tcp_free(pcb);
 800d23c:	4620      	mov	r0, r4
 800d23e:	f7fe fd0d 	bl	800bc5c <tcp_free>
 800d242:	2001      	movs	r0, #1
}
 800d244:	bd10      	pop	{r4, pc}
 800d246:	bf00      	nop
 800d248:	2400b96c 	.word	0x2400b96c
 800d24c:	2400b954 	.word	0x2400b954

0800d250 <tcp_free_acked_segments.constprop.0>:
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800d250:	2900      	cmp	r1, #0
 800d252:	d054      	beq.n	800d2fe <tcp_free_acked_segments.constprop.0+0xae>
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 800d254:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d258:	4682      	mov	sl, r0
 800d25a:	460d      	mov	r5, r1
 800d25c:	4690      	mov	r8, r2
 800d25e:	4e29      	ldr	r6, [pc, #164]	@ (800d304 <tcp_free_acked_segments.constprop.0+0xb4>)
    seg_list = seg_list->next;

    clen = pbuf_clen(next->p);
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d260:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 800d310 <tcp_free_acked_segments.constprop.0+0xc0>
 800d264:	4f28      	ldr	r7, [pc, #160]	@ (800d308 <tcp_free_acked_segments.constprop.0+0xb8>)
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800d266:	68eb      	ldr	r3, [r5, #12]
 800d268:	6858      	ldr	r0, [r3, #4]
 800d26a:	f7fd fa5f 	bl	800a72c <lwip_htonl>
 800d26e:	68eb      	ldr	r3, [r5, #12]
 800d270:	4604      	mov	r4, r0
 800d272:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 800d276:	8998      	ldrh	r0, [r3, #12]
 800d278:	f7fd fa54 	bl	800a724 <lwip_htons>
 800d27c:	6833      	ldr	r3, [r6, #0]
 800d27e:	f010 0003 	ands.w	r0, r0, #3
 800d282:	eba4 0403 	sub.w	r4, r4, r3
 800d286:	bf18      	it	ne
 800d288:	2001      	movne	r0, #1
 800d28a:	445c      	add	r4, fp
 800d28c:	4404      	add	r4, r0
  while (seg_list != NULL &&
 800d28e:	2c00      	cmp	r4, #0
 800d290:	dc32      	bgt.n	800d2f8 <tcp_free_acked_segments.constprop.0+0xa8>
    seg_list = seg_list->next;
 800d292:	e9d5 b000 	ldrd	fp, r0, [r5]
    clen = pbuf_clen(next->p);
 800d296:	f7fe fa87 	bl	800b7a8 <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d29a:	f8ba 3066 	ldrh.w	r3, [sl, #102]	@ 0x66
    clen = pbuf_clen(next->p);
 800d29e:	4604      	mov	r4, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d2a0:	4298      	cmp	r0, r3
 800d2a2:	d81f      	bhi.n	800d2e4 <tcp_free_acked_segments.constprop.0+0x94>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d2a4:	4919      	ldr	r1, [pc, #100]	@ (800d30c <tcp_free_acked_segments.constprop.0+0xbc>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800d2a6:	1b1b      	subs	r3, r3, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d2a8:	892a      	ldrh	r2, [r5, #8]
    tcp_seg_free(next);
 800d2aa:	4628      	mov	r0, r5
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d2ac:	880c      	ldrh	r4, [r1, #0]
 800d2ae:	465d      	mov	r5, fp
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800d2b0:	f8aa 3066 	strh.w	r3, [sl, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d2b4:	1913      	adds	r3, r2, r4
 800d2b6:	800b      	strh	r3, [r1, #0]
    tcp_seg_free(next);
 800d2b8:	f7fe ff24 	bl	800c104 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800d2bc:	f8ba 3066 	ldrh.w	r3, [sl, #102]	@ 0x66
 800d2c0:	b113      	cbz	r3, 800d2c8 <tcp_free_acked_segments.constprop.0+0x78>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800d2c2:	ea58 030b 	orrs.w	r3, r8, fp
 800d2c6:	d003      	beq.n	800d2d0 <tcp_free_acked_segments.constprop.0+0x80>
  while (seg_list != NULL &&
 800d2c8:	f1bb 0f00 	cmp.w	fp, #0
 800d2cc:	d1cb      	bne.n	800d266 <tcp_free_acked_segments.constprop.0+0x16>
 800d2ce:	e006      	b.n	800d2de <tcp_free_acked_segments.constprop.0+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800d2d0:	4b0f      	ldr	r3, [pc, #60]	@ (800d310 <tcp_free_acked_segments.constprop.0+0xc0>)
 800d2d2:	f240 4261 	movw	r2, #1121	@ 0x461
 800d2d6:	490f      	ldr	r1, [pc, #60]	@ (800d314 <tcp_free_acked_segments.constprop.0+0xc4>)
 800d2d8:	480b      	ldr	r0, [pc, #44]	@ (800d308 <tcp_free_acked_segments.constprop.0+0xb8>)
 800d2da:	f004 fee7 	bl	80120ac <iprintf>
  while (seg_list != NULL &&
 800d2de:	2000      	movs	r0, #0
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
}
 800d2e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d2e4:	464b      	mov	r3, r9
 800d2e6:	f240 4257 	movw	r2, #1111	@ 0x457
 800d2ea:	490b      	ldr	r1, [pc, #44]	@ (800d318 <tcp_free_acked_segments.constprop.0+0xc8>)
 800d2ec:	4638      	mov	r0, r7
 800d2ee:	f004 fedd 	bl	80120ac <iprintf>
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800d2f2:	f8ba 3066 	ldrh.w	r3, [sl, #102]	@ 0x66
 800d2f6:	e7d5      	b.n	800d2a4 <tcp_free_acked_segments.constprop.0+0x54>
 800d2f8:	4628      	mov	r0, r5
}
 800d2fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2fe:	2000      	movs	r0, #0
 800d300:	4770      	bx	lr
 800d302:	bf00      	nop
 800d304:	2400b974 	.word	0x2400b974
 800d308:	08012fac 	.word	0x08012fac
 800d30c:	2400b970 	.word	0x2400b970
 800d310:	080147ec 	.word	0x080147ec
 800d314:	08014870 	.word	0x08014870
 800d318:	08014848 	.word	0x08014848

0800d31c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800d31c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800d320:	7d03      	ldrb	r3, [r0, #20]
{
 800d322:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800d324:	2b03      	cmp	r3, #3
 800d326:	f240 8124 	bls.w	800d572 <tcp_receive+0x256>

  if (flags & TCP_ACK) {
 800d32a:	4bb6      	ldr	r3, [pc, #728]	@ (800d604 <tcp_receive+0x2e8>)
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d32c:	4eb6      	ldr	r6, [pc, #728]	@ (800d608 <tcp_receive+0x2ec>)
  if (flags & TCP_ACK) {
 800d32e:	781a      	ldrb	r2, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d330:	6833      	ldr	r3, [r6, #0]
  if (flags & TCP_ACK) {
 800d332:	06d0      	lsls	r0, r2, #27
 800d334:	f100 80a3 	bmi.w	800d47e <tcp_receive+0x162>
 800d338:	4fb4      	ldr	r7, [pc, #720]	@ (800d60c <tcp_receive+0x2f0>)

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800d33a:	8839      	ldrh	r1, [r7, #0]
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800d33c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800d33e:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800d340:	2900      	cmp	r1, #0
 800d342:	f000 808c 	beq.w	800d45e <tcp_receive+0x142>
 800d346:	7d20      	ldrb	r0, [r4, #20]
 800d348:	2806      	cmp	r0, #6
 800d34a:	f200 8088 	bhi.w	800d45e <tcp_receive+0x142>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800d34e:	eba2 0803 	sub.w	r8, r2, r3
 800d352:	f1b8 0f01 	cmp.w	r8, #1
 800d356:	d406      	bmi.n	800d366 <tcp_receive+0x4a>
 800d358:	f1c3 0001 	rsb	r0, r3, #1
 800d35c:	1a41      	subs	r1, r0, r1
 800d35e:	4411      	add	r1, r2
 800d360:	2900      	cmp	r1, #0
 800d362:	f340 81d8 	ble.w	800d716 <tcp_receive+0x3fa>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800d366:	1a99      	subs	r1, r3, r2
 800d368:	2900      	cmp	r1, #0
 800d36a:	f2c0 81cf 	blt.w	800d70c <tcp_receive+0x3f0>
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d36e:	f103 0e01 	add.w	lr, r3, #1
 800d372:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 800d374:	ebae 0102 	sub.w	r1, lr, r2
 800d378:	1a09      	subs	r1, r1, r0
 800d37a:	2900      	cmp	r1, #0
 800d37c:	dc43      	bgt.n	800d406 <tcp_receive+0xea>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800d37e:	429a      	cmp	r2, r3
 800d380:	f000 8454 	beq.w	800dc2c <tcp_receive+0x910>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800d384:	6f65      	ldr	r5, [r4, #116]	@ 0x74
 800d386:	2d00      	cmp	r5, #0
 800d388:	f000 8375 	beq.w	800da76 <tcp_receive+0x75a>
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
          for (next = pcb->ooseq; next != NULL; next = next->next) {
            if (seqno == next->tcphdr->seqno) {
 800d38c:	68e8      	ldr	r0, [r5, #12]
 800d38e:	6842      	ldr	r2, [r0, #4]
 800d390:	429a      	cmp	r2, r3
 800d392:	f000 8350 	beq.w	800da36 <tcp_receive+0x71a>
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800d396:	1a99      	subs	r1, r3, r2
 800d398:	2900      	cmp	r1, #0
 800d39a:	f2c0 83b9 	blt.w	800db10 <tcp_receive+0x7f4>
                  break;
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800d39e:	f103 3cff 	add.w	ip, r3, #4294967295
              prev = next;

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800d3a2:	46a8      	mov	r8, r5
 800d3a4:	682d      	ldr	r5, [r5, #0]
 800d3a6:	2d00      	cmp	r5, #0
 800d3a8:	f000 814d 	beq.w	800d646 <tcp_receive+0x32a>
            if (seqno == next->tcphdr->seqno) {
 800d3ac:	68e8      	ldr	r0, [r5, #12]
 800d3ae:	6842      	ldr	r2, [r0, #4]
 800d3b0:	429a      	cmp	r2, r3
 800d3b2:	f000 8342 	beq.w	800da3a <tcp_receive+0x71e>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800d3b6:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800d3ba:	6849      	ldr	r1, [r1, #4]
 800d3bc:	ebac 0101 	sub.w	r1, ip, r1
 800d3c0:	2900      	cmp	r1, #0
 800d3c2:	dbee      	blt.n	800d3a2 <tcp_receive+0x86>
 800d3c4:	ebae 0102 	sub.w	r1, lr, r2
 800d3c8:	2900      	cmp	r1, #0
 800d3ca:	dcea      	bgt.n	800d3a2 <tcp_receive+0x86>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800d3cc:	4890      	ldr	r0, [pc, #576]	@ (800d610 <tcp_receive+0x2f4>)
 800d3ce:	f7fe fea7 	bl	800c120 <tcp_seg_copy>
                  if (cseg != NULL) {
 800d3d2:	4607      	mov	r7, r0
 800d3d4:	b1b8      	cbz	r0, 800d406 <tcp_receive+0xea>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800d3d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d3da:	6832      	ldr	r2, [r6, #0]
 800d3dc:	6859      	ldr	r1, [r3, #4]
 800d3de:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 800d3e2:	440b      	add	r3, r1
 800d3e4:	1a9b      	subs	r3, r3, r2
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	dd07      	ble.n	800d3fa <tcp_receive+0xde>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800d3ea:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 800d3ec:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800d3f0:	b291      	uxth	r1, r2
 800d3f2:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 800d3f6:	f7fe f97b 	bl	800b6f0 <pbuf_realloc>
                    tcp_oos_insert_segment(cseg, next);
 800d3fa:	4629      	mov	r1, r5
 800d3fc:	4638      	mov	r0, r7
                    prev->next = cseg;
 800d3fe:	f8c8 7000 	str.w	r7, [r8]
                    tcp_oos_insert_segment(cseg, next);
 800d402:	f7ff feb9 	bl	800d178 <tcp_oos_insert_segment>
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 800d406:	4620      	mov	r0, r4
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      tcp_ack_now(pcb);
    }
  }
}
 800d408:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 800d40c:	f002 b9e4 	b.w	800f7d8 <tcp_send_empty_ack>
      if (tcplen == 0) {
 800d410:	4f7e      	ldr	r7, [pc, #504]	@ (800d60c <tcp_receive+0x2f0>)
 800d412:	8839      	ldrh	r1, [r7, #0]
 800d414:	2900      	cmp	r1, #0
 800d416:	f040 810b 	bne.w	800d630 <tcp_receive+0x314>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800d41a:	44e6      	add	lr, ip
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800d41c:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800d41e:	f8b4 c060 	ldrh.w	ip, [r4, #96]	@ 0x60
 800d422:	4461      	add	r1, ip
 800d424:	4571      	cmp	r1, lr
 800d426:	f040 8103 	bne.w	800d630 <tcp_receive+0x314>
          if (pcb->rtime >= 0) {
 800d42a:	8e21      	ldrh	r1, [r4, #48]	@ 0x30
            if (pcb->lastack == ackno) {
 800d42c:	0409      	lsls	r1, r1, #16
 800d42e:	f100 80ff 	bmi.w	800d630 <tcp_receive+0x314>
 800d432:	4290      	cmp	r0, r2
 800d434:	f040 80fc 	bne.w	800d630 <tcp_receive+0x314>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800d438:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
 800d43c:	29ff      	cmp	r1, #255	@ 0xff
 800d43e:	f000 8372 	beq.w	800db26 <tcp_receive+0x80a>
                ++pcb->dupacks;
 800d442:	3101      	adds	r1, #1
 800d444:	b2c9      	uxtb	r1, r1
              if (pcb->dupacks > 3) {
 800d446:	2903      	cmp	r1, #3
                ++pcb->dupacks;
 800d448:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
              if (pcb->dupacks > 3) {
 800d44c:	f200 836b 	bhi.w	800db26 <tcp_receive+0x80a>
              if (pcb->dupacks >= 3) {
 800d450:	f000 8374 	beq.w	800db3c <tcp_receive+0x820>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800d454:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d456:	2900      	cmp	r1, #0
 800d458:	f040 80ae 	bne.w	800d5b8 <tcp_receive+0x29c>
 800d45c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800d45e:	1a99      	subs	r1, r3, r2
 800d460:	2900      	cmp	r1, #0
 800d462:	db06      	blt.n	800d472 <tcp_receive+0x156>
 800d464:	f1c2 0201 	rsb	r2, r2, #1
 800d468:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 800d46a:	1a52      	subs	r2, r2, r1
 800d46c:	441a      	add	r2, r3
 800d46e:	2a00      	cmp	r2, #0
 800d470:	dd03      	ble.n	800d47a <tcp_receive+0x15e>
      tcp_ack_now(pcb);
 800d472:	8b63      	ldrh	r3, [r4, #26]
 800d474:	f043 0302 	orr.w	r3, r3, #2
 800d478:	8363      	strh	r3, [r4, #26]
}
 800d47a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d47e:	e9d4 1c15 	ldrd	r1, ip, [r4, #84]	@ 0x54
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d482:	4d64      	ldr	r5, [pc, #400]	@ (800d614 <tcp_receive+0x2f8>)
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d484:	1ac8      	subs	r0, r1, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800d486:	f8b4 e060 	ldrh.w	lr, [r4, #96]	@ 0x60
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d48a:	682a      	ldr	r2, [r5, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d48c:	2800      	cmp	r0, #0
 800d48e:	db7c      	blt.n	800d58a <tcp_receive+0x26e>
 800d490:	4299      	cmp	r1, r3
 800d492:	d076      	beq.n	800d582 <tcp_receive+0x266>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d494:	4594      	cmp	ip, r2
 800d496:	f000 80cf 	beq.w	800d638 <tcp_receive+0x31c>
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800d49a:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 800d49c:	1a11      	subs	r1, r2, r0
 800d49e:	2900      	cmp	r1, #0
 800d4a0:	ddb6      	ble.n	800d410 <tcp_receive+0xf4>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d4a2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800d4a4:	1ad3      	subs	r3, r2, r3
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	dc7d      	bgt.n	800d5a6 <tcp_receive+0x28a>
      if (pcb->flags & TF_INFR) {
 800d4aa:	8b63      	ldrh	r3, [r4, #26]
 800d4ac:	0758      	lsls	r0, r3, #29
 800d4ae:	d509      	bpl.n	800d4c4 <tcp_receive+0x1a8>
        tcp_clear_flags(pcb, TF_INFR);
 800d4b0:	f023 0304 	bic.w	r3, r3, #4
 800d4b4:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 800d4b6:	f8b4 304a 	ldrh.w	r3, [r4, #74]	@ 0x4a
 800d4ba:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
        pcb->bytes_acked = 0;
 800d4be:	2300      	movs	r3, #0
 800d4c0:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d4c4:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	@ 0x3c
 800d4c8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      pcb->lastack = ackno;
 800d4ca:	6462      	str	r2, [r4, #68]	@ 0x44
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d4cc:	eb03 03e0 	add.w	r3, r3, r0, asr #3
      if (pcb->state >= ESTABLISHED) {
 800d4d0:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d4d2:	f8a4 3040 	strh.w	r3, [r4, #64]	@ 0x40
      if (pcb->state >= ESTABLISHED) {
 800d4d6:	2a03      	cmp	r2, #3
      pcb->nrtx = 0;
 800d4d8:	f04f 0300 	mov.w	r3, #0
 800d4dc:	f8a4 3042 	strh.w	r3, [r4, #66]	@ 0x42
      if (pcb->state >= ESTABLISHED) {
 800d4e0:	d913      	bls.n	800d50a <tcp_receive+0x1ee>
        if (pcb->cwnd < pcb->ssthresh) {
 800d4e2:	f8b4 3048 	ldrh.w	r3, [r4, #72]	@ 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800d4e6:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 800d4e8:	f8b4 204a 	ldrh.w	r2, [r4, #74]	@ 0x4a
 800d4ec:	429a      	cmp	r2, r3
 800d4ee:	f200 81af 	bhi.w	800d850 <tcp_receive+0x534>
          TCP_WND_INC(pcb->bytes_acked, acked);
 800d4f2:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 800d4f6:	4411      	add	r1, r2
 800d4f8:	b289      	uxth	r1, r1
 800d4fa:	428a      	cmp	r2, r1
 800d4fc:	f200 828b 	bhi.w	800da16 <tcp_receive+0x6fa>
          if (pcb->bytes_acked >= pcb->cwnd) {
 800d500:	428b      	cmp	r3, r1
 800d502:	f240 828a 	bls.w	800da1a <tcp_receive+0x6fe>
 800d506:	f8a4 106a 	strh.w	r1, [r4, #106]	@ 0x6a
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800d50a:	4620      	mov	r0, r4
 800d50c:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	@ 0x6c
 800d510:	f7ff fe9e 	bl	800d250 <tcp_free_acked_segments.constprop.0>
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800d514:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800d516:	4602      	mov	r2, r0
 800d518:	6720      	str	r0, [r4, #112]	@ 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800d51a:	4620      	mov	r0, r4
 800d51c:	f7ff fe98 	bl	800d250 <tcp_free_acked_segments.constprop.0>
      if (pcb->unacked == NULL) {
 800d520:	6f22      	ldr	r2, [r4, #112]	@ 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800d522:	66e0      	str	r0, [r4, #108]	@ 0x6c
      if (pcb->unacked == NULL) {
 800d524:	fab2 f382 	clz	r3, r2
 800d528:	095b      	lsrs	r3, r3, #5
 800d52a:	425b      	negs	r3, r3
 800d52c:	8623      	strh	r3, [r4, #48]	@ 0x30
      pcb->polltmr = 0;
 800d52e:	2300      	movs	r3, #0
 800d530:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 800d532:	2800      	cmp	r0, #0
 800d534:	f000 8189 	beq.w	800d84a <tcp_receive+0x52e>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800d538:	4b37      	ldr	r3, [pc, #220]	@ (800d618 <tcp_receive+0x2fc>)
 800d53a:	8819      	ldrh	r1, [r3, #0]
 800d53c:	f8b4 3064 	ldrh.w	r3, [r4, #100]	@ 0x64
 800d540:	440b      	add	r3, r1
 800d542:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
      if (pcb->flags & TF_RTO) {
 800d546:	8b63      	ldrh	r3, [r4, #26]
 800d548:	0519      	lsls	r1, r3, #20
 800d54a:	f140 80dd 	bpl.w	800d708 <tcp_receive+0x3ec>
        if (pcb->unacked == NULL) {
 800d54e:	2a00      	cmp	r2, #0
 800d550:	f000 8195 	beq.w	800d87e <tcp_receive+0x562>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800d554:	68d3      	ldr	r3, [r2, #12]
 800d556:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 800d558:	6858      	ldr	r0, [r3, #4]
 800d55a:	f7fd f8e7 	bl	800a72c <lwip_htonl>
 800d55e:	1a3f      	subs	r7, r7, r0
 800d560:	2f00      	cmp	r7, #0
 800d562:	f300 80d1 	bgt.w	800d708 <tcp_receive+0x3ec>
          tcp_clear_flags(pcb, TF_RTO);
 800d566:	8b63      	ldrh	r3, [r4, #26]
 800d568:	4f28      	ldr	r7, [pc, #160]	@ (800d60c <tcp_receive+0x2f0>)
 800d56a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d56e:	8363      	strh	r3, [r4, #26]
 800d570:	e01d      	b.n	800d5ae <tcp_receive+0x292>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800d572:	4b2a      	ldr	r3, [pc, #168]	@ (800d61c <tcp_receive+0x300>)
 800d574:	f240 427c 	movw	r2, #1148	@ 0x47c
 800d578:	4929      	ldr	r1, [pc, #164]	@ (800d620 <tcp_receive+0x304>)
 800d57a:	482a      	ldr	r0, [pc, #168]	@ (800d624 <tcp_receive+0x308>)
 800d57c:	f004 fd96 	bl	80120ac <iprintf>
 800d580:	e6d3      	b.n	800d32a <tcp_receive+0xe>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d582:	ebac 0102 	sub.w	r1, ip, r2
 800d586:	2900      	cmp	r1, #0
 800d588:	da84      	bge.n	800d494 <tcp_receive+0x178>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800d58a:	4927      	ldr	r1, [pc, #156]	@ (800d628 <tcp_receive+0x30c>)
 800d58c:	6809      	ldr	r1, [r1, #0]
 800d58e:	89c9      	ldrh	r1, [r1, #14]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800d590:	f8b4 0062 	ldrh.w	r0, [r4, #98]	@ 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800d594:	f8a4 1060 	strh.w	r1, [r4, #96]	@ 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800d598:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 800d59a:	e9c4 3215 	strd	r3, r2, [r4, #84]	@ 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 800d59e:	bf38      	it	cc
 800d5a0:	f8a4 1062 	strhcc.w	r1, [r4, #98]	@ 0x62
      pcb->snd_wl1 = seqno;
 800d5a4:	e779      	b.n	800d49a <tcp_receive+0x17e>
      tcp_send_empty_ack(pcb);
 800d5a6:	4620      	mov	r0, r4
 800d5a8:	4f18      	ldr	r7, [pc, #96]	@ (800d60c <tcp_receive+0x2f0>)
 800d5aa:	f002 f915 	bl	800f7d8 <tcp_send_empty_ack>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800d5ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d5b0:	2900      	cmp	r1, #0
 800d5b2:	f43f aec2 	beq.w	800d33a <tcp_receive+0x1e>
 800d5b6:	682a      	ldr	r2, [r5, #0]
 800d5b8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d5ba:	1a9b      	subs	r3, r3, r2
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	f6bf aebc 	bge.w	800d33a <tcp_receive+0x1e>
      m = (s16_t)(m - (pcb->sa >> 3));
 800d5c2:	f9b4 203c 	ldrsh.w	r2, [r4, #60]	@ 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800d5c6:	b289      	uxth	r1, r1
 800d5c8:	4b18      	ldr	r3, [pc, #96]	@ (800d62c <tcp_receive+0x310>)
      m = (s16_t)(m - (pcb->sa >> 3));
 800d5ca:	f3c2 00cf 	ubfx	r0, r2, #3, #16
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800d5ce:	881d      	ldrh	r5, [r3, #0]
      m = (s16_t)(m - (pcb->sa >> 3));
 800d5d0:	1a2b      	subs	r3, r5, r0
 800d5d2:	1a5b      	subs	r3, r3, r1
 800d5d4:	b29b      	uxth	r3, r3
      pcb->sa = (s16_t)(pcb->sa + m);
 800d5d6:	441a      	add	r2, r3
      if (m < 0) {
 800d5d8:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
      pcb->sa = (s16_t)(pcb->sa + m);
 800d5dc:	b212      	sxth	r2, r2
 800d5de:	87a2      	strh	r2, [r4, #60]	@ 0x3c
      if (m < 0) {
 800d5e0:	d002      	beq.n	800d5e8 <tcp_receive+0x2cc>
        m = (s16_t) - m;
 800d5e2:	1b40      	subs	r0, r0, r5
 800d5e4:	4401      	add	r1, r0
 800d5e6:	b28b      	uxth	r3, r1
      m = (s16_t)(m - (pcb->sv >> 2));
 800d5e8:	f9b4 103e 	ldrsh.w	r1, [r4, #62]	@ 0x3e
      pcb->sv = (s16_t)(pcb->sv + m);
 800d5ec:	eba1 01a1 	sub.w	r1, r1, r1, asr #2
 800d5f0:	440b      	add	r3, r1
 800d5f2:	b29b      	uxth	r3, r3
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d5f4:	eb03 02e2 	add.w	r2, r3, r2, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 800d5f8:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      pcb->rttest = 0;
 800d5fa:	2300      	movs	r3, #0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d5fc:	f8a4 2040 	strh.w	r2, [r4, #64]	@ 0x40
      pcb->rttest = 0;
 800d600:	6363      	str	r3, [r4, #52]	@ 0x34
 800d602:	e69a      	b.n	800d33a <tcp_receive+0x1e>
 800d604:	2400b96d 	.word	0x2400b96d
 800d608:	2400b978 	.word	0x2400b978
 800d60c:	2400b96e 	.word	0x2400b96e
 800d610:	2400b98c 	.word	0x2400b98c
 800d614:	2400b974 	.word	0x2400b974
 800d618:	2400b970 	.word	0x2400b970
 800d61c:	080147ec 	.word	0x080147ec
 800d620:	08014890 	.word	0x08014890
 800d624:	08012fac 	.word	0x08012fac
 800d628:	2400b988 	.word	0x2400b988
 800d62c:	2400b960 	.word	0x2400b960
        pcb->dupacks = 0;
 800d630:	2300      	movs	r3, #0
 800d632:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d636:	e7ba      	b.n	800d5ae <tcp_receive+0x292>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800d638:	49a2      	ldr	r1, [pc, #648]	@ (800d8c4 <tcp_receive+0x5a8>)
 800d63a:	6809      	ldr	r1, [r1, #0]
 800d63c:	89c9      	ldrh	r1, [r1, #14]
 800d63e:	458e      	cmp	lr, r1
 800d640:	f4bf af2b 	bcs.w	800d49a <tcp_receive+0x17e>
 800d644:	e7a4      	b.n	800d590 <tcp_receive+0x274>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800d646:	1a9a      	subs	r2, r3, r2
              if (next->next == NULL &&
 800d648:	2a00      	cmp	r2, #0
 800d64a:	f77f aedc 	ble.w	800d406 <tcp_receive+0xea>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800d64e:	8980      	ldrh	r0, [r0, #12]
 800d650:	f7fd f868 	bl	800a724 <lwip_htons>
 800d654:	07c1      	lsls	r1, r0, #31
 800d656:	f53f aed6 	bmi.w	800d406 <tcp_receive+0xea>
                next->next = tcp_seg_copy(&inseg);
 800d65a:	489b      	ldr	r0, [pc, #620]	@ (800d8c8 <tcp_receive+0x5ac>)
 800d65c:	f7fe fd60 	bl	800c120 <tcp_seg_copy>
 800d660:	f8c8 0000 	str.w	r0, [r8]
                if (next->next != NULL) {
 800d664:	2800      	cmp	r0, #0
 800d666:	f43f aece 	beq.w	800d406 <tcp_receive+0xea>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800d66a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d66e:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 800d672:	6859      	ldr	r1, [r3, #4]
 800d674:	6833      	ldr	r3, [r6, #0]
 800d676:	440a      	add	r2, r1
 800d678:	1ad2      	subs	r2, r2, r3
 800d67a:	2a00      	cmp	r2, #0
 800d67c:	dd07      	ble.n	800d68e <tcp_receive+0x372>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800d67e:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 800d680:	f8d8 0004 	ldr.w	r0, [r8, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800d684:	b299      	uxth	r1, r3
 800d686:	f8a8 1008 	strh.w	r1, [r8, #8]
                    pbuf_realloc(next->p, next->len);
 800d68a:	f7fe f831 	bl	800b6f0 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800d68e:	6832      	ldr	r2, [r6, #0]
 800d690:	883b      	ldrh	r3, [r7, #0]
 800d692:	4413      	add	r3, r2
 800d694:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800d696:	1a9b      	subs	r3, r3, r2
 800d698:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 800d69a:	1a9b      	subs	r3, r3, r2
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	f77f aeb2 	ble.w	800d406 <tcp_receive+0xea>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800d6a2:	f8d8 3000 	ldr.w	r3, [r8]
 800d6a6:	68db      	ldr	r3, [r3, #12]
 800d6a8:	8998      	ldrh	r0, [r3, #12]
 800d6aa:	f7fd f83b 	bl	800a724 <lwip_htons>
 800d6ae:	07c2      	lsls	r2, r0, #31
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800d6b0:	f8d8 3000 	ldr.w	r3, [r8]
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800d6b4:	f100 82a8 	bmi.w	800dc08 <tcp_receive+0x8ec>
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800d6b8:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 800d6ba:	6832      	ldr	r2, [r6, #0]
                    pbuf_realloc(next->next->p, next->next->len);
 800d6bc:	6858      	ldr	r0, [r3, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800d6be:	1a89      	subs	r1, r1, r2
 800d6c0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800d6c2:	4411      	add	r1, r2
 800d6c4:	b289      	uxth	r1, r1
 800d6c6:	8119      	strh	r1, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800d6c8:	f7fe f812 	bl	800b6f0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800d6cc:	f8d8 3000 	ldr.w	r3, [r8]
 800d6d0:	891d      	ldrh	r5, [r3, #8]
 800d6d2:	68db      	ldr	r3, [r3, #12]
 800d6d4:	8998      	ldrh	r0, [r3, #12]
 800d6d6:	f7fd f825 	bl	800a724 <lwip_htons>
 800d6da:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d6de:	6831      	ldr	r1, [r6, #0]
                    tcplen = TCP_TCPLEN(next->next);
 800d6e0:	bf18      	it	ne
 800d6e2:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d6e4:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
                    tcplen = TCP_TCPLEN(next->next);
 800d6e6:	442b      	add	r3, r5
 800d6e8:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d6ea:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 800d6ec:	803b      	strh	r3, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d6ee:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d6f0:	4413      	add	r3, r2
 800d6f2:	4299      	cmp	r1, r3
 800d6f4:	f43f ae87 	beq.w	800d406 <tcp_receive+0xea>
 800d6f8:	4b74      	ldr	r3, [pc, #464]	@ (800d8cc <tcp_receive+0x5b0>)
 800d6fa:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 800d6fe:	4974      	ldr	r1, [pc, #464]	@ (800d8d0 <tcp_receive+0x5b4>)
 800d700:	4874      	ldr	r0, [pc, #464]	@ (800d8d4 <tcp_receive+0x5b8>)
 800d702:	f004 fcd3 	bl	80120ac <iprintf>
 800d706:	e67e      	b.n	800d406 <tcp_receive+0xea>
 800d708:	4f73      	ldr	r7, [pc, #460]	@ (800d8d8 <tcp_receive+0x5bc>)
 800d70a:	e750      	b.n	800d5ae <tcp_receive+0x292>
        tcp_ack_now(pcb);
 800d70c:	8b63      	ldrh	r3, [r4, #26]
 800d70e:	f043 0302 	orr.w	r3, r3, #2
 800d712:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d714:	e677      	b.n	800d406 <tcp_receive+0xea>
      struct pbuf *p = inseg.p;
 800d716:	f8df 91b0 	ldr.w	r9, [pc, #432]	@ 800d8c8 <tcp_receive+0x5ac>
 800d71a:	f8d9 5004 	ldr.w	r5, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800d71e:	2d00      	cmp	r5, #0
 800d720:	f000 8171 	beq.w	800da06 <tcp_receive+0x6ea>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800d724:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800d728:	4598      	cmp	r8, r3
 800d72a:	f200 80c3 	bhi.w	800d8b4 <tcp_receive+0x598>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800d72e:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 800d732:	fa1f f888 	uxth.w	r8, r8
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800d736:	891a      	ldrh	r2, [r3, #8]
 800d738:	4542      	cmp	r2, r8
 800d73a:	f0c0 80b0 	bcc.w	800d89e <tcp_receive+0x582>
      inseg.len -= off;
 800d73e:	f8b9 3008 	ldrh.w	r3, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800d742:	eba2 0208 	sub.w	r2, r2, r8
      inseg.len -= off;
 800d746:	eba3 0308 	sub.w	r3, r3, r8
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800d74a:	b292      	uxth	r2, r2
      inseg.len -= off;
 800d74c:	f8a9 3008 	strh.w	r3, [r9, #8]
      while (p->len < off) {
 800d750:	896b      	ldrh	r3, [r5, #10]
 800d752:	4598      	cmp	r8, r3
 800d754:	d90a      	bls.n	800d76c <tcp_receive+0x450>
        p->len = 0;
 800d756:	2100      	movs	r1, #0
        off -= p->len;
 800d758:	eba8 0303 	sub.w	r3, r8, r3
        p->len = 0;
 800d75c:	8169      	strh	r1, [r5, #10]
        p->tot_len = new_tot_len;
 800d75e:	812a      	strh	r2, [r5, #8]
        p = p->next;
 800d760:	682d      	ldr	r5, [r5, #0]
        off -= p->len;
 800d762:	fa1f f883 	uxth.w	r8, r3
      while (p->len < off) {
 800d766:	896b      	ldrh	r3, [r5, #10]
 800d768:	4543      	cmp	r3, r8
 800d76a:	d3f5      	bcc.n	800d758 <tcp_receive+0x43c>
      pbuf_remove_header(p, off);
 800d76c:	4641      	mov	r1, r8
 800d76e:	4628      	mov	r0, r5
 800d770:	f7fd fe4a 	bl	800b408 <pbuf_remove_header>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d774:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800d776:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d778:	f1c3 0301 	rsb	r3, r3, #1
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800d77c:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800d780:	6032      	str	r2, [r6, #0]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d782:	2b00      	cmp	r3, #0
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800d784:	604a      	str	r2, [r1, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d786:	f73f ae3e 	bgt.w	800d406 <tcp_receive+0xea>
        tcplen = TCP_TCPLEN(&inseg);
 800d78a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d78e:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 800d792:	8998      	ldrh	r0, [r3, #12]
 800d794:	f7fc ffc6 	bl	800a724 <lwip_htons>
 800d798:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 800d79c:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
        tcplen = TCP_TCPLEN(&inseg);
 800d79e:	bf18      	it	ne
 800d7a0:	2301      	movne	r3, #1
 800d7a2:	442b      	add	r3, r5
 800d7a4:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 800d7a6:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 800d7a8:	803b      	strh	r3, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 800d7aa:	f0c0 816d 	bcc.w	800da88 <tcp_receive+0x76c>
        if (pcb->ooseq != NULL) {
 800d7ae:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	f000 809e 	beq.w	800d8f2 <tcp_receive+0x5d6>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d7b6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d7ba:	8998      	ldrh	r0, [r3, #12]
 800d7bc:	f7fc ffb2 	bl	800a724 <lwip_htons>
 800d7c0:	07c2      	lsls	r2, r0, #31
 800d7c2:	f100 8093 	bmi.w	800d8ec <tcp_receive+0x5d0>
            struct tcp_seg *next = pcb->ooseq;
 800d7c6:	6f65      	ldr	r5, [r4, #116]	@ 0x74
        pcb->rcv_nxt = seqno + tcplen;
 800d7c8:	883a      	ldrh	r2, [r7, #0]
 800d7ca:	6831      	ldr	r1, [r6, #0]
            while (next &&
 800d7cc:	b955      	cbnz	r5, 800d7e4 <tcp_receive+0x4c8>
 800d7ce:	e1f3      	b.n	800dbb8 <tcp_receive+0x89c>
              next = next->next;
 800d7d0:	f8d5 8000 	ldr.w	r8, [r5]
              tcp_seg_free(tmp);
 800d7d4:	4628      	mov	r0, r5
 800d7d6:	f7fe fc95 	bl	800c104 <tcp_seg_free>
              next = next->next;
 800d7da:	4645      	mov	r5, r8
            while (next &&
 800d7dc:	f1b8 0f00 	cmp.w	r8, #0
 800d7e0:	f000 81e8 	beq.w	800dbb4 <tcp_receive+0x898>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800d7e4:	68e8      	ldr	r0, [r5, #12]
 800d7e6:	883a      	ldrh	r2, [r7, #0]
 800d7e8:	f8d6 e000 	ldr.w	lr, [r6]
 800d7ec:	892b      	ldrh	r3, [r5, #8]
 800d7ee:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800d7f2:	eb02 010e 	add.w	r1, r2, lr
 800d7f6:	4463      	add	r3, ip
 800d7f8:	1acb      	subs	r3, r1, r3
            while (next &&
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	f2c0 81a2 	blt.w	800db44 <tcp_receive+0x828>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800d800:	8980      	ldrh	r0, [r0, #12]
 800d802:	f7fc ff8f 	bl	800a724 <lwip_htons>
 800d806:	07c3      	lsls	r3, r0, #31
 800d808:	d5e2      	bpl.n	800d7d0 <tcp_receive+0x4b4>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800d80a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d80e:	8998      	ldrh	r0, [r3, #12]
 800d810:	f7fc ff88 	bl	800a724 <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800d814:	0780      	lsls	r0, r0, #30
 800d816:	d4db      	bmi.n	800d7d0 <tcp_receive+0x4b4>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800d818:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d81c:	2001      	movs	r0, #1
 800d81e:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 800d822:	f7fc ff7f 	bl	800a724 <lwip_htons>
 800d826:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d82a:	ea48 0000 	orr.w	r0, r8, r0
                tcplen = TCP_TCPLEN(&inseg);
 800d82e:	f8b9 8008 	ldrh.w	r8, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800d832:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800d834:	b280      	uxth	r0, r0
 800d836:	f7fc ff75 	bl	800a724 <lwip_htons>
 800d83a:	f010 0303 	ands.w	r3, r0, #3
 800d83e:	bf18      	it	ne
 800d840:	2301      	movne	r3, #1
 800d842:	4498      	add	r8, r3
 800d844:	f8a7 8000 	strh.w	r8, [r7]
 800d848:	e7c2      	b.n	800d7d0 <tcp_receive+0x4b4>
        pcb->unsent_oversize = 0;
 800d84a:	f8a4 0068 	strh.w	r0, [r4, #104]	@ 0x68
 800d84e:	e673      	b.n	800d538 <tcp_receive+0x21c>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800d850:	8b62      	ldrh	r2, [r4, #26]
 800d852:	f412 6f00 	tst.w	r2, #2048	@ 0x800
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800d856:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800d858:	bf0c      	ite	eq
 800d85a:	2002      	moveq	r0, #2
 800d85c:	2001      	movne	r0, #1
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800d85e:	fb12 f200 	smulbb	r2, r2, r0
 800d862:	b292      	uxth	r2, r2
          TCP_WND_INC(pcb->cwnd, increase);
 800d864:	428a      	cmp	r2, r1
 800d866:	bf94      	ite	ls
 800d868:	1898      	addls	r0, r3, r2
 800d86a:	1858      	addhi	r0, r3, r1
 800d86c:	b282      	uxth	r2, r0
 800d86e:	4293      	cmp	r3, r2
 800d870:	f240 80dc 	bls.w	800da2c <tcp_receive+0x710>
 800d874:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d878:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
 800d87c:	e645      	b.n	800d50a <tcp_receive+0x1ee>
          if ((pcb->unsent == NULL) ||
 800d87e:	b148      	cbz	r0, 800d894 <tcp_receive+0x578>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800d880:	68c3      	ldr	r3, [r0, #12]
 800d882:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 800d884:	6858      	ldr	r0, [r3, #4]
 800d886:	f7fc ff51 	bl	800a72c <lwip_htonl>
 800d88a:	1a3f      	subs	r7, r7, r0
          if ((pcb->unsent == NULL) ||
 800d88c:	2f00      	cmp	r7, #0
 800d88e:	f73f af3b 	bgt.w	800d708 <tcp_receive+0x3ec>
            tcp_clear_flags(pcb, TF_RTO);
 800d892:	8b63      	ldrh	r3, [r4, #26]
 800d894:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d898:	4f0f      	ldr	r7, [pc, #60]	@ (800d8d8 <tcp_receive+0x5bc>)
 800d89a:	8363      	strh	r3, [r4, #26]
 800d89c:	e687      	b.n	800d5ae <tcp_receive+0x292>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800d89e:	4b0b      	ldr	r3, [pc, #44]	@ (800d8cc <tcp_receive+0x5b0>)
 800d8a0:	f240 5297 	movw	r2, #1431	@ 0x597
 800d8a4:	490d      	ldr	r1, [pc, #52]	@ (800d8dc <tcp_receive+0x5c0>)
 800d8a6:	480b      	ldr	r0, [pc, #44]	@ (800d8d4 <tcp_receive+0x5b8>)
 800d8a8:	f004 fc00 	bl	80120ac <iprintf>
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800d8ac:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d8b0:	891a      	ldrh	r2, [r3, #8]
 800d8b2:	e744      	b.n	800d73e <tcp_receive+0x422>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800d8b4:	4b05      	ldr	r3, [pc, #20]	@ (800d8cc <tcp_receive+0x5b0>)
 800d8b6:	f240 5295 	movw	r2, #1429	@ 0x595
 800d8ba:	4909      	ldr	r1, [pc, #36]	@ (800d8e0 <tcp_receive+0x5c4>)
 800d8bc:	4805      	ldr	r0, [pc, #20]	@ (800d8d4 <tcp_receive+0x5b8>)
 800d8be:	f004 fbf5 	bl	80120ac <iprintf>
 800d8c2:	e734      	b.n	800d72e <tcp_receive+0x412>
 800d8c4:	2400b988 	.word	0x2400b988
 800d8c8:	2400b98c 	.word	0x2400b98c
 800d8cc:	080147ec 	.word	0x080147ec
 800d8d0:	080148dc 	.word	0x080148dc
 800d8d4:	08012fac 	.word	0x08012fac
 800d8d8:	2400b96e 	.word	0x2400b96e
 800d8dc:	080148cc 	.word	0x080148cc
 800d8e0:	080148bc 	.word	0x080148bc
              pcb->ooseq = pcb->ooseq->next;
 800d8e4:	6803      	ldr	r3, [r0, #0]
 800d8e6:	6763      	str	r3, [r4, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 800d8e8:	f7fe fc0c 	bl	800c104 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800d8ec:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800d8ee:	2800      	cmp	r0, #0
 800d8f0:	d1f8      	bne.n	800d8e4 <tcp_receive+0x5c8>
        pcb->rcv_nxt = seqno + tcplen;
 800d8f2:	883a      	ldrh	r2, [r7, #0]
 800d8f4:	6831      	ldr	r1, [r6, #0]
 800d8f6:	4411      	add	r1, r2
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800d8f8:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
        pcb->rcv_nxt = seqno + tcplen;
 800d8fa:	6261      	str	r1, [r4, #36]	@ 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	f0c0 80fd 	bcc.w	800dafc <tcp_receive+0x7e0>
        pcb->rcv_wnd -= tcplen;
 800d902:	1a9b      	subs	r3, r3, r2
        tcp_update_rcv_ann_wnd(pcb);
 800d904:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 800d906:	8523      	strh	r3, [r4, #40]	@ 0x28
        tcp_update_rcv_ann_wnd(pcb);
 800d908:	f7fe faba 	bl	800be80 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 800d90c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d910:	891a      	ldrh	r2, [r3, #8]
 800d912:	b122      	cbz	r2, 800d91e <tcp_receive+0x602>
          recv_data = inseg.p;
 800d914:	4ab2      	ldr	r2, [pc, #712]	@ (800dbe0 <tcp_receive+0x8c4>)
 800d916:	6013      	str	r3, [r2, #0]
          inseg.p = NULL;
 800d918:	2300      	movs	r3, #0
 800d91a:	f8c9 3004 	str.w	r3, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d91e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d922:	8998      	ldrh	r0, [r3, #12]
 800d924:	f7fc fefe 	bl	800a724 <lwip_htons>
 800d928:	07c2      	lsls	r2, r0, #31
 800d92a:	d504      	bpl.n	800d936 <tcp_receive+0x61a>
          recv_flags |= TF_GOT_FIN;
 800d92c:	4aad      	ldr	r2, [pc, #692]	@ (800dbe4 <tcp_receive+0x8c8>)
 800d92e:	7813      	ldrb	r3, [r2, #0]
 800d930:	f043 0320 	orr.w	r3, r3, #32
 800d934:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 800d936:	6f65      	ldr	r5, [r4, #116]	@ 0x74
 800d938:	2d00      	cmp	r5, #0
 800d93a:	f000 8093 	beq.w	800da64 <tcp_receive+0x748>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d93e:	f8df 92ac 	ldr.w	r9, [pc, #684]	@ 800dbec <tcp_receive+0x8d0>
 800d942:	f8df 82c0 	ldr.w	r8, [pc, #704]	@ 800dc04 <tcp_receive+0x8e8>
 800d946:	4fa8      	ldr	r7, [pc, #672]	@ (800dbe8 <tcp_receive+0x8cc>)
 800d948:	e033      	b.n	800d9b2 <tcp_receive+0x696>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800d94a:	68eb      	ldr	r3, [r5, #12]
 800d94c:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800d950:	8998      	ldrh	r0, [r3, #12]
 800d952:	f7fc fee7 	bl	800a724 <lwip_htons>
 800d956:	f010 0003 	ands.w	r0, r0, #3
 800d95a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800d95c:	bf18      	it	ne
 800d95e:	2001      	movne	r0, #1
 800d960:	4450      	add	r0, sl
 800d962:	1a1b      	subs	r3, r3, r0
          tcp_update_rcv_ann_wnd(pcb);
 800d964:	4620      	mov	r0, r4
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800d966:	8523      	strh	r3, [r4, #40]	@ 0x28
          tcp_update_rcv_ann_wnd(pcb);
 800d968:	f7fe fa8a 	bl	800be80 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 800d96c:	6869      	ldr	r1, [r5, #4]
 800d96e:	890b      	ldrh	r3, [r1, #8]
 800d970:	b13b      	cbz	r3, 800d982 <tcp_receive+0x666>
            if (recv_data) {
 800d972:	4b9b      	ldr	r3, [pc, #620]	@ (800dbe0 <tcp_receive+0x8c4>)
 800d974:	6818      	ldr	r0, [r3, #0]
 800d976:	2800      	cmp	r0, #0
 800d978:	d05b      	beq.n	800da32 <tcp_receive+0x716>
              pbuf_cat(recv_data, cseg->p);
 800d97a:	f7fd ff3d 	bl	800b7f8 <pbuf_cat>
            cseg->p = NULL;
 800d97e:	2300      	movs	r3, #0
 800d980:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800d982:	68eb      	ldr	r3, [r5, #12]
 800d984:	8998      	ldrh	r0, [r3, #12]
 800d986:	f7fc fecd 	bl	800a724 <lwip_htons>
 800d98a:	07c3      	lsls	r3, r0, #31
 800d98c:	d509      	bpl.n	800d9a2 <tcp_receive+0x686>
            recv_flags |= TF_GOT_FIN;
 800d98e:	4a95      	ldr	r2, [pc, #596]	@ (800dbe4 <tcp_receive+0x8c8>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800d990:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 800d992:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800d994:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 800d996:	f043 0320 	orr.w	r3, r3, #32
 800d99a:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800d99c:	d101      	bne.n	800d9a2 <tcp_receive+0x686>
              pcb->state = CLOSE_WAIT;
 800d99e:	2307      	movs	r3, #7
 800d9a0:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 800d9a2:	682b      	ldr	r3, [r5, #0]
          tcp_seg_free(cseg);
 800d9a4:	4628      	mov	r0, r5
          pcb->ooseq = cseg->next;
 800d9a6:	6763      	str	r3, [r4, #116]	@ 0x74
          tcp_seg_free(cseg);
 800d9a8:	f7fe fbac 	bl	800c104 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800d9ac:	6f65      	ldr	r5, [r4, #116]	@ 0x74
 800d9ae:	2d00      	cmp	r5, #0
 800d9b0:	d058      	beq.n	800da64 <tcp_receive+0x748>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800d9b2:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 800d9b4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800d9b6:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 800d9b8:	428b      	cmp	r3, r1
 800d9ba:	d153      	bne.n	800da64 <tcp_receive+0x748>
          seqno = pcb->ooseq->tcphdr->seqno;
 800d9bc:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d9be:	8990      	ldrh	r0, [r2, #12]
 800d9c0:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800d9c4:	f7fc feae 	bl	800a724 <lwip_htons>
 800d9c8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d9ca:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d9ce:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d9d2:	bf18      	it	ne
 800d9d4:	2001      	movne	r0, #1
 800d9d6:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d9d8:	68eb      	ldr	r3, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d9da:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d9dc:	f8b4 a028 	ldrh.w	sl, [r4, #40]	@ 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d9e0:	6260      	str	r0, [r4, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d9e2:	8998      	ldrh	r0, [r3, #12]
 800d9e4:	f7fc fe9e 	bl	800a724 <lwip_htons>
 800d9e8:	f010 0003 	ands.w	r0, r0, #3
 800d9ec:	bf18      	it	ne
 800d9ee:	2001      	movne	r0, #1
 800d9f0:	4458      	add	r0, fp
 800d9f2:	4582      	cmp	sl, r0
 800d9f4:	d2a9      	bcs.n	800d94a <tcp_receive+0x62e>
 800d9f6:	464b      	mov	r3, r9
 800d9f8:	f240 622b 	movw	r2, #1579	@ 0x62b
 800d9fc:	4641      	mov	r1, r8
 800d9fe:	4638      	mov	r0, r7
 800da00:	f004 fb54 	bl	80120ac <iprintf>
 800da04:	e7a1      	b.n	800d94a <tcp_receive+0x62e>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800da06:	4b79      	ldr	r3, [pc, #484]	@ (800dbec <tcp_receive+0x8d0>)
 800da08:	f240 5294 	movw	r2, #1428	@ 0x594
 800da0c:	4978      	ldr	r1, [pc, #480]	@ (800dbf0 <tcp_receive+0x8d4>)
 800da0e:	4876      	ldr	r0, [pc, #472]	@ (800dbe8 <tcp_receive+0x8cc>)
 800da10:	f004 fb4c 	bl	80120ac <iprintf>
 800da14:	e686      	b.n	800d724 <tcp_receive+0x408>
          TCP_WND_INC(pcb->bytes_acked, acked);
 800da16:	f64f 71ff 	movw	r1, #65535	@ 0xffff
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800da1a:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800da1c:	1ac9      	subs	r1, r1, r3
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800da1e:	441a      	add	r2, r3
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800da20:	f8a4 106a 	strh.w	r1, [r4, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800da24:	b292      	uxth	r2, r2
 800da26:	4293      	cmp	r3, r2
 800da28:	f63f af24 	bhi.w	800d874 <tcp_receive+0x558>
 800da2c:	f8a4 2048 	strh.w	r2, [r4, #72]	@ 0x48
 800da30:	e56b      	b.n	800d50a <tcp_receive+0x1ee>
              recv_data = cseg->p;
 800da32:	6019      	str	r1, [r3, #0]
 800da34:	e7a3      	b.n	800d97e <tcp_receive+0x662>
          struct tcp_seg *next, *prev = NULL;
 800da36:	f04f 0800 	mov.w	r8, #0
              if (inseg.len > next->len) {
 800da3a:	486e      	ldr	r0, [pc, #440]	@ (800dbf4 <tcp_receive+0x8d8>)
 800da3c:	892b      	ldrh	r3, [r5, #8]
 800da3e:	8902      	ldrh	r2, [r0, #8]
 800da40:	429a      	cmp	r2, r3
 800da42:	f67f ace0 	bls.w	800d406 <tcp_receive+0xea>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800da46:	f7fe fb6b 	bl	800c120 <tcp_seg_copy>
                if (cseg != NULL) {
 800da4a:	2800      	cmp	r0, #0
 800da4c:	f43f acdb 	beq.w	800d406 <tcp_receive+0xea>
                  if (prev != NULL) {
 800da50:	f1b8 0f00 	cmp.w	r8, #0
 800da54:	f000 80c2 	beq.w	800dbdc <tcp_receive+0x8c0>
                    prev->next = cseg;
 800da58:	f8c8 0000 	str.w	r0, [r8]
                  tcp_oos_insert_segment(cseg, next);
 800da5c:	4629      	mov	r1, r5
 800da5e:	f7ff fb8b 	bl	800d178 <tcp_oos_insert_segment>
 800da62:	e4d0      	b.n	800d406 <tcp_receive+0xea>
        tcp_ack(pcb);
 800da64:	8b63      	ldrh	r3, [r4, #26]
 800da66:	07d8      	lsls	r0, r3, #31
 800da68:	d50a      	bpl.n	800da80 <tcp_receive+0x764>
 800da6a:	f023 0301 	bic.w	r3, r3, #1
 800da6e:	f043 0302 	orr.w	r3, r3, #2
 800da72:	8363      	strh	r3, [r4, #26]
 800da74:	e501      	b.n	800d47a <tcp_receive+0x15e>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800da76:	485f      	ldr	r0, [pc, #380]	@ (800dbf4 <tcp_receive+0x8d8>)
 800da78:	f7fe fb52 	bl	800c120 <tcp_seg_copy>
 800da7c:	6760      	str	r0, [r4, #116]	@ 0x74
 800da7e:	e4c2      	b.n	800d406 <tcp_receive+0xea>
        tcp_ack(pcb);
 800da80:	f043 0301 	orr.w	r3, r3, #1
 800da84:	8363      	strh	r3, [r4, #26]
 800da86:	e4f8      	b.n	800d47a <tcp_receive+0x15e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800da88:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800da8c:	8998      	ldrh	r0, [r3, #12]
 800da8e:	f7fc fe49 	bl	800a724 <lwip_htons>
 800da92:	07c5      	lsls	r5, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800da94:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800da98:	f100 8090 	bmi.w	800dbbc <tcp_receive+0x8a0>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800da9c:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 800da9e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800daa0:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800daa4:	f7fc fe3e 	bl	800a724 <lwip_htons>
 800daa8:	0780      	lsls	r0, r0, #30
            inseg.len -= 1;
 800daaa:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800daae:	d503      	bpl.n	800dab8 <tcp_receive+0x79c>
            inseg.len -= 1;
 800dab0:	3901      	subs	r1, #1
 800dab2:	b289      	uxth	r1, r1
 800dab4:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 800dab8:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800dabc:	f7fd fe18 	bl	800b6f0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800dac0:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800dac4:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 800dac8:	8998      	ldrh	r0, [r3, #12]
 800daca:	f7fc fe2b 	bl	800a724 <lwip_htons>
 800dace:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800dad2:	6832      	ldr	r2, [r6, #0]
          tcplen = TCP_TCPLEN(&inseg);
 800dad4:	bf18      	it	ne
 800dad6:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800dad8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          tcplen = TCP_TCPLEN(&inseg);
 800dada:	442b      	add	r3, r5
 800dadc:	b29b      	uxth	r3, r3
 800dade:	803b      	strh	r3, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800dae0:	4413      	add	r3, r2
 800dae2:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 800dae4:	440a      	add	r2, r1
 800dae6:	4293      	cmp	r3, r2
 800dae8:	f43f ae61 	beq.w	800d7ae <tcp_receive+0x492>
 800daec:	4b3f      	ldr	r3, [pc, #252]	@ (800dbec <tcp_receive+0x8d0>)
 800daee:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800daf2:	4941      	ldr	r1, [pc, #260]	@ (800dbf8 <tcp_receive+0x8dc>)
 800daf4:	483c      	ldr	r0, [pc, #240]	@ (800dbe8 <tcp_receive+0x8cc>)
 800daf6:	f004 fad9 	bl	80120ac <iprintf>
 800dafa:	e658      	b.n	800d7ae <tcp_receive+0x492>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800dafc:	4b3b      	ldr	r3, [pc, #236]	@ (800dbec <tcp_receive+0x8d0>)
 800dafe:	f240 6207 	movw	r2, #1543	@ 0x607
 800db02:	493e      	ldr	r1, [pc, #248]	@ (800dbfc <tcp_receive+0x8e0>)
 800db04:	4838      	ldr	r0, [pc, #224]	@ (800dbe8 <tcp_receive+0x8cc>)
 800db06:	f004 fad1 	bl	80120ac <iprintf>
        pcb->rcv_wnd -= tcplen;
 800db0a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800db0c:	883a      	ldrh	r2, [r7, #0]
 800db0e:	e6f8      	b.n	800d902 <tcp_receive+0x5e6>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800db10:	4838      	ldr	r0, [pc, #224]	@ (800dbf4 <tcp_receive+0x8d8>)
 800db12:	f7fe fb05 	bl	800c120 <tcp_seg_copy>
                  if (cseg != NULL) {
 800db16:	2800      	cmp	r0, #0
 800db18:	f43f ac75 	beq.w	800d406 <tcp_receive+0xea>
                    tcp_oos_insert_segment(cseg, next);
 800db1c:	4629      	mov	r1, r5
                    pcb->ooseq = cseg;
 800db1e:	6760      	str	r0, [r4, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 800db20:	f7ff fb2a 	bl	800d178 <tcp_oos_insert_segment>
 800db24:	e46f      	b.n	800d406 <tcp_receive+0xea>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800db26:	f8b4 2048 	ldrh.w	r2, [r4, #72]	@ 0x48
 800db2a:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 800db2c:	4413      	add	r3, r2
 800db2e:	b29b      	uxth	r3, r3
 800db30:	429a      	cmp	r2, r3
 800db32:	d901      	bls.n	800db38 <tcp_receive+0x81c>
 800db34:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800db38:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
                tcp_rexmit_fast(pcb);
 800db3c:	4620      	mov	r0, r4
 800db3e:	f001 fdc9 	bl	800f6d4 <tcp_rexmit_fast>
      if (!found_dupack) {
 800db42:	e534      	b.n	800d5ae <tcp_receive+0x292>
                TCP_SEQ_GT(seqno + tcplen,
 800db44:	eba1 030c 	sub.w	r3, r1, ip
            if (next &&
 800db48:	2b00      	cmp	r3, #0
 800db4a:	dc01      	bgt.n	800db50 <tcp_receive+0x834>
            pcb->ooseq = next;
 800db4c:	6765      	str	r5, [r4, #116]	@ 0x74
 800db4e:	e6d3      	b.n	800d8f8 <tcp_receive+0x5dc>
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800db50:	ebac 0c0e 	sub.w	ip, ip, lr
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800db54:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800db58:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800db5c:	8998      	ldrh	r0, [r3, #12]
 800db5e:	f7fc fde1 	bl	800a724 <lwip_htons>
 800db62:	0781      	lsls	r1, r0, #30
 800db64:	d504      	bpl.n	800db70 <tcp_receive+0x854>
                inseg.len -= 1;
 800db66:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 800db6a:	3b01      	subs	r3, #1
 800db6c:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 800db70:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 800db74:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800db78:	f7fd fdba 	bl	800b6f0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800db7c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800db80:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 800db84:	8998      	ldrh	r0, [r3, #12]
 800db86:	f7fc fdcd 	bl	800a724 <lwip_htons>
 800db8a:	f010 0303 	ands.w	r3, r0, #3
 800db8e:	bf18      	it	ne
 800db90:	2301      	movne	r3, #1
 800db92:	eb08 0203 	add.w	r2, r8, r3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800db96:	68eb      	ldr	r3, [r5, #12]
              tcplen = TCP_TCPLEN(&inseg);
 800db98:	b292      	uxth	r2, r2
 800db9a:	803a      	strh	r2, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800db9c:	6859      	ldr	r1, [r3, #4]
 800db9e:	6833      	ldr	r3, [r6, #0]
 800dba0:	4413      	add	r3, r2
 800dba2:	428b      	cmp	r3, r1
 800dba4:	d0d2      	beq.n	800db4c <tcp_receive+0x830>
 800dba6:	4b11      	ldr	r3, [pc, #68]	@ (800dbec <tcp_receive+0x8d0>)
 800dba8:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 800dbac:	4914      	ldr	r1, [pc, #80]	@ (800dc00 <tcp_receive+0x8e4>)
 800dbae:	480e      	ldr	r0, [pc, #56]	@ (800dbe8 <tcp_receive+0x8cc>)
 800dbb0:	f004 fa7c 	bl	80120ac <iprintf>
        pcb->rcv_nxt = seqno + tcplen;
 800dbb4:	883a      	ldrh	r2, [r7, #0]
 800dbb6:	6831      	ldr	r1, [r6, #0]
 800dbb8:	4411      	add	r1, r2
 800dbba:	e7c7      	b.n	800db4c <tcp_receive+0x830>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800dbbc:	899d      	ldrh	r5, [r3, #12]
 800dbbe:	4628      	mov	r0, r5
 800dbc0:	f425 557c 	bic.w	r5, r5, #16128	@ 0x3f00
 800dbc4:	f7fc fdae 	bl	800a724 <lwip_htons>
 800dbc8:	f000 003e 	and.w	r0, r0, #62	@ 0x3e
 800dbcc:	f7fc fdaa 	bl	800a724 <lwip_htons>
 800dbd0:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800dbd4:	4328      	orrs	r0, r5
 800dbd6:	8198      	strh	r0, [r3, #12]
 800dbd8:	b280      	uxth	r0, r0
 800dbda:	e760      	b.n	800da9e <tcp_receive+0x782>
                    pcb->ooseq = cseg;
 800dbdc:	6760      	str	r0, [r4, #116]	@ 0x74
 800dbde:	e73d      	b.n	800da5c <tcp_receive+0x740>
 800dbe0:	2400b968 	.word	0x2400b968
 800dbe4:	2400b96c 	.word	0x2400b96c
 800dbe8:	08012fac 	.word	0x08012fac
 800dbec:	080147ec 	.word	0x080147ec
 800dbf0:	080148ac 	.word	0x080148ac
 800dbf4:	2400b98c 	.word	0x2400b98c
 800dbf8:	080148dc 	.word	0x080148dc
 800dbfc:	08014950 	.word	0x08014950
 800dc00:	08014914 	.word	0x08014914
 800dc04:	08014970 	.word	0x08014970
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800dc08:	68db      	ldr	r3, [r3, #12]
 800dc0a:	899d      	ldrh	r5, [r3, #12]
 800dc0c:	4628      	mov	r0, r5
 800dc0e:	f425 557c 	bic.w	r5, r5, #16128	@ 0x3f00
 800dc12:	f7fc fd87 	bl	800a724 <lwip_htons>
 800dc16:	f000 003e 	and.w	r0, r0, #62	@ 0x3e
 800dc1a:	f7fc fd83 	bl	800a724 <lwip_htons>
 800dc1e:	f8d8 3000 	ldr.w	r3, [r8]
 800dc22:	ea40 0205 	orr.w	r2, r0, r5
 800dc26:	68d9      	ldr	r1, [r3, #12]
 800dc28:	818a      	strh	r2, [r1, #12]
 800dc2a:	e545      	b.n	800d6b8 <tcp_receive+0x39c>
 800dc2c:	f8df 9004 	ldr.w	r9, [pc, #4]	@ 800dc34 <tcp_receive+0x918>
 800dc30:	e5ab      	b.n	800d78a <tcp_receive+0x46e>
 800dc32:	bf00      	nop
 800dc34:	2400b98c 	.word	0x2400b98c

0800dc38 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800dc38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800dc3c:	4604      	mov	r4, r0
 800dc3e:	2800      	cmp	r0, #0
 800dc40:	f000 808b 	beq.w	800dd5a <tcp_parseopt+0x122>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800dc44:	4b52      	ldr	r3, [pc, #328]	@ (800dd90 <tcp_parseopt+0x158>)
 800dc46:	881d      	ldrh	r5, [r3, #0]
 800dc48:	2d00      	cmp	r5, #0
 800dc4a:	d036      	beq.n	800dcba <tcp_parseopt+0x82>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc4c:	4a51      	ldr	r2, [pc, #324]	@ (800dd94 <tcp_parseopt+0x15c>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800dc4e:	2300      	movs	r3, #0
 800dc50:	4e51      	ldr	r6, [pc, #324]	@ (800dd98 <tcp_parseopt+0x160>)
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc52:	6810      	ldr	r0, [r2, #0]
 800dc54:	4619      	mov	r1, r3
 800dc56:	4a51      	ldr	r2, [pc, #324]	@ (800dd9c <tcp_parseopt+0x164>)
    return opts[optidx];
 800dc58:	4f51      	ldr	r7, [pc, #324]	@ (800dda0 <tcp_parseopt+0x168>)
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc5a:	f8b2 c000 	ldrh.w	ip, [r2]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800dc5e:	8033      	strh	r3, [r6, #0]
tcp_parseopt(struct tcp_pcb *pcb)
 800dc60:	468e      	mov	lr, r1
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800dc62:	428d      	cmp	r5, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc64:	fa1f f88e 	uxth.w	r8, lr
  u16_t optidx = tcp_optidx++;
 800dc68:	f101 0201 	add.w	r2, r1, #1
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800dc6c:	f240 8087 	bls.w	800dd7e <tcp_parseopt+0x146>
  u16_t optidx = tcp_optidx++;
 800dc70:	b292      	uxth	r2, r2
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc72:	b1c0      	cbz	r0, 800dca6 <tcp_parseopt+0x6e>
 800dc74:	45c4      	cmp	ip, r8
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dc76:	eba2 030c 	sub.w	r3, r2, ip
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc7a:	d814      	bhi.n	800dca6 <tcp_parseopt+0x6e>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dc7c:	3b01      	subs	r3, #1
    return tcphdr_opt2[idx];
 800dc7e:	b2db      	uxtb	r3, r3
 800dc80:	5cc3      	ldrb	r3, [r0, r3]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 800dc82:	2b01      	cmp	r3, #1
 800dc84:	d014      	beq.n	800dcb0 <tcp_parseopt+0x78>
 800dc86:	2b02      	cmp	r3, #2
 800dc88:	d019      	beq.n	800dcbe <tcp_parseopt+0x86>
 800dc8a:	b1ab      	cbz	r3, 800dcb8 <tcp_parseopt+0x80>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc8c:	b108      	cbz	r0, 800dc92 <tcp_parseopt+0x5a>
 800dc8e:	4562      	cmp	r2, ip
 800dc90:	d24e      	bcs.n	800dd30 <tcp_parseopt+0xf8>
    return opts[optidx];
 800dc92:	4b43      	ldr	r3, [pc, #268]	@ (800dda0 <tcp_parseopt+0x168>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	4413      	add	r3, r2
 800dc98:	7d1b      	ldrb	r3, [r3, #20]
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
          if (data < 2) {
 800dc9a:	2b01      	cmp	r3, #1
 800dc9c:	d975      	bls.n	800dd8a <tcp_parseopt+0x152>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 800dc9e:	440b      	add	r3, r1
 800dca0:	b299      	uxth	r1, r3
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800dca2:	2301      	movs	r3, #1
 800dca4:	e7dc      	b.n	800dc60 <tcp_parseopt+0x28>
    return opts[optidx];
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	4473      	add	r3, lr
 800dcaa:	7d1b      	ldrb	r3, [r3, #20]
      switch (opt) {
 800dcac:	2b01      	cmp	r3, #1
 800dcae:	d1ea      	bne.n	800dc86 <tcp_parseopt+0x4e>
 800dcb0:	f10e 0e01 	add.w	lr, lr, #1
  u16_t optidx = tcp_optidx++;
 800dcb4:	4611      	mov	r1, r2
 800dcb6:	e7d4      	b.n	800dc62 <tcp_parseopt+0x2a>
 800dcb8:	8032      	strh	r2, [r6, #0]
      }
    }
  }
}
 800dcba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  u16_t optidx = tcp_optidx++;
 800dcbe:	1c8b      	adds	r3, r1, #2
 800dcc0:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dcc2:	b108      	cbz	r0, 800dcc8 <tcp_parseopt+0x90>
 800dcc4:	4562      	cmp	r2, ip
 800dcc6:	d22e      	bcs.n	800dd26 <tcp_parseopt+0xee>
    return opts[optidx];
 800dcc8:	f8df e0d4 	ldr.w	lr, [pc, #212]	@ 800dda0 <tcp_parseopt+0x168>
 800dccc:	f8de e000 	ldr.w	lr, [lr]
 800dcd0:	4472      	add	r2, lr
 800dcd2:	7d12      	ldrb	r2, [r2, #20]
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800dcd4:	2a04      	cmp	r2, #4
 800dcd6:	d156      	bne.n	800dd86 <tcp_parseopt+0x14e>
 800dcd8:	1c5a      	adds	r2, r3, #1
 800dcda:	42aa      	cmp	r2, r5
 800dcdc:	da53      	bge.n	800dd86 <tcp_parseopt+0x14e>
  u16_t optidx = tcp_optidx++;
 800dcde:	1cca      	adds	r2, r1, #3
 800dce0:	3104      	adds	r1, #4
 800dce2:	b292      	uxth	r2, r2
 800dce4:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dce6:	2800      	cmp	r0, #0
 800dce8:	d03f      	beq.n	800dd6a <tcp_parseopt+0x132>
 800dcea:	459c      	cmp	ip, r3
 800dcec:	d825      	bhi.n	800dd3a <tcp_parseopt+0x102>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dcee:	eba3 030c 	sub.w	r3, r3, ip
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dcf2:	4594      	cmp	ip, r2
    return tcphdr_opt2[idx];
 800dcf4:	b2db      	uxtb	r3, r3
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800dcf6:	f810 e003 	ldrb.w	lr, [r0, r3]
 800dcfa:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dcfe:	d927      	bls.n	800dd50 <tcp_parseopt+0x118>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800dd00:	4b27      	ldr	r3, [pc, #156]	@ (800dda0 <tcp_parseopt+0x168>)
 800dd02:	f8d3 8000 	ldr.w	r8, [r3]
    return opts[optidx];
 800dd06:	4490      	add	r8, r2
 800dd08:	f898 3014 	ldrb.w	r3, [r8, #20]
          mss |= tcp_get_next_optbyte();
 800dd0c:	ea43 030e 	orr.w	r3, r3, lr
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800dd10:	f240 58b3 	movw	r8, #1459	@ 0x5b3
 800dd14:	f240 5eb4 	movw	lr, #1460	@ 0x5b4
 800dd18:	1e5a      	subs	r2, r3, #1
 800dd1a:	b292      	uxth	r2, r2
 800dd1c:	4542      	cmp	r2, r8
 800dd1e:	bf88      	it	hi
 800dd20:	4673      	movhi	r3, lr
 800dd22:	8663      	strh	r3, [r4, #50]	@ 0x32
          break;
 800dd24:	e7bd      	b.n	800dca2 <tcp_parseopt+0x6a>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dd26:	eba2 020c 	sub.w	r2, r2, ip
    return tcphdr_opt2[idx];
 800dd2a:	b2d2      	uxtb	r2, r2
 800dd2c:	5c82      	ldrb	r2, [r0, r2]
 800dd2e:	e7d1      	b.n	800dcd4 <tcp_parseopt+0x9c>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dd30:	eba2 020c 	sub.w	r2, r2, ip
    return tcphdr_opt2[idx];
 800dd34:	b2d2      	uxtb	r2, r2
 800dd36:	5c83      	ldrb	r3, [r0, r2]
 800dd38:	e7af      	b.n	800dc9a <tcp_parseopt+0x62>
    return opts[optidx];
 800dd3a:	f8df e064 	ldr.w	lr, [pc, #100]	@ 800dda0 <tcp_parseopt+0x168>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dd3e:	4594      	cmp	ip, r2
    return opts[optidx];
 800dd40:	f8de e000 	ldr.w	lr, [lr]
 800dd44:	4473      	add	r3, lr
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800dd46:	f893 e014 	ldrb.w	lr, [r3, #20]
 800dd4a:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dd4e:	d8d7      	bhi.n	800dd00 <tcp_parseopt+0xc8>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dd50:	eba2 020c 	sub.w	r2, r2, ip
    return tcphdr_opt2[idx];
 800dd54:	b2d2      	uxtb	r2, r2
 800dd56:	5c83      	ldrb	r3, [r0, r2]
 800dd58:	e7d8      	b.n	800dd0c <tcp_parseopt+0xd4>
  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800dd5a:	4b12      	ldr	r3, [pc, #72]	@ (800dda4 <tcp_parseopt+0x16c>)
 800dd5c:	f240 727d 	movw	r2, #1917	@ 0x77d
 800dd60:	4911      	ldr	r1, [pc, #68]	@ (800dda8 <tcp_parseopt+0x170>)
 800dd62:	4812      	ldr	r0, [pc, #72]	@ (800ddac <tcp_parseopt+0x174>)
 800dd64:	f004 f9a2 	bl	80120ac <iprintf>
 800dd68:	e76c      	b.n	800dc44 <tcp_parseopt+0xc>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800dd6a:	f8df e034 	ldr.w	lr, [pc, #52]	@ 800dda0 <tcp_parseopt+0x168>
 800dd6e:	f8de 8000 	ldr.w	r8, [lr]
    return opts[optidx];
 800dd72:	4443      	add	r3, r8
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800dd74:	f893 e014 	ldrb.w	lr, [r3, #20]
 800dd78:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dd7c:	e7c3      	b.n	800dd06 <tcp_parseopt+0xce>
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d09b      	beq.n	800dcba <tcp_parseopt+0x82>
 800dd82:	8031      	strh	r1, [r6, #0]
 800dd84:	e799      	b.n	800dcba <tcp_parseopt+0x82>
 800dd86:	8033      	strh	r3, [r6, #0]
 800dd88:	e797      	b.n	800dcba <tcp_parseopt+0x82>
  u16_t optidx = tcp_optidx++;
 800dd8a:	3102      	adds	r1, #2
 800dd8c:	8031      	strh	r1, [r6, #0]
 800dd8e:	e794      	b.n	800dcba <tcp_parseopt+0x82>
 800dd90:	2400b986 	.word	0x2400b986
 800dd94:	2400b980 	.word	0x2400b980
 800dd98:	2400b97c 	.word	0x2400b97c
 800dd9c:	2400b984 	.word	0x2400b984
 800dda0:	2400b988 	.word	0x2400b988
 800dda4:	080147ec 	.word	0x080147ec
 800dda8:	08014998 	.word	0x08014998
 800ddac:	08012fac 	.word	0x08012fac

0800ddb0 <tcp_input>:
{
 800ddb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddb4:	4604      	mov	r4, r0
 800ddb6:	b087      	sub	sp, #28
  LWIP_ASSERT_CORE_LOCKED();
 800ddb8:	f7f9 ffea 	bl	8007d90 <sys_check_core_locking>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800ddbc:	2c00      	cmp	r4, #0
 800ddbe:	f000 80d5 	beq.w	800df6c <tcp_input+0x1bc>
  if (p->len < TCP_HLEN) {
 800ddc2:	8963      	ldrh	r3, [r4, #10]
  tcphdr = (struct tcp_hdr *)p->payload;
 800ddc4:	4e6d      	ldr	r6, [pc, #436]	@ (800df7c <tcp_input+0x1cc>)
 800ddc6:	6862      	ldr	r2, [r4, #4]
  if (p->len < TCP_HLEN) {
 800ddc8:	2b13      	cmp	r3, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 800ddca:	6032      	str	r2, [r6, #0]
  if (p->len < TCP_HLEN) {
 800ddcc:	d805      	bhi.n	800ddda <tcp_input+0x2a>
  pbuf_free(p);
 800ddce:	4620      	mov	r0, r4
}
 800ddd0:	b007      	add	sp, #28
 800ddd2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 800ddd6:	f7fd bb79 	b.w	800b4cc <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800ddda:	4f69      	ldr	r7, [pc, #420]	@ (800df80 <tcp_input+0x1d0>)
 800dddc:	6839      	ldr	r1, [r7, #0]
 800ddde:	6978      	ldr	r0, [r7, #20]
 800dde0:	f003 fade 	bl	80113a0 <ip4_addr_isbroadcast_u32>
 800dde4:	4605      	mov	r5, r0
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d1f1      	bne.n	800ddce <tcp_input+0x1e>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800ddea:	697b      	ldr	r3, [r7, #20]
 800ddec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800ddf0:	2be0      	cmp	r3, #224	@ 0xe0
 800ddf2:	d0ec      	beq.n	800ddce <tcp_input+0x1e>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800ddf4:	6833      	ldr	r3, [r6, #0]
 800ddf6:	8998      	ldrh	r0, [r3, #12]
 800ddf8:	f7fc fc94 	bl	800a724 <lwip_htons>
 800ddfc:	0a81      	lsrs	r1, r0, #10
 800ddfe:	f001 01fc 	and.w	r1, r1, #252	@ 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800de02:	2913      	cmp	r1, #19
 800de04:	d9e3      	bls.n	800ddce <tcp_input+0x1e>
 800de06:	8923      	ldrh	r3, [r4, #8]
 800de08:	428b      	cmp	r3, r1
 800de0a:	d3e0      	bcc.n	800ddce <tcp_input+0x1e>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800de0c:	f1a1 0314 	sub.w	r3, r1, #20
  if (p->len >= hdrlen_bytes) {
 800de10:	8962      	ldrh	r2, [r4, #10]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800de12:	f8df 91a0 	ldr.w	r9, [pc, #416]	@ 800dfb4 <tcp_input+0x204>
 800de16:	b29b      	uxth	r3, r3
  tcphdr_opt2 = NULL;
 800de18:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800dfb8 <tcp_input+0x208>
  if (p->len >= hdrlen_bytes) {
 800de1c:	428a      	cmp	r2, r1
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800de1e:	f8a9 3000 	strh.w	r3, [r9]
  tcphdr_opt2 = NULL;
 800de22:	f8c8 5000 	str.w	r5, [r8]
  if (p->len >= hdrlen_bytes) {
 800de26:	f080 819d 	bcs.w	800e164 <tcp_input+0x3b4>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800de2a:	6823      	ldr	r3, [r4, #0]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	f000 8379 	beq.w	800e524 <tcp_input+0x774>
    pbuf_remove_header(p, TCP_HLEN);
 800de32:	2114      	movs	r1, #20
 800de34:	4620      	mov	r0, r4
 800de36:	f7fd fae7 	bl	800b408 <pbuf_remove_header>
    tcphdr_opt1len = p->len;
 800de3a:	8965      	ldrh	r5, [r4, #10]
 800de3c:	4b51      	ldr	r3, [pc, #324]	@ (800df84 <tcp_input+0x1d4>)
    pbuf_remove_header(p, tcphdr_opt1len);
 800de3e:	4620      	mov	r0, r4
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800de40:	f8b9 a000 	ldrh.w	sl, [r9]
    pbuf_remove_header(p, tcphdr_opt1len);
 800de44:	4629      	mov	r1, r5
    tcphdr_opt1len = p->len;
 800de46:	801d      	strh	r5, [r3, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 800de48:	f7fd fade 	bl	800b408 <pbuf_remove_header>
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800de4c:	ebaa 0905 	sub.w	r9, sl, r5
    if (opt2len > p->next->len) {
 800de50:	6820      	ldr	r0, [r4, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800de52:	fa1f f989 	uxth.w	r9, r9
    if (opt2len > p->next->len) {
 800de56:	8943      	ldrh	r3, [r0, #10]
 800de58:	454b      	cmp	r3, r9
 800de5a:	d3b8      	bcc.n	800ddce <tcp_input+0x1e>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800de5c:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 800de5e:	4649      	mov	r1, r9
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800de60:	f8c8 3000 	str.w	r3, [r8]
    pbuf_remove_header(p->next, opt2len);
 800de64:	f7fd fad0 	bl	800b408 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800de68:	8923      	ldrh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800de6a:	8962      	ldrh	r2, [r4, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800de6c:	442b      	add	r3, r5
 800de6e:	eba3 030a 	sub.w	r3, r3, sl
 800de72:	b29b      	uxth	r3, r3
 800de74:	8123      	strh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800de76:	2a00      	cmp	r2, #0
 800de78:	f040 835b 	bne.w	800e532 <tcp_input+0x782>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800de7c:	6822      	ldr	r2, [r4, #0]
 800de7e:	8912      	ldrh	r2, [r2, #8]
 800de80:	429a      	cmp	r2, r3
 800de82:	d005      	beq.n	800de90 <tcp_input+0xe0>
 800de84:	4b40      	ldr	r3, [pc, #256]	@ (800df88 <tcp_input+0x1d8>)
 800de86:	22e0      	movs	r2, #224	@ 0xe0
 800de88:	4940      	ldr	r1, [pc, #256]	@ (800df8c <tcp_input+0x1dc>)
 800de8a:	4841      	ldr	r0, [pc, #260]	@ (800df90 <tcp_input+0x1e0>)
 800de8c:	f004 f90e 	bl	80120ac <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800de90:	6835      	ldr	r5, [r6, #0]
 800de92:	8828      	ldrh	r0, [r5, #0]
 800de94:	f7fc fc46 	bl	800a724 <lwip_htons>
 800de98:	8028      	strh	r0, [r5, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800de9a:	6835      	ldr	r5, [r6, #0]
 800de9c:	8868      	ldrh	r0, [r5, #2]
 800de9e:	f7fc fc41 	bl	800a724 <lwip_htons>
 800dea2:	8068      	strh	r0, [r5, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800dea4:	6835      	ldr	r5, [r6, #0]
 800dea6:	6868      	ldr	r0, [r5, #4]
 800dea8:	f7fc fc40 	bl	800a72c <lwip_htonl>
 800deac:	4b39      	ldr	r3, [pc, #228]	@ (800df94 <tcp_input+0x1e4>)
 800deae:	6068      	str	r0, [r5, #4]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800deb0:	6835      	ldr	r5, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800deb2:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800deb4:	68a8      	ldr	r0, [r5, #8]
 800deb6:	f7fc fc39 	bl	800a72c <lwip_htonl>
 800deba:	4b37      	ldr	r3, [pc, #220]	@ (800df98 <tcp_input+0x1e8>)
 800debc:	60a8      	str	r0, [r5, #8]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800debe:	6835      	ldr	r5, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800dec0:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800dec2:	89e8      	ldrh	r0, [r5, #14]
 800dec4:	f7fc fc2e 	bl	800a724 <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 800dec8:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800deca:	81e8      	strh	r0, [r5, #14]
  flags = TCPH_FLAGS(tcphdr);
 800decc:	8998      	ldrh	r0, [r3, #12]
 800dece:	f7fc fc29 	bl	800a724 <lwip_htons>
 800ded2:	4932      	ldr	r1, [pc, #200]	@ (800df9c <tcp_input+0x1ec>)
 800ded4:	f000 033f 	and.w	r3, r0, #63	@ 0x3f
  tcplen = p->tot_len;
 800ded8:	8922      	ldrh	r2, [r4, #8]
  flags = TCPH_FLAGS(tcphdr);
 800deda:	700b      	strb	r3, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800dedc:	0781      	lsls	r1, r0, #30
 800dede:	f040 8147 	bne.w	800e170 <tcp_input+0x3c0>
  tcplen = p->tot_len;
 800dee2:	4b2f      	ldr	r3, [pc, #188]	@ (800dfa0 <tcp_input+0x1f0>)
 800dee4:	9305      	str	r3, [sp, #20]
 800dee6:	801a      	strh	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800dee8:	4b2e      	ldr	r3, [pc, #184]	@ (800dfa4 <tcp_input+0x1f4>)
 800deea:	681d      	ldr	r5, [r3, #0]
 800deec:	2d00      	cmp	r5, #0
 800deee:	f000 80e8 	beq.w	800e0c2 <tcp_input+0x312>
  prev = NULL;
 800def2:	f04f 0800 	mov.w	r8, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800def6:	f8df a090 	ldr.w	sl, [pc, #144]	@ 800df88 <tcp_input+0x1d8>
 800defa:	f8df b0c0 	ldr.w	fp, [pc, #192]	@ 800dfbc <tcp_input+0x20c>
 800defe:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800df90 <tcp_input+0x1e0>
 800df02:	e017      	b.n	800df34 <tcp_input+0x184>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800df04:	2b0a      	cmp	r3, #10
 800df06:	d021      	beq.n	800df4c <tcp_input+0x19c>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800df08:	2b01      	cmp	r3, #1
 800df0a:	d028      	beq.n	800df5e <tcp_input+0x1ae>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800df0c:	7a2a      	ldrb	r2, [r5, #8]
 800df0e:	b132      	cbz	r2, 800df1e <tcp_input+0x16e>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800df16:	3301      	adds	r3, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800df18:	b2db      	uxtb	r3, r3
 800df1a:	429a      	cmp	r2, r3
 800df1c:	d104      	bne.n	800df28 <tcp_input+0x178>
    if (pcb->remote_port == tcphdr->src &&
 800df1e:	6833      	ldr	r3, [r6, #0]
 800df20:	8b29      	ldrh	r1, [r5, #24]
 800df22:	881a      	ldrh	r2, [r3, #0]
 800df24:	4291      	cmp	r1, r2
 800df26:	d04b      	beq.n	800dfc0 <tcp_input+0x210>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df28:	68eb      	ldr	r3, [r5, #12]
 800df2a:	46a8      	mov	r8, r5
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	f000 80c8 	beq.w	800e0c2 <tcp_input+0x312>
 800df32:	461d      	mov	r5, r3
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800df34:	7d2b      	ldrb	r3, [r5, #20]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d1e4      	bne.n	800df04 <tcp_input+0x154>
 800df3a:	4653      	mov	r3, sl
 800df3c:	22fb      	movs	r2, #251	@ 0xfb
 800df3e:	4659      	mov	r1, fp
 800df40:	4648      	mov	r0, r9
 800df42:	f004 f8b3 	bl	80120ac <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800df46:	7d2b      	ldrb	r3, [r5, #20]
 800df48:	2b0a      	cmp	r3, #10
 800df4a:	d1dd      	bne.n	800df08 <tcp_input+0x158>
 800df4c:	4653      	mov	r3, sl
 800df4e:	22fc      	movs	r2, #252	@ 0xfc
 800df50:	4915      	ldr	r1, [pc, #84]	@ (800dfa8 <tcp_input+0x1f8>)
 800df52:	4648      	mov	r0, r9
 800df54:	f004 f8aa 	bl	80120ac <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800df58:	7d2b      	ldrb	r3, [r5, #20]
 800df5a:	2b01      	cmp	r3, #1
 800df5c:	d1d6      	bne.n	800df0c <tcp_input+0x15c>
 800df5e:	4653      	mov	r3, sl
 800df60:	22fd      	movs	r2, #253	@ 0xfd
 800df62:	4912      	ldr	r1, [pc, #72]	@ (800dfac <tcp_input+0x1fc>)
 800df64:	4648      	mov	r0, r9
 800df66:	f004 f8a1 	bl	80120ac <iprintf>
 800df6a:	e7cf      	b.n	800df0c <tcp_input+0x15c>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800df6c:	4b06      	ldr	r3, [pc, #24]	@ (800df88 <tcp_input+0x1d8>)
 800df6e:	2283      	movs	r2, #131	@ 0x83
 800df70:	490f      	ldr	r1, [pc, #60]	@ (800dfb0 <tcp_input+0x200>)
 800df72:	4807      	ldr	r0, [pc, #28]	@ (800df90 <tcp_input+0x1e0>)
 800df74:	f004 f89a 	bl	80120ac <iprintf>
 800df78:	e723      	b.n	800ddc2 <tcp_input+0x12>
 800df7a:	bf00      	nop
 800df7c:	2400b988 	.word	0x2400b988
 800df80:	24004e90 	.word	0x24004e90
 800df84:	2400b984 	.word	0x2400b984
 800df88:	080147ec 	.word	0x080147ec
 800df8c:	080149e8 	.word	0x080149e8
 800df90:	08012fac 	.word	0x08012fac
 800df94:	2400b978 	.word	0x2400b978
 800df98:	2400b974 	.word	0x2400b974
 800df9c:	2400b96d 	.word	0x2400b96d
 800dfa0:	2400b96e 	.word	0x2400b96e
 800dfa4:	2400b954 	.word	0x2400b954
 800dfa8:	08014a30 	.word	0x08014a30
 800dfac:	08014a5c 	.word	0x08014a5c
 800dfb0:	080149b4 	.word	0x080149b4
 800dfb4:	2400b986 	.word	0x2400b986
 800dfb8:	2400b980 	.word	0x2400b980
 800dfbc:	08014a08 	.word	0x08014a08
    if (pcb->remote_port == tcphdr->src &&
 800dfc0:	885b      	ldrh	r3, [r3, #2]
 800dfc2:	8aea      	ldrh	r2, [r5, #22]
 800dfc4:	429a      	cmp	r2, r3
 800dfc6:	d1af      	bne.n	800df28 <tcp_input+0x178>
        pcb->local_port == tcphdr->dest &&
 800dfc8:	686a      	ldr	r2, [r5, #4]
 800dfca:	693b      	ldr	r3, [r7, #16]
 800dfcc:	429a      	cmp	r2, r3
 800dfce:	d1ab      	bne.n	800df28 <tcp_input+0x178>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800dfd0:	682a      	ldr	r2, [r5, #0]
 800dfd2:	697b      	ldr	r3, [r7, #20]
 800dfd4:	429a      	cmp	r2, r3
 800dfd6:	d1a7      	bne.n	800df28 <tcp_input+0x178>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800dfd8:	68eb      	ldr	r3, [r5, #12]
 800dfda:	42ab      	cmp	r3, r5
 800dfdc:	f000 843d 	beq.w	800e85a <tcp_input+0xaaa>
      if (prev != NULL) {
 800dfe0:	f1b8 0f00 	cmp.w	r8, #0
 800dfe4:	d009      	beq.n	800dffa <tcp_input+0x24a>
        pcb->next = tcp_active_pcbs;
 800dfe6:	4a6f      	ldr	r2, [pc, #444]	@ (800e1a4 <tcp_input+0x3f4>)
        prev->next = pcb->next;
 800dfe8:	f8c8 300c 	str.w	r3, [r8, #12]
        pcb->next = tcp_active_pcbs;
 800dfec:	6813      	ldr	r3, [r2, #0]
        tcp_active_pcbs = pcb;
 800dfee:	6015      	str	r5, [r2, #0]
        pcb->next = tcp_active_pcbs;
 800dff0:	60eb      	str	r3, [r5, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800dff2:	68eb      	ldr	r3, [r5, #12]
 800dff4:	42ab      	cmp	r3, r5
 800dff6:	f000 843e 	beq.w	800e876 <tcp_input+0xac6>
    inseg.next = NULL;
 800dffa:	2300      	movs	r3, #0
 800dffc:	4f6a      	ldr	r7, [pc, #424]	@ (800e1a8 <tcp_input+0x3f8>)
    recv_data = NULL;
 800dffe:	f8df 81c4 	ldr.w	r8, [pc, #452]	@ 800e1c4 <tcp_input+0x414>
    recv_flags = 0;
 800e002:	f8df 91c4 	ldr.w	r9, [pc, #452]	@ 800e1c8 <tcp_input+0x418>
    recv_acked = 0;
 800e006:	f8df a1c4 	ldr.w	sl, [pc, #452]	@ 800e1cc <tcp_input+0x41c>
    inseg.next = NULL;
 800e00a:	603b      	str	r3, [r7, #0]
    recv_data = NULL;
 800e00c:	f8c8 3000 	str.w	r3, [r8]
    recv_flags = 0;
 800e010:	f889 3000 	strb.w	r3, [r9]
    recv_acked = 0;
 800e014:	f8aa 3000 	strh.w	r3, [sl]
    if (flags & TCP_PSH) {
 800e018:	4b64      	ldr	r3, [pc, #400]	@ (800e1ac <tcp_input+0x3fc>)
    inseg.len = p->tot_len;
 800e01a:	8922      	ldrh	r2, [r4, #8]
    if (flags & TCP_PSH) {
 800e01c:	781b      	ldrb	r3, [r3, #0]
    inseg.len = p->tot_len;
 800e01e:	813a      	strh	r2, [r7, #8]
    if (flags & TCP_PSH) {
 800e020:	0719      	lsls	r1, r3, #28
    inseg.tcphdr = tcphdr;
 800e022:	6832      	ldr	r2, [r6, #0]
    inseg.p = p;
 800e024:	607c      	str	r4, [r7, #4]
    inseg.tcphdr = tcphdr;
 800e026:	60fa      	str	r2, [r7, #12]
    if (flags & TCP_PSH) {
 800e028:	d503      	bpl.n	800e032 <tcp_input+0x282>
      p->flags |= PBUF_FLAG_PUSH;
 800e02a:	7b62      	ldrb	r2, [r4, #13]
 800e02c:	f042 0201 	orr.w	r2, r2, #1
 800e030:	7362      	strb	r2, [r4, #13]
    if (pcb->refused_data != NULL) {
 800e032:	6faa      	ldr	r2, [r5, #120]	@ 0x78
 800e034:	2a00      	cmp	r2, #0
 800e036:	f000 826c 	beq.w	800e512 <tcp_input+0x762>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e03a:	4628      	mov	r0, r5
 800e03c:	f7fe ff8c 	bl	800cf58 <tcp_process_refused_data>
 800e040:	300d      	adds	r0, #13
 800e042:	f000 8269 	beq.w	800e518 <tcp_input+0x768>
 800e046:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 800e048:	b123      	cbz	r3, 800e054 <tcp_input+0x2a4>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e04a:	9b05      	ldr	r3, [sp, #20]
 800e04c:	881b      	ldrh	r3, [r3, #0]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	f040 8262 	bne.w	800e518 <tcp_input+0x768>
  if (flags & TCP_RST) {
 800e054:	4b55      	ldr	r3, [pc, #340]	@ (800e1ac <tcp_input+0x3fc>)
    tcp_input_pcb = pcb;
 800e056:	4c56      	ldr	r4, [pc, #344]	@ (800e1b0 <tcp_input+0x400>)
  if (flags & TCP_RST) {
 800e058:	781b      	ldrb	r3, [r3, #0]
    tcp_input_pcb = pcb;
 800e05a:	6025      	str	r5, [r4, #0]
  if (flags & TCP_RST) {
 800e05c:	075a      	lsls	r2, r3, #29
 800e05e:	f140 814d 	bpl.w	800e2fc <tcp_input+0x54c>
    if (pcb->state == SYN_SENT) {
 800e062:	7d29      	ldrb	r1, [r5, #20]
 800e064:	2902      	cmp	r1, #2
 800e066:	f000 82d7 	beq.w	800e618 <tcp_input+0x868>
      if (seqno == pcb->rcv_nxt) {
 800e06a:	4b52      	ldr	r3, [pc, #328]	@ (800e1b4 <tcp_input+0x404>)
 800e06c:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	429a      	cmp	r2, r3
 800e072:	f000 8409 	beq.w	800e888 <tcp_input+0xad8>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e076:	1a9b      	subs	r3, r3, r2
 800e078:	d404      	bmi.n	800e084 <tcp_input+0x2d4>
 800e07a:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 800e07c:	1a9b      	subs	r3, r3, r2
 800e07e:	2b00      	cmp	r3, #0
 800e080:	f340 833e 	ble.w	800e700 <tcp_input+0x950>
      if (recv_flags & TF_RESET) {
 800e084:	f899 3000 	ldrb.w	r3, [r9]
 800e088:	071a      	lsls	r2, r3, #28
 800e08a:	f140 825a 	bpl.w	800e542 <tcp_input+0x792>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800e08e:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800e092:	b11b      	cbz	r3, 800e09c <tcp_input+0x2ec>
 800e094:	f06f 010d 	mvn.w	r1, #13
 800e098:	6928      	ldr	r0, [r5, #16]
 800e09a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e09c:	4841      	ldr	r0, [pc, #260]	@ (800e1a4 <tcp_input+0x3f4>)
 800e09e:	4629      	mov	r1, r5
 800e0a0:	f7fe fbe0 	bl	800c864 <tcp_pcb_remove>
        tcp_free(pcb);
 800e0a4:	4628      	mov	r0, r5
 800e0a6:	f7fd fdd9 	bl	800bc5c <tcp_free>
    tcp_input_pcb = NULL;
 800e0aa:	2500      	movs	r5, #0
    if (inseg.p != NULL) {
 800e0ac:	6878      	ldr	r0, [r7, #4]
    tcp_input_pcb = NULL;
 800e0ae:	6025      	str	r5, [r4, #0]
    recv_data = NULL;
 800e0b0:	f8c8 5000 	str.w	r5, [r8]
    if (inseg.p != NULL) {
 800e0b4:	b110      	cbz	r0, 800e0bc <tcp_input+0x30c>
      pbuf_free(inseg.p);
 800e0b6:	f7fd fa09 	bl	800b4cc <pbuf_free>
      inseg.p = NULL;
 800e0ba:	607d      	str	r5, [r7, #4]
}
 800e0bc:	b007      	add	sp, #28
 800e0be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e0c2:	4b3d      	ldr	r3, [pc, #244]	@ (800e1b8 <tcp_input+0x408>)
 800e0c4:	681d      	ldr	r5, [r3, #0]
 800e0c6:	2d00      	cmp	r5, #0
 800e0c8:	d05b      	beq.n	800e182 <tcp_input+0x3d2>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e0ca:	f8df 8104 	ldr.w	r8, [pc, #260]	@ 800e1d0 <tcp_input+0x420>
 800e0ce:	f8df a104 	ldr.w	sl, [pc, #260]	@ 800e1d4 <tcp_input+0x424>
 800e0d2:	f8df 9104 	ldr.w	r9, [pc, #260]	@ 800e1d8 <tcp_input+0x428>
 800e0d6:	e002      	b.n	800e0de <tcp_input+0x32e>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e0d8:	68ed      	ldr	r5, [r5, #12]
 800e0da:	2d00      	cmp	r5, #0
 800e0dc:	d051      	beq.n	800e182 <tcp_input+0x3d2>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e0de:	7d2b      	ldrb	r3, [r5, #20]
 800e0e0:	2b0a      	cmp	r3, #10
 800e0e2:	4643      	mov	r3, r8
 800e0e4:	d005      	beq.n	800e0f2 <tcp_input+0x342>
 800e0e6:	f240 121f 	movw	r2, #287	@ 0x11f
 800e0ea:	4651      	mov	r1, sl
 800e0ec:	4648      	mov	r0, r9
 800e0ee:	f003 ffdd 	bl	80120ac <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e0f2:	7a2a      	ldrb	r2, [r5, #8]
 800e0f4:	b132      	cbz	r2, 800e104 <tcp_input+0x354>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e0fc:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e0fe:	b2db      	uxtb	r3, r3
 800e100:	429a      	cmp	r2, r3
 800e102:	d1e9      	bne.n	800e0d8 <tcp_input+0x328>
      if (pcb->remote_port == tcphdr->src &&
 800e104:	6833      	ldr	r3, [r6, #0]
 800e106:	8b29      	ldrh	r1, [r5, #24]
 800e108:	881a      	ldrh	r2, [r3, #0]
 800e10a:	4291      	cmp	r1, r2
 800e10c:	d1e4      	bne.n	800e0d8 <tcp_input+0x328>
          pcb->local_port == tcphdr->dest &&
 800e10e:	885a      	ldrh	r2, [r3, #2]
      if (pcb->remote_port == tcphdr->src &&
 800e110:	8aeb      	ldrh	r3, [r5, #22]
 800e112:	4293      	cmp	r3, r2
 800e114:	d1e0      	bne.n	800e0d8 <tcp_input+0x328>
          pcb->local_port == tcphdr->dest &&
 800e116:	6868      	ldr	r0, [r5, #4]
 800e118:	693a      	ldr	r2, [r7, #16]
 800e11a:	4290      	cmp	r0, r2
 800e11c:	d1dc      	bne.n	800e0d8 <tcp_input+0x328>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e11e:	6828      	ldr	r0, [r5, #0]
 800e120:	697a      	ldr	r2, [r7, #20]
 800e122:	4290      	cmp	r0, r2
 800e124:	d1d8      	bne.n	800e0d8 <tcp_input+0x328>
  if (flags & TCP_RST) {
 800e126:	4a21      	ldr	r2, [pc, #132]	@ (800e1ac <tcp_input+0x3fc>)
 800e128:	7810      	ldrb	r0, [r2, #0]
 800e12a:	0742      	lsls	r2, r0, #29
 800e12c:	f53f ae4f 	bmi.w	800ddce <tcp_input+0x1e>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e130:	9a05      	ldr	r2, [sp, #20]
  if (flags & TCP_SYN) {
 800e132:	0787      	lsls	r7, r0, #30
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e134:	8816      	ldrh	r6, [r2, #0]
  if (flags & TCP_SYN) {
 800e136:	f140 83b2 	bpl.w	800e89e <tcp_input+0xaee>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800e13a:	4a1e      	ldr	r2, [pc, #120]	@ (800e1b4 <tcp_input+0x404>)
 800e13c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 800e13e:	6812      	ldr	r2, [r2, #0]
 800e140:	1a10      	subs	r0, r2, r0
 800e142:	d404      	bmi.n	800e14e <tcp_input+0x39e>
 800e144:	8d2f      	ldrh	r7, [r5, #40]	@ 0x28
 800e146:	1bc0      	subs	r0, r0, r7
 800e148:	2800      	cmp	r0, #0
 800e14a:	f340 83c7 	ble.w	800e8dc <tcp_input+0xb2c>
  if ((tcplen > 0)) {
 800e14e:	2e00      	cmp	r6, #0
 800e150:	f43f ae3d 	beq.w	800ddce <tcp_input+0x1e>
    tcp_ack_now(pcb);
 800e154:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 800e156:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 800e158:	f043 0302 	orr.w	r3, r3, #2
 800e15c:	836b      	strh	r3, [r5, #26]
    tcp_output(pcb);
 800e15e:	f001 fb6d 	bl	800f83c <tcp_output>
        pbuf_free(p);
 800e162:	e634      	b.n	800ddce <tcp_input+0x1e>
    tcphdr_opt1len = tcphdr_optlen;
 800e164:	4a15      	ldr	r2, [pc, #84]	@ (800e1bc <tcp_input+0x40c>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800e166:	4620      	mov	r0, r4
    tcphdr_opt1len = tcphdr_optlen;
 800e168:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800e16a:	f7fd f94d 	bl	800b408 <pbuf_remove_header>
 800e16e:	e68f      	b.n	800de90 <tcp_input+0xe0>
    tcplen++;
 800e170:	1c53      	adds	r3, r2, #1
 800e172:	4913      	ldr	r1, [pc, #76]	@ (800e1c0 <tcp_input+0x410>)
 800e174:	b29b      	uxth	r3, r3
 800e176:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 800e178:	429a      	cmp	r2, r3
    tcplen++;
 800e17a:	800b      	strh	r3, [r1, #0]
    if (tcplen < p->tot_len) {
 800e17c:	f67f aeb4 	bls.w	800dee8 <tcp_input+0x138>
 800e180:	e625      	b.n	800ddce <tcp_input+0x1e>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e182:	f8df 8058 	ldr.w	r8, [pc, #88]	@ 800e1dc <tcp_input+0x42c>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800e186:	f8d6 c000 	ldr.w	ip, [r6]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e18a:	f8d8 2000 	ldr.w	r2, [r8]
 800e18e:	2a00      	cmp	r2, #0
 800e190:	f000 8227 	beq.w	800e5e2 <tcp_input+0x832>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e194:	6878      	ldr	r0, [r7, #4]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e196:	4615      	mov	r5, r2
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e198:	f8d7 e014 	ldr.w	lr, [r7, #20]
    prev = NULL;
 800e19c:	2100      	movs	r1, #0
 800e19e:	4692      	mov	sl, r2
 800e1a0:	e024      	b.n	800e1ec <tcp_input+0x43c>
 800e1a2:	bf00      	nop
 800e1a4:	2400b954 	.word	0x2400b954
 800e1a8:	2400b98c 	.word	0x2400b98c
 800e1ac:	2400b96d 	.word	0x2400b96d
 800e1b0:	2400b964 	.word	0x2400b964
 800e1b4:	2400b978 	.word	0x2400b978
 800e1b8:	2400b950 	.word	0x2400b950
 800e1bc:	2400b984 	.word	0x2400b984
 800e1c0:	2400b96e 	.word	0x2400b96e
 800e1c4:	2400b968 	.word	0x2400b968
 800e1c8:	2400b96c 	.word	0x2400b96c
 800e1cc:	2400b970 	.word	0x2400b970
 800e1d0:	080147ec 	.word	0x080147ec
 800e1d4:	08014adc 	.word	0x08014adc
 800e1d8:	08012fac 	.word	0x08012fac
 800e1dc:	2400b958 	.word	0x2400b958
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e1e0:	68eb      	ldr	r3, [r5, #12]
 800e1e2:	4629      	mov	r1, r5
 800e1e4:	461d      	mov	r5, r3
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	f000 81fb 	beq.w	800e5e2 <tcp_input+0x832>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e1ec:	7a2a      	ldrb	r2, [r5, #8]
 800e1ee:	b12a      	cbz	r2, 800e1fc <tcp_input+0x44c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e1f0:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800e1f4:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e1f6:	b2db      	uxtb	r3, r3
 800e1f8:	429a      	cmp	r2, r3
 800e1fa:	d1f1      	bne.n	800e1e0 <tcp_input+0x430>
      if (lpcb->local_port == tcphdr->dest) {
 800e1fc:	f8b5 9016 	ldrh.w	r9, [r5, #22]
 800e200:	f8bc 3002 	ldrh.w	r3, [ip, #2]
 800e204:	4599      	cmp	r9, r3
 800e206:	d1eb      	bne.n	800e1e0 <tcp_input+0x430>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e208:	682b      	ldr	r3, [r5, #0]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e20a:	b10b      	cbz	r3, 800e210 <tcp_input+0x460>
 800e20c:	4573      	cmp	r3, lr
 800e20e:	d1e7      	bne.n	800e1e0 <tcp_input+0x430>
      if (prev != NULL) {
 800e210:	4652      	mov	r2, sl
 800e212:	b121      	cbz	r1, 800e21e <tcp_input+0x46e>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e214:	68eb      	ldr	r3, [r5, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e216:	f8c8 5000 	str.w	r5, [r8]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e21a:	60cb      	str	r3, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e21c:	60ea      	str	r2, [r5, #12]
  if (flags & TCP_RST) {
 800e21e:	4ba8      	ldr	r3, [pc, #672]	@ (800e4c0 <tcp_input+0x710>)
 800e220:	781b      	ldrb	r3, [r3, #0]
 800e222:	075a      	lsls	r2, r3, #29
 800e224:	f53f add3 	bmi.w	800ddce <tcp_input+0x1e>
  if (flags & TCP_ACK) {
 800e228:	f013 0810 	ands.w	r8, r3, #16
 800e22c:	f040 826d 	bne.w	800e70a <tcp_input+0x95a>
  } else if (flags & TCP_SYN) {
 800e230:	0798      	lsls	r0, r3, #30
 800e232:	f57f adcc 	bpl.w	800ddce <tcp_input+0x1e>
    npcb = tcp_alloc(pcb->prio);
 800e236:	7d68      	ldrb	r0, [r5, #21]
 800e238:	f7fe fcc2 	bl	800cbc0 <tcp_alloc>
    if (npcb == NULL) {
 800e23c:	4681      	mov	r9, r0
 800e23e:	2800      	cmp	r0, #0
 800e240:	f000 82ca 	beq.w	800e7d8 <tcp_input+0xa28>
    npcb->remote_port = tcphdr->src;
 800e244:	6831      	ldr	r1, [r6, #0]
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800e246:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
    npcb->rcv_nxt = seqno + 1;
 800e24a:	4f9e      	ldr	r7, [pc, #632]	@ (800e4c4 <tcp_input+0x714>)
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800e24c:	e9c0 2300 	strd	r2, r3, [r0]
    npcb->rcv_nxt = seqno + 1;
 800e250:	683b      	ldr	r3, [r7, #0]
    npcb->remote_port = tcphdr->src;
 800e252:	780a      	ldrb	r2, [r1, #0]
    npcb->rcv_nxt = seqno + 1;
 800e254:	3301      	adds	r3, #1
    npcb->remote_port = tcphdr->src;
 800e256:	7849      	ldrb	r1, [r1, #1]
 800e258:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    npcb->local_port = pcb->local_port;
 800e25c:	8ae9      	ldrh	r1, [r5, #22]
    npcb->rcv_nxt = seqno + 1;
 800e25e:	6243      	str	r3, [r0, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800e260:	62c3      	str	r3, [r0, #44]	@ 0x2c
    npcb->state = SYN_RCVD;
 800e262:	2303      	movs	r3, #3
    npcb->local_port = pcb->local_port;
 800e264:	82c1      	strh	r1, [r0, #22]
    npcb->remote_port = tcphdr->src;
 800e266:	8302      	strh	r2, [r0, #24]
    npcb->state = SYN_RCVD;
 800e268:	7503      	strb	r3, [r0, #20]
    iss = tcp_next_iss(npcb);
 800e26a:	f7fe ff0d 	bl	800d088 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800e26e:	683a      	ldr	r2, [r7, #0]
    npcb->callback_arg = pcb->callback_arg;
 800e270:	692b      	ldr	r3, [r5, #16]
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800e272:	3a01      	subs	r2, #1
    npcb->snd_nxt = iss;
 800e274:	f8c9 0050 	str.w	r0, [r9, #80]	@ 0x50
    npcb->lastack = iss;
 800e278:	f8c9 0044 	str.w	r0, [r9, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800e27c:	f8c9 005c 	str.w	r0, [r9, #92]	@ 0x5c
    npcb->listener = pcb;
 800e280:	f8c9 507c 	str.w	r5, [r9, #124]	@ 0x7c
    npcb->callback_arg = pcb->callback_arg;
 800e284:	f8c9 3010 	str.w	r3, [r9, #16]
    npcb->snd_wl2 = iss;
 800e288:	e9c9 2015 	strd	r2, r0, [r9, #84]	@ 0x54
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800e28c:	7a6b      	ldrb	r3, [r5, #9]
    TCP_REG_ACTIVE(npcb);
 800e28e:	4a8e      	ldr	r2, [pc, #568]	@ (800e4c8 <tcp_input+0x718>)
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800e290:	f003 030c 	and.w	r3, r3, #12
 800e294:	f889 3009 	strb.w	r3, [r9, #9]
    npcb->netif_idx = pcb->netif_idx;
 800e298:	7a2b      	ldrb	r3, [r5, #8]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e29a:	f109 0504 	add.w	r5, r9, #4
    npcb->netif_idx = pcb->netif_idx;
 800e29e:	f889 3008 	strb.w	r3, [r9, #8]
    TCP_REG_ACTIVE(npcb);
 800e2a2:	6813      	ldr	r3, [r2, #0]
 800e2a4:	f8c2 9000 	str.w	r9, [r2]
 800e2a8:	f8c9 300c 	str.w	r3, [r9, #12]
 800e2ac:	f001 fde4 	bl	800fe78 <tcp_timer_needed>
 800e2b0:	4b86      	ldr	r3, [pc, #536]	@ (800e4cc <tcp_input+0x71c>)
 800e2b2:	2201      	movs	r2, #1
    tcp_parseopt(npcb);
 800e2b4:	4648      	mov	r0, r9
    TCP_REG_ACTIVE(npcb);
 800e2b6:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800e2b8:	f7ff fcbe 	bl	800dc38 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800e2bc:	6832      	ldr	r2, [r6, #0]
 800e2be:	4643      	mov	r3, r8
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e2c0:	f8b9 6032 	ldrh.w	r6, [r9, #50]	@ 0x32
 800e2c4:	4628      	mov	r0, r5
    npcb->snd_wnd = tcphdr->wnd;
 800e2c6:	89d2      	ldrh	r2, [r2, #14]
 800e2c8:	f362 030f 	bfi	r3, r2, #0, #16
 800e2cc:	f362 431f 	bfi	r3, r2, #16, #16
 800e2d0:	f8c9 3060 	str.w	r3, [r9, #96]	@ 0x60
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e2d4:	f002 feb8 	bl	8011048 <ip4_route>
 800e2d8:	462a      	mov	r2, r5
 800e2da:	4601      	mov	r1, r0
 800e2dc:	4630      	mov	r0, r6
 800e2de:	f7fe feef 	bl	800d0c0 <tcp_eff_send_mss_netif>
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800e2e2:	2112      	movs	r1, #18
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e2e4:	f8a9 0032 	strh.w	r0, [r9, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800e2e8:	4648      	mov	r0, r9
 800e2ea:	f001 f899 	bl	800f420 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 800e2ee:	2800      	cmp	r0, #0
 800e2f0:	f040 827d 	bne.w	800e7ee <tcp_input+0xa3e>
    tcp_output(npcb);
 800e2f4:	4648      	mov	r0, r9
 800e2f6:	f001 faa1 	bl	800f83c <tcp_output>
 800e2fa:	e568      	b.n	800ddce <tcp_input+0x1e>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800e2fc:	079b      	lsls	r3, r3, #30
        tcp_ack_now(pcb);
 800e2fe:	8b6a      	ldrh	r2, [r5, #26]
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800e300:	d504      	bpl.n	800e30c <tcp_input+0x55c>
 800e302:	7d2b      	ldrb	r3, [r5, #20]
 800e304:	3b02      	subs	r3, #2
 800e306:	2b01      	cmp	r3, #1
 800e308:	f200 819c 	bhi.w	800e644 <tcp_input+0x894>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800e30c:	06d0      	lsls	r0, r2, #27
 800e30e:	d402      	bmi.n	800e316 <tcp_input+0x566>
    pcb->tmr = tcp_ticks;
 800e310:	4b6f      	ldr	r3, [pc, #444]	@ (800e4d0 <tcp_input+0x720>)
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	622b      	str	r3, [r5, #32]
  pcb->persist_probe = 0;
 800e316:	2300      	movs	r3, #0
  tcp_parseopt(pcb);
 800e318:	4628      	mov	r0, r5
  pcb->persist_probe = 0;
 800e31a:	f8a5 309a 	strh.w	r3, [r5, #154]	@ 0x9a
  tcp_parseopt(pcb);
 800e31e:	f7ff fc8b 	bl	800dc38 <tcp_parseopt>
  switch (pcb->state) {
 800e322:	7d2b      	ldrb	r3, [r5, #20]
 800e324:	3b02      	subs	r3, #2
 800e326:	2b07      	cmp	r3, #7
 800e328:	f63f aeac 	bhi.w	800e084 <tcp_input+0x2d4>
 800e32c:	e8df f003 	tbb	[pc, r3]
 800e330:	8f041334 	.word	0x8f041334
 800e334:	5ba80474 	.word	0x5ba80474
      tcp_receive(pcb);
 800e338:	4628      	mov	r0, r5
 800e33a:	f7fe ffef 	bl	800d31c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800e33e:	f899 3000 	ldrb.w	r3, [r9]
 800e342:	0699      	lsls	r1, r3, #26
 800e344:	f57f ae9e 	bpl.w	800e084 <tcp_input+0x2d4>
        tcp_ack_now(pcb);
 800e348:	8b6b      	ldrh	r3, [r5, #26]
 800e34a:	f043 0302 	orr.w	r3, r3, #2
 800e34e:	836b      	strh	r3, [r5, #26]
        pcb->state = CLOSE_WAIT;
 800e350:	2307      	movs	r3, #7
 800e352:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 800e354:	e696      	b.n	800e084 <tcp_input+0x2d4>
      if (flags & TCP_ACK) {
 800e356:	4b5a      	ldr	r3, [pc, #360]	@ (800e4c0 <tcp_input+0x710>)
 800e358:	781b      	ldrb	r3, [r3, #0]
 800e35a:	06da      	lsls	r2, r3, #27
 800e35c:	f140 8210 	bpl.w	800e780 <tcp_input+0x9d0>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800e360:	4b5c      	ldr	r3, [pc, #368]	@ (800e4d4 <tcp_input+0x724>)
 800e362:	6819      	ldr	r1, [r3, #0]
 800e364:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800e366:	43db      	mvns	r3, r3
 800e368:	42cb      	cmn	r3, r1
 800e36a:	d404      	bmi.n	800e376 <tcp_input+0x5c6>
 800e36c:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800e36e:	1acb      	subs	r3, r1, r3
 800e370:	2b00      	cmp	r3, #0
 800e372:	f340 8242 	ble.w	800e7fa <tcp_input+0xa4a>
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e376:	9a05      	ldr	r2, [sp, #20]
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e378:	6833      	ldr	r3, [r6, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e37a:	8810      	ldrh	r0, [r2, #0]
 800e37c:	4a51      	ldr	r2, [pc, #324]	@ (800e4c4 <tcp_input+0x714>)
 800e37e:	6812      	ldr	r2, [r2, #0]
 800e380:	4402      	add	r2, r0
 800e382:	8818      	ldrh	r0, [r3, #0]
 800e384:	9002      	str	r0, [sp, #8]
 800e386:	4628      	mov	r0, r5
 800e388:	885b      	ldrh	r3, [r3, #2]
 800e38a:	9301      	str	r3, [sp, #4]
 800e38c:	4b52      	ldr	r3, [pc, #328]	@ (800e4d8 <tcp_input+0x728>)
 800e38e:	9300      	str	r3, [sp, #0]
 800e390:	3304      	adds	r3, #4
 800e392:	f001 f9d9 	bl	800f748 <tcp_rst>
    if (err != ERR_ABRT) {
 800e396:	e675      	b.n	800e084 <tcp_input+0x2d4>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800e398:	4b49      	ldr	r3, [pc, #292]	@ (800e4c0 <tcp_input+0x710>)
 800e39a:	781a      	ldrb	r2, [r3, #0]
 800e39c:	f002 0312 	and.w	r3, r2, #18
 800e3a0:	2b12      	cmp	r3, #18
 800e3a2:	f000 8153 	beq.w	800e64c <tcp_input+0x89c>
      else if (flags & TCP_ACK) {
 800e3a6:	06d1      	lsls	r1, r2, #27
 800e3a8:	f57f ae6c 	bpl.w	800e084 <tcp_input+0x2d4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e3ac:	9a05      	ldr	r2, [sp, #20]
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e3ae:	6833      	ldr	r3, [r6, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e3b0:	8811      	ldrh	r1, [r2, #0]
 800e3b2:	4a44      	ldr	r2, [pc, #272]	@ (800e4c4 <tcp_input+0x714>)
 800e3b4:	8818      	ldrh	r0, [r3, #0]
 800e3b6:	6812      	ldr	r2, [r2, #0]
 800e3b8:	440a      	add	r2, r1
 800e3ba:	4946      	ldr	r1, [pc, #280]	@ (800e4d4 <tcp_input+0x724>)
 800e3bc:	6809      	ldr	r1, [r1, #0]
 800e3be:	9002      	str	r0, [sp, #8]
 800e3c0:	4628      	mov	r0, r5
 800e3c2:	885b      	ldrh	r3, [r3, #2]
 800e3c4:	9301      	str	r3, [sp, #4]
 800e3c6:	4b44      	ldr	r3, [pc, #272]	@ (800e4d8 <tcp_input+0x728>)
 800e3c8:	9300      	str	r3, [sp, #0]
 800e3ca:	3304      	adds	r3, #4
 800e3cc:	f001 f9bc 	bl	800f748 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800e3d0:	f895 3042 	ldrb.w	r3, [r5, #66]	@ 0x42
 800e3d4:	2b05      	cmp	r3, #5
 800e3d6:	f63f ae55 	bhi.w	800e084 <tcp_input+0x2d4>
          pcb->rtime = 0;
 800e3da:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 800e3dc:	4628      	mov	r0, r5
          pcb->rtime = 0;
 800e3de:	862b      	strh	r3, [r5, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800e3e0:	f001 fc1e 	bl	800fc20 <tcp_rexmit_rto>
    if (err != ERR_ABRT) {
 800e3e4:	e64e      	b.n	800e084 <tcp_input+0x2d4>
      tcp_receive(pcb);
 800e3e6:	4628      	mov	r0, r5
 800e3e8:	f7fe ff98 	bl	800d31c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800e3ec:	4b34      	ldr	r3, [pc, #208]	@ (800e4c0 <tcp_input+0x710>)
 800e3ee:	781b      	ldrb	r3, [r3, #0]
 800e3f0:	06d9      	lsls	r1, r3, #27
 800e3f2:	f57f ae47 	bpl.w	800e084 <tcp_input+0x2d4>
 800e3f6:	4b37      	ldr	r3, [pc, #220]	@ (800e4d4 <tcp_input+0x724>)
 800e3f8:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 800e3fa:	681a      	ldr	r2, [r3, #0]
        recv_flags |= TF_CLOSED;
 800e3fc:	f899 3000 	ldrb.w	r3, [r9]
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800e400:	4291      	cmp	r1, r2
 800e402:	f47f ae3f 	bne.w	800e084 <tcp_input+0x2d4>
 800e406:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 800e408:	2a00      	cmp	r2, #0
 800e40a:	f47f ae3b 	bne.w	800e084 <tcp_input+0x2d4>
        recv_flags |= TF_CLOSED;
 800e40e:	f043 0310 	orr.w	r3, r3, #16
 800e412:	f889 3000 	strb.w	r3, [r9]
    if (err != ERR_ABRT) {
 800e416:	e635      	b.n	800e084 <tcp_input+0x2d4>
      tcp_receive(pcb);
 800e418:	4628      	mov	r0, r5
 800e41a:	f7fe ff7f 	bl	800d31c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800e41e:	f899 3000 	ldrb.w	r3, [r9]
 800e422:	069e      	lsls	r6, r3, #26
 800e424:	f57f ae2e 	bpl.w	800e084 <tcp_input+0x2d4>
        tcp_ack_now(pcb);
 800e428:	8b6b      	ldrh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 800e42a:	4628      	mov	r0, r5
        tcp_ack_now(pcb);
 800e42c:	f043 0302 	orr.w	r3, r3, #2
 800e430:	836b      	strh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 800e432:	f7fd ff25 	bl	800c280 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800e436:	4b24      	ldr	r3, [pc, #144]	@ (800e4c8 <tcp_input+0x718>)
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	42ab      	cmp	r3, r5
 800e43c:	d05a      	beq.n	800e4f4 <tcp_input+0x744>
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d05b      	beq.n	800e4fa <tcp_input+0x74a>
 800e442:	68da      	ldr	r2, [r3, #12]
 800e444:	42aa      	cmp	r2, r5
 800e446:	f000 8205 	beq.w	800e854 <tcp_input+0xaa4>
 800e44a:	4613      	mov	r3, r2
 800e44c:	e7f7      	b.n	800e43e <tcp_input+0x68e>
      tcp_receive(pcb);
 800e44e:	4628      	mov	r0, r5
 800e450:	f7fe ff64 	bl	800d31c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800e454:	f899 3000 	ldrb.w	r3, [r9]
 800e458:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e45c:	4b18      	ldr	r3, [pc, #96]	@ (800e4c0 <tcp_input+0x710>)
      if (recv_flags & TF_GOT_FIN) {
 800e45e:	f000 817e 	beq.w	800e75e <tcp_input+0x9ae>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e462:	781a      	ldrb	r2, [r3, #0]
          tcp_ack_now(pcb);
 800e464:	8b6b      	ldrh	r3, [r5, #26]
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e466:	06d2      	lsls	r2, r2, #27
          tcp_ack_now(pcb);
 800e468:	f043 0302 	orr.w	r3, r3, #2
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e46c:	d504      	bpl.n	800e478 <tcp_input+0x6c8>
 800e46e:	4a19      	ldr	r2, [pc, #100]	@ (800e4d4 <tcp_input+0x724>)
 800e470:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 800e472:	6812      	ldr	r2, [r2, #0]
 800e474:	4291      	cmp	r1, r2
 800e476:	d031      	beq.n	800e4dc <tcp_input+0x72c>
          tcp_ack_now(pcb);
 800e478:	836b      	strh	r3, [r5, #26]
          pcb->state = CLOSING;
 800e47a:	2308      	movs	r3, #8
 800e47c:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 800e47e:	e601      	b.n	800e084 <tcp_input+0x2d4>
      tcp_receive(pcb);
 800e480:	4628      	mov	r0, r5
 800e482:	f7fe ff4b 	bl	800d31c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800e486:	4b0e      	ldr	r3, [pc, #56]	@ (800e4c0 <tcp_input+0x710>)
 800e488:	781b      	ldrb	r3, [r3, #0]
 800e48a:	06d8      	lsls	r0, r3, #27
 800e48c:	f57f adfa 	bpl.w	800e084 <tcp_input+0x2d4>
 800e490:	4b10      	ldr	r3, [pc, #64]	@ (800e4d4 <tcp_input+0x724>)
 800e492:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	429a      	cmp	r2, r3
 800e498:	f47f adf4 	bne.w	800e084 <tcp_input+0x2d4>
 800e49c:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	f47f adf0 	bne.w	800e084 <tcp_input+0x2d4>
        tcp_pcb_purge(pcb);
 800e4a4:	4628      	mov	r0, r5
 800e4a6:	f7fd feeb 	bl	800c280 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800e4aa:	4b07      	ldr	r3, [pc, #28]	@ (800e4c8 <tcp_input+0x718>)
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	42ab      	cmp	r3, r5
 800e4b0:	d020      	beq.n	800e4f4 <tcp_input+0x744>
 800e4b2:	b313      	cbz	r3, 800e4fa <tcp_input+0x74a>
 800e4b4:	68da      	ldr	r2, [r3, #12]
 800e4b6:	42aa      	cmp	r2, r5
 800e4b8:	f000 81cc 	beq.w	800e854 <tcp_input+0xaa4>
 800e4bc:	4613      	mov	r3, r2
 800e4be:	e7f8      	b.n	800e4b2 <tcp_input+0x702>
 800e4c0:	2400b96d 	.word	0x2400b96d
 800e4c4:	2400b978 	.word	0x2400b978
 800e4c8:	2400b954 	.word	0x2400b954
 800e4cc:	2400b94f 	.word	0x2400b94f
 800e4d0:	2400b960 	.word	0x2400b960
 800e4d4:	2400b974 	.word	0x2400b974
 800e4d8:	24004ea0 	.word	0x24004ea0
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e4dc:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 800e4de:	2a00      	cmp	r2, #0
 800e4e0:	d1ca      	bne.n	800e478 <tcp_input+0x6c8>
          tcp_ack_now(pcb);
 800e4e2:	836b      	strh	r3, [r5, #26]
          tcp_pcb_purge(pcb);
 800e4e4:	4628      	mov	r0, r5
 800e4e6:	f7fd fecb 	bl	800c280 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800e4ea:	4bac      	ldr	r3, [pc, #688]	@ (800e79c <tcp_input+0x9ec>)
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	42ab      	cmp	r3, r5
 800e4f0:	f040 81e0 	bne.w	800e8b4 <tcp_input+0xb04>
        TCP_RMV_ACTIVE(pcb);
 800e4f4:	68eb      	ldr	r3, [r5, #12]
 800e4f6:	4aa9      	ldr	r2, [pc, #676]	@ (800e79c <tcp_input+0x9ec>)
 800e4f8:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800e4fa:	4ba9      	ldr	r3, [pc, #676]	@ (800e7a0 <tcp_input+0x9f0>)
        pcb->state = TIME_WAIT;
 800e4fc:	220a      	movs	r2, #10
 800e4fe:	752a      	strb	r2, [r5, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800e500:	681a      	ldr	r2, [r3, #0]
 800e502:	601d      	str	r5, [r3, #0]
 800e504:	60ea      	str	r2, [r5, #12]
        TCP_RMV_ACTIVE(pcb);
 800e506:	2201      	movs	r2, #1
 800e508:	4ba6      	ldr	r3, [pc, #664]	@ (800e7a4 <tcp_input+0x9f4>)
 800e50a:	701a      	strb	r2, [r3, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800e50c:	f001 fcb4 	bl	800fe78 <tcp_timer_needed>
    if (err != ERR_ABRT) {
 800e510:	e5b8      	b.n	800e084 <tcp_input+0x2d4>
    tcp_input_pcb = pcb;
 800e512:	4ca5      	ldr	r4, [pc, #660]	@ (800e7a8 <tcp_input+0x9f8>)
 800e514:	6025      	str	r5, [r4, #0]
  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800e516:	e5a1      	b.n	800e05c <tcp_input+0x2ac>
        if (pcb->rcv_ann_wnd == 0) {
 800e518:	8d6b      	ldrh	r3, [r5, #42]	@ 0x2a
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	f000 808d 	beq.w	800e63a <tcp_input+0x88a>
 800e520:	4ca1      	ldr	r4, [pc, #644]	@ (800e7a8 <tcp_input+0x9f8>)
 800e522:	e5c2      	b.n	800e0aa <tcp_input+0x2fa>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800e524:	4ba1      	ldr	r3, [pc, #644]	@ (800e7ac <tcp_input+0x9fc>)
 800e526:	22c2      	movs	r2, #194	@ 0xc2
 800e528:	49a1      	ldr	r1, [pc, #644]	@ (800e7b0 <tcp_input+0xa00>)
 800e52a:	48a2      	ldr	r0, [pc, #648]	@ (800e7b4 <tcp_input+0xa04>)
 800e52c:	f003 fdbe 	bl	80120ac <iprintf>
 800e530:	e47f      	b.n	800de32 <tcp_input+0x82>
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800e532:	4b9e      	ldr	r3, [pc, #632]	@ (800e7ac <tcp_input+0x9fc>)
 800e534:	22df      	movs	r2, #223	@ 0xdf
 800e536:	49a0      	ldr	r1, [pc, #640]	@ (800e7b8 <tcp_input+0xa08>)
 800e538:	489e      	ldr	r0, [pc, #632]	@ (800e7b4 <tcp_input+0xa04>)
 800e53a:	f003 fdb7 	bl	80120ac <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800e53e:	8923      	ldrh	r3, [r4, #8]
 800e540:	e49c      	b.n	800de7c <tcp_input+0xcc>
        if (recv_acked > 0) {
 800e542:	f8ba 2000 	ldrh.w	r2, [sl]
 800e546:	b15a      	cbz	r2, 800e560 <tcp_input+0x7b0>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800e548:	f8d5 3080 	ldr.w	r3, [r5, #128]	@ 0x80
 800e54c:	b12b      	cbz	r3, 800e55a <tcp_input+0x7aa>
 800e54e:	4629      	mov	r1, r5
 800e550:	6928      	ldr	r0, [r5, #16]
 800e552:	4798      	blx	r3
            if (err == ERR_ABRT) {
 800e554:	300d      	adds	r0, #13
 800e556:	f43f ada8 	beq.w	800e0aa <tcp_input+0x2fa>
          recv_acked = 0;
 800e55a:	2300      	movs	r3, #0
 800e55c:	f8aa 3000 	strh.w	r3, [sl]
        if (tcp_input_delayed_close(pcb)) {
 800e560:	4628      	mov	r0, r5
 800e562:	f7fe fe55 	bl	800d210 <tcp_input_delayed_close>
 800e566:	2800      	cmp	r0, #0
 800e568:	f47f ad9f 	bne.w	800e0aa <tcp_input+0x2fa>
        if (recv_data != NULL) {
 800e56c:	f8d8 2000 	ldr.w	r2, [r8]
 800e570:	b1fa      	cbz	r2, 800e5b2 <tcp_input+0x802>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800e572:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 800e574:	b143      	cbz	r3, 800e588 <tcp_input+0x7d8>
 800e576:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800e57a:	4b8c      	ldr	r3, [pc, #560]	@ (800e7ac <tcp_input+0x9fc>)
 800e57c:	498f      	ldr	r1, [pc, #572]	@ (800e7bc <tcp_input+0xa0c>)
 800e57e:	488d      	ldr	r0, [pc, #564]	@ (800e7b4 <tcp_input+0xa04>)
 800e580:	f003 fd94 	bl	80120ac <iprintf>
            pbuf_free(recv_data);
 800e584:	f8d8 2000 	ldr.w	r2, [r8]
          if (pcb->flags & TF_RXCLOSED) {
 800e588:	8b6b      	ldrh	r3, [r5, #26]
 800e58a:	f013 0310 	ands.w	r3, r3, #16
 800e58e:	f040 80df 	bne.w	800e750 <tcp_input+0x9a0>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e592:	f8d5 6084 	ldr.w	r6, [r5, #132]	@ 0x84
 800e596:	2e00      	cmp	r6, #0
 800e598:	f000 8118 	beq.w	800e7cc <tcp_input+0xa1c>
 800e59c:	4629      	mov	r1, r5
 800e59e:	6928      	ldr	r0, [r5, #16]
 800e5a0:	47b0      	blx	r6
          if (err == ERR_ABRT) {
 800e5a2:	f110 0f0d 	cmn.w	r0, #13
 800e5a6:	f43f ad80 	beq.w	800e0aa <tcp_input+0x2fa>
          if (err != ERR_OK) {
 800e5aa:	b110      	cbz	r0, 800e5b2 <tcp_input+0x802>
            pcb->refused_data = recv_data;
 800e5ac:	f8d8 3000 	ldr.w	r3, [r8]
 800e5b0:	67ab      	str	r3, [r5, #120]	@ 0x78
        if (recv_flags & TF_GOT_FIN) {
 800e5b2:	f899 3000 	ldrb.w	r3, [r9]
 800e5b6:	069b      	lsls	r3, r3, #26
 800e5b8:	d507      	bpl.n	800e5ca <tcp_input+0x81a>
          if (pcb->refused_data != NULL) {
 800e5ba:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	f000 80b2 	beq.w	800e726 <tcp_input+0x976>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800e5c2:	7b5a      	ldrb	r2, [r3, #13]
 800e5c4:	f042 0220 	orr.w	r2, r2, #32
 800e5c8:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 800e5ca:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 800e5cc:	4628      	mov	r0, r5
        tcp_input_pcb = NULL;
 800e5ce:	6023      	str	r3, [r4, #0]
        if (tcp_input_delayed_close(pcb)) {
 800e5d0:	f7fe fe1e 	bl	800d210 <tcp_input_delayed_close>
 800e5d4:	2800      	cmp	r0, #0
 800e5d6:	f47f ad68 	bne.w	800e0aa <tcp_input+0x2fa>
        tcp_output(pcb);
 800e5da:	4628      	mov	r0, r5
 800e5dc:	f001 f92e 	bl	800f83c <tcp_output>
 800e5e0:	e563      	b.n	800e0aa <tcp_input+0x2fa>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800e5e2:	f8bc 000c 	ldrh.w	r0, [ip, #12]
 800e5e6:	f7fc f89d 	bl	800a724 <lwip_htons>
 800e5ea:	f010 0004 	ands.w	r0, r0, #4
 800e5ee:	f47f abee 	bne.w	800ddce <tcp_input+0x1e>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e5f2:	9a05      	ldr	r2, [sp, #20]
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e5f4:	6833      	ldr	r3, [r6, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e5f6:	8811      	ldrh	r1, [r2, #0]
 800e5f8:	4a71      	ldr	r2, [pc, #452]	@ (800e7c0 <tcp_input+0xa10>)
 800e5fa:	881d      	ldrh	r5, [r3, #0]
 800e5fc:	6812      	ldr	r2, [r2, #0]
 800e5fe:	440a      	add	r2, r1
 800e600:	4970      	ldr	r1, [pc, #448]	@ (800e7c4 <tcp_input+0xa14>)
 800e602:	6809      	ldr	r1, [r1, #0]
 800e604:	9502      	str	r5, [sp, #8]
 800e606:	885b      	ldrh	r3, [r3, #2]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e608:	9301      	str	r3, [sp, #4]
 800e60a:	4b6f      	ldr	r3, [pc, #444]	@ (800e7c8 <tcp_input+0xa18>)
 800e60c:	9300      	str	r3, [sp, #0]
 800e60e:	3304      	adds	r3, #4
 800e610:	f001 f89a 	bl	800f748 <tcp_rst>
 800e614:	f7ff bbdb 	b.w	800ddce <tcp_input+0x1e>
      if (ackno == pcb->snd_nxt) {
 800e618:	4b6a      	ldr	r3, [pc, #424]	@ (800e7c4 <tcp_input+0xa14>)
 800e61a:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	429a      	cmp	r2, r3
 800e620:	f47f ad30 	bne.w	800e084 <tcp_input+0x2d4>
      recv_flags |= TF_RESET;
 800e624:	f899 3000 	ldrb.w	r3, [r9]
 800e628:	f043 0308 	orr.w	r3, r3, #8
 800e62c:	f889 3000 	strb.w	r3, [r9]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800e630:	8b6b      	ldrh	r3, [r5, #26]
 800e632:	f023 0301 	bic.w	r3, r3, #1
 800e636:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 800e638:	e524      	b.n	800e084 <tcp_input+0x2d4>
          tcp_send_empty_ack(pcb);
 800e63a:	4628      	mov	r0, r5
 800e63c:	4c5a      	ldr	r4, [pc, #360]	@ (800e7a8 <tcp_input+0x9f8>)
 800e63e:	f001 f8cb 	bl	800f7d8 <tcp_send_empty_ack>
 800e642:	e532      	b.n	800e0aa <tcp_input+0x2fa>
    tcp_ack_now(pcb);
 800e644:	f042 0202 	orr.w	r2, r2, #2
 800e648:	836a      	strh	r2, [r5, #26]
    if (err != ERR_ABRT) {
 800e64a:	e51b      	b.n	800e084 <tcp_input+0x2d4>
          && (ackno == pcb->lastack + 1)) {
 800e64c:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800e64e:	495d      	ldr	r1, [pc, #372]	@ (800e7c4 <tcp_input+0xa14>)
 800e650:	3301      	adds	r3, #1
 800e652:	6809      	ldr	r1, [r1, #0]
 800e654:	428b      	cmp	r3, r1
 800e656:	f47f aea6 	bne.w	800e3a6 <tcp_input+0x5f6>
        pcb->lastack = ackno;
 800e65a:	646b      	str	r3, [r5, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800e65c:	2200      	movs	r2, #0
        pcb->rcv_nxt = seqno + 1;
 800e65e:	4b58      	ldr	r3, [pc, #352]	@ (800e7c0 <tcp_input+0xa10>)
        pcb->snd_wnd = tcphdr->wnd;
 800e660:	6830      	ldr	r0, [r6, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e662:	1d2e      	adds	r6, r5, #4
        pcb->rcv_nxt = seqno + 1;
 800e664:	681b      	ldr	r3, [r3, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e666:	f8b5 b032 	ldrh.w	fp, [r5, #50]	@ 0x32
        pcb->rcv_nxt = seqno + 1;
 800e66a:	1c59      	adds	r1, r3, #1
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800e66c:	3b01      	subs	r3, #1
        pcb->rcv_nxt = seqno + 1;
 800e66e:	6269      	str	r1, [r5, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800e670:	62e9      	str	r1, [r5, #44]	@ 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 800e672:	89c1      	ldrh	r1, [r0, #14]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e674:	4630      	mov	r0, r6
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800e676:	656b      	str	r3, [r5, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800e678:	2304      	movs	r3, #4
        pcb->snd_wnd = tcphdr->wnd;
 800e67a:	f361 020f 	bfi	r2, r1, #0, #16
        pcb->state = ESTABLISHED;
 800e67e:	752b      	strb	r3, [r5, #20]
        pcb->snd_wnd = tcphdr->wnd;
 800e680:	f361 421f 	bfi	r2, r1, #16, #16
 800e684:	662a      	str	r2, [r5, #96]	@ 0x60
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e686:	f002 fcdf 	bl	8011048 <ip4_route>
 800e68a:	4632      	mov	r2, r6
 800e68c:	4601      	mov	r1, r0
 800e68e:	4658      	mov	r0, fp
 800e690:	f7fe fd16 	bl	800d0c0 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e694:	f241 131c 	movw	r3, #4380	@ 0x111c
 800e698:	0041      	lsls	r1, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e69a:	4602      	mov	r2, r0
 800e69c:	8668      	strh	r0, [r5, #50]	@ 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e69e:	0080      	lsls	r0, r0, #2
 800e6a0:	4299      	cmp	r1, r3
 800e6a2:	460e      	mov	r6, r1
 800e6a4:	bf38      	it	cc
 800e6a6:	461e      	movcc	r6, r3
 800e6a8:	ebb6 0f82 	cmp.w	r6, r2, lsl #2
 800e6ac:	f240 8130 	bls.w	800e910 <tcp_input+0xb60>
 800e6b0:	b283      	uxth	r3, r0
 800e6b2:	f8a5 3048 	strh.w	r3, [r5, #72]	@ 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800e6b6:	f8b5 3066 	ldrh.w	r3, [r5, #102]	@ 0x66
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	f000 8120 	beq.w	800e900 <tcp_input+0xb50>
        --pcb->snd_queuelen;
 800e6c0:	f8b5 3066 	ldrh.w	r3, [r5, #102]	@ 0x66
        rseg = pcb->unacked;
 800e6c4:	6f2e      	ldr	r6, [r5, #112]	@ 0x70
        --pcb->snd_queuelen;
 800e6c6:	3b01      	subs	r3, #1
 800e6c8:	f8a5 3066 	strh.w	r3, [r5, #102]	@ 0x66
        if (rseg == NULL) {
 800e6cc:	2e00      	cmp	r6, #0
 800e6ce:	f000 8112 	beq.w	800e8f6 <tcp_input+0xb46>
          pcb->unacked = rseg->next;
 800e6d2:	6833      	ldr	r3, [r6, #0]
 800e6d4:	672b      	str	r3, [r5, #112]	@ 0x70
        tcp_seg_free(rseg);
 800e6d6:	4630      	mov	r0, r6
 800e6d8:	f7fd fd14 	bl	800c104 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 800e6dc:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	f000 8106 	beq.w	800e8f0 <tcp_input+0xb40>
          pcb->nrtx = 0;
 800e6e4:	2300      	movs	r3, #0
 800e6e6:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
 800e6ea:	862b      	strh	r3, [r5, #48]	@ 0x30
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800e6ec:	f8d5 3088 	ldr.w	r3, [r5, #136]	@ 0x88
 800e6f0:	b133      	cbz	r3, 800e700 <tcp_input+0x950>
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	4629      	mov	r1, r5
 800e6f6:	6928      	ldr	r0, [r5, #16]
 800e6f8:	4798      	blx	r3
        if (err == ERR_ABRT) {
 800e6fa:	300d      	adds	r0, #13
 800e6fc:	f43f acd5 	beq.w	800e0aa <tcp_input+0x2fa>
        tcp_ack_now(pcb);
 800e700:	8b6b      	ldrh	r3, [r5, #26]
 800e702:	f043 0302 	orr.w	r3, r3, #2
 800e706:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 800e708:	e4bc      	b.n	800e084 <tcp_input+0x2d4>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e70a:	9b05      	ldr	r3, [sp, #20]
 800e70c:	4628      	mov	r0, r5
 800e70e:	881a      	ldrh	r2, [r3, #0]
 800e710:	4b2b      	ldr	r3, [pc, #172]	@ (800e7c0 <tcp_input+0xa10>)
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	441a      	add	r2, r3
 800e716:	4b2b      	ldr	r3, [pc, #172]	@ (800e7c4 <tcp_input+0xa14>)
 800e718:	6819      	ldr	r1, [r3, #0]
 800e71a:	f8bc 3000 	ldrh.w	r3, [ip]
 800e71e:	9302      	str	r3, [sp, #8]
 800e720:	f8bc 3002 	ldrh.w	r3, [ip, #2]
 800e724:	e770      	b.n	800e608 <tcp_input+0x858>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e726:	8d2b      	ldrh	r3, [r5, #40]	@ 0x28
 800e728:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800e72c:	4293      	cmp	r3, r2
 800e72e:	d001      	beq.n	800e734 <tcp_input+0x984>
              pcb->rcv_wnd++;
 800e730:	3301      	adds	r3, #1
 800e732:	852b      	strh	r3, [r5, #40]	@ 0x28
            TCP_EVENT_CLOSED(pcb, err);
 800e734:	f8d5 6084 	ldr.w	r6, [r5, #132]	@ 0x84
 800e738:	2e00      	cmp	r6, #0
 800e73a:	f43f af46 	beq.w	800e5ca <tcp_input+0x81a>
 800e73e:	2300      	movs	r3, #0
 800e740:	4629      	mov	r1, r5
 800e742:	6928      	ldr	r0, [r5, #16]
 800e744:	461a      	mov	r2, r3
 800e746:	47b0      	blx	r6
            if (err == ERR_ABRT) {
 800e748:	300d      	adds	r0, #13
 800e74a:	f47f af3e 	bne.w	800e5ca <tcp_input+0x81a>
 800e74e:	e4ac      	b.n	800e0aa <tcp_input+0x2fa>
            pbuf_free(recv_data);
 800e750:	4610      	mov	r0, r2
 800e752:	f7fc febb 	bl	800b4cc <pbuf_free>
            tcp_abort(pcb);
 800e756:	4628      	mov	r0, r5
 800e758:	f7fe f9ca 	bl	800caf0 <tcp_abort>
            goto aborted;
 800e75c:	e4a5      	b.n	800e0aa <tcp_input+0x2fa>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e75e:	781b      	ldrb	r3, [r3, #0]
 800e760:	06db      	lsls	r3, r3, #27
 800e762:	f57f ac8f 	bpl.w	800e084 <tcp_input+0x2d4>
 800e766:	4b17      	ldr	r3, [pc, #92]	@ (800e7c4 <tcp_input+0xa14>)
 800e768:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	429a      	cmp	r2, r3
 800e76e:	f47f ac89 	bne.w	800e084 <tcp_input+0x2d4>
 800e772:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 800e774:	2b00      	cmp	r3, #0
 800e776:	f47f ac85 	bne.w	800e084 <tcp_input+0x2d4>
        pcb->state = FIN_WAIT_2;
 800e77a:	2306      	movs	r3, #6
 800e77c:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 800e77e:	e481      	b.n	800e084 <tcp_input+0x2d4>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800e780:	0798      	lsls	r0, r3, #30
 800e782:	f57f ac7f 	bpl.w	800e084 <tcp_input+0x2d4>
 800e786:	4b0e      	ldr	r3, [pc, #56]	@ (800e7c0 <tcp_input+0xa10>)
 800e788:	681a      	ldr	r2, [r3, #0]
 800e78a:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800e78c:	3b01      	subs	r3, #1
 800e78e:	4293      	cmp	r3, r2
 800e790:	f47f ac78 	bne.w	800e084 <tcp_input+0x2d4>
        tcp_rexmit(pcb);
 800e794:	4628      	mov	r0, r5
 800e796:	f000 ff59 	bl	800f64c <tcp_rexmit>
    if (err != ERR_ABRT) {
 800e79a:	e473      	b.n	800e084 <tcp_input+0x2d4>
 800e79c:	2400b954 	.word	0x2400b954
 800e7a0:	2400b950 	.word	0x2400b950
 800e7a4:	2400b94f 	.word	0x2400b94f
 800e7a8:	2400b964 	.word	0x2400b964
 800e7ac:	080147ec 	.word	0x080147ec
 800e7b0:	080149cc 	.word	0x080149cc
 800e7b4:	08012fac 	.word	0x08012fac
 800e7b8:	080149dc 	.word	0x080149dc
 800e7bc:	08014b78 	.word	0x08014b78
 800e7c0:	2400b978 	.word	0x2400b978
 800e7c4:	2400b974 	.word	0x2400b974
 800e7c8:	24004ea0 	.word	0x24004ea0
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e7cc:	4633      	mov	r3, r6
 800e7ce:	4630      	mov	r0, r6
 800e7d0:	4629      	mov	r1, r5
 800e7d2:	f7fe fb8f 	bl	800cef4 <tcp_recv_null>
 800e7d6:	e6e4      	b.n	800e5a2 <tcp_input+0x7f2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e7d8:	69ab      	ldr	r3, [r5, #24]
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	f43f aaf7 	beq.w	800ddce <tcp_input+0x1e>
 800e7e0:	4601      	mov	r1, r0
 800e7e2:	f04f 32ff 	mov.w	r2, #4294967295
 800e7e6:	6928      	ldr	r0, [r5, #16]
 800e7e8:	4798      	blx	r3
 800e7ea:	f7ff baf0 	b.w	800ddce <tcp_input+0x1e>
      tcp_abandon(npcb, 0);
 800e7ee:	4641      	mov	r1, r8
 800e7f0:	4648      	mov	r0, r9
 800e7f2:	f7fe f8a7 	bl	800c944 <tcp_abandon>
      return;
 800e7f6:	f7ff baea 	b.w	800ddce <tcp_input+0x1e>
          pcb->state = ESTABLISHED;
 800e7fa:	2304      	movs	r3, #4
 800e7fc:	752b      	strb	r3, [r5, #20]
          if (pcb->listener == NULL) {
 800e7fe:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 800e800:	2b00      	cmp	r3, #0
 800e802:	d0a8      	beq.n	800e756 <tcp_input+0x9a6>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800e804:	699b      	ldr	r3, [r3, #24]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d05c      	beq.n	800e8c4 <tcp_input+0xb14>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800e80a:	2200      	movs	r2, #0
 800e80c:	4629      	mov	r1, r5
 800e80e:	6928      	ldr	r0, [r5, #16]
 800e810:	4798      	blx	r3
          if (err != ERR_OK) {
 800e812:	4603      	mov	r3, r0
 800e814:	2800      	cmp	r0, #0
 800e816:	d167      	bne.n	800e8e8 <tcp_input+0xb38>
          tcp_receive(pcb);
 800e818:	4628      	mov	r0, r5
 800e81a:	f7fe fd7f 	bl	800d31c <tcp_receive>
          if (recv_acked != 0) {
 800e81e:	f8ba 3000 	ldrh.w	r3, [sl]
 800e822:	b113      	cbz	r3, 800e82a <tcp_input+0xa7a>
            recv_acked--;
 800e824:	3b01      	subs	r3, #1
 800e826:	f8aa 3000 	strh.w	r3, [sl]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e82a:	8e69      	ldrh	r1, [r5, #50]	@ 0x32
 800e82c:	f241 131c 	movw	r3, #4380	@ 0x111c
 800e830:	004a      	lsls	r2, r1, #1
 800e832:	0088      	lsls	r0, r1, #2
 800e834:	429a      	cmp	r2, r3
 800e836:	4616      	mov	r6, r2
 800e838:	bf38      	it	cc
 800e83a:	461e      	movcc	r6, r3
 800e83c:	ebb6 0f81 	cmp.w	r6, r1, lsl #2
 800e840:	d934      	bls.n	800e8ac <tcp_input+0xafc>
 800e842:	b283      	uxth	r3, r0
 800e844:	f8a5 3048 	strh.w	r3, [r5, #72]	@ 0x48
          if (recv_flags & TF_GOT_FIN) {
 800e848:	f899 3000 	ldrb.w	r3, [r9]
 800e84c:	069e      	lsls	r6, r3, #26
 800e84e:	f57f ac19 	bpl.w	800e084 <tcp_input+0x2d4>
 800e852:	e579      	b.n	800e348 <tcp_input+0x598>
        TCP_RMV_ACTIVE(pcb);
 800e854:	68ea      	ldr	r2, [r5, #12]
 800e856:	60da      	str	r2, [r3, #12]
 800e858:	e64f      	b.n	800e4fa <tcp_input+0x74a>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800e85a:	4b33      	ldr	r3, [pc, #204]	@ (800e928 <tcp_input+0xb78>)
 800e85c:	f240 120d 	movw	r2, #269	@ 0x10d
 800e860:	4932      	ldr	r1, [pc, #200]	@ (800e92c <tcp_input+0xb7c>)
 800e862:	4833      	ldr	r0, [pc, #204]	@ (800e930 <tcp_input+0xb80>)
 800e864:	f003 fc22 	bl	80120ac <iprintf>
      if (prev != NULL) {
 800e868:	f1b8 0f00 	cmp.w	r8, #0
 800e86c:	f43f abc1 	beq.w	800dff2 <tcp_input+0x242>
 800e870:	68eb      	ldr	r3, [r5, #12]
 800e872:	f7ff bbb8 	b.w	800dfe6 <tcp_input+0x236>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e876:	4b2c      	ldr	r3, [pc, #176]	@ (800e928 <tcp_input+0xb78>)
 800e878:	f240 1215 	movw	r2, #277	@ 0x115
 800e87c:	492d      	ldr	r1, [pc, #180]	@ (800e934 <tcp_input+0xb84>)
 800e87e:	482c      	ldr	r0, [pc, #176]	@ (800e930 <tcp_input+0xb80>)
 800e880:	f003 fc14 	bl	80120ac <iprintf>
  if (pcb == NULL) {
 800e884:	f7ff bbb9 	b.w	800dffa <tcp_input+0x24a>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800e888:	2900      	cmp	r1, #0
 800e88a:	f47f aecb 	bne.w	800e624 <tcp_input+0x874>
 800e88e:	4b26      	ldr	r3, [pc, #152]	@ (800e928 <tcp_input+0xb78>)
 800e890:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800e894:	4928      	ldr	r1, [pc, #160]	@ (800e938 <tcp_input+0xb88>)
 800e896:	4826      	ldr	r0, [pc, #152]	@ (800e930 <tcp_input+0xb80>)
 800e898:	f003 fc08 	bl	80120ac <iprintf>
 800e89c:	e6c2      	b.n	800e624 <tcp_input+0x874>
  } else if (flags & TCP_FIN) {
 800e89e:	07c1      	lsls	r1, r0, #31
 800e8a0:	f57f ac55 	bpl.w	800e14e <tcp_input+0x39e>
    pcb->tmr = tcp_ticks;
 800e8a4:	4b25      	ldr	r3, [pc, #148]	@ (800e93c <tcp_input+0xb8c>)
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	622b      	str	r3, [r5, #32]
 800e8aa:	e450      	b.n	800e14e <tcp_input+0x39e>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e8ac:	429a      	cmp	r2, r3
 800e8ae:	bf88      	it	hi
 800e8b0:	b293      	uxthhi	r3, r2
 800e8b2:	e7c7      	b.n	800e844 <tcp_input+0xa94>
          TCP_RMV_ACTIVE(pcb);
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	f43f ae20 	beq.w	800e4fa <tcp_input+0x74a>
 800e8ba:	68da      	ldr	r2, [r3, #12]
 800e8bc:	42aa      	cmp	r2, r5
 800e8be:	d0c9      	beq.n	800e854 <tcp_input+0xaa4>
 800e8c0:	4613      	mov	r3, r2
 800e8c2:	e7f7      	b.n	800e8b4 <tcp_input+0xb04>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800e8c4:	4b18      	ldr	r3, [pc, #96]	@ (800e928 <tcp_input+0xb78>)
 800e8c6:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800e8ca:	491d      	ldr	r1, [pc, #116]	@ (800e940 <tcp_input+0xb90>)
 800e8cc:	4818      	ldr	r0, [pc, #96]	@ (800e930 <tcp_input+0xb80>)
 800e8ce:	f003 fbed 	bl	80120ac <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800e8d2:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 800e8d4:	699b      	ldr	r3, [r3, #24]
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d197      	bne.n	800e80a <tcp_input+0xa5a>
 800e8da:	e73c      	b.n	800e756 <tcp_input+0x9a6>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e8dc:	9102      	str	r1, [sp, #8]
 800e8de:	4432      	add	r2, r6
 800e8e0:	4918      	ldr	r1, [pc, #96]	@ (800e944 <tcp_input+0xb94>)
 800e8e2:	4628      	mov	r0, r5
 800e8e4:	6809      	ldr	r1, [r1, #0]
 800e8e6:	e68f      	b.n	800e608 <tcp_input+0x858>
            if (err != ERR_ABRT) {
 800e8e8:	330d      	adds	r3, #13
 800e8ea:	f43f abde 	beq.w	800e0aa <tcp_input+0x2fa>
 800e8ee:	e732      	b.n	800e756 <tcp_input+0x9a6>
          pcb->rtime = -1;
 800e8f0:	f04f 33ff 	mov.w	r3, #4294967295
 800e8f4:	e6f9      	b.n	800e6ea <tcp_input+0x93a>
          rseg = pcb->unsent;
 800e8f6:	6eee      	ldr	r6, [r5, #108]	@ 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800e8f8:	b176      	cbz	r6, 800e918 <tcp_input+0xb68>
          pcb->unsent = rseg->next;
 800e8fa:	6833      	ldr	r3, [r6, #0]
 800e8fc:	66eb      	str	r3, [r5, #108]	@ 0x6c
 800e8fe:	e6ea      	b.n	800e6d6 <tcp_input+0x926>
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800e900:	4b09      	ldr	r3, [pc, #36]	@ (800e928 <tcp_input+0xb78>)
 800e902:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800e906:	4910      	ldr	r1, [pc, #64]	@ (800e948 <tcp_input+0xb98>)
 800e908:	4809      	ldr	r0, [pc, #36]	@ (800e930 <tcp_input+0xb80>)
 800e90a:	f003 fbcf 	bl	80120ac <iprintf>
 800e90e:	e6d7      	b.n	800e6c0 <tcp_input+0x910>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e910:	4299      	cmp	r1, r3
 800e912:	bf88      	it	hi
 800e914:	b28b      	uxthhi	r3, r1
 800e916:	e6cc      	b.n	800e6b2 <tcp_input+0x902>
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800e918:	4b03      	ldr	r3, [pc, #12]	@ (800e928 <tcp_input+0xb78>)
 800e91a:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800e91e:	490b      	ldr	r1, [pc, #44]	@ (800e94c <tcp_input+0xb9c>)
 800e920:	4803      	ldr	r0, [pc, #12]	@ (800e930 <tcp_input+0xb80>)
 800e922:	f003 fbc3 	bl	80120ac <iprintf>
 800e926:	e7e8      	b.n	800e8fa <tcp_input+0xb4a>
 800e928:	080147ec 	.word	0x080147ec
 800e92c:	08014a84 	.word	0x08014a84
 800e930:	08012fac 	.word	0x08012fac
 800e934:	08014ab0 	.word	0x08014ab0
 800e938:	08014b0c 	.word	0x08014b0c
 800e93c:	2400b960 	.word	0x2400b960
 800e940:	08014b58 	.word	0x08014b58
 800e944:	2400b974 	.word	0x2400b974
 800e948:	08014b2c 	.word	0x08014b2c
 800e94c:	08014b44 	.word	0x08014b44

0800e950 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 800e950:	4a02      	ldr	r2, [pc, #8]	@ (800e95c <tcp_trigger_input_pcb_close+0xc>)
 800e952:	7813      	ldrb	r3, [r2, #0]
 800e954:	f043 0310 	orr.w	r3, r3, #16
 800e958:	7013      	strb	r3, [r2, #0]
}
 800e95a:	4770      	bx	lr
 800e95c:	2400b96c 	.word	0x2400b96c

0800e960 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 800e960:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e964:	2600      	movs	r6, #0
 800e966:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800e968:	460c      	mov	r4, r1
 800e96a:	4681      	mov	r9, r0
 800e96c:	f361 060f 	bfi	r6, r1, #0, #16
 800e970:	4615      	mov	r5, r2
 800e972:	4698      	mov	r8, r3
 800e974:	f89d a02c 	ldrb.w	sl, [sp, #44]	@ 0x2c
 800e978:	f361 461f 	bfi	r6, r1, #16, #16
 800e97c:	f89d b030 	ldrb.w	fp, [sp, #48]	@ 0x30
  struct pbuf *p;
  u16_t alloc = length;

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 800e980:	2f00      	cmp	r7, #0
 800e982:	d033      	beq.n	800e9ec <tcp_pbuf_prealloc+0x8c>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 800e984:	42ac      	cmp	r4, r5
 800e986:	d20e      	bcs.n	800e9a6 <tcp_pbuf_prealloc+0x46>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 800e988:	f01a 0f02 	tst.w	sl, #2
 800e98c:	d008      	beq.n	800e9a0 <tcp_pbuf_prealloc+0x40>
        (!(pcb->flags & TF_NODELAY) &&
         (!first_seg ||
          pcb->unsent != NULL ||
          pcb->unacked != NULL))) {
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 800e98e:	f204 51b7 	addw	r1, r4, #1463	@ 0x5b7
 800e992:	f021 0103 	bic.w	r1, r1, #3
 800e996:	42a9      	cmp	r1, r5
 800e998:	bf28      	it	cs
 800e99a:	4629      	movcs	r1, r5
 800e99c:	b289      	uxth	r1, r1
 800e99e:	e003      	b.n	800e9a8 <tcp_pbuf_prealloc+0x48>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 800e9a0:	8b7b      	ldrh	r3, [r7, #26]
 800e9a2:	065b      	lsls	r3, r3, #25
 800e9a4:	d518      	bpl.n	800e9d8 <tcp_pbuf_prealloc+0x78>
 800e9a6:	4621      	mov	r1, r4
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 800e9a8:	4648      	mov	r0, r9
 800e9aa:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e9ae:	f7fc fdfd 	bl	800b5ac <pbuf_alloc>
  if (p == NULL) {
 800e9b2:	4605      	mov	r5, r0
 800e9b4:	b168      	cbz	r0, 800e9d2 <tcp_pbuf_prealloc+0x72>
    return NULL;
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 800e9b6:	6803      	ldr	r3, [r0, #0]
 800e9b8:	b133      	cbz	r3, 800e9c8 <tcp_pbuf_prealloc+0x68>
 800e9ba:	4b10      	ldr	r3, [pc, #64]	@ (800e9fc <tcp_pbuf_prealloc+0x9c>)
 800e9bc:	f240 120b 	movw	r2, #267	@ 0x10b
 800e9c0:	490f      	ldr	r1, [pc, #60]	@ (800ea00 <tcp_pbuf_prealloc+0xa0>)
 800e9c2:	4810      	ldr	r0, [pc, #64]	@ (800ea04 <tcp_pbuf_prealloc+0xa4>)
 800e9c4:	f003 fb72 	bl	80120ac <iprintf>
  *oversize = p->len - length;
 800e9c8:	896b      	ldrh	r3, [r5, #10]
 800e9ca:	1b1b      	subs	r3, r3, r4
 800e9cc:	f8a8 3000 	strh.w	r3, [r8]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 800e9d0:	60ae      	str	r6, [r5, #8]
  return p;
}
 800e9d2:	4628      	mov	r0, r5
 800e9d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        (!(pcb->flags & TF_NODELAY) &&
 800e9d8:	f1bb 0f00 	cmp.w	fp, #0
 800e9dc:	d0d7      	beq.n	800e98e <tcp_pbuf_prealloc+0x2e>
         (!first_seg ||
 800e9de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d1d4      	bne.n	800e98e <tcp_pbuf_prealloc+0x2e>
          pcb->unsent != NULL ||
 800e9e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d1d1      	bne.n	800e98e <tcp_pbuf_prealloc+0x2e>
 800e9ea:	e7dc      	b.n	800e9a6 <tcp_pbuf_prealloc+0x46>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 800e9ec:	4b03      	ldr	r3, [pc, #12]	@ (800e9fc <tcp_pbuf_prealloc+0x9c>)
 800e9ee:	22e9      	movs	r2, #233	@ 0xe9
 800e9f0:	4905      	ldr	r1, [pc, #20]	@ (800ea08 <tcp_pbuf_prealloc+0xa8>)
 800e9f2:	4804      	ldr	r0, [pc, #16]	@ (800ea04 <tcp_pbuf_prealloc+0xa4>)
 800e9f4:	f003 fb5a 	bl	80120ac <iprintf>
 800e9f8:	e7c4      	b.n	800e984 <tcp_pbuf_prealloc+0x24>
 800e9fa:	bf00      	nop
 800e9fc:	08014b94 	.word	0x08014b94
 800ea00:	08014be8 	.word	0x08014be8
 800ea04:	08012fac 	.word	0x08012fac
 800ea08:	08014bc8 	.word	0x08014bc8

0800ea0c <tcp_create_segment>:
{
 800ea0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea10:	460e      	mov	r6, r1
 800ea12:	f89d a020 	ldrb.w	sl, [sp, #32]
 800ea16:	4690      	mov	r8, r2
 800ea18:	4699      	mov	r9, r3
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800ea1a:	4607      	mov	r7, r0
 800ea1c:	2800      	cmp	r0, #0
 800ea1e:	d047      	beq.n	800eab0 <tcp_create_segment+0xa4>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800ea20:	2e00      	cmp	r6, #0
 800ea22:	d04d      	beq.n	800eac0 <tcp_create_segment+0xb4>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800ea24:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800ea28:	2003      	movs	r0, #3
 800ea2a:	f7fc f9fd 	bl	800ae28 <memp_malloc>
 800ea2e:	4604      	mov	r4, r0
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800ea30:	f005 0504 	and.w	r5, r5, #4
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800ea34:	2800      	cmp	r0, #0
 800ea36:	d051      	beq.n	800eadc <tcp_create_segment+0xd0>
  seg->flags = optflags;
 800ea38:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->next = NULL;
 800ea3c:	2300      	movs	r3, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800ea3e:	8932      	ldrh	r2, [r6, #8]
  seg->p = p;
 800ea40:	6046      	str	r6, [r0, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800ea42:	42aa      	cmp	r2, r5
  seg->next = NULL;
 800ea44:	6003      	str	r3, [r0, #0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800ea46:	d32b      	bcc.n	800eaa0 <tcp_create_segment+0x94>
  seg->len = p->tot_len - optlen;
 800ea48:	1b52      	subs	r2, r2, r5
  if (pbuf_add_header(p, TCP_HLEN)) {
 800ea4a:	4630      	mov	r0, r6
 800ea4c:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 800ea4e:	8122      	strh	r2, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 800ea50:	f7fc fcaa 	bl	800b3a8 <pbuf_add_header>
 800ea54:	4606      	mov	r6, r0
 800ea56:	2800      	cmp	r0, #0
 800ea58:	d139      	bne.n	800eace <tcp_create_segment+0xc2>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800ea5a:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800ea5c:	02ad      	lsls	r5, r5, #10
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800ea5e:	8af8      	ldrh	r0, [r7, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800ea60:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800ea64:	f505 45a0 	add.w	r5, r5, #20480	@ 0x5000
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800ea68:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800ea6c:	f7fb fe5a 	bl	800a724 <lwip_htons>
 800ea70:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800ea74:	8b38      	ldrh	r0, [r7, #24]
 800ea76:	68e7      	ldr	r7, [r4, #12]
 800ea78:	f7fb fe54 	bl	800a724 <lwip_htons>
 800ea7c:	8078      	strh	r0, [r7, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800ea7e:	4648      	mov	r0, r9
 800ea80:	68e7      	ldr	r7, [r4, #12]
 800ea82:	f7fb fe53 	bl	800a72c <lwip_htonl>
 800ea86:	6078      	str	r0, [r7, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800ea88:	ea48 0005 	orr.w	r0, r8, r5
 800ea8c:	68e7      	ldr	r7, [r4, #12]
 800ea8e:	f7fb fe49 	bl	800a724 <lwip_htons>
  seg->tcphdr->urgp = 0;
 800ea92:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800ea94:	81b8      	strh	r0, [r7, #12]
}
 800ea96:	4620      	mov	r0, r4
  seg->tcphdr->urgp = 0;
 800ea98:	749e      	strb	r6, [r3, #18]
 800ea9a:	74de      	strb	r6, [r3, #19]
}
 800ea9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800eaa0:	22b0      	movs	r2, #176	@ 0xb0
 800eaa2:	4b10      	ldr	r3, [pc, #64]	@ (800eae4 <tcp_create_segment+0xd8>)
 800eaa4:	4910      	ldr	r1, [pc, #64]	@ (800eae8 <tcp_create_segment+0xdc>)
 800eaa6:	4811      	ldr	r0, [pc, #68]	@ (800eaec <tcp_create_segment+0xe0>)
 800eaa8:	f003 fb00 	bl	80120ac <iprintf>
  seg->len = p->tot_len - optlen;
 800eaac:	8932      	ldrh	r2, [r6, #8]
 800eaae:	e7cb      	b.n	800ea48 <tcp_create_segment+0x3c>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800eab0:	4b0c      	ldr	r3, [pc, #48]	@ (800eae4 <tcp_create_segment+0xd8>)
 800eab2:	22a3      	movs	r2, #163	@ 0xa3
 800eab4:	490e      	ldr	r1, [pc, #56]	@ (800eaf0 <tcp_create_segment+0xe4>)
 800eab6:	480d      	ldr	r0, [pc, #52]	@ (800eaec <tcp_create_segment+0xe0>)
 800eab8:	f003 faf8 	bl	80120ac <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800eabc:	2e00      	cmp	r6, #0
 800eabe:	d1b1      	bne.n	800ea24 <tcp_create_segment+0x18>
 800eac0:	4b08      	ldr	r3, [pc, #32]	@ (800eae4 <tcp_create_segment+0xd8>)
 800eac2:	22a4      	movs	r2, #164	@ 0xa4
 800eac4:	490b      	ldr	r1, [pc, #44]	@ (800eaf4 <tcp_create_segment+0xe8>)
 800eac6:	4809      	ldr	r0, [pc, #36]	@ (800eaec <tcp_create_segment+0xe0>)
 800eac8:	f003 faf0 	bl	80120ac <iprintf>
 800eacc:	e7aa      	b.n	800ea24 <tcp_create_segment+0x18>
    tcp_seg_free(seg);
 800eace:	4620      	mov	r0, r4
 800ead0:	f7fd fb18 	bl	800c104 <tcp_seg_free>
    return NULL;
 800ead4:	2400      	movs	r4, #0
}
 800ead6:	4620      	mov	r0, r4
 800ead8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_free(p);
 800eadc:	4630      	mov	r0, r6
 800eade:	f7fc fcf5 	bl	800b4cc <pbuf_free>
    return NULL;
 800eae2:	e7f7      	b.n	800ead4 <tcp_create_segment+0xc8>
 800eae4:	08014b94 	.word	0x08014b94
 800eae8:	08014c40 	.word	0x08014c40
 800eaec:	08012fac 	.word	0x08012fac
 800eaf0:	08014bfc 	.word	0x08014bfc
 800eaf4:	08014c1c 	.word	0x08014c1c

0800eaf8 <tcp_output_alloc_header_common.constprop.0>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800eaf8:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 800eafa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800eafe:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 800eb00:	4606      	mov	r6, r0
 800eb02:	4617      	mov	r7, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800eb04:	2022      	movs	r0, #34	@ 0x22
 800eb06:	f44f 7220 	mov.w	r2, #640	@ 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 800eb0a:	461c      	mov	r4, r3
 800eb0c:	f8bd a020 	ldrh.w	sl, [sp, #32]
 800eb10:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 800eb14:	f8bd 8028 	ldrh.w	r8, [sp, #40]	@ 0x28
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800eb18:	f7fc fd48 	bl	800b5ac <pbuf_alloc>
  if (p != NULL) {
 800eb1c:	4605      	mov	r5, r0
 800eb1e:	b300      	cbz	r0, 800eb62 <tcp_output_alloc_header_common.constprop.0+0x6a>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800eb20:	8943      	ldrh	r3, [r0, #10]
 800eb22:	2b13      	cmp	r3, #19
 800eb24:	d920      	bls.n	800eb68 <tcp_output_alloc_header_common.constprop.0+0x70>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
    tcphdr->src = lwip_htons(src_port);
 800eb26:	4620      	mov	r0, r4
    tcphdr = (struct tcp_hdr *)p->payload;
 800eb28:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 800eb2a:	f7fb fdfb 	bl	800a724 <lwip_htons>
 800eb2e:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 800eb30:	4650      	mov	r0, sl
 800eb32:	f7fb fdf7 	bl	800a724 <lwip_htons>
    tcphdr->seqno = seqno_be;
 800eb36:	6067      	str	r7, [r4, #4]
    tcphdr->dest = lwip_htons(dst_port);
 800eb38:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 800eb3a:	4630      	mov	r0, r6
 800eb3c:	f7fb fdf6 	bl	800a72c <lwip_htonl>
 800eb40:	4603      	mov	r3, r0
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800eb42:	f449 40a0 	orr.w	r0, r9, #20480	@ 0x5000
    tcphdr->ackno = lwip_htonl(ackno);
 800eb46:	60a3      	str	r3, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800eb48:	f7fb fdec 	bl	800a724 <lwip_htons>
 800eb4c:	4603      	mov	r3, r0
    tcphdr->wnd = lwip_htons(wnd);
 800eb4e:	4640      	mov	r0, r8
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800eb50:	81a3      	strh	r3, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 800eb52:	f7fb fde7 	bl	800a724 <lwip_htons>
    tcphdr->chksum = 0;
 800eb56:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 800eb58:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 800eb5a:	7423      	strb	r3, [r4, #16]
 800eb5c:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 800eb5e:	74a3      	strb	r3, [r4, #18]
 800eb60:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 800eb62:	4628      	mov	r0, r5
 800eb64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800eb68:	4b03      	ldr	r3, [pc, #12]	@ (800eb78 <tcp_output_alloc_header_common.constprop.0+0x80>)
 800eb6a:	f240 7223 	movw	r2, #1827	@ 0x723
 800eb6e:	4903      	ldr	r1, [pc, #12]	@ (800eb7c <tcp_output_alloc_header_common.constprop.0+0x84>)
 800eb70:	4803      	ldr	r0, [pc, #12]	@ (800eb80 <tcp_output_alloc_header_common.constprop.0+0x88>)
 800eb72:	f003 fa9b 	bl	80120ac <iprintf>
 800eb76:	e7d6      	b.n	800eb26 <tcp_output_alloc_header_common.constprop.0+0x2e>
 800eb78:	08014b94 	.word	0x08014b94
 800eb7c:	08014c58 	.word	0x08014c58
 800eb80:	08012fac 	.word	0x08012fac

0800eb84 <tcp_output_alloc_header.constprop.0>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 800eb84:	b570      	push	{r4, r5, r6, lr}
 800eb86:	460d      	mov	r5, r1
 800eb88:	b084      	sub	sp, #16
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800eb8a:	4604      	mov	r4, r0
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 800eb8c:	4616      	mov	r6, r2
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800eb8e:	b190      	cbz	r0, 800ebb6 <tcp_output_alloc_header.constprop.0+0x32>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 800eb90:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800eb92:	2210      	movs	r2, #16
 800eb94:	8b21      	ldrh	r1, [r4, #24]
 800eb96:	9302      	str	r3, [sp, #8]
 800eb98:	e9cd 1200 	strd	r1, r2, [sp]
 800eb9c:	4632      	mov	r2, r6
 800eb9e:	4629      	mov	r1, r5
 800eba0:	8ae3      	ldrh	r3, [r4, #22]
 800eba2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800eba4:	f7ff ffa8 	bl	800eaf8 <tcp_output_alloc_header_common.constprop.0>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 800eba8:	b118      	cbz	r0, 800ebb2 <tcp_output_alloc_header.constprop.0+0x2e>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800ebaa:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800ebac:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800ebae:	4413      	add	r3, r2
 800ebb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
  return p;
}
 800ebb2:	b004      	add	sp, #16
 800ebb4:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800ebb6:	4b04      	ldr	r3, [pc, #16]	@ (800ebc8 <tcp_output_alloc_header.constprop.0+0x44>)
 800ebb8:	f240 7242 	movw	r2, #1858	@ 0x742
 800ebbc:	4903      	ldr	r1, [pc, #12]	@ (800ebcc <tcp_output_alloc_header.constprop.0+0x48>)
 800ebbe:	4804      	ldr	r0, [pc, #16]	@ (800ebd0 <tcp_output_alloc_header.constprop.0+0x4c>)
 800ebc0:	f003 fa74 	bl	80120ac <iprintf>
 800ebc4:	e7e4      	b.n	800eb90 <tcp_output_alloc_header.constprop.0+0xc>
 800ebc6:	bf00      	nop
 800ebc8:	08014b94 	.word	0x08014b94
 800ebcc:	08014c88 	.word	0x08014c88
 800ebd0:	08012fac 	.word	0x08012fac

0800ebd4 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 800ebd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ebd6:	4604      	mov	r4, r0
 800ebd8:	b085      	sub	sp, #20
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800ebda:	460d      	mov	r5, r1
{
 800ebdc:	4617      	mov	r7, r2
 800ebde:	461e      	mov	r6, r3
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800ebe0:	b1f9      	cbz	r1, 800ec22 <tcp_output_control_segment+0x4e>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800ebe2:	b334      	cbz	r4, 800ec32 <tcp_output_control_segment+0x5e>
 800ebe4:	7a20      	ldrb	r0, [r4, #8]
 800ebe6:	b9a8      	cbnz	r0, 800ec14 <tcp_output_control_segment+0x40>
    return ip_route(src, dst);
 800ebe8:	4630      	mov	r0, r6
 800ebea:	f002 fa2d 	bl	8011048 <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 800ebee:	b1a8      	cbz	r0, 800ec1c <tcp_output_control_segment+0x48>
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 800ebf0:	7ae3      	ldrb	r3, [r4, #11]
      tos = pcb->tos;
 800ebf2:	7aa4      	ldrb	r4, [r4, #10]
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 800ebf4:	9400      	str	r4, [sp, #0]
 800ebf6:	2406      	movs	r4, #6
 800ebf8:	9002      	str	r0, [sp, #8]
 800ebfa:	4632      	mov	r2, r6
 800ebfc:	9401      	str	r4, [sp, #4]
 800ebfe:	4639      	mov	r1, r7
 800ec00:	4628      	mov	r0, r5
 800ec02:	f002 fbbb 	bl	801137c <ip4_output_if>
 800ec06:	4604      	mov	r4, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 800ec08:	4628      	mov	r0, r5
 800ec0a:	f7fc fc5f 	bl	800b4cc <pbuf_free>
  return err;
}
 800ec0e:	4620      	mov	r0, r4
 800ec10:	b005      	add	sp, #20
 800ec12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return netif_get_by_index(pcb->netif_idx);
 800ec14:	f7fc fb50 	bl	800b2b8 <netif_get_by_index>
  if (netif == NULL) {
 800ec18:	2800      	cmp	r0, #0
 800ec1a:	d1e9      	bne.n	800ebf0 <tcp_output_control_segment+0x1c>
    err = ERR_RTE;
 800ec1c:	f06f 0403 	mvn.w	r4, #3
 800ec20:	e7f2      	b.n	800ec08 <tcp_output_control_segment+0x34>
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800ec22:	4b07      	ldr	r3, [pc, #28]	@ (800ec40 <tcp_output_control_segment+0x6c>)
 800ec24:	f240 7287 	movw	r2, #1927	@ 0x787
 800ec28:	4906      	ldr	r1, [pc, #24]	@ (800ec44 <tcp_output_control_segment+0x70>)
 800ec2a:	4807      	ldr	r0, [pc, #28]	@ (800ec48 <tcp_output_control_segment+0x74>)
 800ec2c:	f003 fa3e 	bl	80120ac <iprintf>
 800ec30:	e7d7      	b.n	800ebe2 <tcp_output_control_segment+0xe>
    return ip_route(src, dst);
 800ec32:	4630      	mov	r0, r6
 800ec34:	f002 fa08 	bl	8011048 <ip4_route>
  if (netif == NULL) {
 800ec38:	2800      	cmp	r0, #0
 800ec3a:	d0ef      	beq.n	800ec1c <tcp_output_control_segment+0x48>
      ttl = TCP_TTL;
 800ec3c:	23ff      	movs	r3, #255	@ 0xff
 800ec3e:	e7d9      	b.n	800ebf4 <tcp_output_control_segment+0x20>
 800ec40:	08014b94 	.word	0x08014b94
 800ec44:	08014cb0 	.word	0x08014cb0
 800ec48:	08012fac 	.word	0x08012fac

0800ec4c <tcp_write>:
{
 800ec4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 800ec50:	2400      	movs	r4, #0
{
 800ec52:	b091      	sub	sp, #68	@ 0x44
 800ec54:	9107      	str	r1, [sp, #28]
 800ec56:	9309      	str	r3, [sp, #36]	@ 0x24
  u16_t oversize = 0;
 800ec58:	f8ad 403e 	strh.w	r4, [sp, #62]	@ 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 800ec5c:	2800      	cmp	r0, #0
 800ec5e:	f000 82dc 	beq.w	800f21a <tcp_write+0x5ce>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 800ec62:	f8b0 a062 	ldrh.w	sl, [r0, #98]	@ 0x62
 800ec66:	4691      	mov	r9, r2
 800ec68:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 800ec6a:	4680      	mov	r8, r0
 800ec6c:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
 800ec70:	459a      	cmp	sl, r3
 800ec72:	4652      	mov	r2, sl
 800ec74:	bf28      	it	cs
 800ec76:	461a      	movcs	r2, r3
  mss_local = mss_local ? mss_local : pcb->mss;
 800ec78:	2a00      	cmp	r2, #0
 800ec7a:	bf08      	it	eq
 800ec7c:	461a      	moveq	r2, r3
 800ec7e:	9205      	str	r2, [sp, #20]
  LWIP_ASSERT_CORE_LOCKED();
 800ec80:	f7f9 f886 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 800ec84:	9b07      	ldr	r3, [sp, #28]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	f000 82bd 	beq.w	800f206 <tcp_write+0x5ba>
  if ((pcb->state != ESTABLISHED) &&
 800ec8c:	f898 3014 	ldrb.w	r3, [r8, #20]
      (pcb->state != CLOSE_WAIT) &&
 800ec90:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 800ec92:	2a02      	cmp	r2, #2
 800ec94:	d902      	bls.n	800ec9c <tcp_write+0x50>
 800ec96:	2b07      	cmp	r3, #7
 800ec98:	f040 824d 	bne.w	800f136 <tcp_write+0x4ea>
  } else if (len == 0) {
 800ec9c:	f1b9 0f00 	cmp.w	r9, #0
 800eca0:	d05b      	beq.n	800ed5a <tcp_write+0x10e>
  if (len > pcb->snd_buf) {
 800eca2:	f8b8 3064 	ldrh.w	r3, [r8, #100]	@ 0x64
 800eca6:	454b      	cmp	r3, r9
 800eca8:	f0c0 8290 	bcc.w	800f1cc <tcp_write+0x580>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 800ecac:	f8b8 5066 	ldrh.w	r5, [r8, #102]	@ 0x66
 800ecb0:	2d0f      	cmp	r5, #15
 800ecb2:	f200 828b 	bhi.w	800f1cc <tcp_write+0x580>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800ecb6:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
  if (pcb->snd_queuelen != 0) {
 800ecba:	2d00      	cmp	r5, #0
 800ecbc:	d043      	beq.n	800ed46 <tcp_write+0xfa>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800ecbe:	f8d8 706c 	ldr.w	r7, [r8, #108]	@ 0x6c
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	f000 81db 	beq.w	800f07e <tcp_write+0x432>
  if (pcb->unsent != NULL) {
 800ecc8:	2f00      	cmp	r7, #0
 800ecca:	f000 81c6 	beq.w	800f05a <tcp_write+0x40e>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800ecce:	463b      	mov	r3, r7
 800ecd0:	683f      	ldr	r7, [r7, #0]
 800ecd2:	2f00      	cmp	r7, #0
 800ecd4:	d1fb      	bne.n	800ecce <tcp_write+0x82>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 800ecd6:	7a9c      	ldrb	r4, [r3, #10]
 800ecd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ecda:	00a4      	lsls	r4, r4, #2
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800ecdc:	891b      	ldrh	r3, [r3, #8]
 800ecde:	9905      	ldr	r1, [sp, #20]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 800ece0:	f004 0404 	and.w	r4, r4, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800ece4:	191a      	adds	r2, r3, r4
 800ece6:	4291      	cmp	r1, r2
 800ece8:	f2c0 81eb 	blt.w	800f0c2 <tcp_write+0x476>
    space = mss_local - (last_unsent->len + unsent_optlen);
 800ecec:	9a05      	ldr	r2, [sp, #20]
 800ecee:	eba2 0b04 	sub.w	fp, r2, r4
 800ecf2:	ebab 0b03 	sub.w	fp, fp, r3
    oversize = pcb->unsent_oversize;
 800ecf6:	f8b8 3068 	ldrh.w	r3, [r8, #104]	@ 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 800ecfa:	fa1f fb8b 	uxth.w	fp, fp
    oversize = pcb->unsent_oversize;
 800ecfe:	930a      	str	r3, [sp, #40]	@ 0x28
 800ed00:	f8ad 303e 	strh.w	r3, [sp, #62]	@ 0x3e
    if (oversize > 0) {
 800ed04:	b383      	cbz	r3, 800ed68 <tcp_write+0x11c>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 800ed06:	455b      	cmp	r3, fp
 800ed08:	f200 81cb 	bhi.w	800f0a2 <tcp_write+0x456>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 800ed0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed0e:	454b      	cmp	r3, r9
 800ed10:	461c      	mov	r4, r3
 800ed12:	bf28      	it	cs
 800ed14:	464c      	movcs	r4, r9
 800ed16:	455c      	cmp	r4, fp
 800ed18:	bf28      	it	cs
 800ed1a:	465c      	movcs	r4, fp
      oversize -= oversize_used;
 800ed1c:	1b1b      	subs	r3, r3, r4
 800ed1e:	b29b      	uxth	r3, r3
 800ed20:	f8ad 303e 	strh.w	r3, [sp, #62]	@ 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 800ed24:	b143      	cbz	r3, 800ed38 <tcp_write+0xec>
 800ed26:	45a1      	cmp	r9, r4
 800ed28:	d006      	beq.n	800ed38 <tcp_write+0xec>
 800ed2a:	4bae      	ldr	r3, [pc, #696]	@ (800efe4 <tcp_write+0x398>)
 800ed2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ed30:	49ad      	ldr	r1, [pc, #692]	@ (800efe8 <tcp_write+0x39c>)
 800ed32:	48ae      	ldr	r0, [pc, #696]	@ (800efec <tcp_write+0x3a0>)
 800ed34:	f003 f9ba 	bl	80120ac <iprintf>
      space -= oversize_used;
 800ed38:	ebab 0b04 	sub.w	fp, fp, r4
 800ed3c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
      pos += oversize_used;
 800ed3e:	940a      	str	r4, [sp, #40]	@ 0x28
      space -= oversize_used;
 800ed40:	fa1f fb8b 	uxth.w	fp, fp
 800ed44:	e011      	b.n	800ed6a <tcp_write+0x11e>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	f000 8182 	beq.w	800f050 <tcp_write+0x404>
 800ed4c:	4ba5      	ldr	r3, [pc, #660]	@ (800efe4 <tcp_write+0x398>)
 800ed4e:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 800ed52:	49a7      	ldr	r1, [pc, #668]	@ (800eff0 <tcp_write+0x3a4>)
 800ed54:	48a5      	ldr	r0, [pc, #660]	@ (800efec <tcp_write+0x3a0>)
 800ed56:	f003 f9a9 	bl	80120ac <iprintf>
  if (pcb->unsent != NULL) {
 800ed5a:	f8d8 706c 	ldr.w	r7, [r8, #108]	@ 0x6c
  queuelen = pcb->snd_queuelen;
 800ed5e:	f8b8 5066 	ldrh.w	r5, [r8, #102]	@ 0x66
  if (pcb->unsent != NULL) {
 800ed62:	2f00      	cmp	r7, #0
 800ed64:	d1b3      	bne.n	800ecce <tcp_write+0x82>
 800ed66:	e178      	b.n	800f05a <tcp_write+0x40e>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 800ed68:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 800ed6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed6c:	454b      	cmp	r3, r9
 800ed6e:	d23b      	bcs.n	800ede8 <tcp_write+0x19c>
 800ed70:	f1bb 0f00 	cmp.w	fp, #0
 800ed74:	d038      	beq.n	800ede8 <tcp_write+0x19c>
 800ed76:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ed78:	8912      	ldrh	r2, [r2, #8]
 800ed7a:	920d      	str	r2, [sp, #52]	@ 0x34
 800ed7c:	2a00      	cmp	r2, #0
 800ed7e:	f000 817a 	beq.w	800f076 <tcp_write+0x42a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 800ed82:	eba9 0603 	sub.w	r6, r9, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800ed86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
      u16_t seglen = LWIP_MIN(space, len - pos);
 800ed88:	455e      	cmp	r6, fp
 800ed8a:	bfa8      	it	ge
 800ed8c:	465e      	movge	r6, fp
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800ed8e:	07d9      	lsls	r1, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 800ed90:	b2b4      	uxth	r4, r6
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800ed92:	f100 81d3 	bmi.w	800f13c <tcp_write+0x4f0>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 800ed96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed98:	685a      	ldr	r2, [r3, #4]
 800ed9a:	4613      	mov	r3, r2
 800ed9c:	6812      	ldr	r2, [r2, #0]
 800ed9e:	2a00      	cmp	r2, #0
 800eda0:	d1fb      	bne.n	800ed9a <tcp_write+0x14e>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 800eda2:	920c      	str	r2, [sp, #48]	@ 0x30
 800eda4:	7b1a      	ldrb	r2, [r3, #12]
 800eda6:	2a3f      	cmp	r2, #63	@ 0x3f
 800eda8:	d806      	bhi.n	800edb8 <tcp_write+0x16c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 800edaa:	895a      	ldrh	r2, [r3, #10]
 800edac:	685b      	ldr	r3, [r3, #4]
 800edae:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 800edb0:	9a07      	ldr	r2, [sp, #28]
 800edb2:	429a      	cmp	r2, r3
 800edb4:	f000 81ba 	beq.w	800f12c <tcp_write+0x4e0>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 800edb8:	2201      	movs	r2, #1
 800edba:	4621      	mov	r1, r4
 800edbc:	2000      	movs	r0, #0
 800edbe:	f7fc fbf5 	bl	800b5ac <pbuf_alloc>
 800edc2:	900c      	str	r0, [sp, #48]	@ 0x30
 800edc4:	2800      	cmp	r0, #0
 800edc6:	f000 8232 	beq.w	800f22e <tcp_write+0x5e2>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 800edca:	9b07      	ldr	r3, [sp, #28]
 800edcc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800edce:	440b      	add	r3, r1
 800edd0:	6043      	str	r3, [r0, #4]
          queuelen += pbuf_clen(concat_p);
 800edd2:	f7fc fce9 	bl	800b7a8 <pbuf_clen>
 800edd6:	1943      	adds	r3, r0, r5
 800edd8:	b29d      	uxth	r5, r3
  u16_t extendlen = 0;
 800edda:	2300      	movs	r3, #0
 800eddc:	930d      	str	r3, [sp, #52]	@ 0x34
      pos += seglen;
 800edde:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ede0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ede2:	1919      	adds	r1, r3, r4
 800ede4:	b28c      	uxth	r4, r1
 800ede6:	e003      	b.n	800edf0 <tcp_write+0x1a4>
  struct pbuf *concat_p = NULL;
 800ede8:	2300      	movs	r3, #0
 800edea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800edec:	930c      	str	r3, [sp, #48]	@ 0x30
  u16_t extendlen = 0;
 800edee:	930d      	str	r3, [sp, #52]	@ 0x34
  while (pos < len) {
 800edf0:	45a1      	cmp	r9, r4
 800edf2:	f240 8083 	bls.w	800eefc <tcp_write+0x2b0>
 800edf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800edf8:	2700      	movs	r7, #0
 800edfa:	f003 0301 	and.w	r3, r3, #1
 800edfe:	46bb      	mov	fp, r7
 800ee00:	9308      	str	r3, [sp, #32]
 800ee02:	e03f      	b.n	800ee84 <tcp_write+0x238>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 800ee04:	f8bd 303e 	ldrh.w	r3, [sp, #62]	@ 0x3e
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	f040 80d2 	bne.w	800efb2 <tcp_write+0x366>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 800ee0e:	2201      	movs	r2, #1
 800ee10:	4651      	mov	r1, sl
 800ee12:	2036      	movs	r0, #54	@ 0x36
 800ee14:	f7fc fbca 	bl	800b5ac <pbuf_alloc>
 800ee18:	2800      	cmp	r0, #0
 800ee1a:	f000 80f1 	beq.w	800f000 <tcp_write+0x3b4>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 800ee1e:	9a07      	ldr	r2, [sp, #28]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800ee20:	2100      	movs	r1, #0
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 800ee22:	9006      	str	r0, [sp, #24]
 800ee24:	4422      	add	r2, r4
 800ee26:	6042      	str	r2, [r0, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800ee28:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800ee2c:	2036      	movs	r0, #54	@ 0x36
 800ee2e:	f7fc fbbd 	bl	800b5ac <pbuf_alloc>
 800ee32:	9b06      	ldr	r3, [sp, #24]
 800ee34:	4606      	mov	r6, r0
 800ee36:	2800      	cmp	r0, #0
 800ee38:	f000 814d 	beq.w	800f0d6 <tcp_write+0x48a>
      pbuf_cat(p/*header*/, p2/*data*/);
 800ee3c:	4619      	mov	r1, r3
 800ee3e:	f7fc fcdb 	bl	800b7f8 <pbuf_cat>
    queuelen += pbuf_clen(p);
 800ee42:	4630      	mov	r0, r6
 800ee44:	f7fc fcb0 	bl	800b7a8 <pbuf_clen>
 800ee48:	4428      	add	r0, r5
 800ee4a:	b285      	uxth	r5, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 800ee4c:	2d10      	cmp	r5, #16
 800ee4e:	d849      	bhi.n	800eee4 <tcp_write+0x298>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800ee50:	f8d8 305c 	ldr.w	r3, [r8, #92]	@ 0x5c
 800ee54:	2200      	movs	r2, #0
 800ee56:	4631      	mov	r1, r6
 800ee58:	4640      	mov	r0, r8
 800ee5a:	4423      	add	r3, r4
 800ee5c:	9200      	str	r2, [sp, #0]
 800ee5e:	f7ff fdd5 	bl	800ea0c <tcp_create_segment>
 800ee62:	4606      	mov	r6, r0
 800ee64:	2800      	cmp	r0, #0
 800ee66:	f000 80cb 	beq.w	800f000 <tcp_write+0x3b4>
    if (queue == NULL) {
 800ee6a:	f1bb 0f00 	cmp.w	fp, #0
 800ee6e:	d03e      	beq.n	800eeee <tcp_write+0x2a2>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 800ee70:	2f00      	cmp	r7, #0
 800ee72:	f000 80a6 	beq.w	800efc2 <tcp_write+0x376>
    pos += seglen;
 800ee76:	44a2      	add	sl, r4
      prev_seg->next = seg;
 800ee78:	603e      	str	r6, [r7, #0]
    pos += seglen;
 800ee7a:	fa1f f48a 	uxth.w	r4, sl
  while (pos < len) {
 800ee7e:	45a1      	cmp	r9, r4
 800ee80:	d93b      	bls.n	800eefa <tcp_write+0x2ae>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800ee82:	4637      	mov	r7, r6
    u16_t left = len - pos;
 800ee84:	eba9 0a04 	sub.w	sl, r9, r4
    u16_t seglen = LWIP_MIN(left, max_len);
 800ee88:	9b05      	ldr	r3, [sp, #20]
 800ee8a:	fa1f fa8a 	uxth.w	sl, sl
 800ee8e:	459a      	cmp	sl, r3
 800ee90:	bf28      	it	cs
 800ee92:	469a      	movcs	sl, r3
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800ee94:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 800ee96:	fa1f fa8a 	uxth.w	sl, sl
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d0b2      	beq.n	800ee04 <tcp_write+0x1b8>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 800ee9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eea0:	4651      	mov	r1, sl
 800eea2:	9a05      	ldr	r2, [sp, #20]
 800eea4:	2036      	movs	r0, #54	@ 0x36
 800eea6:	e9cd 8300 	strd	r8, r3, [sp]
 800eeaa:	fabb f38b 	clz	r3, fp
 800eeae:	095b      	lsrs	r3, r3, #5
 800eeb0:	9302      	str	r3, [sp, #8]
 800eeb2:	f10d 033e 	add.w	r3, sp, #62	@ 0x3e
 800eeb6:	f7ff fd53 	bl	800e960 <tcp_pbuf_prealloc>
 800eeba:	4606      	mov	r6, r0
 800eebc:	2800      	cmp	r0, #0
 800eebe:	f000 809f 	beq.w	800f000 <tcp_write+0x3b4>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 800eec2:	8943      	ldrh	r3, [r0, #10]
 800eec4:	4553      	cmp	r3, sl
 800eec6:	f0c0 8084 	bcc.w	800efd2 <tcp_write+0x386>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 800eeca:	9b07      	ldr	r3, [sp, #28]
 800eecc:	4652      	mov	r2, sl
 800eece:	6870      	ldr	r0, [r6, #4]
 800eed0:	1919      	adds	r1, r3, r4
 800eed2:	f003 fa1c 	bl	801230e <memcpy>
    queuelen += pbuf_clen(p);
 800eed6:	4630      	mov	r0, r6
 800eed8:	f7fc fc66 	bl	800b7a8 <pbuf_clen>
 800eedc:	4428      	add	r0, r5
 800eede:	b285      	uxth	r5, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 800eee0:	2d10      	cmp	r5, #16
 800eee2:	d9b5      	bls.n	800ee50 <tcp_write+0x204>
      pbuf_free(p);
 800eee4:	4630      	mov	r0, r6
 800eee6:	465f      	mov	r7, fp
 800eee8:	f7fc faf0 	bl	800b4cc <pbuf_free>
      goto memerr;
 800eeec:	e089      	b.n	800f002 <tcp_write+0x3b6>
    pos += seglen;
 800eeee:	44a2      	add	sl, r4
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800eef0:	4683      	mov	fp, r0
    pos += seglen;
 800eef2:	fa1f f48a 	uxth.w	r4, sl
  while (pos < len) {
 800eef6:	45a1      	cmp	r9, r4
 800eef8:	d8c3      	bhi.n	800ee82 <tcp_write+0x236>
 800eefa:	465f      	mov	r7, fp
  if (oversize_used > 0) {
 800eefc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  pcb->unsent_oversize = oversize;
 800eefe:	f8bd a03e 	ldrh.w	sl, [sp, #62]	@ 0x3e
  if (oversize_used > 0) {
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	f000 80ec 	beq.w	800f0e0 <tcp_write+0x494>
    for (p = last_unsent->p; p; p = p->next) {
 800ef08:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ef0a:	685c      	ldr	r4, [r3, #4]
 800ef0c:	b1d4      	cbz	r4, 800ef44 <tcp_write+0x2f8>
      p->tot_len += oversize_used;
 800ef0e:	8923      	ldrh	r3, [r4, #8]
 800ef10:	f8dd b028 	ldr.w	fp, [sp, #40]	@ 0x28
      if (p->next == NULL) {
 800ef14:	6821      	ldr	r1, [r4, #0]
      p->tot_len += oversize_used;
 800ef16:	445b      	add	r3, fp
 800ef18:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 800ef1a:	b131      	cbz	r1, 800ef2a <tcp_write+0x2de>
      pos += seglen;
 800ef1c:	460c      	mov	r4, r1
      p->tot_len += oversize_used;
 800ef1e:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 800ef20:	6821      	ldr	r1, [r4, #0]
      p->tot_len += oversize_used;
 800ef22:	445b      	add	r3, fp
 800ef24:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 800ef26:	2900      	cmp	r1, #0
 800ef28:	d1f8      	bne.n	800ef1c <tcp_write+0x2d0>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 800ef2a:	8963      	ldrh	r3, [r4, #10]
 800ef2c:	465a      	mov	r2, fp
 800ef2e:	6860      	ldr	r0, [r4, #4]
 800ef30:	9907      	ldr	r1, [sp, #28]
 800ef32:	4418      	add	r0, r3
 800ef34:	f003 f9eb 	bl	801230e <memcpy>
        p->len += oversize_used;
 800ef38:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 800ef3a:	6821      	ldr	r1, [r4, #0]
        p->len += oversize_used;
 800ef3c:	445b      	add	r3, fp
 800ef3e:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 800ef40:	2900      	cmp	r1, #0
 800ef42:	d1eb      	bne.n	800ef1c <tcp_write+0x2d0>
    last_unsent->len += oversize_used;
 800ef44:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ef46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ef48:	8913      	ldrh	r3, [r2, #8]
 800ef4a:	4419      	add	r1, r3
  if (concat_p != NULL) {
 800ef4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    last_unsent->len += oversize_used;
 800ef4e:	8111      	strh	r1, [r2, #8]
  pcb->unsent_oversize = oversize;
 800ef50:	f8a8 a068 	strh.w	sl, [r8, #104]	@ 0x68
  if (concat_p != NULL) {
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	f000 810a 	beq.w	800f16e <tcp_write+0x522>
    pbuf_cat(last_unsent->p, concat_p);
 800ef5a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ef5c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ef60:	6860      	ldr	r0, [r4, #4]
 800ef62:	4651      	mov	r1, sl
 800ef64:	f7fc fc48 	bl	800b7f8 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 800ef68:	f8ba 2008 	ldrh.w	r2, [sl, #8]
 800ef6c:	8923      	ldrh	r3, [r4, #8]
 800ef6e:	4413      	add	r3, r2
 800ef70:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 800ef72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ef74:	601f      	str	r7, [r3, #0]
  pcb->snd_lbb += len;
 800ef76:	f8d8 305c 	ldr.w	r3, [r8, #92]	@ 0x5c
  pcb->snd_queuelen = queuelen;
 800ef7a:	f8a8 5066 	strh.w	r5, [r8, #102]	@ 0x66
  pcb->snd_lbb += len;
 800ef7e:	444b      	add	r3, r9
 800ef80:	f8c8 305c 	str.w	r3, [r8, #92]	@ 0x5c
  pcb->snd_buf -= len;
 800ef84:	f8b8 3064 	ldrh.w	r3, [r8, #100]	@ 0x64
 800ef88:	eba3 0309 	sub.w	r3, r3, r9
 800ef8c:	f8a8 3064 	strh.w	r3, [r8, #100]	@ 0x64
  if (pcb->snd_queuelen != 0) {
 800ef90:	b125      	cbz	r5, 800ef9c <tcp_write+0x350>
    LWIP_ASSERT("tcp_write: valid queue length",
 800ef92:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	f000 80bb 	beq.w	800f112 <tcp_write+0x4c6>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 800ef9c:	b12e      	cbz	r6, 800efaa <tcp_write+0x35e>
 800ef9e:	68f3      	ldr	r3, [r6, #12]
 800efa0:	b11b      	cbz	r3, 800efaa <tcp_write+0x35e>
 800efa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800efa4:	0792      	lsls	r2, r2, #30
 800efa6:	f140 80ac 	bpl.w	800f102 <tcp_write+0x4b6>
  return ERR_OK;
 800efaa:	2000      	movs	r0, #0
}
 800efac:	b011      	add	sp, #68	@ 0x44
 800efae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("oversize == 0", oversize == 0);
 800efb2:	4b0c      	ldr	r3, [pc, #48]	@ (800efe4 <tcp_write+0x398>)
 800efb4:	f240 2271 	movw	r2, #625	@ 0x271
 800efb8:	490e      	ldr	r1, [pc, #56]	@ (800eff4 <tcp_write+0x3a8>)
 800efba:	480c      	ldr	r0, [pc, #48]	@ (800efec <tcp_write+0x3a0>)
 800efbc:	f003 f876 	bl	80120ac <iprintf>
 800efc0:	e725      	b.n	800ee0e <tcp_write+0x1c2>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 800efc2:	4b08      	ldr	r3, [pc, #32]	@ (800efe4 <tcp_write+0x398>)
 800efc4:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800efc8:	490b      	ldr	r1, [pc, #44]	@ (800eff8 <tcp_write+0x3ac>)
 800efca:	4808      	ldr	r0, [pc, #32]	@ (800efec <tcp_write+0x3a0>)
 800efcc:	f003 f86e 	bl	80120ac <iprintf>
 800efd0:	e751      	b.n	800ee76 <tcp_write+0x22a>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 800efd2:	4b04      	ldr	r3, [pc, #16]	@ (800efe4 <tcp_write+0x398>)
 800efd4:	f240 2266 	movw	r2, #614	@ 0x266
 800efd8:	4908      	ldr	r1, [pc, #32]	@ (800effc <tcp_write+0x3b0>)
 800efda:	4804      	ldr	r0, [pc, #16]	@ (800efec <tcp_write+0x3a0>)
 800efdc:	f003 f866 	bl	80120ac <iprintf>
 800efe0:	e773      	b.n	800eeca <tcp_write+0x27e>
 800efe2:	bf00      	nop
 800efe4:	08014b94 	.word	0x08014b94
 800efe8:	08014dd0 	.word	0x08014dd0
 800efec:	08012fac 	.word	0x08012fac
 800eff0:	08014d64 	.word	0x08014d64
 800eff4:	08014e8c 	.word	0x08014e8c
 800eff8:	08014e9c 	.word	0x08014e9c
 800effc:	08014e4c 	.word	0x08014e4c
 800f000:	465f      	mov	r7, fp
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f002:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 800f006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f00a:	f8a8 301a 	strh.w	r3, [r8, #26]
  if (concat_p != NULL) {
 800f00e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f010:	b113      	cbz	r3, 800f018 <tcp_write+0x3cc>
    pbuf_free(concat_p);
 800f012:	4618      	mov	r0, r3
 800f014:	f7fc fa5a 	bl	800b4cc <pbuf_free>
  if (queue != NULL) {
 800f018:	b117      	cbz	r7, 800f020 <tcp_write+0x3d4>
    tcp_segs_free(queue);
 800f01a:	4638      	mov	r0, r7
 800f01c:	f7fd f860 	bl	800c0e0 <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 800f020:	f8b8 3066 	ldrh.w	r3, [r8, #102]	@ 0x66
 800f024:	b923      	cbnz	r3, 800f030 <tcp_write+0x3e4>
  return ERR_MEM;
 800f026:	f04f 30ff 	mov.w	r0, #4294967295
}
 800f02a:	b011      	add	sp, #68	@ 0x44
 800f02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 800f030:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800f034:	2b00      	cmp	r3, #0
 800f036:	d1f6      	bne.n	800f026 <tcp_write+0x3da>
 800f038:	f8d8 306c 	ldr.w	r3, [r8, #108]	@ 0x6c
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d1f2      	bne.n	800f026 <tcp_write+0x3da>
 800f040:	4b7e      	ldr	r3, [pc, #504]	@ (800f23c <tcp_write+0x5f0>)
 800f042:	f240 3227 	movw	r2, #807	@ 0x327
 800f046:	497e      	ldr	r1, [pc, #504]	@ (800f240 <tcp_write+0x5f4>)
 800f048:	487e      	ldr	r0, [pc, #504]	@ (800f244 <tcp_write+0x5f8>)
 800f04a:	f003 f82f 	bl	80120ac <iprintf>
 800f04e:	e7ea      	b.n	800f026 <tcp_write+0x3da>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800f050:	f8d8 306c 	ldr.w	r3, [r8, #108]	@ 0x6c
 800f054:	2b00      	cmp	r3, #0
 800f056:	f47f ae79 	bne.w	800ed4c <tcp_write+0x100>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 800f05a:	f8b8 3068 	ldrh.w	r3, [r8, #104]	@ 0x68
 800f05e:	bb43      	cbnz	r3, 800f0b2 <tcp_write+0x466>
  while (pos < len) {
 800f060:	f1b9 0f00 	cmp.w	r9, #0
 800f064:	f000 80c8 	beq.w	800f1f8 <tcp_write+0x5ac>
 800f068:	2300      	movs	r3, #0
 800f06a:	461c      	mov	r4, r3
 800f06c:	930d      	str	r3, [sp, #52]	@ 0x34
 800f06e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f070:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 800f074:	e6bf      	b.n	800edf6 <tcp_write+0x1aa>
  struct pbuf *concat_p = NULL;
 800f076:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f078:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f07a:	930c      	str	r3, [sp, #48]	@ 0x30
 800f07c:	e6bb      	b.n	800edf6 <tcp_write+0x1aa>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800f07e:	2f00      	cmp	r7, #0
 800f080:	f47f ae25 	bne.w	800ecce <tcp_write+0x82>
 800f084:	4b6d      	ldr	r3, [pc, #436]	@ (800f23c <tcp_write+0x5f0>)
 800f086:	f240 1255 	movw	r2, #341	@ 0x155
 800f08a:	496f      	ldr	r1, [pc, #444]	@ (800f248 <tcp_write+0x5fc>)
 800f08c:	486d      	ldr	r0, [pc, #436]	@ (800f244 <tcp_write+0x5f8>)
 800f08e:	f003 f80d 	bl	80120ac <iprintf>
  if (pcb->unsent != NULL) {
 800f092:	f8d8 706c 	ldr.w	r7, [r8, #108]	@ 0x6c
  queuelen = pcb->snd_queuelen;
 800f096:	f8b8 5066 	ldrh.w	r5, [r8, #102]	@ 0x66
  if (pcb->unsent != NULL) {
 800f09a:	2f00      	cmp	r7, #0
 800f09c:	f47f ae17 	bne.w	800ecce <tcp_write+0x82>
 800f0a0:	e7db      	b.n	800f05a <tcp_write+0x40e>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 800f0a2:	4b66      	ldr	r3, [pc, #408]	@ (800f23c <tcp_write+0x5f0>)
 800f0a4:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 800f0a8:	4968      	ldr	r1, [pc, #416]	@ (800f24c <tcp_write+0x600>)
 800f0aa:	4866      	ldr	r0, [pc, #408]	@ (800f244 <tcp_write+0x5f8>)
 800f0ac:	f002 fffe 	bl	80120ac <iprintf>
 800f0b0:	e62c      	b.n	800ed0c <tcp_write+0xc0>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 800f0b2:	4b62      	ldr	r3, [pc, #392]	@ (800f23c <tcp_write+0x5f0>)
 800f0b4:	f240 224a 	movw	r2, #586	@ 0x24a
 800f0b8:	4965      	ldr	r1, [pc, #404]	@ (800f250 <tcp_write+0x604>)
 800f0ba:	4862      	ldr	r0, [pc, #392]	@ (800f244 <tcp_write+0x5f8>)
 800f0bc:	f002 fff6 	bl	80120ac <iprintf>
 800f0c0:	e7ce      	b.n	800f060 <tcp_write+0x414>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800f0c2:	4b5e      	ldr	r3, [pc, #376]	@ (800f23c <tcp_write+0x5f0>)
 800f0c4:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800f0c8:	4962      	ldr	r1, [pc, #392]	@ (800f254 <tcp_write+0x608>)
 800f0ca:	485e      	ldr	r0, [pc, #376]	@ (800f244 <tcp_write+0x5f8>)
 800f0cc:	f002 ffee 	bl	80120ac <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 800f0d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f0d2:	891b      	ldrh	r3, [r3, #8]
 800f0d4:	e60a      	b.n	800ecec <tcp_write+0xa0>
        pbuf_free(p2);
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	465f      	mov	r7, fp
 800f0da:	f7fc f9f7 	bl	800b4cc <pbuf_free>
        goto memerr;
 800f0de:	e790      	b.n	800f002 <tcp_write+0x3b6>
  if (concat_p != NULL) {
 800f0e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
  pcb->unsent_oversize = oversize;
 800f0e2:	f8a8 a068 	strh.w	sl, [r8, #104]	@ 0x68
  if (concat_p != NULL) {
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d061      	beq.n	800f1ae <tcp_write+0x562>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 800f0ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	f47f af34 	bne.w	800ef5a <tcp_write+0x30e>
 800f0f2:	4b52      	ldr	r3, [pc, #328]	@ (800f23c <tcp_write+0x5f0>)
 800f0f4:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 800f0f8:	4957      	ldr	r1, [pc, #348]	@ (800f258 <tcp_write+0x60c>)
 800f0fa:	4852      	ldr	r0, [pc, #328]	@ (800f244 <tcp_write+0x5f8>)
 800f0fc:	f002 ffd6 	bl	80120ac <iprintf>
 800f100:	e72b      	b.n	800ef5a <tcp_write+0x30e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 800f102:	899c      	ldrh	r4, [r3, #12]
 800f104:	2008      	movs	r0, #8
 800f106:	f7fb fb0d 	bl	800a724 <lwip_htons>
 800f10a:	68f3      	ldr	r3, [r6, #12]
 800f10c:	4304      	orrs	r4, r0
 800f10e:	819c      	strh	r4, [r3, #12]
 800f110:	e74b      	b.n	800efaa <tcp_write+0x35e>
    LWIP_ASSERT("tcp_write: valid queue length",
 800f112:	f8d8 306c 	ldr.w	r3, [r8, #108]	@ 0x6c
 800f116:	2b00      	cmp	r3, #0
 800f118:	f47f af40 	bne.w	800ef9c <tcp_write+0x350>
 800f11c:	4b47      	ldr	r3, [pc, #284]	@ (800f23c <tcp_write+0x5f0>)
 800f11e:	f240 3212 	movw	r2, #786	@ 0x312
 800f122:	4947      	ldr	r1, [pc, #284]	@ (800f240 <tcp_write+0x5f4>)
 800f124:	4847      	ldr	r0, [pc, #284]	@ (800f244 <tcp_write+0x5f8>)
 800f126:	f002 ffc1 	bl	80120ac <iprintf>
 800f12a:	e737      	b.n	800ef9c <tcp_write+0x350>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 800f12c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d15a      	bne.n	800f1e8 <tcp_write+0x59c>
          extendlen = seglen;
 800f132:	940d      	str	r4, [sp, #52]	@ 0x34
 800f134:	e653      	b.n	800edde <tcp_write+0x192>
    return ERR_CONN;
 800f136:	f06f 000a 	mvn.w	r0, #10
 800f13a:	e737      	b.n	800efac <tcp_write+0x360>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 800f13c:	e9cd 8300 	strd	r8, r3, [sp]
 800f140:	2301      	movs	r3, #1
 800f142:	465a      	mov	r2, fp
 800f144:	4621      	mov	r1, r4
 800f146:	2000      	movs	r0, #0
 800f148:	9302      	str	r3, [sp, #8]
 800f14a:	f10d 033e 	add.w	r3, sp, #62	@ 0x3e
 800f14e:	f7ff fc07 	bl	800e960 <tcp_pbuf_prealloc>
 800f152:	4603      	mov	r3, r0
 800f154:	900c      	str	r0, [sp, #48]	@ 0x30
 800f156:	2800      	cmp	r0, #0
 800f158:	d069      	beq.n	800f22e <tcp_write+0x5e2>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 800f15a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f15c:	461e      	mov	r6, r3
 800f15e:	9907      	ldr	r1, [sp, #28]
 800f160:	4622      	mov	r2, r4
 800f162:	4401      	add	r1, r0
 800f164:	6858      	ldr	r0, [r3, #4]
 800f166:	f003 f8d2 	bl	801230e <memcpy>
        queuelen += pbuf_clen(concat_p);
 800f16a:	4630      	mov	r0, r6
 800f16c:	e631      	b.n	800edd2 <tcp_write+0x186>
  } else if (extendlen > 0) {
 800f16e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f170:	2b00      	cmp	r3, #0
 800f172:	f43f aefe 	beq.w	800ef72 <tcp_write+0x326>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 800f176:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f178:	6859      	ldr	r1, [r3, #4]
 800f17a:	b1e9      	cbz	r1, 800f1b8 <tcp_write+0x56c>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f17c:	680a      	ldr	r2, [r1, #0]
 800f17e:	2a00      	cmp	r2, #0
 800f180:	d053      	beq.n	800f22a <tcp_write+0x5de>
 800f182:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800f184:	e000      	b.n	800f188 <tcp_write+0x53c>
 800f186:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 800f188:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f18a:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 800f18c:	4423      	add	r3, r4
 800f18e:	810b      	strh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f190:	4611      	mov	r1, r2
 800f192:	2800      	cmp	r0, #0
 800f194:	d1f7      	bne.n	800f186 <tcp_write+0x53a>
    p->tot_len += extendlen;
 800f196:	8913      	ldrh	r3, [r2, #8]
 800f198:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800f19a:	440b      	add	r3, r1
 800f19c:	8113      	strh	r3, [r2, #8]
    p->len += extendlen;
 800f19e:	8953      	ldrh	r3, [r2, #10]
 800f1a0:	440b      	add	r3, r1
 800f1a2:	8153      	strh	r3, [r2, #10]
    last_unsent->len += extendlen;
 800f1a4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f1a6:	8913      	ldrh	r3, [r2, #8]
 800f1a8:	440b      	add	r3, r1
 800f1aa:	8113      	strh	r3, [r2, #8]
  if (last_unsent == NULL) {
 800f1ac:	e6e1      	b.n	800ef72 <tcp_write+0x326>
  } else if (extendlen > 0) {
 800f1ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f1b0:	b19b      	cbz	r3, 800f1da <tcp_write+0x58e>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 800f1b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d1de      	bne.n	800f176 <tcp_write+0x52a>
 800f1b8:	4b20      	ldr	r3, [pc, #128]	@ (800f23c <tcp_write+0x5f0>)
 800f1ba:	f240 22e6 	movw	r2, #742	@ 0x2e6
 800f1be:	4927      	ldr	r1, [pc, #156]	@ (800f25c <tcp_write+0x610>)
 800f1c0:	4820      	ldr	r0, [pc, #128]	@ (800f244 <tcp_write+0x5f8>)
 800f1c2:	f002 ff73 	bl	80120ac <iprintf>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f1c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f1c8:	6859      	ldr	r1, [r3, #4]
 800f1ca:	e7d7      	b.n	800f17c <tcp_write+0x530>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f1cc:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 800f1d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1d4:	f8a8 301a 	strh.w	r3, [r8, #26]
  if (err != ERR_OK) {
 800f1d8:	e725      	b.n	800f026 <tcp_write+0x3da>
  if (last_unsent == NULL) {
 800f1da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	f47f aec8 	bne.w	800ef72 <tcp_write+0x326>
    pcb->unsent = queue;
 800f1e2:	f8c8 706c 	str.w	r7, [r8, #108]	@ 0x6c
 800f1e6:	e6c6      	b.n	800ef76 <tcp_write+0x32a>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 800f1e8:	4b14      	ldr	r3, [pc, #80]	@ (800f23c <tcp_write+0x5f0>)
 800f1ea:	f240 2231 	movw	r2, #561	@ 0x231
 800f1ee:	491c      	ldr	r1, [pc, #112]	@ (800f260 <tcp_write+0x614>)
 800f1f0:	4814      	ldr	r0, [pc, #80]	@ (800f244 <tcp_write+0x5f8>)
 800f1f2:	f002 ff5b 	bl	80120ac <iprintf>
 800f1f6:	e79c      	b.n	800f132 <tcp_write+0x4e6>
  pcb->unsent_oversize = oversize;
 800f1f8:	f8bd 303e 	ldrh.w	r3, [sp, #62]	@ 0x3e
 800f1fc:	464f      	mov	r7, r9
 800f1fe:	464e      	mov	r6, r9
 800f200:	f8a8 3068 	strh.w	r3, [r8, #104]	@ 0x68
  if (concat_p != NULL) {
 800f204:	e7ed      	b.n	800f1e2 <tcp_write+0x596>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 800f206:	4b0d      	ldr	r3, [pc, #52]	@ (800f23c <tcp_write+0x5f0>)
 800f208:	f240 12ad 	movw	r2, #429	@ 0x1ad
 800f20c:	4915      	ldr	r1, [pc, #84]	@ (800f264 <tcp_write+0x618>)
 800f20e:	480d      	ldr	r0, [pc, #52]	@ (800f244 <tcp_write+0x5f8>)
 800f210:	f002 ff4c 	bl	80120ac <iprintf>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 800f214:	f06f 000f 	mvn.w	r0, #15
 800f218:	e6c8      	b.n	800efac <tcp_write+0x360>
 800f21a:	4b08      	ldr	r3, [pc, #32]	@ (800f23c <tcp_write+0x5f0>)
 800f21c:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 800f220:	4911      	ldr	r1, [pc, #68]	@ (800f268 <tcp_write+0x61c>)
 800f222:	4808      	ldr	r0, [pc, #32]	@ (800f244 <tcp_write+0x5f8>)
 800f224:	f002 ff42 	bl	80120ac <iprintf>
 800f228:	e7f4      	b.n	800f214 <tcp_write+0x5c8>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f22a:	460a      	mov	r2, r1
 800f22c:	e7b3      	b.n	800f196 <tcp_write+0x54a>
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f22e:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 800f232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f236:	f8a8 301a 	strh.w	r3, [r8, #26]
  if (queue != NULL) {
 800f23a:	e6f1      	b.n	800f020 <tcp_write+0x3d4>
 800f23c:	08014b94 	.word	0x08014b94
 800f240:	08014f20 	.word	0x08014f20
 800f244:	08012fac 	.word	0x08012fac
 800f248:	08014d28 	.word	0x08014d28
 800f24c:	08014db0 	.word	0x08014db0
 800f250:	08014e1c 	.word	0x08014e1c
 800f254:	08014d98 	.word	0x08014d98
 800f258:	08014eb0 	.word	0x08014eb0
 800f25c:	08014ee8 	.word	0x08014ee8
 800f260:	08014df0 	.word	0x08014df0
 800f264:	08014cf4 	.word	0x08014cf4
 800f268:	08014cdc 	.word	0x08014cdc

0800f26c <tcp_split_unsent_seg>:
{
 800f26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800f270:	4606      	mov	r6, r0
{
 800f272:	b083      	sub	sp, #12
 800f274:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800f276:	2800      	cmp	r0, #0
 800f278:	f000 80ad 	beq.w	800f3d6 <tcp_split_unsent_seg+0x16a>
  useg = pcb->unsent;
 800f27c:	6ef5      	ldr	r5, [r6, #108]	@ 0x6c
  if (useg == NULL) {
 800f27e:	2d00      	cmp	r5, #0
 800f280:	f000 80b4 	beq.w	800f3ec <tcp_split_unsent_seg+0x180>
  if (split == 0) {
 800f284:	2c00      	cmp	r4, #0
 800f286:	f000 80b4 	beq.w	800f3f2 <tcp_split_unsent_seg+0x186>
  if (useg->len <= split) {
 800f28a:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 800f28e:	45a0      	cmp	r8, r4
 800f290:	d97e      	bls.n	800f390 <tcp_split_unsent_seg+0x124>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800f292:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
 800f294:	42a3      	cmp	r3, r4
 800f296:	f0c0 8084 	bcc.w	800f3a2 <tcp_split_unsent_seg+0x136>
  optflags = useg->flags;
 800f29a:	f895 a00a 	ldrb.w	sl, [r5, #10]
  remainder = useg->len - split;
 800f29e:	eba8 0904 	sub.w	r9, r8, r4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800f2a2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800f2a6:	2036      	movs	r0, #54	@ 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800f2a8:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
  remainder = useg->len - split;
 800f2ac:	fa1f f989 	uxth.w	r9, r9
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800f2b0:	f00b 0b04 	and.w	fp, fp, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800f2b4:	eb0b 0109 	add.w	r1, fp, r9
 800f2b8:	b289      	uxth	r1, r1
 800f2ba:	f7fc f977 	bl	800b5ac <pbuf_alloc>
  if (p == NULL) {
 800f2be:	4607      	mov	r7, r0
 800f2c0:	2800      	cmp	r0, #0
 800f2c2:	f000 8093 	beq.w	800f3ec <tcp_split_unsent_seg+0x180>
  offset = useg->p->tot_len - useg->len + split;
 800f2c6:	6868      	ldr	r0, [r5, #4]
 800f2c8:	892a      	ldrh	r2, [r5, #8]
 800f2ca:	8903      	ldrh	r3, [r0, #8]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800f2cc:	6879      	ldr	r1, [r7, #4]
  offset = useg->p->tot_len - useg->len + split;
 800f2ce:	1a9b      	subs	r3, r3, r2
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800f2d0:	464a      	mov	r2, r9
 800f2d2:	4459      	add	r1, fp
  offset = useg->p->tot_len - useg->len + split;
 800f2d4:	4423      	add	r3, r4
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800f2d6:	b29b      	uxth	r3, r3
 800f2d8:	f7fc fbb8 	bl	800ba4c <pbuf_copy_partial>
 800f2dc:	4548      	cmp	r0, r9
 800f2de:	f040 8082 	bne.w	800f3e6 <tcp_split_unsent_seg+0x17a>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800f2e2:	68eb      	ldr	r3, [r5, #12]
 800f2e4:	8998      	ldrh	r0, [r3, #12]
 800f2e6:	f7fb fa1d 	bl	800a724 <lwip_htons>
  if (split_flags & TCP_PSH) {
 800f2ea:	f010 0b08 	ands.w	fp, r0, #8
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800f2ee:	fa5f f980 	uxtb.w	r9, r0
  if (split_flags & TCP_PSH) {
 800f2f2:	d151      	bne.n	800f398 <tcp_split_unsent_seg+0x12c>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800f2f4:	f009 093f 	and.w	r9, r9, #63	@ 0x3f
  if (split_flags & TCP_FIN) {
 800f2f8:	f019 0f01 	tst.w	r9, #1
 800f2fc:	d003      	beq.n	800f306 <tcp_split_unsent_seg+0x9a>
    split_flags &= ~TCP_FIN;
 800f2fe:	f009 09fe 	and.w	r9, r9, #254	@ 0xfe
    remainder_flags |= TCP_FIN;
 800f302:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 800f306:	68eb      	ldr	r3, [r5, #12]
 800f308:	6858      	ldr	r0, [r3, #4]
 800f30a:	f7fb fa0f 	bl	800a72c <lwip_htonl>
 800f30e:	f8cd a000 	str.w	sl, [sp]
 800f312:	1823      	adds	r3, r4, r0
 800f314:	465a      	mov	r2, fp
 800f316:	4639      	mov	r1, r7
 800f318:	4630      	mov	r0, r6
 800f31a:	f7ff fb77 	bl	800ea0c <tcp_create_segment>
  if (seg == NULL) {
 800f31e:	4682      	mov	sl, r0
 800f320:	2800      	cmp	r0, #0
 800f322:	d060      	beq.n	800f3e6 <tcp_split_unsent_seg+0x17a>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800f324:	6868      	ldr	r0, [r5, #4]
 800f326:	eba4 0408 	sub.w	r4, r4, r8
 800f32a:	f7fc fa3d 	bl	800b7a8 <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800f32e:	686a      	ldr	r2, [r5, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800f330:	f8b6 3066 	ldrh.w	r3, [r6, #102]	@ 0x66
 800f334:	b2a4      	uxth	r4, r4
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800f336:	8911      	ldrh	r1, [r2, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800f338:	1a1b      	subs	r3, r3, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800f33a:	4610      	mov	r0, r2
 800f33c:	4421      	add	r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800f33e:	f8a6 3066 	strh.w	r3, [r6, #102]	@ 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800f342:	b289      	uxth	r1, r1
 800f344:	f7fc f9d4 	bl	800b6f0 <pbuf_realloc>
  useg->len -= remainder;
 800f348:	892b      	ldrh	r3, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800f34a:	4648      	mov	r0, r9
  useg->len -= remainder;
 800f34c:	441c      	add	r4, r3
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800f34e:	68eb      	ldr	r3, [r5, #12]
  useg->len -= remainder;
 800f350:	812c      	strh	r4, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800f352:	899c      	ldrh	r4, [r3, #12]
 800f354:	f7fb f9e6 	bl	800a724 <lwip_htons>
 800f358:	68eb      	ldr	r3, [r5, #12]
 800f35a:	4304      	orrs	r4, r0
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800f35c:	6868      	ldr	r0, [r5, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800f35e:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800f360:	f7fc fa22 	bl	800b7a8 <pbuf_clen>
 800f364:	f8b6 3066 	ldrh.w	r3, [r6, #102]	@ 0x66
 800f368:	4403      	add	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800f36a:	f8da 0004 	ldr.w	r0, [sl, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800f36e:	f8a6 3066 	strh.w	r3, [r6, #102]	@ 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800f372:	f7fc fa19 	bl	800b7a8 <pbuf_clen>
 800f376:	f8b6 3066 	ldrh.w	r3, [r6, #102]	@ 0x66
 800f37a:	4418      	add	r0, r3
  seg->next = useg->next;
 800f37c:	682b      	ldr	r3, [r5, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800f37e:	f8a6 0066 	strh.w	r0, [r6, #102]	@ 0x66
  seg->next = useg->next;
 800f382:	f8ca 3000 	str.w	r3, [sl]
  useg->next = seg;
 800f386:	f8c5 a000 	str.w	sl, [r5]
  if (seg->next == NULL) {
 800f38a:	f8da 3000 	ldr.w	r3, [sl]
 800f38e:	b1fb      	cbz	r3, 800f3d0 <tcp_split_unsent_seg+0x164>
    return ERR_OK;
 800f390:	2000      	movs	r0, #0
}
 800f392:	b003      	add	sp, #12
 800f394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    split_flags &= ~TCP_PSH;
 800f398:	f009 0937 	and.w	r9, r9, #55	@ 0x37
    remainder_flags |= TCP_PSH;
 800f39c:	f04f 0b08 	mov.w	fp, #8
 800f3a0:	e7aa      	b.n	800f2f8 <tcp_split_unsent_seg+0x8c>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800f3a2:	4b19      	ldr	r3, [pc, #100]	@ (800f408 <tcp_split_unsent_seg+0x19c>)
 800f3a4:	f240 325b 	movw	r2, #859	@ 0x35b
 800f3a8:	4918      	ldr	r1, [pc, #96]	@ (800f40c <tcp_split_unsent_seg+0x1a0>)
 800f3aa:	4819      	ldr	r0, [pc, #100]	@ (800f410 <tcp_split_unsent_seg+0x1a4>)
 800f3ac:	f002 fe7e 	bl	80120ac <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800f3b0:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 800f3b4:	f1b8 0f00 	cmp.w	r8, #0
 800f3b8:	f47f af6f 	bne.w	800f29a <tcp_split_unsent_seg+0x2e>
 800f3bc:	4b12      	ldr	r3, [pc, #72]	@ (800f408 <tcp_split_unsent_seg+0x19c>)
 800f3be:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 800f3c2:	4914      	ldr	r1, [pc, #80]	@ (800f414 <tcp_split_unsent_seg+0x1a8>)
 800f3c4:	4812      	ldr	r0, [pc, #72]	@ (800f410 <tcp_split_unsent_seg+0x1a4>)
 800f3c6:	f002 fe71 	bl	80120ac <iprintf>
  remainder = useg->len - split;
 800f3ca:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 800f3ce:	e764      	b.n	800f29a <tcp_split_unsent_seg+0x2e>
    pcb->unsent_oversize = 0;
 800f3d0:	f8a6 3068 	strh.w	r3, [r6, #104]	@ 0x68
 800f3d4:	e7dc      	b.n	800f390 <tcp_split_unsent_seg+0x124>
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800f3d6:	4b0c      	ldr	r3, [pc, #48]	@ (800f408 <tcp_split_unsent_seg+0x19c>)
 800f3d8:	f240 324b 	movw	r2, #843	@ 0x34b
 800f3dc:	490e      	ldr	r1, [pc, #56]	@ (800f418 <tcp_split_unsent_seg+0x1ac>)
 800f3de:	480c      	ldr	r0, [pc, #48]	@ (800f410 <tcp_split_unsent_seg+0x1a4>)
 800f3e0:	f002 fe64 	bl	80120ac <iprintf>
 800f3e4:	e74a      	b.n	800f27c <tcp_split_unsent_seg+0x10>
    pbuf_free(p);
 800f3e6:	4638      	mov	r0, r7
 800f3e8:	f7fc f870 	bl	800b4cc <pbuf_free>
    return ERR_MEM;
 800f3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f3f0:	e7cf      	b.n	800f392 <tcp_split_unsent_seg+0x126>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 800f3f2:	4b05      	ldr	r3, [pc, #20]	@ (800f408 <tcp_split_unsent_seg+0x19c>)
 800f3f4:	f240 3253 	movw	r2, #851	@ 0x353
 800f3f8:	4908      	ldr	r1, [pc, #32]	@ (800f41c <tcp_split_unsent_seg+0x1b0>)
 800f3fa:	4805      	ldr	r0, [pc, #20]	@ (800f410 <tcp_split_unsent_seg+0x1a4>)
 800f3fc:	f002 fe56 	bl	80120ac <iprintf>
    return ERR_VAL;
 800f400:	f06f 0005 	mvn.w	r0, #5
 800f404:	e7c5      	b.n	800f392 <tcp_split_unsent_seg+0x126>
 800f406:	bf00      	nop
 800f408:	08014b94 	.word	0x08014b94
 800f40c:	08014f88 	.word	0x08014f88
 800f410:	08012fac 	.word	0x08012fac
 800f414:	08014f98 	.word	0x08014f98
 800f418:	08014f40 	.word	0x08014f40
 800f41c:	08014f64 	.word	0x08014f64

0800f420 <tcp_enqueue_flags>:
{
 800f420:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800f424:	f011 0703 	ands.w	r7, r1, #3
{
 800f428:	b083      	sub	sp, #12
 800f42a:	460d      	mov	r5, r1
 800f42c:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800f42e:	d053      	beq.n	800f4d8 <tcp_enqueue_flags+0xb8>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800f430:	2c00      	cmp	r4, #0
 800f432:	d05a      	beq.n	800f4ea <tcp_enqueue_flags+0xca>
  if (flags & TCP_SYN) {
 800f434:	f3c5 0840 	ubfx	r8, r5, #1, #1
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800f438:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800f43c:	2036      	movs	r0, #54	@ 0x36
 800f43e:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800f442:	4649      	mov	r1, r9
 800f444:	f7fc f8b2 	bl	800b5ac <pbuf_alloc>
 800f448:	4606      	mov	r6, r0
 800f44a:	2800      	cmp	r0, #0
 800f44c:	d071      	beq.n	800f532 <tcp_enqueue_flags+0x112>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800f44e:	8943      	ldrh	r3, [r0, #10]
 800f450:	454b      	cmp	r3, r9
 800f452:	d352      	bcc.n	800f4fa <tcp_enqueue_flags+0xda>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800f454:	4631      	mov	r1, r6
 800f456:	f8cd 8000 	str.w	r8, [sp]
 800f45a:	462a      	mov	r2, r5
 800f45c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800f45e:	4620      	mov	r0, r4
 800f460:	f7ff fad4 	bl	800ea0c <tcp_create_segment>
 800f464:	4606      	mov	r6, r0
 800f466:	2800      	cmp	r0, #0
 800f468:	d063      	beq.n	800f532 <tcp_enqueue_flags+0x112>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800f46a:	68c3      	ldr	r3, [r0, #12]
 800f46c:	079a      	lsls	r2, r3, #30
 800f46e:	d158      	bne.n	800f522 <tcp_enqueue_flags+0x102>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800f470:	8933      	ldrh	r3, [r6, #8]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d149      	bne.n	800f50a <tcp_enqueue_flags+0xea>
  if (pcb->unsent == NULL) {
 800f476:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d050      	beq.n	800f51e <tcp_enqueue_flags+0xfe>
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800f47c:	461a      	mov	r2, r3
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d1fb      	bne.n	800f47c <tcp_enqueue_flags+0x5c>
    useg->next = seg;
 800f484:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 800f486:	2300      	movs	r3, #0
 800f488:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800f48c:	b117      	cbz	r7, 800f494 <tcp_enqueue_flags+0x74>
    pcb->snd_lbb++;
 800f48e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800f490:	3301      	adds	r3, #1
 800f492:	65e3      	str	r3, [r4, #92]	@ 0x5c
  if (flags & TCP_FIN) {
 800f494:	07eb      	lsls	r3, r5, #31
 800f496:	d503      	bpl.n	800f4a0 <tcp_enqueue_flags+0x80>
    tcp_set_flags(pcb, TF_FIN);
 800f498:	8b63      	ldrh	r3, [r4, #26]
 800f49a:	f043 0320 	orr.w	r3, r3, #32
 800f49e:	8363      	strh	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800f4a0:	6870      	ldr	r0, [r6, #4]
 800f4a2:	f7fc f981 	bl	800b7a8 <pbuf_clen>
 800f4a6:	f8b4 3066 	ldrh.w	r3, [r4, #102]	@ 0x66
 800f4aa:	4418      	add	r0, r3
 800f4ac:	b280      	uxth	r0, r0
 800f4ae:	f8a4 0066 	strh.w	r0, [r4, #102]	@ 0x66
  if (pcb->snd_queuelen != 0) {
 800f4b2:	b918      	cbnz	r0, 800f4bc <tcp_enqueue_flags+0x9c>
  return ERR_OK;
 800f4b4:	2000      	movs	r0, #0
}
 800f4b6:	b003      	add	sp, #12
 800f4b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800f4bc:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d1f8      	bne.n	800f4b4 <tcp_enqueue_flags+0x94>
 800f4c2:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d1f5      	bne.n	800f4b4 <tcp_enqueue_flags+0x94>
 800f4c8:	4b1d      	ldr	r3, [pc, #116]	@ (800f540 <tcp_enqueue_flags+0x120>)
 800f4ca:	f240 4265 	movw	r2, #1125	@ 0x465
 800f4ce:	491d      	ldr	r1, [pc, #116]	@ (800f544 <tcp_enqueue_flags+0x124>)
 800f4d0:	481d      	ldr	r0, [pc, #116]	@ (800f548 <tcp_enqueue_flags+0x128>)
 800f4d2:	f002 fdeb 	bl	80120ac <iprintf>
 800f4d6:	e7ed      	b.n	800f4b4 <tcp_enqueue_flags+0x94>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800f4d8:	4b19      	ldr	r3, [pc, #100]	@ (800f540 <tcp_enqueue_flags+0x120>)
 800f4da:	f240 4211 	movw	r2, #1041	@ 0x411
 800f4de:	491b      	ldr	r1, [pc, #108]	@ (800f54c <tcp_enqueue_flags+0x12c>)
 800f4e0:	4819      	ldr	r0, [pc, #100]	@ (800f548 <tcp_enqueue_flags+0x128>)
 800f4e2:	f002 fde3 	bl	80120ac <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800f4e6:	2c00      	cmp	r4, #0
 800f4e8:	d1a4      	bne.n	800f434 <tcp_enqueue_flags+0x14>
 800f4ea:	4b15      	ldr	r3, [pc, #84]	@ (800f540 <tcp_enqueue_flags+0x120>)
 800f4ec:	f240 4213 	movw	r2, #1043	@ 0x413
 800f4f0:	4917      	ldr	r1, [pc, #92]	@ (800f550 <tcp_enqueue_flags+0x130>)
 800f4f2:	4815      	ldr	r0, [pc, #84]	@ (800f548 <tcp_enqueue_flags+0x128>)
 800f4f4:	f002 fdda 	bl	80120ac <iprintf>
 800f4f8:	e79c      	b.n	800f434 <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800f4fa:	4b11      	ldr	r3, [pc, #68]	@ (800f540 <tcp_enqueue_flags+0x120>)
 800f4fc:	f240 4239 	movw	r2, #1081	@ 0x439
 800f500:	4914      	ldr	r1, [pc, #80]	@ (800f554 <tcp_enqueue_flags+0x134>)
 800f502:	4811      	ldr	r0, [pc, #68]	@ (800f548 <tcp_enqueue_flags+0x128>)
 800f504:	f002 fdd2 	bl	80120ac <iprintf>
 800f508:	e7a4      	b.n	800f454 <tcp_enqueue_flags+0x34>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800f50a:	4b0d      	ldr	r3, [pc, #52]	@ (800f540 <tcp_enqueue_flags+0x120>)
 800f50c:	f240 4243 	movw	r2, #1091	@ 0x443
 800f510:	4911      	ldr	r1, [pc, #68]	@ (800f558 <tcp_enqueue_flags+0x138>)
 800f512:	480d      	ldr	r0, [pc, #52]	@ (800f548 <tcp_enqueue_flags+0x128>)
 800f514:	f002 fdca 	bl	80120ac <iprintf>
  if (pcb->unsent == NULL) {
 800f518:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d1ae      	bne.n	800f47c <tcp_enqueue_flags+0x5c>
    pcb->unsent = seg;
 800f51e:	66e6      	str	r6, [r4, #108]	@ 0x6c
 800f520:	e7b1      	b.n	800f486 <tcp_enqueue_flags+0x66>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800f522:	4b07      	ldr	r3, [pc, #28]	@ (800f540 <tcp_enqueue_flags+0x120>)
 800f524:	f240 4242 	movw	r2, #1090	@ 0x442
 800f528:	490c      	ldr	r1, [pc, #48]	@ (800f55c <tcp_enqueue_flags+0x13c>)
 800f52a:	4807      	ldr	r0, [pc, #28]	@ (800f548 <tcp_enqueue_flags+0x128>)
 800f52c:	f002 fdbe 	bl	80120ac <iprintf>
 800f530:	e79e      	b.n	800f470 <tcp_enqueue_flags+0x50>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f532:	8b63      	ldrh	r3, [r4, #26]
    return ERR_MEM;
 800f534:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f538:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f53c:	8363      	strh	r3, [r4, #26]
 800f53e:	e7ba      	b.n	800f4b6 <tcp_enqueue_flags+0x96>
 800f540:	08014b94 	.word	0x08014b94
 800f544:	080150a0 	.word	0x080150a0
 800f548:	08012fac 	.word	0x08012fac
 800f54c:	08014fa8 	.word	0x08014fa8
 800f550:	08015000 	.word	0x08015000
 800f554:	08015020 	.word	0x08015020
 800f558:	08015074 	.word	0x08015074
 800f55c:	0801505c 	.word	0x0801505c

0800f560 <tcp_send_fin>:
{
 800f560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800f562:	4606      	mov	r6, r0
 800f564:	b188      	cbz	r0, 800f58a <tcp_send_fin+0x2a>
  if (pcb->unsent != NULL) {
 800f566:	6ef4      	ldr	r4, [r6, #108]	@ 0x6c
 800f568:	b14c      	cbz	r4, 800f57e <tcp_send_fin+0x1e>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800f56a:	4625      	mov	r5, r4
 800f56c:	6824      	ldr	r4, [r4, #0]
 800f56e:	2c00      	cmp	r4, #0
 800f570:	d1fb      	bne.n	800f56a <tcp_send_fin+0xa>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800f572:	68eb      	ldr	r3, [r5, #12]
 800f574:	8998      	ldrh	r0, [r3, #12]
 800f576:	f7fb f8d5 	bl	800a724 <lwip_htons>
 800f57a:	0743      	lsls	r3, r0, #29
 800f57c:	d00d      	beq.n	800f59a <tcp_send_fin+0x3a>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800f57e:	4630      	mov	r0, r6
 800f580:	2101      	movs	r1, #1
}
 800f582:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800f586:	f7ff bf4b 	b.w	800f420 <tcp_enqueue_flags>
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800f58a:	4b0b      	ldr	r3, [pc, #44]	@ (800f5b8 <tcp_send_fin+0x58>)
 800f58c:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 800f590:	490a      	ldr	r1, [pc, #40]	@ (800f5bc <tcp_send_fin+0x5c>)
 800f592:	480b      	ldr	r0, [pc, #44]	@ (800f5c0 <tcp_send_fin+0x60>)
 800f594:	f002 fd8a 	bl	80120ac <iprintf>
 800f598:	e7e5      	b.n	800f566 <tcp_send_fin+0x6>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800f59a:	68eb      	ldr	r3, [r5, #12]
 800f59c:	2001      	movs	r0, #1
 800f59e:	899f      	ldrh	r7, [r3, #12]
 800f5a0:	f7fb f8c0 	bl	800a724 <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 800f5a4:	8b73      	ldrh	r3, [r6, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800f5a6:	4307      	orrs	r7, r0
 800f5a8:	68ea      	ldr	r2, [r5, #12]
      tcp_set_flags(pcb, TF_FIN);
 800f5aa:	f043 0320 	orr.w	r3, r3, #32
}
 800f5ae:	4620      	mov	r0, r4
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800f5b0:	8197      	strh	r7, [r2, #12]
      tcp_set_flags(pcb, TF_FIN);
 800f5b2:	8373      	strh	r3, [r6, #26]
}
 800f5b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5b6:	bf00      	nop
 800f5b8:	08014b94 	.word	0x08014b94
 800f5bc:	080150c8 	.word	0x080150c8
 800f5c0:	08012fac 	.word	0x08012fac

0800f5c4 <tcp_rexmit_rto_prepare>:
{
 800f5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800f5c6:	4605      	mov	r5, r0
 800f5c8:	2800      	cmp	r0, #0
 800f5ca:	d031      	beq.n	800f630 <tcp_rexmit_rto_prepare+0x6c>
  if (pcb->unacked == NULL) {
 800f5cc:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
 800f5ce:	b132      	cbz	r2, 800f5de <tcp_rexmit_rto_prepare+0x1a>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800f5d0:	6813      	ldr	r3, [r2, #0]
 800f5d2:	4614      	mov	r4, r2
 800f5d4:	b153      	cbz	r3, 800f5ec <tcp_rexmit_rto_prepare+0x28>
  if (seg->p->ref != 1) {
 800f5d6:	6863      	ldr	r3, [r4, #4]
 800f5d8:	7b9b      	ldrb	r3, [r3, #14]
 800f5da:	2b01      	cmp	r3, #1
 800f5dc:	d002      	beq.n	800f5e4 <tcp_rexmit_rto_prepare+0x20>
    return ERR_VAL;
 800f5de:	f06f 0005 	mvn.w	r0, #5
}
 800f5e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800f5e4:	6824      	ldr	r4, [r4, #0]
 800f5e6:	6823      	ldr	r3, [r4, #0]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d1f4      	bne.n	800f5d6 <tcp_rexmit_rto_prepare+0x12>
  if (seg->p->ref != 1) {
 800f5ec:	6863      	ldr	r3, [r4, #4]
 800f5ee:	7b9b      	ldrb	r3, [r3, #14]
 800f5f0:	2b01      	cmp	r3, #1
 800f5f2:	d1f4      	bne.n	800f5de <tcp_rexmit_rto_prepare+0x1a>
  tcp_set_flags(pcb, TF_RTO);
 800f5f4:	8b6b      	ldrh	r3, [r5, #26]
  pcb->unacked = NULL;
 800f5f6:	2700      	movs	r7, #0
  seg->next = pcb->unsent;
 800f5f8:	6ee9      	ldr	r1, [r5, #108]	@ 0x6c
  tcp_set_flags(pcb, TF_RTO);
 800f5fa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
  seg->next = pcb->unsent;
 800f5fe:	6021      	str	r1, [r4, #0]
  tcp_set_flags(pcb, TF_RTO);
 800f600:	836b      	strh	r3, [r5, #26]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f602:	68e3      	ldr	r3, [r4, #12]
  pcb->unacked = NULL;
 800f604:	e9c5 271b 	strd	r2, r7, [r5, #108]	@ 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f608:	6858      	ldr	r0, [r3, #4]
 800f60a:	f7fb f88f 	bl	800a72c <lwip_htonl>
 800f60e:	68e3      	ldr	r3, [r4, #12]
 800f610:	4606      	mov	r6, r0
 800f612:	8924      	ldrh	r4, [r4, #8]
 800f614:	8998      	ldrh	r0, [r3, #12]
 800f616:	f7fb f885 	bl	800a724 <lwip_htons>
 800f61a:	4603      	mov	r3, r0
 800f61c:	4426      	add	r6, r4
  return ERR_OK;
 800f61e:	4638      	mov	r0, r7
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f620:	f013 0303 	ands.w	r3, r3, #3
  pcb->rttest = 0;
 800f624:	636f      	str	r7, [r5, #52]	@ 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f626:	bf18      	it	ne
 800f628:	2301      	movne	r3, #1
 800f62a:	4433      	add	r3, r6
 800f62c:	64eb      	str	r3, [r5, #76]	@ 0x4c
}
 800f62e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800f630:	4b03      	ldr	r3, [pc, #12]	@ (800f640 <tcp_rexmit_rto_prepare+0x7c>)
 800f632:	f240 6263 	movw	r2, #1635	@ 0x663
 800f636:	4903      	ldr	r1, [pc, #12]	@ (800f644 <tcp_rexmit_rto_prepare+0x80>)
 800f638:	4803      	ldr	r0, [pc, #12]	@ (800f648 <tcp_rexmit_rto_prepare+0x84>)
 800f63a:	f002 fd37 	bl	80120ac <iprintf>
 800f63e:	e7c5      	b.n	800f5cc <tcp_rexmit_rto_prepare+0x8>
 800f640:	08014b94 	.word	0x08014b94
 800f644:	080150e4 	.word	0x080150e4
 800f648:	08012fac 	.word	0x08012fac

0800f64c <tcp_rexmit>:
{
 800f64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800f64e:	4607      	mov	r7, r0
 800f650:	2800      	cmp	r0, #0
 800f652:	d031      	beq.n	800f6b8 <tcp_rexmit+0x6c>
  if (pcb->unacked == NULL) {
 800f654:	6f3e      	ldr	r6, [r7, #112]	@ 0x70
 800f656:	b34e      	cbz	r6, 800f6ac <tcp_rexmit+0x60>
  if (seg->p->ref != 1) {
 800f658:	6873      	ldr	r3, [r6, #4]
 800f65a:	7b9b      	ldrb	r3, [r3, #14]
 800f65c:	2b01      	cmp	r3, #1
 800f65e:	d125      	bne.n	800f6ac <tcp_rexmit+0x60>
  pcb->unacked = seg->next;
 800f660:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 800f662:	f107 056c 	add.w	r5, r7, #108	@ 0x6c
  while (*cur_seg &&
 800f666:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
  pcb->unacked = seg->next;
 800f668:	673a      	str	r2, [r7, #112]	@ 0x70
  while (*cur_seg &&
 800f66a:	b91b      	cbnz	r3, 800f674 <tcp_rexmit+0x28>
 800f66c:	e00f      	b.n	800f68e <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 800f66e:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 800f670:	682b      	ldr	r3, [r5, #0]
 800f672:	b163      	cbz	r3, 800f68e <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800f674:	68db      	ldr	r3, [r3, #12]
 800f676:	6858      	ldr	r0, [r3, #4]
 800f678:	f7fb f858 	bl	800a72c <lwip_htonl>
 800f67c:	68f3      	ldr	r3, [r6, #12]
 800f67e:	4604      	mov	r4, r0
 800f680:	6858      	ldr	r0, [r3, #4]
 800f682:	f7fb f853 	bl	800a72c <lwip_htonl>
 800f686:	1a24      	subs	r4, r4, r0
  while (*cur_seg &&
 800f688:	2c00      	cmp	r4, #0
 800f68a:	dbf0      	blt.n	800f66e <tcp_rexmit+0x22>
    cur_seg = &((*cur_seg)->next );
 800f68c:	682b      	ldr	r3, [r5, #0]
  seg->next = *cur_seg;
 800f68e:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 800f690:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 800f692:	6833      	ldr	r3, [r6, #0]
 800f694:	b16b      	cbz	r3, 800f6b2 <tcp_rexmit+0x66>
  if (pcb->nrtx < 0xFF) {
 800f696:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800f69a:	2bff      	cmp	r3, #255	@ 0xff
 800f69c:	d002      	beq.n	800f6a4 <tcp_rexmit+0x58>
    ++pcb->nrtx;
 800f69e:	3301      	adds	r3, #1
 800f6a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  pcb->rttest = 0;
 800f6a4:	2300      	movs	r3, #0
  return ERR_OK;
 800f6a6:	4618      	mov	r0, r3
  pcb->rttest = 0;
 800f6a8:	637b      	str	r3, [r7, #52]	@ 0x34
}
 800f6aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 800f6ac:	f06f 0005 	mvn.w	r0, #5
}
 800f6b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 800f6b2:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800f6b6:	e7ee      	b.n	800f696 <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800f6b8:	4b03      	ldr	r3, [pc, #12]	@ (800f6c8 <tcp_rexmit+0x7c>)
 800f6ba:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 800f6be:	4903      	ldr	r1, [pc, #12]	@ (800f6cc <tcp_rexmit+0x80>)
 800f6c0:	4803      	ldr	r0, [pc, #12]	@ (800f6d0 <tcp_rexmit+0x84>)
 800f6c2:	f002 fcf3 	bl	80120ac <iprintf>
 800f6c6:	e7c5      	b.n	800f654 <tcp_rexmit+0x8>
 800f6c8:	08014b94 	.word	0x08014b94
 800f6cc:	08015108 	.word	0x08015108
 800f6d0:	08012fac 	.word	0x08012fac

0800f6d4 <tcp_rexmit_fast>:
{
 800f6d4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800f6d6:	4604      	mov	r4, r0
 800f6d8:	b340      	cbz	r0, 800f72c <tcp_rexmit_fast+0x58>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800f6da:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f6dc:	b113      	cbz	r3, 800f6e4 <tcp_rexmit_fast+0x10>
 800f6de:	8b63      	ldrh	r3, [r4, #26]
 800f6e0:	075b      	lsls	r3, r3, #29
 800f6e2:	d500      	bpl.n	800f6e6 <tcp_rexmit_fast+0x12>
}
 800f6e4:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 800f6e6:	4620      	mov	r0, r4
 800f6e8:	f7ff ffb0 	bl	800f64c <tcp_rexmit>
 800f6ec:	2800      	cmp	r0, #0
 800f6ee:	d1f9      	bne.n	800f6e4 <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f6f0:	f8b4 1060 	ldrh.w	r1, [r4, #96]	@ 0x60
 800f6f4:	f8b4 3048 	ldrh.w	r3, [r4, #72]	@ 0x48
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f6f8:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f6fa:	4299      	cmp	r1, r3
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f6fc:	ea4f 0042 	mov.w	r0, r2, lsl #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f700:	bf28      	it	cs
 800f702:	4619      	movcs	r1, r3
 800f704:	084b      	lsrs	r3, r1, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f706:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f70a:	f8a4 304a 	strh.w	r3, [r4, #74]	@ 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f70e:	d902      	bls.n	800f716 <tcp_rexmit_fast+0x42>
        pcb->ssthresh = 2 * pcb->mss;
 800f710:	b283      	uxth	r3, r0
 800f712:	f8a4 304a 	strh.w	r3, [r4, #74]	@ 0x4a
      tcp_set_flags(pcb, TF_INFR);
 800f716:	8b61      	ldrh	r1, [r4, #26]
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800f718:	4402      	add	r2, r0
      tcp_set_flags(pcb, TF_INFR);
 800f71a:	f041 0104 	orr.w	r1, r1, #4
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800f71e:	4413      	add	r3, r2
      pcb->rtime = 0;
 800f720:	2200      	movs	r2, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800f722:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 800f726:	8361      	strh	r1, [r4, #26]
      pcb->rtime = 0;
 800f728:	8622      	strh	r2, [r4, #48]	@ 0x30
}
 800f72a:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800f72c:	4b03      	ldr	r3, [pc, #12]	@ (800f73c <tcp_rexmit_fast+0x68>)
 800f72e:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 800f732:	4903      	ldr	r1, [pc, #12]	@ (800f740 <tcp_rexmit_fast+0x6c>)
 800f734:	4803      	ldr	r0, [pc, #12]	@ (800f744 <tcp_rexmit_fast+0x70>)
 800f736:	f002 fcb9 	bl	80120ac <iprintf>
 800f73a:	e7ce      	b.n	800f6da <tcp_rexmit_fast+0x6>
 800f73c:	08014b94 	.word	0x08014b94
 800f740:	08015120 	.word	0x08015120
 800f744:	08012fac 	.word	0x08012fac

0800f748 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 800f748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f74c:	b084      	sub	sp, #16
 800f74e:	4607      	mov	r7, r0
 800f750:	460e      	mov	r6, r1
 800f752:	4615      	mov	r5, r2
 800f754:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800f758:	461c      	mov	r4, r3
{
 800f75a:	f8bd 9034 	ldrh.w	r9, [sp, #52]	@ 0x34
 800f75e:	f8bd a038 	ldrh.w	sl, [sp, #56]	@ 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800f762:	b1fb      	cbz	r3, 800f7a4 <tcp_rst+0x5c>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800f764:	f1b8 0f00 	cmp.w	r8, #0
 800f768:	d026      	beq.n	800f7b8 <tcp_rst+0x70>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 800f76a:	4630      	mov	r0, r6
 800f76c:	f7fa ffde 	bl	800a72c <lwip_htonl>
 800f770:	2114      	movs	r1, #20
 800f772:	4602      	mov	r2, r0
 800f774:	4628      	mov	r0, r5
 800f776:	f24d 0516 	movw	r5, #53270	@ 0xd016
 800f77a:	464b      	mov	r3, r9
 800f77c:	f8cd a000 	str.w	sl, [sp]
 800f780:	e9cd 1501 	strd	r1, r5, [sp, #4]
 800f784:	2100      	movs	r1, #0
 800f786:	f7ff f9b7 	bl	800eaf8 <tcp_output_alloc_header_common.constprop.0>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 800f78a:	4601      	mov	r1, r0
 800f78c:	b138      	cbz	r0, 800f79e <tcp_rst+0x56>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800f78e:	4643      	mov	r3, r8
 800f790:	4622      	mov	r2, r4
 800f792:	4638      	mov	r0, r7
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800f794:	b004      	add	sp, #16
 800f796:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800f79a:	f7ff ba1b 	b.w	800ebd4 <tcp_output_control_segment>
}
 800f79e:	b004      	add	sp, #16
 800f7a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800f7a4:	4b08      	ldr	r3, [pc, #32]	@ (800f7c8 <tcp_rst+0x80>)
 800f7a6:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 800f7aa:	4908      	ldr	r1, [pc, #32]	@ (800f7cc <tcp_rst+0x84>)
 800f7ac:	4808      	ldr	r0, [pc, #32]	@ (800f7d0 <tcp_rst+0x88>)
 800f7ae:	f002 fc7d 	bl	80120ac <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800f7b2:	f1b8 0f00 	cmp.w	r8, #0
 800f7b6:	d1d8      	bne.n	800f76a <tcp_rst+0x22>
 800f7b8:	4b03      	ldr	r3, [pc, #12]	@ (800f7c8 <tcp_rst+0x80>)
 800f7ba:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 800f7be:	4905      	ldr	r1, [pc, #20]	@ (800f7d4 <tcp_rst+0x8c>)
 800f7c0:	4803      	ldr	r0, [pc, #12]	@ (800f7d0 <tcp_rst+0x88>)
 800f7c2:	f002 fc73 	bl	80120ac <iprintf>
 800f7c6:	e7d0      	b.n	800f76a <tcp_rst+0x22>
 800f7c8:	08014b94 	.word	0x08014b94
 800f7cc:	08015140 	.word	0x08015140
 800f7d0:	08012fac 	.word	0x08012fac
 800f7d4:	0801515c 	.word	0x0801515c

0800f7d8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800f7d8:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800f7da:	4604      	mov	r4, r0
 800f7dc:	b1c8      	cbz	r0, 800f812 <tcp_send_empty_ack+0x3a>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800f7de:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800f7e0:	f7fa ffa4 	bl	800a72c <lwip_htonl>
 800f7e4:	2100      	movs	r1, #0
 800f7e6:	4602      	mov	r2, r0
 800f7e8:	4620      	mov	r0, r4
 800f7ea:	f7ff f9cb 	bl	800eb84 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800f7ee:	4601      	mov	r1, r0
 800f7f0:	b1b8      	cbz	r0, 800f822 <tcp_send_empty_ack+0x4a>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800f7f2:	1d23      	adds	r3, r4, #4
 800f7f4:	4622      	mov	r2, r4
 800f7f6:	4620      	mov	r0, r4
 800f7f8:	f7ff f9ec 	bl	800ebd4 <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f7fc:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 800f7fe:	b920      	cbnz	r0, 800f80a <tcp_send_empty_ack+0x32>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f800:	f023 0303 	bic.w	r3, r3, #3
 800f804:	b29b      	uxth	r3, r3
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f806:	8363      	strh	r3, [r4, #26]
  }

  return err;
}
 800f808:	bd10      	pop	{r4, pc}
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f80a:	f043 0303 	orr.w	r3, r3, #3
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f80e:	8363      	strh	r3, [r4, #26]
}
 800f810:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800f812:	4b07      	ldr	r3, [pc, #28]	@ (800f830 <tcp_send_empty_ack+0x58>)
 800f814:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 800f818:	4906      	ldr	r1, [pc, #24]	@ (800f834 <tcp_send_empty_ack+0x5c>)
 800f81a:	4807      	ldr	r0, [pc, #28]	@ (800f838 <tcp_send_empty_ack+0x60>)
 800f81c:	f002 fc46 	bl	80120ac <iprintf>
 800f820:	e7dd      	b.n	800f7de <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f822:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 800f824:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f828:	f043 0303 	orr.w	r3, r3, #3
    return ERR_BUF;
 800f82c:	e7eb      	b.n	800f806 <tcp_send_empty_ack+0x2e>
 800f82e:	bf00      	nop
 800f830:	08014b94 	.word	0x08014b94
 800f834:	08015178 	.word	0x08015178
 800f838:	08012fac 	.word	0x08012fac

0800f83c <tcp_output>:
{
 800f83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f840:	4604      	mov	r4, r0
 800f842:	b085      	sub	sp, #20
  LWIP_ASSERT_CORE_LOCKED();
 800f844:	f7f8 faa4 	bl	8007d90 <sys_check_core_locking>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800f848:	2c00      	cmp	r4, #0
 800f84a:	f000 81a5 	beq.w	800fb98 <tcp_output+0x35c>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800f84e:	7d23      	ldrb	r3, [r4, #20]
 800f850:	2b01      	cmp	r3, #1
 800f852:	f000 8155 	beq.w	800fb00 <tcp_output+0x2c4>
  if (tcp_input_pcb == pcb) {
 800f856:	4bb1      	ldr	r3, [pc, #708]	@ (800fb1c <tcp_output+0x2e0>)
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	42a3      	cmp	r3, r4
 800f85c:	d031      	beq.n	800f8c2 <tcp_output+0x86>
  seg = pcb->unsent;
 800f85e:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800f860:	f8b4 7048 	ldrh.w	r7, [r4, #72]	@ 0x48
 800f864:	f8b4 6060 	ldrh.w	r6, [r4, #96]	@ 0x60
  if (seg == NULL) {
 800f868:	b325      	cbz	r5, 800f8b4 <tcp_output+0x78>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800f86a:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 800f86c:	f104 0804 	add.w	r8, r4, #4
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800f870:	2800      	cmp	r0, #0
 800f872:	f040 8199 	bne.w	800fba8 <tcp_output+0x36c>
    return ip_route(src, dst);
 800f876:	4640      	mov	r0, r8
 800f878:	f001 fbe6 	bl	8011048 <ip4_route>
 800f87c:	4683      	mov	fp, r0
  if (netif == NULL) {
 800f87e:	f1bb 0f00 	cmp.w	fp, #0
 800f882:	f000 81a5 	beq.w	800fbd0 <tcp_output+0x394>
  if (ip_addr_isany(&pcb->local_ip)) {
 800f886:	6823      	ldr	r3, [r4, #0]
 800f888:	b913      	cbnz	r3, 800f890 <tcp_output+0x54>
    ip_addr_copy(pcb->local_ip, *local_ip);
 800f88a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800f88e:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800f890:	68eb      	ldr	r3, [r5, #12]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800f892:	42b7      	cmp	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800f894:	6858      	ldr	r0, [r3, #4]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800f896:	bf28      	it	cs
 800f898:	4637      	movcs	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800f89a:	f7fa ff47 	bl	800a72c <lwip_htonl>
 800f89e:	892b      	ldrh	r3, [r5, #8]
 800f8a0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800f8a2:	1a9b      	subs	r3, r3, r2
 800f8a4:	4403      	add	r3, r0
 800f8a6:	42bb      	cmp	r3, r7
 800f8a8:	d90f      	bls.n	800f8ca <tcp_output+0x8e>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800f8aa:	f8b4 3060 	ldrh.w	r3, [r4, #96]	@ 0x60
 800f8ae:	42bb      	cmp	r3, r7
 800f8b0:	f000 8142 	beq.w	800fb38 <tcp_output+0x2fc>
    if (pcb->flags & TF_ACK_NOW) {
 800f8b4:	8b62      	ldrh	r2, [r4, #26]
 800f8b6:	0790      	lsls	r0, r2, #30
 800f8b8:	f100 812a 	bmi.w	800fb10 <tcp_output+0x2d4>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800f8bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f8c0:	8362      	strh	r2, [r4, #26]
    return ERR_OK;
 800f8c2:	2000      	movs	r0, #0
}
 800f8c4:	b005      	add	sp, #20
 800f8c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  pcb->persist_backoff = 0;
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
  useg = pcb->unacked;
 800f8d0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
  if (useg != NULL) {
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	f000 8140 	beq.w	800fb58 <tcp_output+0x31c>
    for (; useg->next != NULL; useg = useg->next);
 800f8d8:	4699      	mov	r9, r3
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d1fb      	bne.n	800f8d8 <tcp_output+0x9c>
    LWIP_ASSERT("RST not expected here!",
 800f8e0:	465e      	mov	r6, fp
 800f8e2:	e0a6      	b.n	800fa32 <tcp_output+0x1f6>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800f8e4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f8e6:	b15b      	cbz	r3, 800f900 <tcp_output+0xc4>
 800f8e8:	8b62      	ldrh	r2, [r4, #26]
 800f8ea:	f012 0f44 	tst.w	r2, #68	@ 0x44
 800f8ee:	d107      	bne.n	800f900 <tcp_output+0xc4>
 800f8f0:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800f8f2:	2800      	cmp	r0, #0
 800f8f4:	f000 80f2 	beq.w	800fadc <tcp_output+0x2a0>
 800f8f8:	6803      	ldr	r3, [r0, #0]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	f000 80e9 	beq.w	800fad2 <tcp_output+0x296>
    if (pcb->state != SYN_SENT) {
 800f900:	7d23      	ldrb	r3, [r4, #20]
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800f902:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    if (pcb->state != SYN_SENT) {
 800f906:	2b02      	cmp	r3, #2
 800f908:	d00a      	beq.n	800f920 <tcp_output+0xe4>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800f90a:	f8ba a00c 	ldrh.w	sl, [sl, #12]
 800f90e:	2010      	movs	r0, #16
 800f910:	f7fa ff08 	bl	800a724 <lwip_htons>
 800f914:	ea4a 0000 	orr.w	r0, sl, r0
 800f918:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800f91c:	f8aa 000c 	strh.w	r0, [sl, #12]
  if (seg->p->ref != 1) {
 800f920:	686b      	ldr	r3, [r5, #4]
 800f922:	7b9b      	ldrb	r3, [r3, #14]
 800f924:	2b01      	cmp	r3, #1
 800f926:	d153      	bne.n	800f9d0 <tcp_output+0x194>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800f928:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f92a:	f7fa feff 	bl	800a72c <lwip_htonl>
 800f92e:	f8ca 0008 	str.w	r0, [sl, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800f932:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 800f934:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800f938:	f7fa fef4 	bl	800a724 <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f93c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800f93e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800f940:	f8aa 000e 	strh.w	r0, [sl, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f944:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800f946:	f8d5 a00c 	ldr.w	sl, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f94a:	62e3      	str	r3, [r4, #44]	@ 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800f94c:	7aab      	ldrb	r3, [r5, #10]
 800f94e:	07da      	lsls	r2, r3, #31
 800f950:	f100 80ae 	bmi.w	800fab0 <tcp_output+0x274>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800f954:	f10a 0b14 	add.w	fp, sl, #20
  if (pcb->rtime < 0) {
 800f958:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	@ 0x30
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	da01      	bge.n	800f964 <tcp_output+0x128>
    pcb->rtime = 0;
 800f960:	2300      	movs	r3, #0
 800f962:	8623      	strh	r3, [r4, #48]	@ 0x30
  if (pcb->rttest == 0) {
 800f964:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f966:	2b00      	cmp	r3, #0
 800f968:	f000 8097 	beq.w	800fa9a <tcp_output+0x25e>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f96c:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 800f96e:	2200      	movs	r2, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f970:	6843      	ldr	r3, [r0, #4]
  seg->p->len -= len;
 800f972:	8941      	ldrh	r1, [r0, #10]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f974:	ebaa 0303 	sub.w	r3, sl, r3
  seg->p->payload = seg->tcphdr;
 800f978:	f8c0 a004 	str.w	sl, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f97c:	b29b      	uxth	r3, r3
  seg->p->len -= len;
 800f97e:	1ac9      	subs	r1, r1, r3
 800f980:	8141      	strh	r1, [r0, #10]
  seg->p->tot_len -= len;
 800f982:	8901      	ldrh	r1, [r0, #8]
 800f984:	1acb      	subs	r3, r1, r3
 800f986:	8103      	strh	r3, [r0, #8]
  seg->tcphdr->chksum = 0;
 800f988:	f88a 2010 	strb.w	r2, [sl, #16]
 800f98c:	f88a 2011 	strb.w	r2, [sl, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 800f990:	7aab      	ldrb	r3, [r5, #10]
 800f992:	f013 0f01 	tst.w	r3, #1
 800f996:	bf0c      	ite	eq
 800f998:	2314      	moveq	r3, #20
 800f99a:	2318      	movne	r3, #24
 800f99c:	449a      	add	sl, r3
 800f99e:	45d3      	cmp	fp, sl
 800f9a0:	d007      	beq.n	800f9b2 <tcp_output+0x176>
 800f9a2:	4b5f      	ldr	r3, [pc, #380]	@ (800fb20 <tcp_output+0x2e4>)
 800f9a4:	f240 621c 	movw	r2, #1564	@ 0x61c
 800f9a8:	495e      	ldr	r1, [pc, #376]	@ (800fb24 <tcp_output+0x2e8>)
 800f9aa:	485f      	ldr	r0, [pc, #380]	@ (800fb28 <tcp_output+0x2ec>)
 800f9ac:	f002 fb7e 	bl	80120ac <iprintf>
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800f9b0:	6868      	ldr	r0, [r5, #4]
 800f9b2:	9602      	str	r6, [sp, #8]
 800f9b4:	4642      	mov	r2, r8
 800f9b6:	7aa3      	ldrb	r3, [r4, #10]
 800f9b8:	4621      	mov	r1, r4
 800f9ba:	9300      	str	r3, [sp, #0]
 800f9bc:	2306      	movs	r3, #6
 800f9be:	9301      	str	r3, [sp, #4]
 800f9c0:	7ae3      	ldrb	r3, [r4, #11]
 800f9c2:	f001 fcdb 	bl	801137c <ip4_output_if>
    if (err != ERR_OK) {
 800f9c6:	2800      	cmp	r0, #0
 800f9c8:	f040 80f8 	bne.w	800fbbc <tcp_output+0x380>
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f9cc:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    pcb->unsent = seg->next;
 800f9d0:	682b      	ldr	r3, [r5, #0]
 800f9d2:	66e3      	str	r3, [r4, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 800f9d4:	7d23      	ldrb	r3, [r4, #20]
 800f9d6:	2b02      	cmp	r3, #2
 800f9d8:	d003      	beq.n	800f9e2 <tcp_output+0x1a6>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f9da:	8b63      	ldrh	r3, [r4, #26]
 800f9dc:	f023 0303 	bic.w	r3, r3, #3
 800f9e0:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f9e2:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f9e6:	f7fa fea1 	bl	800a72c <lwip_htonl>
 800f9ea:	68eb      	ldr	r3, [r5, #12]
 800f9ec:	4682      	mov	sl, r0
 800f9ee:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 800f9f2:	8998      	ldrh	r0, [r3, #12]
 800f9f4:	f7fa fe96 	bl	800a724 <lwip_htons>
 800f9f8:	f010 0303 	ands.w	r3, r0, #3
 800f9fc:	44da      	add	sl, fp
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800f9fe:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800fa00:	bf18      	it	ne
 800fa02:	2301      	movne	r3, #1
 800fa04:	4453      	add	r3, sl
    if (TCP_TCPLEN(seg) > 0) {
 800fa06:	f8b5 a008 	ldrh.w	sl, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800fa0a:	1ad2      	subs	r2, r2, r3
 800fa0c:	2a00      	cmp	r2, #0
      pcb->snd_nxt = snd_nxt;
 800fa0e:	bfb8      	it	lt
 800fa10:	6523      	strlt	r3, [r4, #80]	@ 0x50
    if (TCP_TCPLEN(seg) > 0) {
 800fa12:	68eb      	ldr	r3, [r5, #12]
 800fa14:	8998      	ldrh	r0, [r3, #12]
 800fa16:	f7fa fe85 	bl	800a724 <lwip_htons>
 800fa1a:	0783      	lsls	r3, r0, #30
 800fa1c:	d123      	bne.n	800fa66 <tcp_output+0x22a>
 800fa1e:	f1ba 0f00 	cmp.w	sl, #0
 800fa22:	d120      	bne.n	800fa66 <tcp_output+0x22a>
      tcp_seg_free(seg);
 800fa24:	4628      	mov	r0, r5
 800fa26:	f7fc fb6d 	bl	800c104 <tcp_seg_free>
    seg = pcb->unsent;
 800fa2a:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
  while (seg != NULL &&
 800fa2c:	2d00      	cmp	r5, #0
 800fa2e:	f000 80ca 	beq.w	800fbc6 <tcp_output+0x38a>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800fa32:	68eb      	ldr	r3, [r5, #12]
 800fa34:	6858      	ldr	r0, [r3, #4]
 800fa36:	f7fa fe79 	bl	800a72c <lwip_htonl>
 800fa3a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800fa3c:	1ac0      	subs	r0, r0, r3
 800fa3e:	892b      	ldrh	r3, [r5, #8]
 800fa40:	4418      	add	r0, r3
  while (seg != NULL &&
 800fa42:	42b8      	cmp	r0, r7
 800fa44:	f200 80b4 	bhi.w	800fbb0 <tcp_output+0x374>
    LWIP_ASSERT("RST not expected here!",
 800fa48:	68eb      	ldr	r3, [r5, #12]
 800fa4a:	8998      	ldrh	r0, [r3, #12]
 800fa4c:	f7fa fe6a 	bl	800a724 <lwip_htons>
 800fa50:	0741      	lsls	r1, r0, #29
 800fa52:	f57f af47 	bpl.w	800f8e4 <tcp_output+0xa8>
 800fa56:	4b32      	ldr	r3, [pc, #200]	@ (800fb20 <tcp_output+0x2e4>)
 800fa58:	f240 5236 	movw	r2, #1334	@ 0x536
 800fa5c:	4933      	ldr	r1, [pc, #204]	@ (800fb2c <tcp_output+0x2f0>)
 800fa5e:	4832      	ldr	r0, [pc, #200]	@ (800fb28 <tcp_output+0x2ec>)
 800fa60:	f002 fb24 	bl	80120ac <iprintf>
 800fa64:	e73e      	b.n	800f8e4 <tcp_output+0xa8>
      seg->next = NULL;
 800fa66:	2300      	movs	r3, #0
 800fa68:	602b      	str	r3, [r5, #0]
      if (pcb->unacked == NULL) {
 800fa6a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800fa6c:	b193      	cbz	r3, 800fa94 <tcp_output+0x258>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800fa6e:	68eb      	ldr	r3, [r5, #12]
 800fa70:	6858      	ldr	r0, [r3, #4]
 800fa72:	f7fa fe5b 	bl	800a72c <lwip_htonl>
 800fa76:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800fa7a:	4682      	mov	sl, r0
 800fa7c:	6858      	ldr	r0, [r3, #4]
 800fa7e:	f7fa fe55 	bl	800a72c <lwip_htonl>
 800fa82:	ebaa 0a00 	sub.w	sl, sl, r0
 800fa86:	f1ba 0f00 	cmp.w	sl, #0
 800fa8a:	db67      	blt.n	800fb5c <tcp_output+0x320>
          useg->next = seg;
 800fa8c:	f8c9 5000 	str.w	r5, [r9]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 800fa90:	46a9      	mov	r9, r5
 800fa92:	e7ca      	b.n	800fa2a <tcp_output+0x1ee>
 800fa94:	46a9      	mov	r9, r5
        pcb->unacked = seg;
 800fa96:	6725      	str	r5, [r4, #112]	@ 0x70
        useg = seg;
 800fa98:	e7c7      	b.n	800fa2a <tcp_output+0x1ee>
    pcb->rttest = tcp_ticks;
 800fa9a:	4b25      	ldr	r3, [pc, #148]	@ (800fb30 <tcp_output+0x2f4>)
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	6363      	str	r3, [r4, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800faa0:	f8da 0004 	ldr.w	r0, [sl, #4]
 800faa4:	f7fa fe42 	bl	800a72c <lwip_htonl>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800faa8:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800faac:	63a0      	str	r0, [r4, #56]	@ 0x38
 800faae:	e75d      	b.n	800f96c <tcp_output+0x130>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 800fab0:	4642      	mov	r2, r8
 800fab2:	4631      	mov	r1, r6
 800fab4:	f240 50b4 	movw	r0, #1460	@ 0x5b4
    opts += 1;
 800fab8:	f10a 0b18 	add.w	fp, sl, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 800fabc:	f7fd fb00 	bl	800d0c0 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800fac0:	f040 7001 	orr.w	r0, r0, #33816576	@ 0x2040000
 800fac4:	f7fa fe32 	bl	800a72c <lwip_htonl>
 800fac8:	f8ca 0014 	str.w	r0, [sl, #20]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800facc:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800fad0:	e742      	b.n	800f958 <tcp_output+0x11c>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800fad2:	8901      	ldrh	r1, [r0, #8]
 800fad4:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 800fad6:	4299      	cmp	r1, r3
 800fad8:	f4bf af12 	bcs.w	800f900 <tcp_output+0xc4>
 800fadc:	f8b4 3064 	ldrh.w	r3, [r4, #100]	@ 0x64
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	f43f af0d 	beq.w	800f900 <tcp_output+0xc4>
 800fae6:	f8b4 3066 	ldrh.w	r3, [r4, #102]	@ 0x66
 800faea:	2b0f      	cmp	r3, #15
 800faec:	f63f af08 	bhi.w	800f900 <tcp_output+0xc4>
 800faf0:	f012 0fa0 	tst.w	r2, #160	@ 0xa0
 800faf4:	f47f af04 	bne.w	800f900 <tcp_output+0xc4>
  if (pcb->unsent == NULL) {
 800faf8:	2800      	cmp	r0, #0
 800fafa:	f47f aedf 	bne.w	800f8bc <tcp_output+0x80>
 800fafe:	e063      	b.n	800fbc8 <tcp_output+0x38c>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800fb00:	4b07      	ldr	r3, [pc, #28]	@ (800fb20 <tcp_output+0x2e4>)
 800fb02:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 800fb06:	490b      	ldr	r1, [pc, #44]	@ (800fb34 <tcp_output+0x2f8>)
 800fb08:	4807      	ldr	r0, [pc, #28]	@ (800fb28 <tcp_output+0x2ec>)
 800fb0a:	f002 facf 	bl	80120ac <iprintf>
 800fb0e:	e6a2      	b.n	800f856 <tcp_output+0x1a>
      return tcp_send_empty_ack(pcb);
 800fb10:	4620      	mov	r0, r4
}
 800fb12:	b005      	add	sp, #20
 800fb14:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 800fb18:	f7ff be5e 	b.w	800f7d8 <tcp_send_empty_ack>
 800fb1c:	2400b964 	.word	0x2400b964
 800fb20:	08014b94 	.word	0x08014b94
 800fb24:	080151f0 	.word	0x080151f0
 800fb28:	08012fac 	.word	0x08012fac
 800fb2c:	080151d8 	.word	0x080151d8
 800fb30:	2400b960 	.word	0x2400b960
 800fb34:	080151b0 	.word	0x080151b0
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800fb38:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	f47f aeba 	bne.w	800f8b4 <tcp_output+0x78>
 800fb40:	f894 3099 	ldrb.w	r3, [r4, #153]	@ 0x99
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	f47f aeb5 	bne.w	800f8b4 <tcp_output+0x78>
      pcb->persist_cnt = 0;
 800fb4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
      pcb->persist_probe = 0;
 800fb4e:	f884 309a 	strb.w	r3, [r4, #154]	@ 0x9a
      pcb->persist_cnt = 0;
 800fb52:	f8a4 2098 	strh.w	r2, [r4, #152]	@ 0x98
      pcb->persist_probe = 0;
 800fb56:	e6ad      	b.n	800f8b4 <tcp_output+0x78>
  useg = pcb->unacked;
 800fb58:	4699      	mov	r9, r3
 800fb5a:	e6c1      	b.n	800f8e0 <tcp_output+0xa4>
          while (*cur_seg &&
 800fb5c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800fb5e:	f104 0b70 	add.w	fp, r4, #112	@ 0x70
          while (*cur_seg &&
 800fb62:	b92b      	cbnz	r3, 800fb70 <tcp_output+0x334>
 800fb64:	e014      	b.n	800fb90 <tcp_output+0x354>
            cur_seg = &((*cur_seg)->next );
 800fb66:	f8db b000 	ldr.w	fp, [fp]
          while (*cur_seg &&
 800fb6a:	f8db 3000 	ldr.w	r3, [fp]
 800fb6e:	b17b      	cbz	r3, 800fb90 <tcp_output+0x354>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800fb70:	68db      	ldr	r3, [r3, #12]
 800fb72:	6858      	ldr	r0, [r3, #4]
 800fb74:	f7fa fdda 	bl	800a72c <lwip_htonl>
 800fb78:	68eb      	ldr	r3, [r5, #12]
 800fb7a:	4682      	mov	sl, r0
 800fb7c:	6858      	ldr	r0, [r3, #4]
 800fb7e:	f7fa fdd5 	bl	800a72c <lwip_htonl>
 800fb82:	ebaa 0a00 	sub.w	sl, sl, r0
          while (*cur_seg &&
 800fb86:	f1ba 0f00 	cmp.w	sl, #0
 800fb8a:	dbec      	blt.n	800fb66 <tcp_output+0x32a>
            cur_seg = &((*cur_seg)->next );
 800fb8c:	f8db 3000 	ldr.w	r3, [fp]
          seg->next = (*cur_seg);
 800fb90:	602b      	str	r3, [r5, #0]
          (*cur_seg) = seg;
 800fb92:	f8cb 5000 	str.w	r5, [fp]
 800fb96:	e748      	b.n	800fa2a <tcp_output+0x1ee>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800fb98:	4b0f      	ldr	r3, [pc, #60]	@ (800fbd8 <tcp_output+0x39c>)
 800fb9a:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 800fb9e:	490f      	ldr	r1, [pc, #60]	@ (800fbdc <tcp_output+0x3a0>)
 800fba0:	480f      	ldr	r0, [pc, #60]	@ (800fbe0 <tcp_output+0x3a4>)
 800fba2:	f002 fa83 	bl	80120ac <iprintf>
 800fba6:	e652      	b.n	800f84e <tcp_output+0x12>
    return netif_get_by_index(pcb->netif_idx);
 800fba8:	f7fb fb86 	bl	800b2b8 <netif_get_by_index>
 800fbac:	4683      	mov	fp, r0
 800fbae:	e666      	b.n	800f87e <tcp_output+0x42>
  if (pcb->unsent == NULL) {
 800fbb0:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800fbb2:	8b62      	ldrh	r2, [r4, #26]
 800fbb4:	2800      	cmp	r0, #0
 800fbb6:	f47f ae81 	bne.w	800f8bc <tcp_output+0x80>
 800fbba:	e005      	b.n	800fbc8 <tcp_output+0x38c>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800fbbc:	8b63      	ldrh	r3, [r4, #26]
 800fbbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fbc2:	8363      	strh	r3, [r4, #26]
      return err;
 800fbc4:	e67e      	b.n	800f8c4 <tcp_output+0x88>
 800fbc6:	8b62      	ldrh	r2, [r4, #26]
    pcb->unsent_oversize = 0;
 800fbc8:	2300      	movs	r3, #0
 800fbca:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
 800fbce:	e675      	b.n	800f8bc <tcp_output+0x80>
    return ERR_RTE;
 800fbd0:	f06f 0003 	mvn.w	r0, #3
 800fbd4:	e676      	b.n	800f8c4 <tcp_output+0x88>
 800fbd6:	bf00      	nop
 800fbd8:	08014b94 	.word	0x08014b94
 800fbdc:	08015198 	.word	0x08015198
 800fbe0:	08012fac 	.word	0x08012fac

0800fbe4 <tcp_rexmit_rto_commit>:
{
 800fbe4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800fbe6:	4604      	mov	r4, r0
 800fbe8:	b158      	cbz	r0, 800fc02 <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 800fbea:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800fbee:	2bff      	cmp	r3, #255	@ 0xff
 800fbf0:	d002      	beq.n	800fbf8 <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 800fbf2:	3301      	adds	r3, #1
 800fbf4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  tcp_output(pcb);
 800fbf8:	4620      	mov	r0, r4
}
 800fbfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 800fbfe:	f7ff be1d 	b.w	800f83c <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800fc02:	4b04      	ldr	r3, [pc, #16]	@ (800fc14 <tcp_rexmit_rto_commit+0x30>)
 800fc04:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800fc08:	4903      	ldr	r1, [pc, #12]	@ (800fc18 <tcp_rexmit_rto_commit+0x34>)
 800fc0a:	4804      	ldr	r0, [pc, #16]	@ (800fc1c <tcp_rexmit_rto_commit+0x38>)
 800fc0c:	f002 fa4e 	bl	80120ac <iprintf>
 800fc10:	e7eb      	b.n	800fbea <tcp_rexmit_rto_commit+0x6>
 800fc12:	bf00      	nop
 800fc14:	08014b94 	.word	0x08014b94
 800fc18:	08015204 	.word	0x08015204
 800fc1c:	08012fac 	.word	0x08012fac

0800fc20 <tcp_rexmit_rto>:
{
 800fc20:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 800fc22:	4604      	mov	r4, r0
 800fc24:	b118      	cbz	r0, 800fc2e <tcp_rexmit_rto+0xe>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 800fc26:	f7ff fccd 	bl	800f5c4 <tcp_rexmit_rto_prepare>
 800fc2a:	b198      	cbz	r0, 800fc54 <tcp_rexmit_rto+0x34>
}
 800fc2c:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 800fc2e:	4b0f      	ldr	r3, [pc, #60]	@ (800fc6c <tcp_rexmit_rto+0x4c>)
 800fc30:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 800fc34:	490e      	ldr	r1, [pc, #56]	@ (800fc70 <tcp_rexmit_rto+0x50>)
 800fc36:	480f      	ldr	r0, [pc, #60]	@ (800fc74 <tcp_rexmit_rto+0x54>)
 800fc38:	f002 fa38 	bl	80120ac <iprintf>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 800fc3c:	4620      	mov	r0, r4
 800fc3e:	f7ff fcc1 	bl	800f5c4 <tcp_rexmit_rto_prepare>
 800fc42:	2800      	cmp	r0, #0
 800fc44:	d1f2      	bne.n	800fc2c <tcp_rexmit_rto+0xc>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800fc46:	4b09      	ldr	r3, [pc, #36]	@ (800fc6c <tcp_rexmit_rto+0x4c>)
 800fc48:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800fc4c:	490a      	ldr	r1, [pc, #40]	@ (800fc78 <tcp_rexmit_rto+0x58>)
 800fc4e:	4809      	ldr	r0, [pc, #36]	@ (800fc74 <tcp_rexmit_rto+0x54>)
 800fc50:	f002 fa2c 	bl	80120ac <iprintf>
  if (pcb->nrtx < 0xFF) {
 800fc54:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800fc58:	2bff      	cmp	r3, #255	@ 0xff
 800fc5a:	d002      	beq.n	800fc62 <tcp_rexmit_rto+0x42>
    ++pcb->nrtx;
 800fc5c:	3301      	adds	r3, #1
 800fc5e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  tcp_output(pcb);
 800fc62:	4620      	mov	r0, r4
}
 800fc64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 800fc68:	f7ff bde8 	b.w	800f83c <tcp_output>
 800fc6c:	08014b94 	.word	0x08014b94
 800fc70:	08015228 	.word	0x08015228
 800fc74:	08012fac 	.word	0x08012fac
 800fc78:	08015204 	.word	0x08015204

0800fc7c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800fc7c:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 800fc7e:	4604      	mov	r4, r0
 800fc80:	b188      	cbz	r0, 800fca6 <tcp_keepalive+0x2a>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 800fc82:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800fc84:	3801      	subs	r0, #1
 800fc86:	f7fa fd51 	bl	800a72c <lwip_htonl>
 800fc8a:	2100      	movs	r1, #0
 800fc8c:	4602      	mov	r2, r0
 800fc8e:	4620      	mov	r0, r4
 800fc90:	f7fe ff78 	bl	800eb84 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800fc94:	4601      	mov	r1, r0
 800fc96:	b170      	cbz	r0, 800fcb6 <tcp_keepalive+0x3a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fc98:	1d23      	adds	r3, r4, #4
 800fc9a:	4622      	mov	r2, r4
 800fc9c:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 800fc9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fca2:	f7fe bf97 	b.w	800ebd4 <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 800fca6:	4b05      	ldr	r3, [pc, #20]	@ (800fcbc <tcp_keepalive+0x40>)
 800fca8:	f640 0224 	movw	r2, #2084	@ 0x824
 800fcac:	4904      	ldr	r1, [pc, #16]	@ (800fcc0 <tcp_keepalive+0x44>)
 800fcae:	4805      	ldr	r0, [pc, #20]	@ (800fcc4 <tcp_keepalive+0x48>)
 800fcb0:	f002 f9fc 	bl	80120ac <iprintf>
 800fcb4:	e7e5      	b.n	800fc82 <tcp_keepalive+0x6>
}
 800fcb6:	f04f 30ff 	mov.w	r0, #4294967295
 800fcba:	bd10      	pop	{r4, pc}
 800fcbc:	08014b94 	.word	0x08014b94
 800fcc0:	08015244 	.word	0x08015244
 800fcc4:	08012fac 	.word	0x08012fac

0800fcc8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800fcc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 800fccc:	4604      	mov	r4, r0
 800fcce:	2800      	cmp	r0, #0
 800fcd0:	d055      	beq.n	800fd7e <tcp_zero_window_probe+0xb6>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 800fcd2:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
  if (seg == NULL) {
 800fcd4:	2d00      	cmp	r5, #0
 800fcd6:	d04f      	beq.n	800fd78 <tcp_zero_window_probe+0xb0>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 800fcd8:	f894 309a 	ldrb.w	r3, [r4, #154]	@ 0x9a
 800fcdc:	2bff      	cmp	r3, #255	@ 0xff
 800fcde:	d002      	beq.n	800fce6 <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 800fce0:	3301      	adds	r3, #1
 800fce2:	f884 309a 	strb.w	r3, [r4, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800fce6:	68eb      	ldr	r3, [r5, #12]
 800fce8:	8998      	ldrh	r0, [r3, #12]
 800fcea:	f7fa fd1b 	bl	800a724 <lwip_htons>
 800fcee:	07c3      	lsls	r3, r0, #31
 800fcf0:	d427      	bmi.n	800fd42 <tcp_zero_window_probe+0x7a>
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 800fcf2:	68eb      	ldr	r3, [r5, #12]
 800fcf4:	2101      	movs	r1, #1
 800fcf6:	4620      	mov	r0, r4
 800fcf8:	685a      	ldr	r2, [r3, #4]
 800fcfa:	f7fe ff43 	bl	800eb84 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800fcfe:	4606      	mov	r6, r0
 800fd00:	2800      	cmp	r0, #0
 800fd02:	d044      	beq.n	800fd8e <tcp_zero_window_probe+0xc6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800fd04:	f8d6 8004 	ldr.w	r8, [r6, #4]
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800fd08:	6868      	ldr	r0, [r5, #4]
 800fd0a:	f108 0114 	add.w	r1, r8, #20
 800fd0e:	892f      	ldrh	r7, [r5, #8]
 800fd10:	2201      	movs	r2, #1
 800fd12:	8903      	ldrh	r3, [r0, #8]
 800fd14:	1bdb      	subs	r3, r3, r7
 800fd16:	b29b      	uxth	r3, r3
 800fd18:	f7fb fe98 	bl	800ba4c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800fd1c:	68eb      	ldr	r3, [r5, #12]
 800fd1e:	6858      	ldr	r0, [r3, #4]
 800fd20:	f7fa fd04 	bl	800a72c <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800fd24:	6d23      	ldr	r3, [r4, #80]	@ 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800fd26:	3001      	adds	r0, #1
    pcb->snd_nxt = snd_nxt;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fd28:	4622      	mov	r2, r4
 800fd2a:	4631      	mov	r1, r6
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800fd2c:	1a1b      	subs	r3, r3, r0
 800fd2e:	2b00      	cmp	r3, #0
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fd30:	f104 0304 	add.w	r3, r4, #4
    pcb->snd_nxt = snd_nxt;
 800fd34:	bfb8      	it	lt
 800fd36:	6520      	strlt	r0, [r4, #80]	@ 0x50
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fd38:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 800fd3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fd3e:	f7fe bf49 	b.w	800ebd4 <tcp_output_control_segment>
  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800fd42:	892f      	ldrh	r7, [r5, #8]
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 800fd44:	4620      	mov	r0, r4
 800fd46:	68eb      	ldr	r3, [r5, #12]
 800fd48:	1e39      	subs	r1, r7, #0
 800fd4a:	685a      	ldr	r2, [r3, #4]
 800fd4c:	bf18      	it	ne
 800fd4e:	2101      	movne	r1, #1
 800fd50:	f7fe ff18 	bl	800eb84 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800fd54:	4606      	mov	r6, r0
 800fd56:	b1d0      	cbz	r0, 800fd8e <tcp_zero_window_probe+0xc6>
  tcphdr = (struct tcp_hdr *)p->payload;
 800fd58:	f8d0 8004 	ldr.w	r8, [r0, #4]
  if (is_fin) {
 800fd5c:	2f00      	cmp	r7, #0
 800fd5e:	d1d3      	bne.n	800fd08 <tcp_zero_window_probe+0x40>
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800fd60:	f8b8 700c 	ldrh.w	r7, [r8, #12]
 800fd64:	2011      	movs	r0, #17
 800fd66:	f7fa fcdd 	bl	800a724 <lwip_htons>
 800fd6a:	f427 577c 	bic.w	r7, r7, #16128	@ 0x3f00
 800fd6e:	b2bf      	uxth	r7, r7
 800fd70:	4338      	orrs	r0, r7
 800fd72:	f8a8 000c 	strh.w	r0, [r8, #12]
 800fd76:	e7d1      	b.n	800fd1c <tcp_zero_window_probe+0x54>
    return ERR_OK;
 800fd78:	4628      	mov	r0, r5
}
 800fd7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 800fd7e:	4b05      	ldr	r3, [pc, #20]	@ (800fd94 <tcp_zero_window_probe+0xcc>)
 800fd80:	f640 024f 	movw	r2, #2127	@ 0x84f
 800fd84:	4904      	ldr	r1, [pc, #16]	@ (800fd98 <tcp_zero_window_probe+0xd0>)
 800fd86:	4805      	ldr	r0, [pc, #20]	@ (800fd9c <tcp_zero_window_probe+0xd4>)
 800fd88:	f002 f990 	bl	80120ac <iprintf>
 800fd8c:	e7a1      	b.n	800fcd2 <tcp_zero_window_probe+0xa>
    return ERR_MEM;
 800fd8e:	f04f 30ff 	mov.w	r0, #4294967295
 800fd92:	e7f2      	b.n	800fd7a <tcp_zero_window_probe+0xb2>
 800fd94:	08014b94 	.word	0x08014b94
 800fd98:	08015260 	.word	0x08015260
 800fd9c:	08012fac 	.word	0x08012fac

0800fda0 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800fda0:	b570      	push	{r4, r5, r6, lr}
 800fda2:	4604      	mov	r4, r0
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800fda4:	200a      	movs	r0, #10
{
 800fda6:	460e      	mov	r6, r1
 800fda8:	4615      	mov	r5, r2
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800fdaa:	f7fb f83d 	bl	800ae28 <memp_malloc>
  if (timeout == NULL) {
 800fdae:	b190      	cbz	r0, 800fdd6 <sys_timeout_abs+0x36>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
    return;
  }

  timeout->next = NULL;
 800fdb0:	2300      	movs	r3, #0
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800fdb2:	490d      	ldr	r1, [pc, #52]	@ (800fde8 <sys_timeout_abs+0x48>)
  timeout->h = handler;
 800fdb4:	6086      	str	r6, [r0, #8]
  timeout->arg = arg;
 800fdb6:	60c5      	str	r5, [r0, #12]
  timeout->time = abs_time;
 800fdb8:	e9c0 3400 	strd	r3, r4, [r0]
  if (next_timeout == NULL) {
 800fdbc:	680b      	ldr	r3, [r1, #0]
 800fdbe:	b91b      	cbnz	r3, 800fdc8 <sys_timeout_abs+0x28>
 800fdc0:	e007      	b.n	800fdd2 <sys_timeout_abs+0x32>
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
    timeout->next = next_timeout;
    next_timeout = timeout;
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 800fdc2:	4619      	mov	r1, r3
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	b11b      	cbz	r3, 800fdd0 <sys_timeout_abs+0x30>
 800fdc8:	685a      	ldr	r2, [r3, #4]
 800fdca:	1aa2      	subs	r2, r4, r2
 800fdcc:	2a00      	cmp	r2, #0
 800fdce:	daf8      	bge.n	800fdc2 <sys_timeout_abs+0x22>
        timeout->next = t->next;
 800fdd0:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 800fdd2:	6008      	str	r0, [r1, #0]
        break;
      }
    }
  }
}
 800fdd4:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800fdd6:	4b05      	ldr	r3, [pc, #20]	@ (800fdec <sys_timeout_abs+0x4c>)
 800fdd8:	22be      	movs	r2, #190	@ 0xbe
 800fdda:	4905      	ldr	r1, [pc, #20]	@ (800fdf0 <sys_timeout_abs+0x50>)
 800fddc:	4805      	ldr	r0, [pc, #20]	@ (800fdf4 <sys_timeout_abs+0x54>)
}
 800fdde:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800fde2:	f002 b963 	b.w	80120ac <iprintf>
 800fde6:	bf00      	nop
 800fde8:	2400b9a4 	.word	0x2400b9a4
 800fdec:	08015284 	.word	0x08015284
 800fdf0:	080152b8 	.word	0x080152b8
 800fdf4:	08012fac 	.word	0x08012fac

0800fdf8 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800fdf8:	b538      	push	{r3, r4, r5, lr}
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800fdfa:	6843      	ldr	r3, [r0, #4]
{
 800fdfc:	4604      	mov	r4, r0
  cyclic->handler();
 800fdfe:	4798      	blx	r3

  now = sys_now();
 800fe00:	f7f7 fe3e 	bl	8007a80 <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800fe04:	4b0a      	ldr	r3, [pc, #40]	@ (800fe30 <lwip_cyclic_timer+0x38>)
 800fe06:	6825      	ldr	r5, [r4, #0]
  now = sys_now();
 800fe08:	4684      	mov	ip, r0
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800fe0a:	681b      	ldr	r3, [r3, #0]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800fe0c:	4622      	mov	r2, r4
 800fe0e:	4909      	ldr	r1, [pc, #36]	@ (800fe34 <lwip_cyclic_timer+0x3c>)
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800fe10:	18e8      	adds	r0, r5, r3
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800fe12:	eba0 030c 	sub.w	r3, r0, ip
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	da05      	bge.n	800fe26 <lwip_cyclic_timer+0x2e>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800fe1a:	eb05 000c 	add.w	r0, r5, ip
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 800fe1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800fe22:	f7ff bfbd 	b.w	800fda0 <sys_timeout_abs>
}
 800fe26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800fe2a:	f7ff bfb9 	b.w	800fda0 <sys_timeout_abs>
 800fe2e:	bf00      	nop
 800fe30:	2400b9a0 	.word	0x2400b9a0
 800fe34:	0800fdf9 	.word	0x0800fdf9

0800fe38 <tcpip_tcp_timer>:
{
 800fe38:	b508      	push	{r3, lr}
  tcp_tmr();
 800fe3a:	f7fd f913 	bl	800d064 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800fe3e:	4b0a      	ldr	r3, [pc, #40]	@ (800fe68 <tcpip_tcp_timer+0x30>)
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	b153      	cbz	r3, 800fe5a <tcpip_tcp_timer+0x22>
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();
 800fe44:	f7f7 ffa4 	bl	8007d90 <sys_check_core_locking>

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800fe48:	f7f7 fe1a 	bl	8007a80 <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fe4c:	2200      	movs	r2, #0
 800fe4e:	4907      	ldr	r1, [pc, #28]	@ (800fe6c <tcpip_tcp_timer+0x34>)
 800fe50:	30fa      	adds	r0, #250	@ 0xfa
}
 800fe52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fe56:	f7ff bfa3 	b.w	800fda0 <sys_timeout_abs>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800fe5a:	4b05      	ldr	r3, [pc, #20]	@ (800fe70 <tcpip_tcp_timer+0x38>)
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d1f0      	bne.n	800fe44 <tcpip_tcp_timer+0xc>
    tcpip_tcp_timer_active = 0;
 800fe62:	4a04      	ldr	r2, [pc, #16]	@ (800fe74 <tcpip_tcp_timer+0x3c>)
 800fe64:	6013      	str	r3, [r2, #0]
}
 800fe66:	bd08      	pop	{r3, pc}
 800fe68:	2400b954 	.word	0x2400b954
 800fe6c:	0800fe39 	.word	0x0800fe39
 800fe70:	2400b950 	.word	0x2400b950
 800fe74:	2400b99c 	.word	0x2400b99c

0800fe78 <tcp_timer_needed>:
{
 800fe78:	b508      	push	{r3, lr}
  LWIP_ASSERT_CORE_LOCKED();
 800fe7a:	f7f7 ff89 	bl	8007d90 <sys_check_core_locking>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800fe7e:	4b0c      	ldr	r3, [pc, #48]	@ (800feb0 <tcp_timer_needed+0x38>)
 800fe80:	681a      	ldr	r2, [r3, #0]
 800fe82:	b99a      	cbnz	r2, 800feac <tcp_timer_needed+0x34>
 800fe84:	4a0b      	ldr	r2, [pc, #44]	@ (800feb4 <tcp_timer_needed+0x3c>)
 800fe86:	6812      	ldr	r2, [r2, #0]
 800fe88:	b162      	cbz	r2, 800fea4 <tcp_timer_needed+0x2c>
    tcpip_tcp_timer_active = 1;
 800fe8a:	2201      	movs	r2, #1
 800fe8c:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT_CORE_LOCKED();
 800fe8e:	f7f7 ff7f 	bl	8007d90 <sys_check_core_locking>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800fe92:	f7f7 fdf5 	bl	8007a80 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fe96:	2200      	movs	r2, #0
 800fe98:	4907      	ldr	r1, [pc, #28]	@ (800feb8 <tcp_timer_needed+0x40>)
 800fe9a:	30fa      	adds	r0, #250	@ 0xfa
}
 800fe9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fea0:	f7ff bf7e 	b.w	800fda0 <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800fea4:	4a05      	ldr	r2, [pc, #20]	@ (800febc <tcp_timer_needed+0x44>)
 800fea6:	6812      	ldr	r2, [r2, #0]
 800fea8:	2a00      	cmp	r2, #0
 800feaa:	d1ee      	bne.n	800fe8a <tcp_timer_needed+0x12>
}
 800feac:	bd08      	pop	{r3, pc}
 800feae:	bf00      	nop
 800feb0:	2400b99c 	.word	0x2400b99c
 800feb4:	2400b954 	.word	0x2400b954
 800feb8:	0800fe39 	.word	0x0800fe39
 800febc:	2400b950 	.word	0x2400b950

0800fec0 <sys_timeouts_init>:
{
 800fec0:	b538      	push	{r3, r4, r5, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fec2:	4d0c      	ldr	r5, [pc, #48]	@ (800fef4 <sys_timeouts_init+0x34>)
  LWIP_ASSERT_CORE_LOCKED();
 800fec4:	f7f7 ff64 	bl	8007d90 <sys_check_core_locking>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fec8:	4c0b      	ldr	r4, [pc, #44]	@ (800fef8 <sys_timeouts_init+0x38>)
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800feca:	f7f7 fdd9 	bl	8007a80 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fece:	462a      	mov	r2, r5
 800fed0:	f500 707a 	add.w	r0, r0, #1000	@ 0x3e8
 800fed4:	4621      	mov	r1, r4
 800fed6:	f7ff ff63 	bl	800fda0 <sys_timeout_abs>
  LWIP_ASSERT_CORE_LOCKED();
 800feda:	f7f7 ff59 	bl	8007d90 <sys_check_core_locking>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800fede:	f7f7 fdcf 	bl	8007a80 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fee2:	f105 0208 	add.w	r2, r5, #8
 800fee6:	4621      	mov	r1, r4
 800fee8:	f500 707a 	add.w	r0, r0, #1000	@ 0x3e8
}
 800feec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fef0:	f7ff bf56 	b.w	800fda0 <sys_timeout_abs>
 800fef4:	08015300 	.word	0x08015300
 800fef8:	0800fdf9 	.word	0x0800fdf9

0800fefc <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 800fefc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();
 800ff00:	f7f7 ff46 	bl	8007d90 <sys_check_core_locking>

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 800ff04:	4c10      	ldr	r4, [pc, #64]	@ (800ff48 <sys_check_timeouts+0x4c>)
 800ff06:	f7f7 fdbb 	bl	8007a80 <sys_now>

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 800ff0a:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 800ff4c <sys_check_timeouts+0x50>
  now = sys_now();
 800ff0e:	4607      	mov	r7, r0
 800ff10:	e00f      	b.n	800ff32 <sys_check_timeouts+0x36>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 800ff12:	685a      	ldr	r2, [r3, #4]
 800ff14:	eba7 0c02 	sub.w	ip, r7, r2
 800ff18:	f1bc 0f00 	cmp.w	ip, #0
 800ff1c:	db0e      	blt.n	800ff3c <sys_check_timeouts+0x40>
    handler = tmptimeout->h;
 800ff1e:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 800ff20:	681e      	ldr	r6, [r3, #0]
    arg = tmptimeout->arg;
 800ff22:	f8d3 900c 	ldr.w	r9, [r3, #12]
    current_timeout_due_time = tmptimeout->time;
 800ff26:	f8c8 2000 	str.w	r2, [r8]
    next_timeout = tmptimeout->next;
 800ff2a:	6026      	str	r6, [r4, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800ff2c:	f7fa ffc2 	bl	800aeb4 <memp_free>
    if (handler != NULL) {
 800ff30:	b935      	cbnz	r5, 800ff40 <sys_check_timeouts+0x44>
    tmptimeout = next_timeout;
 800ff32:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800ff34:	200a      	movs	r0, #10
 800ff36:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d1ea      	bne.n	800ff12 <sys_check_timeouts+0x16>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 800ff3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      handler(arg);
 800ff40:	4648      	mov	r0, r9
 800ff42:	47a8      	blx	r5
 800ff44:	e7f5      	b.n	800ff32 <sys_check_timeouts+0x36>
 800ff46:	bf00      	nop
 800ff48:	2400b9a4 	.word	0x2400b9a4
 800ff4c:	2400b9a0 	.word	0x2400b9a0

0800ff50 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 800ff50:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 800ff52:	4c08      	ldr	r4, [pc, #32]	@ (800ff74 <sys_timeouts_sleeptime+0x24>)
  LWIP_ASSERT_CORE_LOCKED();
 800ff54:	f7f7 ff1c 	bl	8007d90 <sys_check_core_locking>
  if (next_timeout == NULL) {
 800ff58:	6823      	ldr	r3, [r4, #0]
 800ff5a:	b13b      	cbz	r3, 800ff6c <sys_timeouts_sleeptime+0x1c>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 800ff5c:	f7f7 fd90 	bl	8007a80 <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 800ff60:	6823      	ldr	r3, [r4, #0]
 800ff62:	685b      	ldr	r3, [r3, #4]
    return 0;
 800ff64:	1a18      	subs	r0, r3, r0
 800ff66:	bf48      	it	mi
 800ff68:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 800ff6a:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 800ff6c:	f04f 30ff 	mov.w	r0, #4294967295
}
 800ff70:	bd10      	pop	{r4, pc}
 800ff72:	bf00      	nop
 800ff74:	2400b9a4 	.word	0x2400b9a4

0800ff78 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800ff78:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800ff7a:	f001 ff97 	bl	8011eac <rand>
 800ff7e:	4b02      	ldr	r3, [pc, #8]	@ (800ff88 <udp_init+0x10>)
 800ff80:	4a02      	ldr	r2, [pc, #8]	@ (800ff8c <udp_init+0x14>)
 800ff82:	4303      	orrs	r3, r0
 800ff84:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 800ff86:	bd08      	pop	{r3, pc}
 800ff88:	ffffc000 	.word	0xffffc000
 800ff8c:	24000032 	.word	0x24000032

0800ff90 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800ff90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff94:	4680      	mov	r8, r0
 800ff96:	b085      	sub	sp, #20
 800ff98:	460f      	mov	r7, r1
  u8_t broadcast;
  u8_t for_us = 0;

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();
 800ff9a:	f7f7 fef9 	bl	8007d90 <sys_check_core_locking>

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800ff9e:	f1b8 0f00 	cmp.w	r8, #0
 800ffa2:	f000 80c4 	beq.w	801012e <udp_input+0x19e>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800ffa6:	2f00      	cmp	r7, #0
 800ffa8:	f000 80ca 	beq.w	8010140 <udp_input+0x1b0>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800ffac:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800ffb0:	2b07      	cmp	r3, #7
 800ffb2:	f240 808c 	bls.w	80100ce <udp_input+0x13e>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800ffb6:	f8df 91d8 	ldr.w	r9, [pc, #472]	@ 8010190 <udp_input+0x200>
  udphdr = (struct udp_hdr *)p->payload;
 800ffba:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800ffbe:	f8d9 1000 	ldr.w	r1, [r9]
 800ffc2:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800ffc6:	f001 f9eb 	bl	80113a0 <ip4_addr_isbroadcast_u32>
 800ffca:	4682      	mov	sl, r0

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800ffcc:	8820      	ldrh	r0, [r4, #0]
 800ffce:	f7fa fba9 	bl	800a724 <lwip_htons>
 800ffd2:	4603      	mov	r3, r0
  dest = lwip_ntohs(udphdr->dest);
 800ffd4:	8860      	ldrh	r0, [r4, #2]
  src = lwip_ntohs(udphdr->src);
 800ffd6:	9303      	str	r3, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 800ffd8:	f7fa fba4 	bl	800a724 <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ffdc:	4b64      	ldr	r3, [pc, #400]	@ (8010170 <udp_input+0x1e0>)
  dest = lwip_ntohs(udphdr->dest);
 800ffde:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ffe0:	681c      	ldr	r4, [r3, #0]
 800ffe2:	2c00      	cmp	r4, #0
 800ffe4:	d07c      	beq.n	80100e0 <udp_input+0x150>
  uncon_pcb = NULL;
 800ffe6:	f04f 0b00 	mov.w	fp, #0
  prev = NULL;
 800ffea:	465e      	mov	r6, fp
 800ffec:	e004      	b.n	800fff8 <udp_input+0x68>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ffee:	68e3      	ldr	r3, [r4, #12]
 800fff0:	4626      	mov	r6, r4
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d071      	beq.n	80100da <udp_input+0x14a>
 800fff6:	461c      	mov	r4, r3
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800fff8:	8a63      	ldrh	r3, [r4, #18]
 800fffa:	42ab      	cmp	r3, r5
 800fffc:	d1f7      	bne.n	800ffee <udp_input+0x5e>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800fffe:	2f00      	cmp	r7, #0
 8010000:	f000 808e 	beq.w	8010120 <udp_input+0x190>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8010004:	7a22      	ldrb	r2, [r4, #8]
 8010006:	b13a      	cbz	r2, 8010018 <udp_input+0x88>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8010008:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801000c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010010:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8010012:	b2db      	uxtb	r3, r3
 8010014:	429a      	cmp	r2, r3
 8010016:	d1ea      	bne.n	800ffee <udp_input+0x5e>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010018:	6823      	ldr	r3, [r4, #0]
    if (broadcast != 0) {
 801001a:	f1ba 0f00 	cmp.w	sl, #0
 801001e:	d038      	beq.n	8010092 <udp_input+0x102>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010020:	b13b      	cbz	r3, 8010032 <udp_input+0xa2>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8010022:	f8d9 2014 	ldr.w	r2, [r9, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010026:	1c50      	adds	r0, r2, #1
 8010028:	d003      	beq.n	8010032 <udp_input+0xa2>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801002a:	405a      	eors	r2, r3
 801002c:	68b9      	ldr	r1, [r7, #8]
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801002e:	420a      	tst	r2, r1
 8010030:	d1dd      	bne.n	800ffee <udp_input+0x5e>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8010032:	7c22      	ldrb	r2, [r4, #16]
 8010034:	0752      	lsls	r2, r2, #29
 8010036:	d408      	bmi.n	801004a <udp_input+0xba>
        if (uncon_pcb == NULL) {
 8010038:	f1bb 0f00 	cmp.w	fp, #0
 801003c:	f000 8091 	beq.w	8010162 <udp_input+0x1d2>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8010040:	f8d9 2014 	ldr.w	r2, [r9, #20]
 8010044:	3201      	adds	r2, #1
 8010046:	f000 8082 	beq.w	801014e <udp_input+0x1be>
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801004a:	8aa3      	ldrh	r3, [r4, #20]
 801004c:	9a03      	ldr	r2, [sp, #12]
 801004e:	4293      	cmp	r3, r2
 8010050:	d1cd      	bne.n	800ffee <udp_input+0x5e>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8010052:	6863      	ldr	r3, [r4, #4]
      if ((pcb->remote_port == src) &&
 8010054:	b11b      	cbz	r3, 801005e <udp_input+0xce>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8010056:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801005a:	4293      	cmp	r3, r2
 801005c:	d1c7      	bne.n	800ffee <udp_input+0x5e>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 801005e:	b34e      	cbz	r6, 80100b4 <udp_input+0x124>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8010060:	68e3      	ldr	r3, [r4, #12]
          pcb->next = udp_pcbs;
          udp_pcbs = pcb;
 8010062:	46a3      	mov	fp, r4
          pcb->next = udp_pcbs;
 8010064:	4a42      	ldr	r2, [pc, #264]	@ (8010170 <udp_input+0x1e0>)
          prev->next = pcb->next;
 8010066:	60f3      	str	r3, [r6, #12]
          pcb->next = udp_pcbs;
 8010068:	6813      	ldr	r3, [r2, #0]
          udp_pcbs = pcb;
 801006a:	6014      	str	r4, [r2, #0]
          pcb->next = udp_pcbs;
 801006c:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801006e:	2108      	movs	r1, #8
 8010070:	4640      	mov	r0, r8
 8010072:	f7fb f9c9 	bl	800b408 <pbuf_remove_header>
 8010076:	bb18      	cbnz	r0, 80100c0 <udp_input+0x130>
 8010078:	465c      	mov	r4, fp
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801007a:	69a5      	ldr	r5, [r4, #24]
 801007c:	b33d      	cbz	r5, 80100ce <udp_input+0x13e>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801007e:	9b03      	ldr	r3, [sp, #12]
 8010080:	4642      	mov	r2, r8
 8010082:	69e0      	ldr	r0, [r4, #28]
 8010084:	4621      	mov	r1, r4
 8010086:	9300      	str	r3, [sp, #0]
 8010088:	4b3a      	ldr	r3, [pc, #232]	@ (8010174 <udp_input+0x1e4>)
 801008a:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801008c:	b005      	add	sp, #20
 801008e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8010092:	b11b      	cbz	r3, 801009c <udp_input+0x10c>
 8010094:	f8d9 2014 	ldr.w	r2, [r9, #20]
 8010098:	4293      	cmp	r3, r2
 801009a:	d1a8      	bne.n	800ffee <udp_input+0x5e>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801009c:	7c23      	ldrb	r3, [r4, #16]
 801009e:	0759      	lsls	r1, r3, #29
 80100a0:	d4d3      	bmi.n	801004a <udp_input+0xba>
      if ((pcb->remote_port == src) &&
 80100a2:	8aa3      	ldrh	r3, [r4, #20]
        if (uncon_pcb == NULL) {
 80100a4:	f1bb 0f00 	cmp.w	fp, #0
 80100a8:	bf08      	it	eq
 80100aa:	46a3      	moveq	fp, r4
      if ((pcb->remote_port == src) &&
 80100ac:	9a03      	ldr	r2, [sp, #12]
 80100ae:	4293      	cmp	r3, r2
 80100b0:	d19d      	bne.n	800ffee <udp_input+0x5e>
 80100b2:	e7ce      	b.n	8010052 <udp_input+0xc2>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80100b4:	2108      	movs	r1, #8
 80100b6:	4640      	mov	r0, r8
 80100b8:	f7fb f9a6 	bl	800b408 <pbuf_remove_header>
 80100bc:	2800      	cmp	r0, #0
 80100be:	d0dc      	beq.n	801007a <udp_input+0xea>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80100c0:	4b2d      	ldr	r3, [pc, #180]	@ (8010178 <udp_input+0x1e8>)
 80100c2:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 80100c6:	492d      	ldr	r1, [pc, #180]	@ (801017c <udp_input+0x1ec>)
 80100c8:	482d      	ldr	r0, [pc, #180]	@ (8010180 <udp_input+0x1f0>)
 80100ca:	f001 ffef 	bl	80120ac <iprintf>
      pbuf_free(p);
 80100ce:	4640      	mov	r0, r8
}
 80100d0:	b005      	add	sp, #20
 80100d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 80100d6:	f7fb b9f9 	b.w	800b4cc <pbuf_free>
  if (pcb != NULL) {
 80100da:	f1bb 0f00 	cmp.w	fp, #0
 80100de:	d1c6      	bne.n	801006e <udp_input+0xde>
  if (for_us) {
 80100e0:	687a      	ldr	r2, [r7, #4]
 80100e2:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80100e6:	429a      	cmp	r2, r3
 80100e8:	d1f1      	bne.n	80100ce <udp_input+0x13e>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80100ea:	2108      	movs	r1, #8
 80100ec:	4640      	mov	r0, r8
 80100ee:	f7fb f98b 	bl	800b408 <pbuf_remove_header>
 80100f2:	2800      	cmp	r0, #0
 80100f4:	d1e4      	bne.n	80100c0 <udp_input+0x130>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80100f6:	f1ba 0f00 	cmp.w	sl, #0
 80100fa:	d1e8      	bne.n	80100ce <udp_input+0x13e>
 80100fc:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8010100:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010104:	2be0      	cmp	r3, #224	@ 0xe0
 8010106:	d0e2      	beq.n	80100ce <udp_input+0x13e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8010108:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 801010c:	4640      	mov	r0, r8
 801010e:	3108      	adds	r1, #8
 8010110:	b209      	sxth	r1, r1
 8010112:	f7fb f9a7 	bl	800b464 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8010116:	2103      	movs	r1, #3
 8010118:	4640      	mov	r0, r8
 801011a:	f000 ff8d 	bl	8011038 <icmp_dest_unreach>
 801011e:	e7d6      	b.n	80100ce <udp_input+0x13e>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8010120:	4b15      	ldr	r3, [pc, #84]	@ (8010178 <udp_input+0x1e8>)
 8010122:	2288      	movs	r2, #136	@ 0x88
 8010124:	4917      	ldr	r1, [pc, #92]	@ (8010184 <udp_input+0x1f4>)
 8010126:	4816      	ldr	r0, [pc, #88]	@ (8010180 <udp_input+0x1f0>)
 8010128:	f001 ffc0 	bl	80120ac <iprintf>
 801012c:	e76a      	b.n	8010004 <udp_input+0x74>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801012e:	4b12      	ldr	r3, [pc, #72]	@ (8010178 <udp_input+0x1e8>)
 8010130:	22cf      	movs	r2, #207	@ 0xcf
 8010132:	4915      	ldr	r1, [pc, #84]	@ (8010188 <udp_input+0x1f8>)
 8010134:	4812      	ldr	r0, [pc, #72]	@ (8010180 <udp_input+0x1f0>)
 8010136:	f001 ffb9 	bl	80120ac <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801013a:	2f00      	cmp	r7, #0
 801013c:	f47f af36 	bne.w	800ffac <udp_input+0x1c>
 8010140:	4b0d      	ldr	r3, [pc, #52]	@ (8010178 <udp_input+0x1e8>)
 8010142:	22d0      	movs	r2, #208	@ 0xd0
 8010144:	4911      	ldr	r1, [pc, #68]	@ (801018c <udp_input+0x1fc>)
 8010146:	480e      	ldr	r0, [pc, #56]	@ (8010180 <udp_input+0x1f0>)
 8010148:	f001 ffb0 	bl	80120ac <iprintf>
 801014c:	e72e      	b.n	800ffac <udp_input+0x1c>
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801014e:	687a      	ldr	r2, [r7, #4]
 8010150:	f8db 1000 	ldr.w	r1, [fp]
 8010154:	4291      	cmp	r1, r2
 8010156:	f43f af78 	beq.w	801004a <udp_input+0xba>
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801015a:	429a      	cmp	r2, r3
 801015c:	bf08      	it	eq
 801015e:	46a3      	moveq	fp, r4
 8010160:	e773      	b.n	801004a <udp_input+0xba>
      if ((pcb->remote_port == src) &&
 8010162:	8aa3      	ldrh	r3, [r4, #20]
        if (uncon_pcb == NULL) {
 8010164:	46a3      	mov	fp, r4
      if ((pcb->remote_port == src) &&
 8010166:	9a03      	ldr	r2, [sp, #12]
 8010168:	4293      	cmp	r3, r2
 801016a:	f47f af40 	bne.w	800ffee <udp_input+0x5e>
 801016e:	e770      	b.n	8010052 <udp_input+0xc2>
 8010170:	2400b9a8 	.word	0x2400b9a8
 8010174:	24004ea0 	.word	0x24004ea0
 8010178:	08015310 	.word	0x08015310
 801017c:	0801539c 	.word	0x0801539c
 8010180:	08012fac 	.word	0x08012fac
 8010184:	08015374 	.word	0x08015374
 8010188:	08015340 	.word	0x08015340
 801018c:	08015358 	.word	0x08015358
 8010190:	24004e90 	.word	0x24004e90

08010194 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8010194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010196:	460f      	mov	r7, r1
 8010198:	4605      	mov	r5, r0
 801019a:	4616      	mov	r6, r2
  u8_t rebind;
#if LWIP_IPV6 && LWIP_IPV6_SCOPES
  ip_addr_t zoned_ipaddr;
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  LWIP_ASSERT_CORE_LOCKED();
 801019c:	f7f7 fdf8 	bl	8007d90 <sys_check_core_locking>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80101a0:	2f00      	cmp	r7, #0
 80101a2:	d043      	beq.n	801022c <udp_bind+0x98>
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80101a4:	2d00      	cmp	r5, #0
 80101a6:	d05c      	beq.n	8010262 <udp_bind+0xce>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80101a8:	f8df c0e0 	ldr.w	ip, [pc, #224]	@ 801028c <udp_bind+0xf8>
 80101ac:	f8dc 0000 	ldr.w	r0, [ip]
 80101b0:	b1e8      	cbz	r0, 80101ee <udp_bind+0x5a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80101b2:	4285      	cmp	r5, r0
 80101b4:	d03c      	beq.n	8010230 <udp_bind+0x9c>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80101b6:	4604      	mov	r4, r0
 80101b8:	e001      	b.n	80101be <udp_bind+0x2a>
    if (pcb == ipcb) {
 80101ba:	42a5      	cmp	r5, r4
 80101bc:	d038      	beq.n	8010230 <udp_bind+0x9c>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80101be:	68e4      	ldr	r4, [r4, #12]
 80101c0:	2c00      	cmp	r4, #0
 80101c2:	d1fa      	bne.n	80101ba <udp_bind+0x26>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80101c4:	b1ae      	cbz	r6, 80101f2 <udp_bind+0x5e>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80101c6:	6839      	ldr	r1, [r7, #0]
 80101c8:	4603      	mov	r3, r0
 80101ca:	e001      	b.n	80101d0 <udp_bind+0x3c>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80101cc:	68db      	ldr	r3, [r3, #12]
 80101ce:	b303      	cbz	r3, 8010212 <udp_bind+0x7e>
      if (pcb != ipcb) {
 80101d0:	429d      	cmp	r5, r3
 80101d2:	d0fb      	beq.n	80101cc <udp_bind+0x38>
          if ((ipcb->local_port == port) &&
 80101d4:	8a5a      	ldrh	r2, [r3, #18]
 80101d6:	42b2      	cmp	r2, r6
 80101d8:	d1f8      	bne.n	80101cc <udp_bind+0x38>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80101da:	681a      	ldr	r2, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 80101dc:	2a00      	cmp	r2, #0
 80101de:	bf18      	it	ne
 80101e0:	428a      	cmpne	r2, r1
 80101e2:	d001      	beq.n	80101e8 <udp_bind+0x54>
 80101e4:	2900      	cmp	r1, #0
 80101e6:	d1f1      	bne.n	80101cc <udp_bind+0x38>
      return ERR_USE;
 80101e8:	f06f 0007 	mvn.w	r0, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 80101ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (port == 0) {
 80101ee:	b9ae      	cbnz	r6, 801021c <udp_bind+0x88>
  rebind = 0;
 80101f0:	4604      	mov	r4, r0
 80101f2:	f8df e09c 	ldr.w	lr, [pc, #156]	@ 8010290 <udp_bind+0xfc>
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80101f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80101fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80101fe:	f8be 6000 	ldrh.w	r6, [lr]
 8010202:	429e      	cmp	r6, r3
 8010204:	d028      	beq.n	8010258 <udp_bind+0xc4>
 8010206:	3601      	adds	r6, #1
 8010208:	b2b6      	uxth	r6, r6
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801020a:	b9e0      	cbnz	r0, 8010246 <udp_bind+0xb2>
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801020c:	6839      	ldr	r1, [r7, #0]
 801020e:	f8ae 6000 	strh.w	r6, [lr]
 8010212:	6029      	str	r1, [r5, #0]
  pcb->local_port = port;
 8010214:	826e      	strh	r6, [r5, #18]
  if (rebind == 0) {
 8010216:	b124      	cbz	r4, 8010222 <udp_bind+0x8e>
  return ERR_OK;
 8010218:	2000      	movs	r0, #0
}
 801021a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801021c:	683b      	ldr	r3, [r7, #0]
  pcb->local_port = port;
 801021e:	826e      	strh	r6, [r5, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8010220:	602b      	str	r3, [r5, #0]
    pcb->next = udp_pcbs;
 8010222:	60e8      	str	r0, [r5, #12]
  return ERR_OK;
 8010224:	2000      	movs	r0, #0
    udp_pcbs = pcb;
 8010226:	f8cc 5000 	str.w	r5, [ip]
 801022a:	e7f6      	b.n	801021a <udp_bind+0x86>
    ipaddr = IP4_ADDR_ANY;
 801022c:	4f13      	ldr	r7, [pc, #76]	@ (801027c <udp_bind+0xe8>)
 801022e:	e7b9      	b.n	80101a4 <udp_bind+0x10>
      rebind = 1;
 8010230:	2401      	movs	r4, #1
 8010232:	e7c7      	b.n	80101c4 <udp_bind+0x30>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8010234:	3901      	subs	r1, #1
 8010236:	b289      	uxth	r1, r1
 8010238:	b1e9      	cbz	r1, 8010276 <udp_bind+0xe2>
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801023a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801023e:	429e      	cmp	r6, r3
 8010240:	d1e1      	bne.n	8010206 <udp_bind+0x72>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8010242:	f44f 4640 	mov.w	r6, #49152	@ 0xc000
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8010246:	4603      	mov	r3, r0
 8010248:	e002      	b.n	8010250 <udp_bind+0xbc>
 801024a:	68db      	ldr	r3, [r3, #12]
 801024c:	2b00      	cmp	r3, #0
 801024e:	d0dd      	beq.n	801020c <udp_bind+0x78>
    if (pcb->local_port == udp_port) {
 8010250:	8a5a      	ldrh	r2, [r3, #18]
 8010252:	42b2      	cmp	r2, r6
 8010254:	d1f9      	bne.n	801024a <udp_bind+0xb6>
 8010256:	e7ed      	b.n	8010234 <udp_bind+0xa0>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8010258:	f44f 4640 	mov.w	r6, #49152	@ 0xc000
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801025c:	2800      	cmp	r0, #0
 801025e:	d1f2      	bne.n	8010246 <udp_bind+0xb2>
 8010260:	e7d4      	b.n	801020c <udp_bind+0x78>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8010262:	4b07      	ldr	r3, [pc, #28]	@ (8010280 <udp_bind+0xec>)
 8010264:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8010268:	4906      	ldr	r1, [pc, #24]	@ (8010284 <udp_bind+0xf0>)
 801026a:	4807      	ldr	r0, [pc, #28]	@ (8010288 <udp_bind+0xf4>)
 801026c:	f001 ff1e 	bl	80120ac <iprintf>
 8010270:	f06f 000f 	mvn.w	r0, #15
}
 8010274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010276:	f8ae 6000 	strh.w	r6, [lr]
    if (port == 0) {
 801027a:	e7b5      	b.n	80101e8 <udp_bind+0x54>
 801027c:	08015884 	.word	0x08015884
 8010280:	08015310 	.word	0x08015310
 8010284:	080153b8 	.word	0x080153b8
 8010288:	08012fac 	.word	0x08012fac
 801028c:	2400b9a8 	.word	0x2400b9a8
 8010290:	24000032 	.word	0x24000032

08010294 <udp_sendto_if_src>:
{
 8010294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010298:	4604      	mov	r4, r0
 801029a:	b085      	sub	sp, #20
 801029c:	460d      	mov	r5, r1
 801029e:	4690      	mov	r8, r2
 80102a0:	4699      	mov	r9, r3
 80102a2:	e9dd ba0e 	ldrd	fp, sl, [sp, #56]	@ 0x38
  LWIP_ASSERT_CORE_LOCKED();
 80102a6:	f7f7 fd73 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80102aa:	2c00      	cmp	r4, #0
 80102ac:	f000 8082 	beq.w	80103b4 <udp_sendto_if_src+0x120>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80102b0:	2d00      	cmp	r5, #0
 80102b2:	d077      	beq.n	80103a4 <udp_sendto_if_src+0x110>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80102b4:	f1b8 0f00 	cmp.w	r8, #0
 80102b8:	d06c      	beq.n	8010394 <udp_sendto_if_src+0x100>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80102ba:	f1ba 0f00 	cmp.w	sl, #0
 80102be:	d05f      	beq.n	8010380 <udp_sendto_if_src+0xec>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80102c0:	f1bb 0f00 	cmp.w	fp, #0
 80102c4:	d07e      	beq.n	80103c4 <udp_sendto_if_src+0x130>
  if (pcb->local_port == 0) {
 80102c6:	8a62      	ldrh	r2, [r4, #18]
 80102c8:	2a00      	cmp	r2, #0
 80102ca:	d034      	beq.n	8010336 <udp_sendto_if_src+0xa2>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 80102cc:	892a      	ldrh	r2, [r5, #8]
 80102ce:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 80102d2:	429a      	cmp	r2, r3
 80102d4:	d851      	bhi.n	801037a <udp_sendto_if_src+0xe6>
  if (pbuf_add_header(p, UDP_HLEN)) {
 80102d6:	2108      	movs	r1, #8
 80102d8:	4628      	mov	r0, r5
 80102da:	f7fb f865 	bl	800b3a8 <pbuf_add_header>
 80102de:	2800      	cmp	r0, #0
 80102e0:	d134      	bne.n	801034c <udp_sendto_if_src+0xb8>
 80102e2:	462e      	mov	r6, r5
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80102e4:	8973      	ldrh	r3, [r6, #10]
 80102e6:	2b07      	cmp	r3, #7
 80102e8:	d93f      	bls.n	801036a <udp_sendto_if_src+0xd6>
  udphdr = (struct udp_hdr *)q->payload;
 80102ea:	6877      	ldr	r7, [r6, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 80102ec:	8a60      	ldrh	r0, [r4, #18]
 80102ee:	f7fa fa19 	bl	800a724 <lwip_htons>
 80102f2:	8038      	strh	r0, [r7, #0]
  udphdr->dest = lwip_htons(dst_port);
 80102f4:	4648      	mov	r0, r9
 80102f6:	f7fa fa15 	bl	800a724 <lwip_htons>
  udphdr->chksum = 0x0000;
 80102fa:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 80102fc:	8078      	strh	r0, [r7, #2]
  udphdr->chksum = 0x0000;
 80102fe:	71bb      	strb	r3, [r7, #6]
 8010300:	71fb      	strb	r3, [r7, #7]
    udphdr->len = lwip_htons(q->tot_len);
 8010302:	8930      	ldrh	r0, [r6, #8]
 8010304:	f7fa fa0e 	bl	800a724 <lwip_htons>
 8010308:	80b8      	strh	r0, [r7, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801030a:	f8cd b008 	str.w	fp, [sp, #8]
 801030e:	2011      	movs	r0, #17
 8010310:	7aa3      	ldrb	r3, [r4, #10]
 8010312:	4642      	mov	r2, r8
 8010314:	4651      	mov	r1, sl
 8010316:	9300      	str	r3, [sp, #0]
 8010318:	7ae3      	ldrb	r3, [r4, #11]
 801031a:	9001      	str	r0, [sp, #4]
 801031c:	4630      	mov	r0, r6
 801031e:	f000 ffa9 	bl	8011274 <ip4_output_if_src>
  if (q != p) {
 8010322:	42ae      	cmp	r6, r5
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8010324:	4607      	mov	r7, r0
  if (q != p) {
 8010326:	d002      	beq.n	801032e <udp_sendto_if_src+0x9a>
    pbuf_free(q);
 8010328:	4630      	mov	r0, r6
 801032a:	f7fb f8cf 	bl	800b4cc <pbuf_free>
}
 801032e:	4638      	mov	r0, r7
 8010330:	b005      	add	sp, #20
 8010332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8010336:	4621      	mov	r1, r4
 8010338:	4620      	mov	r0, r4
 801033a:	f7ff ff2b 	bl	8010194 <udp_bind>
    if (err != ERR_OK) {
 801033e:	4607      	mov	r7, r0
 8010340:	2800      	cmp	r0, #0
 8010342:	d0c3      	beq.n	80102cc <udp_sendto_if_src+0x38>
}
 8010344:	4638      	mov	r0, r7
 8010346:	b005      	add	sp, #20
 8010348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801034c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010350:	2108      	movs	r1, #8
 8010352:	2022      	movs	r0, #34	@ 0x22
 8010354:	f7fb f92a 	bl	800b5ac <pbuf_alloc>
    if (q == NULL) {
 8010358:	4606      	mov	r6, r0
 801035a:	b170      	cbz	r0, 801037a <udp_sendto_if_src+0xe6>
    if (p->tot_len != 0) {
 801035c:	892b      	ldrh	r3, [r5, #8]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d0c0      	beq.n	80102e4 <udp_sendto_if_src+0x50>
      pbuf_chain(q, p);
 8010362:	4629      	mov	r1, r5
 8010364:	f7fb fa8c 	bl	800b880 <pbuf_chain>
 8010368:	e7bc      	b.n	80102e4 <udp_sendto_if_src+0x50>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801036a:	4b1a      	ldr	r3, [pc, #104]	@ (80103d4 <udp_sendto_if_src+0x140>)
 801036c:	f240 320d 	movw	r2, #781	@ 0x30d
 8010370:	4919      	ldr	r1, [pc, #100]	@ (80103d8 <udp_sendto_if_src+0x144>)
 8010372:	481a      	ldr	r0, [pc, #104]	@ (80103dc <udp_sendto_if_src+0x148>)
 8010374:	f001 fe9a 	bl	80120ac <iprintf>
 8010378:	e7b7      	b.n	80102ea <udp_sendto_if_src+0x56>
    return ERR_MEM;
 801037a:	f04f 37ff 	mov.w	r7, #4294967295
 801037e:	e7d6      	b.n	801032e <udp_sendto_if_src+0x9a>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8010380:	4b14      	ldr	r3, [pc, #80]	@ (80103d4 <udp_sendto_if_src+0x140>)
 8010382:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 8010386:	4916      	ldr	r1, [pc, #88]	@ (80103e0 <udp_sendto_if_src+0x14c>)
 8010388:	4814      	ldr	r0, [pc, #80]	@ (80103dc <udp_sendto_if_src+0x148>)
 801038a:	f001 fe8f 	bl	80120ac <iprintf>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801038e:	f06f 070f 	mvn.w	r7, #15
 8010392:	e7cc      	b.n	801032e <udp_sendto_if_src+0x9a>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8010394:	4b0f      	ldr	r3, [pc, #60]	@ (80103d4 <udp_sendto_if_src+0x140>)
 8010396:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801039a:	4912      	ldr	r1, [pc, #72]	@ (80103e4 <udp_sendto_if_src+0x150>)
 801039c:	480f      	ldr	r0, [pc, #60]	@ (80103dc <udp_sendto_if_src+0x148>)
 801039e:	f001 fe85 	bl	80120ac <iprintf>
 80103a2:	e7f4      	b.n	801038e <udp_sendto_if_src+0xfa>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80103a4:	4b0b      	ldr	r3, [pc, #44]	@ (80103d4 <udp_sendto_if_src+0x140>)
 80103a6:	f240 22d2 	movw	r2, #722	@ 0x2d2
 80103aa:	490f      	ldr	r1, [pc, #60]	@ (80103e8 <udp_sendto_if_src+0x154>)
 80103ac:	480b      	ldr	r0, [pc, #44]	@ (80103dc <udp_sendto_if_src+0x148>)
 80103ae:	f001 fe7d 	bl	80120ac <iprintf>
 80103b2:	e7ec      	b.n	801038e <udp_sendto_if_src+0xfa>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80103b4:	4b07      	ldr	r3, [pc, #28]	@ (80103d4 <udp_sendto_if_src+0x140>)
 80103b6:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80103ba:	490c      	ldr	r1, [pc, #48]	@ (80103ec <udp_sendto_if_src+0x158>)
 80103bc:	4807      	ldr	r0, [pc, #28]	@ (80103dc <udp_sendto_if_src+0x148>)
 80103be:	f001 fe75 	bl	80120ac <iprintf>
 80103c2:	e7e4      	b.n	801038e <udp_sendto_if_src+0xfa>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80103c4:	4b03      	ldr	r3, [pc, #12]	@ (80103d4 <udp_sendto_if_src+0x140>)
 80103c6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 80103ca:	4909      	ldr	r1, [pc, #36]	@ (80103f0 <udp_sendto_if_src+0x15c>)
 80103cc:	4803      	ldr	r0, [pc, #12]	@ (80103dc <udp_sendto_if_src+0x148>)
 80103ce:	f001 fe6d 	bl	80120ac <iprintf>
 80103d2:	e7dc      	b.n	801038e <udp_sendto_if_src+0xfa>
 80103d4:	08015310 	.word	0x08015310
 80103d8:	0801547c 	.word	0x0801547c
 80103dc:	08012fac 	.word	0x08012fac
 80103e0:	08015434 	.word	0x08015434
 80103e4:	08015410 	.word	0x08015410
 80103e8:	080153f0 	.word	0x080153f0
 80103ec:	080153d0 	.word	0x080153d0
 80103f0:	08015458 	.word	0x08015458

080103f4 <udp_sendto_if>:
{
 80103f4:	b570      	push	{r4, r5, r6, lr}
 80103f6:	b082      	sub	sp, #8
 80103f8:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80103fa:	b390      	cbz	r0, 8010462 <udp_sendto_if+0x6e>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80103fc:	b349      	cbz	r1, 8010452 <udp_sendto_if+0x5e>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80103fe:	b302      	cbz	r2, 8010442 <udp_sendto_if+0x4e>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8010400:	b1ac      	cbz	r4, 801042e <udp_sendto_if+0x3a>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010402:	6805      	ldr	r5, [r0, #0]
 8010404:	b935      	cbnz	r5, 8010414 <udp_sendto_if+0x20>
      src_ip = netif_ip_addr4(netif);
 8010406:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8010408:	e9cd 4500 	strd	r4, r5, [sp]
 801040c:	f7ff ff42 	bl	8010294 <udp_sendto_if_src>
}
 8010410:	b002      	add	sp, #8
 8010412:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8010414:	f005 0cf0 	and.w	ip, r5, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010418:	f1bc 0fe0 	cmp.w	ip, #224	@ 0xe0
 801041c:	d0f3      	beq.n	8010406 <udp_sendto_if+0x12>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801041e:	6866      	ldr	r6, [r4, #4]
 8010420:	42b5      	cmp	r5, r6
 8010422:	d101      	bne.n	8010428 <udp_sendto_if+0x34>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010424:	4605      	mov	r5, r0
 8010426:	e7ef      	b.n	8010408 <udp_sendto_if+0x14>
        return ERR_RTE;
 8010428:	f06f 0003 	mvn.w	r0, #3
 801042c:	e7f0      	b.n	8010410 <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801042e:	4b11      	ldr	r3, [pc, #68]	@ (8010474 <udp_sendto_if+0x80>)
 8010430:	f240 2283 	movw	r2, #643	@ 0x283
 8010434:	4910      	ldr	r1, [pc, #64]	@ (8010478 <udp_sendto_if+0x84>)
 8010436:	4811      	ldr	r0, [pc, #68]	@ (801047c <udp_sendto_if+0x88>)
 8010438:	f001 fe38 	bl	80120ac <iprintf>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801043c:	f06f 000f 	mvn.w	r0, #15
 8010440:	e7e6      	b.n	8010410 <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8010442:	4b0c      	ldr	r3, [pc, #48]	@ (8010474 <udp_sendto_if+0x80>)
 8010444:	f240 2282 	movw	r2, #642	@ 0x282
 8010448:	490d      	ldr	r1, [pc, #52]	@ (8010480 <udp_sendto_if+0x8c>)
 801044a:	480c      	ldr	r0, [pc, #48]	@ (801047c <udp_sendto_if+0x88>)
 801044c:	f001 fe2e 	bl	80120ac <iprintf>
 8010450:	e7f4      	b.n	801043c <udp_sendto_if+0x48>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8010452:	4b08      	ldr	r3, [pc, #32]	@ (8010474 <udp_sendto_if+0x80>)
 8010454:	f240 2281 	movw	r2, #641	@ 0x281
 8010458:	490a      	ldr	r1, [pc, #40]	@ (8010484 <udp_sendto_if+0x90>)
 801045a:	4808      	ldr	r0, [pc, #32]	@ (801047c <udp_sendto_if+0x88>)
 801045c:	f001 fe26 	bl	80120ac <iprintf>
 8010460:	e7ec      	b.n	801043c <udp_sendto_if+0x48>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8010462:	4b04      	ldr	r3, [pc, #16]	@ (8010474 <udp_sendto_if+0x80>)
 8010464:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010468:	4907      	ldr	r1, [pc, #28]	@ (8010488 <udp_sendto_if+0x94>)
 801046a:	4804      	ldr	r0, [pc, #16]	@ (801047c <udp_sendto_if+0x88>)
 801046c:	f001 fe1e 	bl	80120ac <iprintf>
 8010470:	e7e4      	b.n	801043c <udp_sendto_if+0x48>
 8010472:	bf00      	nop
 8010474:	08015310 	.word	0x08015310
 8010478:	08015504 	.word	0x08015504
 801047c:	08012fac 	.word	0x08012fac
 8010480:	080154e4 	.word	0x080154e4
 8010484:	080154c8 	.word	0x080154c8
 8010488:	080154ac 	.word	0x080154ac

0801048c <udp_sendto>:
{
 801048c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010490:	b082      	sub	sp, #8
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8010492:	b378      	cbz	r0, 80104f4 <udp_sendto+0x68>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8010494:	460e      	mov	r6, r1
 8010496:	b329      	cbz	r1, 80104e4 <udp_sendto+0x58>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8010498:	4615      	mov	r5, r2
 801049a:	b1ca      	cbz	r2, 80104d0 <udp_sendto+0x44>
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801049c:	4604      	mov	r4, r0
 801049e:	7a00      	ldrb	r0, [r0, #8]
 80104a0:	4698      	mov	r8, r3
 80104a2:	b168      	cbz	r0, 80104c0 <udp_sendto+0x34>
    netif = netif_get_by_index(pcb->netif_idx);
 80104a4:	f7fa ff08 	bl	800b2b8 <netif_get_by_index>
 80104a8:	4607      	mov	r7, r0
  if (netif == NULL) {
 80104aa:	b177      	cbz	r7, 80104ca <udp_sendto+0x3e>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80104ac:	4643      	mov	r3, r8
 80104ae:	462a      	mov	r2, r5
 80104b0:	4631      	mov	r1, r6
 80104b2:	4620      	mov	r0, r4
 80104b4:	9700      	str	r7, [sp, #0]
 80104b6:	f7ff ff9d 	bl	80103f4 <udp_sendto_if>
}
 80104ba:	b002      	add	sp, #8
 80104bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 80104c0:	4610      	mov	r0, r2
 80104c2:	f000 fdc1 	bl	8011048 <ip4_route>
 80104c6:	4607      	mov	r7, r0
 80104c8:	e7ef      	b.n	80104aa <udp_sendto+0x1e>
    return ERR_RTE;
 80104ca:	f06f 0003 	mvn.w	r0, #3
 80104ce:	e7f4      	b.n	80104ba <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80104d0:	4b0c      	ldr	r3, [pc, #48]	@ (8010504 <udp_sendto+0x78>)
 80104d2:	f240 221a 	movw	r2, #538	@ 0x21a
 80104d6:	490c      	ldr	r1, [pc, #48]	@ (8010508 <udp_sendto+0x7c>)
 80104d8:	480c      	ldr	r0, [pc, #48]	@ (801050c <udp_sendto+0x80>)
 80104da:	f001 fde7 	bl	80120ac <iprintf>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 80104de:	f06f 000f 	mvn.w	r0, #15
 80104e2:	e7ea      	b.n	80104ba <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 80104e4:	4b07      	ldr	r3, [pc, #28]	@ (8010504 <udp_sendto+0x78>)
 80104e6:	f240 2219 	movw	r2, #537	@ 0x219
 80104ea:	4909      	ldr	r1, [pc, #36]	@ (8010510 <udp_sendto+0x84>)
 80104ec:	4807      	ldr	r0, [pc, #28]	@ (801050c <udp_sendto+0x80>)
 80104ee:	f001 fddd 	bl	80120ac <iprintf>
 80104f2:	e7f4      	b.n	80104de <udp_sendto+0x52>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 80104f4:	4b03      	ldr	r3, [pc, #12]	@ (8010504 <udp_sendto+0x78>)
 80104f6:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80104fa:	4906      	ldr	r1, [pc, #24]	@ (8010514 <udp_sendto+0x88>)
 80104fc:	4803      	ldr	r0, [pc, #12]	@ (801050c <udp_sendto+0x80>)
 80104fe:	f001 fdd5 	bl	80120ac <iprintf>
 8010502:	e7ec      	b.n	80104de <udp_sendto+0x52>
 8010504:	08015310 	.word	0x08015310
 8010508:	08015558 	.word	0x08015558
 801050c:	08012fac 	.word	0x08012fac
 8010510:	0801553c 	.word	0x0801553c
 8010514:	08015524 	.word	0x08015524

08010518 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8010518:	b570      	push	{r4, r5, r6, lr}
 801051a:	4604      	mov	r4, r0
 801051c:	460e      	mov	r6, r1
 801051e:	4615      	mov	r5, r2
  LWIP_ASSERT_CORE_LOCKED();
 8010520:	f7f7 fc36 	bl	8007d90 <sys_check_core_locking>

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8010524:	b114      	cbz	r4, 801052c <udp_recv+0x14>

  /* remember recv() callback and user data */
  pcb->recv = recv;
  pcb->recv_arg = recv_arg;
 8010526:	e9c4 6506 	strd	r6, r5, [r4, #24]
}
 801052a:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801052c:	4b04      	ldr	r3, [pc, #16]	@ (8010540 <udp_recv+0x28>)
 801052e:	f240 428a 	movw	r2, #1162	@ 0x48a
 8010532:	4904      	ldr	r1, [pc, #16]	@ (8010544 <udp_recv+0x2c>)
 8010534:	4804      	ldr	r0, [pc, #16]	@ (8010548 <udp_recv+0x30>)
}
 8010536:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801053a:	f001 bdb7 	b.w	80120ac <iprintf>
 801053e:	bf00      	nop
 8010540:	08015310 	.word	0x08015310
 8010544:	08015574 	.word	0x08015574
 8010548:	08012fac 	.word	0x08012fac

0801054c <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801054c:	b510      	push	{r4, lr}
 801054e:	4604      	mov	r4, r0
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();
 8010550:	f7f7 fc1e 	bl	8007d90 <sys_check_core_locking>

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8010554:	b1cc      	cbz	r4, 801058a <udp_remove+0x3e>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8010556:	4a11      	ldr	r2, [pc, #68]	@ (801059c <udp_remove+0x50>)
 8010558:	6813      	ldr	r3, [r2, #0]
 801055a:	42a3      	cmp	r3, r4
 801055c:	d00d      	beq.n	801057a <udp_remove+0x2e>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801055e:	b133      	cbz	r3, 801056e <udp_remove+0x22>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8010560:	461a      	mov	r2, r3
 8010562:	68db      	ldr	r3, [r3, #12]
 8010564:	b11b      	cbz	r3, 801056e <udp_remove+0x22>
 8010566:	42a3      	cmp	r3, r4
 8010568:	d1fa      	bne.n	8010560 <udp_remove+0x14>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801056a:	68e3      	ldr	r3, [r4, #12]
 801056c:	60d3      	str	r3, [r2, #12]
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801056e:	4621      	mov	r1, r4
 8010570:	2000      	movs	r0, #0
}
 8010572:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_UDP_PCB, pcb);
 8010576:	f7fa bc9d 	b.w	800aeb4 <memp_free>
    udp_pcbs = udp_pcbs->next;
 801057a:	68e3      	ldr	r3, [r4, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801057c:	4621      	mov	r1, r4
 801057e:	2000      	movs	r0, #0
    udp_pcbs = udp_pcbs->next;
 8010580:	6013      	str	r3, [r2, #0]
}
 8010582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_UDP_PCB, pcb);
 8010586:	f7fa bc95 	b.w	800aeb4 <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801058a:	4b05      	ldr	r3, [pc, #20]	@ (80105a0 <udp_remove+0x54>)
 801058c:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8010590:	4904      	ldr	r1, [pc, #16]	@ (80105a4 <udp_remove+0x58>)
 8010592:	4805      	ldr	r0, [pc, #20]	@ (80105a8 <udp_remove+0x5c>)
}
 8010594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8010598:	f001 bd88 	b.w	80120ac <iprintf>
 801059c:	2400b9a8 	.word	0x2400b9a8
 80105a0:	08015310 	.word	0x08015310
 80105a4:	0801558c 	.word	0x0801558c
 80105a8:	08012fac 	.word	0x08012fac

080105ac <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80105ac:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();
 80105ae:	f7f7 fbef 	bl	8007d90 <sys_check_core_locking>

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80105b2:	2000      	movs	r0, #0
 80105b4:	f7fa fc38 	bl	800ae28 <memp_malloc>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80105b8:	4604      	mov	r4, r0
 80105ba:	b128      	cbz	r0, 80105c8 <udp_new+0x1c>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80105bc:	2220      	movs	r2, #32
 80105be:	2100      	movs	r1, #0
 80105c0:	f001 fdd9 	bl	8012176 <memset>
    pcb->ttl = UDP_TTL;
 80105c4:	23ff      	movs	r3, #255	@ 0xff
 80105c6:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 80105c8:	4620      	mov	r0, r4
 80105ca:	bd10      	pop	{r4, pc}

080105cc <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80105cc:	b110      	cbz	r0, 80105d4 <udp_netif_ip_addr_changed+0x8>
 80105ce:	6802      	ldr	r2, [r0, #0]
 80105d0:	b101      	cbz	r1, 80105d4 <udp_netif_ip_addr_changed+0x8>
 80105d2:	b902      	cbnz	r2, 80105d6 <udp_netif_ip_addr_changed+0xa>
 80105d4:	4770      	bx	lr
 80105d6:	680b      	ldr	r3, [r1, #0]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d0fb      	beq.n	80105d4 <udp_netif_ip_addr_changed+0x8>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80105dc:	4b08      	ldr	r3, [pc, #32]	@ (8010600 <udp_netif_ip_addr_changed+0x34>)
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d0f7      	beq.n	80105d4 <udp_netif_ip_addr_changed+0x8>
{
 80105e4:	b410      	push	{r4}
 80105e6:	e000      	b.n	80105ea <udp_netif_ip_addr_changed+0x1e>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80105e8:	6802      	ldr	r2, [r0, #0]
 80105ea:	681c      	ldr	r4, [r3, #0]
 80105ec:	4294      	cmp	r4, r2
 80105ee:	d101      	bne.n	80105f4 <udp_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80105f0:	680a      	ldr	r2, [r1, #0]
 80105f2:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80105f4:	68db      	ldr	r3, [r3, #12]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d1f6      	bne.n	80105e8 <udp_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 80105fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105fe:	4770      	bx	lr
 8010600:	2400b9a8 	.word	0x2400b9a8

08010604 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8010604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010608:	2300      	movs	r3, #0
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801060a:	f04f 0e0a 	mov.w	lr, #10
{
 801060e:	b085      	sub	sp, #20
 8010610:	4e50      	ldr	r6, [pc, #320]	@ (8010754 <etharp_find_entry+0x150>)
 8010612:	4605      	mov	r5, r0
 8010614:	4608      	mov	r0, r1
 8010616:	4617      	mov	r7, r2
 8010618:	4631      	mov	r1, r6
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801061a:	4699      	mov	r9, r3
  s16_t empty = ARP_TABLE_SIZE;
 801061c:	4674      	mov	r4, lr
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801061e:	46f0      	mov	r8, lr
 8010620:	46f3      	mov	fp, lr
 8010622:	9001      	str	r0, [sp, #4]
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8010624:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010628:	e004      	b.n	8010634 <etharp_find_entry+0x30>
 801062a:	4664      	mov	r4, ip
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801062c:	3301      	adds	r3, #1
 801062e:	3118      	adds	r1, #24
 8010630:	2b0a      	cmp	r3, #10
 8010632:	d019      	beq.n	8010668 <etharp_find_entry+0x64>
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8010634:	2c0a      	cmp	r4, #10
 8010636:	fa0f fc83 	sxth.w	ip, r3
    u8_t state = arp_table[i].state;
 801063a:	f891 a014 	ldrb.w	sl, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801063e:	d139      	bne.n	80106b4 <etharp_find_entry+0xb0>
 8010640:	f1ba 0f00 	cmp.w	sl, #0
 8010644:	d0f1      	beq.n	801062a <etharp_find_entry+0x26>
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8010646:	b11d      	cbz	r5, 8010650 <etharp_find_entry+0x4c>
 8010648:	6828      	ldr	r0, [r5, #0]
 801064a:	684a      	ldr	r2, [r1, #4]
 801064c:	4290      	cmp	r0, r2
 801064e:	d03d      	beq.n	80106cc <etharp_find_entry+0xc8>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8010650:	f1ba 0f01 	cmp.w	sl, #1
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
          if (arp_table[i].ctime >= age_queue) {
 8010654:	8a48      	ldrh	r0, [r1, #18]
      if (state == ETHARP_STATE_PENDING) {
 8010656:	d031      	beq.n	80106bc <etharp_find_entry+0xb8>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8010658:	4548      	cmp	r0, r9
 801065a:	d3e7      	bcc.n	801062c <etharp_find_entry+0x28>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801065c:	3301      	adds	r3, #1
          if (arp_table[i].ctime >= age_stable) {
 801065e:	4681      	mov	r9, r0
 8010660:	46e0      	mov	r8, ip
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010662:	3118      	adds	r1, #24
 8010664:	2b0a      	cmp	r3, #10
 8010666:	d1e5      	bne.n	8010634 <etharp_find_entry+0x30>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8010668:	9801      	ldr	r0, [sp, #4]
 801066a:	2801      	cmp	r0, #1
 801066c:	d16e      	bne.n	801074c <etharp_find_entry+0x148>
 801066e:	2c0a      	cmp	r4, #10
 8010670:	d032      	beq.n	80106d8 <etharp_find_entry+0xd4>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8010672:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8010676:	46a1      	mov	r9, r4
 8010678:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 801067c:	7d1b      	ldrb	r3, [r3, #20]
 801067e:	b133      	cbz	r3, 801068e <etharp_find_entry+0x8a>
 8010680:	4b35      	ldr	r3, [pc, #212]	@ (8010758 <etharp_find_entry+0x154>)
 8010682:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8010686:	4935      	ldr	r1, [pc, #212]	@ (801075c <etharp_find_entry+0x158>)
 8010688:	4835      	ldr	r0, [pc, #212]	@ (8010760 <etharp_find_entry+0x15c>)
 801068a:	f001 fd0f 	bl	80120ac <iprintf>
    etharp_free_entry(i);
 801068e:	46a0      	mov	r8, r4
 8010690:	0064      	lsls	r4, r4, #1
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8010692:	b12d      	cbz	r5, 80106a0 <etharp_find_entry+0x9c>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8010694:	eb04 0309 	add.w	r3, r4, r9
 8010698:	682a      	ldr	r2, [r5, #0]
 801069a:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 801069e:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 80106a0:	444c      	add	r4, r9
 80106a2:	2300      	movs	r3, #0
 80106a4:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
 80106a8:	8273      	strh	r3, [r6, #18]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80106aa:	60b7      	str	r7, [r6, #8]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 80106ac:	4640      	mov	r0, r8
 80106ae:	b005      	add	sp, #20
 80106b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (state != ETHARP_STATE_EMPTY) {
 80106b4:	f1ba 0f00 	cmp.w	sl, #0
 80106b8:	d0b8      	beq.n	801062c <etharp_find_entry+0x28>
 80106ba:	e7c4      	b.n	8010646 <etharp_find_entry+0x42>
        if (arp_table[i].q != NULL) {
 80106bc:	680a      	ldr	r2, [r1, #0]
 80106be:	b392      	cbz	r2, 8010726 <etharp_find_entry+0x122>
          if (arp_table[i].ctime >= age_queue) {
 80106c0:	9a02      	ldr	r2, [sp, #8]
 80106c2:	4290      	cmp	r0, r2
 80106c4:	d3b2      	bcc.n	801062c <etharp_find_entry+0x28>
 80106c6:	46e6      	mov	lr, ip
 80106c8:	9002      	str	r0, [sp, #8]
 80106ca:	e7af      	b.n	801062c <etharp_find_entry+0x28>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80106cc:	b117      	cbz	r7, 80106d4 <etharp_find_entry+0xd0>
 80106ce:	6888      	ldr	r0, [r1, #8]
 80106d0:	42b8      	cmp	r0, r7
 80106d2:	d1bd      	bne.n	8010650 <etharp_find_entry+0x4c>
 80106d4:	46e0      	mov	r8, ip
 80106d6:	e7e9      	b.n	80106ac <etharp_find_entry+0xa8>
    if (old_stable < ARP_TABLE_SIZE) {
 80106d8:	f1b8 0f0a 	cmp.w	r8, #10
 80106dc:	d02a      	beq.n	8010734 <etharp_find_entry+0x130>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80106de:	eb08 0348 	add.w	r3, r8, r8, lsl #1
 80106e2:	46c1      	mov	r9, r8
 80106e4:	ea4f 0448 	mov.w	r4, r8, lsl #1
 80106e8:	f856 3033 	ldr.w	r3, [r6, r3, lsl #3]
 80106ec:	b1a3      	cbz	r3, 8010718 <etharp_find_entry+0x114>
 80106ee:	4b1a      	ldr	r3, [pc, #104]	@ (8010758 <etharp_find_entry+0x154>)
 80106f0:	f240 126d 	movw	r2, #365	@ 0x16d
 80106f4:	491b      	ldr	r1, [pc, #108]	@ (8010764 <etharp_find_entry+0x160>)
 80106f6:	481a      	ldr	r0, [pc, #104]	@ (8010760 <etharp_find_entry+0x15c>)
 80106f8:	f001 fcd8 	bl	80120ac <iprintf>
  if (arp_table[i].q != NULL) {
 80106fc:	eb09 0a49 	add.w	sl, r9, r9, lsl #1
 8010700:	ea4f 0449 	mov.w	r4, r9, lsl #1
 8010704:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8010708:	f856 000a 	ldr.w	r0, [r6, sl]
 801070c:	b120      	cbz	r0, 8010718 <etharp_find_entry+0x114>
    free_etharp_q(arp_table[i].q);
 801070e:	f7fa fedd 	bl	800b4cc <pbuf_free>
    arp_table[i].q = NULL;
 8010712:	2300      	movs	r3, #0
 8010714:	f846 300a 	str.w	r3, [r6, sl]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8010718:	eb04 0309 	add.w	r3, r4, r9
 801071c:	2200      	movs	r2, #0
 801071e:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 8010722:	751a      	strb	r2, [r3, #20]
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8010724:	e7b5      	b.n	8010692 <etharp_find_entry+0x8e>
          if (arp_table[i].ctime >= age_pending) {
 8010726:	9a03      	ldr	r2, [sp, #12]
 8010728:	4290      	cmp	r0, r2
 801072a:	f4ff af7f 	bcc.w	801062c <etharp_find_entry+0x28>
 801072e:	46e3      	mov	fp, ip
 8010730:	9003      	str	r0, [sp, #12]
 8010732:	e77b      	b.n	801062c <etharp_find_entry+0x28>
    } else if (old_pending < ARP_TABLE_SIZE) {
 8010734:	f1bb 0f0a 	cmp.w	fp, #10
 8010738:	d105      	bne.n	8010746 <etharp_find_entry+0x142>
    } else if (old_queue < ARP_TABLE_SIZE) {
 801073a:	f1be 0f0a 	cmp.w	lr, #10
 801073e:	d005      	beq.n	801074c <etharp_find_entry+0x148>
    etharp_free_entry(i);
 8010740:	46f0      	mov	r8, lr
 8010742:	46f1      	mov	r9, lr
 8010744:	e7da      	b.n	80106fc <etharp_find_entry+0xf8>
 8010746:	46d8      	mov	r8, fp
 8010748:	46d9      	mov	r9, fp
 801074a:	e7d7      	b.n	80106fc <etharp_find_entry+0xf8>
    return (s16_t)ERR_MEM;
 801074c:	f04f 38ff 	mov.w	r8, #4294967295
 8010750:	e7ac      	b.n	80106ac <etharp_find_entry+0xa8>
 8010752:	bf00      	nop
 8010754:	2400b9b0 	.word	0x2400b9b0
 8010758:	080155a4 	.word	0x080155a4
 801075c:	080155f4 	.word	0x080155f4
 8010760:	08012fac 	.word	0x08012fac
 8010764:	080155dc 	.word	0x080155dc

08010768 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8010768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801076c:	b082      	sub	sp, #8
 801076e:	4688      	mov	r8, r1
 8010770:	4691      	mov	r9, r2
 8010772:	461f      	mov	r7, r3
 8010774:	f8dd a02c 	ldr.w	sl, [sp, #44]	@ 0x2c
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010778:	4606      	mov	r6, r0
{
 801077a:	f8bd 4034 	ldrh.w	r4, [sp, #52]	@ 0x34
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801077e:	2800      	cmp	r0, #0
 8010780:	d04a      	beq.n	8010818 <etharp_raw+0xb0>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8010782:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010786:	211c      	movs	r1, #28
 8010788:	200e      	movs	r0, #14
 801078a:	f7fa ff0f 	bl	800b5ac <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801078e:	4605      	mov	r5, r0
 8010790:	2800      	cmp	r0, #0
 8010792:	d049      	beq.n	8010828 <etharp_raw+0xc0>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8010794:	8943      	ldrh	r3, [r0, #10]
 8010796:	2b1b      	cmp	r3, #27
 8010798:	d936      	bls.n	8010808 <etharp_raw+0xa0>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801079a:	4620      	mov	r0, r4
  hdr = (struct etharp_hdr *)p->payload;
 801079c:	686c      	ldr	r4, [r5, #4]
  hdr->opcode = lwip_htons(opcode);
 801079e:	f7f9 ffc1 	bl	800a724 <lwip_htons>
 80107a2:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80107a4:	f896 302c 	ldrb.w	r3, [r6, #44]	@ 0x2c
 80107a8:	2b06      	cmp	r3, #6
 80107aa:	d006      	beq.n	80107ba <etharp_raw+0x52>
 80107ac:	4b20      	ldr	r3, [pc, #128]	@ (8010830 <etharp_raw+0xc8>)
 80107ae:	f240 4269 	movw	r2, #1129	@ 0x469
 80107b2:	4920      	ldr	r1, [pc, #128]	@ (8010834 <etharp_raw+0xcc>)
 80107b4:	4820      	ldr	r0, [pc, #128]	@ (8010838 <etharp_raw+0xd0>)
 80107b6:	f001 fc79 	bl	80120ac <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80107ba:	6839      	ldr	r1, [r7, #0]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80107bc:	4630      	mov	r0, r6
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80107be:	4e1f      	ldr	r6, [pc, #124]	@ (801083c <etharp_raw+0xd4>)
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80107c0:	464b      	mov	r3, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80107c2:	60a1      	str	r1, [r4, #8]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80107c4:	4642      	mov	r2, r8
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80107c6:	88b9      	ldrh	r1, [r7, #4]
 80107c8:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80107ca:	f8da 1000 	ldr.w	r1, [sl]
 80107ce:	f8c4 1012 	str.w	r1, [r4, #18]
 80107d2:	f8ba 1004 	ldrh.w	r1, [sl, #4]
 80107d6:	82e1      	strh	r1, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80107d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80107da:	6809      	ldr	r1, [r1, #0]
 80107dc:	f8c4 100e 	str.w	r1, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80107e0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80107e2:	6809      	ldr	r1, [r1, #0]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80107e4:	6026      	str	r6, [r4, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80107e6:	61a1      	str	r1, [r4, #24]
  hdr->hwlen = ETH_HWADDR_LEN;
 80107e8:	f240 4106 	movw	r1, #1030	@ 0x406
 80107ec:	80a1      	strh	r1, [r4, #4]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80107ee:	f640 0106 	movw	r1, #2054	@ 0x806
 80107f2:	9100      	str	r1, [sp, #0]
 80107f4:	4629      	mov	r1, r5
 80107f6:	f001 fa95 	bl	8011d24 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80107fa:	4628      	mov	r0, r5
 80107fc:	f7fa fe66 	bl	800b4cc <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 8010800:	2000      	movs	r0, #0
}
 8010802:	b002      	add	sp, #8
 8010804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8010808:	4b09      	ldr	r3, [pc, #36]	@ (8010830 <etharp_raw+0xc8>)
 801080a:	f240 4262 	movw	r2, #1122	@ 0x462
 801080e:	490c      	ldr	r1, [pc, #48]	@ (8010840 <etharp_raw+0xd8>)
 8010810:	4809      	ldr	r0, [pc, #36]	@ (8010838 <etharp_raw+0xd0>)
 8010812:	f001 fc4b 	bl	80120ac <iprintf>
 8010816:	e7c0      	b.n	801079a <etharp_raw+0x32>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010818:	4b05      	ldr	r3, [pc, #20]	@ (8010830 <etharp_raw+0xc8>)
 801081a:	f240 4257 	movw	r2, #1111	@ 0x457
 801081e:	4909      	ldr	r1, [pc, #36]	@ (8010844 <etharp_raw+0xdc>)
 8010820:	4805      	ldr	r0, [pc, #20]	@ (8010838 <etharp_raw+0xd0>)
 8010822:	f001 fc43 	bl	80120ac <iprintf>
 8010826:	e7ac      	b.n	8010782 <etharp_raw+0x1a>
    return ERR_MEM;
 8010828:	f04f 30ff 	mov.w	r0, #4294967295
 801082c:	e7e9      	b.n	8010802 <etharp_raw+0x9a>
 801082e:	bf00      	nop
 8010830:	080155a4 	.word	0x080155a4
 8010834:	08015654 	.word	0x08015654
 8010838:	08012fac 	.word	0x08012fac
 801083c:	00080100 	.word	0x00080100
 8010840:	08015620 	.word	0x08015620
 8010844:	080137cc 	.word	0x080137cc

08010848 <etharp_output_to_arp_index>:
{
 8010848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801084c:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010924 <etharp_output_to_arp_index+0xdc>
 8010850:	eb02 0642 	add.w	r6, r2, r2, lsl #1
{
 8010854:	b084      	sub	sp, #16
 8010856:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8010858:	eb08 06c6 	add.w	r6, r8, r6, lsl #3
{
 801085c:	4605      	mov	r5, r0
 801085e:	460f      	mov	r7, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8010860:	ea4f 0942 	mov.w	r9, r2, lsl #1
 8010864:	7d33      	ldrb	r3, [r6, #20]
 8010866:	2b01      	cmp	r3, #1
 8010868:	d936      	bls.n	80108d8 <etharp_output_to_arp_index+0x90>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801086a:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 801086e:	2b02      	cmp	r3, #2
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010870:	f105 0a26 	add.w	sl, r5, #38	@ 0x26
 8010874:	ea4f 00c0 	mov.w	r0, r0, lsl #3
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8010878:	f100 060c 	add.w	r6, r0, #12
 801087c:	4446      	add	r6, r8
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801087e:	d00b      	beq.n	8010898 <etharp_output_to_arp_index+0x50>
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8010880:	f44f 6400 	mov.w	r4, #2048	@ 0x800
 8010884:	4633      	mov	r3, r6
 8010886:	4652      	mov	r2, sl
 8010888:	4639      	mov	r1, r7
 801088a:	4628      	mov	r0, r5
 801088c:	9400      	str	r4, [sp, #0]
 801088e:	f001 fa49 	bl	8011d24 <ethernet_output>
}
 8010892:	b004      	add	sp, #16
 8010894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8010898:	44a1      	add	r9, r4
 801089a:	eb08 09c9 	add.w	r9, r8, r9, lsl #3
 801089e:	f8b9 3012 	ldrh.w	r3, [r9, #18]
 80108a2:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 80108a6:	d820      	bhi.n	80108ea <etharp_output_to_arp_index+0xa2>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80108a8:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80108ac:	d3e8      	bcc.n	8010880 <etharp_output_to_arp_index+0x38>
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80108ae:	2301      	movs	r3, #1
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80108b0:	3004      	adds	r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80108b2:	4632      	mov	r2, r6
 80108b4:	4651      	mov	r1, sl
 80108b6:	9303      	str	r3, [sp, #12]
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80108b8:	4440      	add	r0, r8
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80108ba:	4b15      	ldr	r3, [pc, #84]	@ (8010910 <etharp_output_to_arp_index+0xc8>)
 80108bc:	9002      	str	r0, [sp, #8]
 80108be:	4628      	mov	r0, r5
 80108c0:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80108c2:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80108c4:	9300      	str	r3, [sp, #0]
 80108c6:	4653      	mov	r3, sl
 80108c8:	f7ff ff4e 	bl	8010768 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80108cc:	2800      	cmp	r0, #0
 80108ce:	d1d7      	bne.n	8010880 <etharp_output_to_arp_index+0x38>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80108d0:	2303      	movs	r3, #3
 80108d2:	f889 3014 	strb.w	r3, [r9, #20]
 80108d6:	e7d3      	b.n	8010880 <etharp_output_to_arp_index+0x38>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80108d8:	4b0e      	ldr	r3, [pc, #56]	@ (8010914 <etharp_output_to_arp_index+0xcc>)
 80108da:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80108de:	490e      	ldr	r1, [pc, #56]	@ (8010918 <etharp_output_to_arp_index+0xd0>)
 80108e0:	480e      	ldr	r0, [pc, #56]	@ (801091c <etharp_output_to_arp_index+0xd4>)
 80108e2:	f001 fbe3 	bl	80120ac <iprintf>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80108e6:	7d33      	ldrb	r3, [r6, #20]
 80108e8:	e7bf      	b.n	801086a <etharp_output_to_arp_index+0x22>
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80108ea:	2301      	movs	r3, #1
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80108ec:	3004      	adds	r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80108ee:	4a0c      	ldr	r2, [pc, #48]	@ (8010920 <etharp_output_to_arp_index+0xd8>)
 80108f0:	4651      	mov	r1, sl
 80108f2:	9303      	str	r3, [sp, #12]
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80108f4:	4440      	add	r0, r8
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80108f6:	4b06      	ldr	r3, [pc, #24]	@ (8010910 <etharp_output_to_arp_index+0xc8>)
 80108f8:	9002      	str	r0, [sp, #8]
 80108fa:	4628      	mov	r0, r5
 80108fc:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80108fe:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010900:	9300      	str	r3, [sp, #0]
 8010902:	4653      	mov	r3, sl
 8010904:	f7ff ff30 	bl	8010768 <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8010908:	2800      	cmp	r0, #0
 801090a:	d1b9      	bne.n	8010880 <etharp_output_to_arp_index+0x38>
 801090c:	e7e0      	b.n	80108d0 <etharp_output_to_arp_index+0x88>
 801090e:	bf00      	nop
 8010910:	08015a78 	.word	0x08015a78
 8010914:	080155a4 	.word	0x080155a4
 8010918:	08015698 	.word	0x08015698
 801091c:	08012fac 	.word	0x08012fac
 8010920:	08015a80 	.word	0x08015a80
 8010924:	2400b9b0 	.word	0x2400b9b0

08010928 <etharp_tmr>:
{
 8010928:	b570      	push	{r4, r5, r6, lr}
 801092a:	4c1d      	ldr	r4, [pc, #116]	@ (80109a0 <etharp_tmr+0x78>)
 801092c:	b084      	sub	sp, #16
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801092e:	2600      	movs	r6, #0
 8010930:	f104 05f0 	add.w	r5, r4, #240	@ 0xf0
 8010934:	e00a      	b.n	801094c <etharp_tmr+0x24>
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010936:	2a01      	cmp	r2, #1
 8010938:	d01f      	beq.n	801097a <etharp_tmr+0x52>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801093a:	2a03      	cmp	r2, #3
 801093c:	d02d      	beq.n	801099a <etharp_tmr+0x72>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801093e:	2a04      	cmp	r2, #4
 8010940:	d101      	bne.n	8010946 <etharp_tmr+0x1e>
        arp_table[i].state = ETHARP_STATE_STABLE;
 8010942:	2302      	movs	r3, #2
 8010944:	7423      	strb	r3, [r4, #16]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010946:	3418      	adds	r4, #24
 8010948:	42ac      	cmp	r4, r5
 801094a:	d014      	beq.n	8010976 <etharp_tmr+0x4e>
    u8_t state = arp_table[i].state;
 801094c:	7c22      	ldrb	r2, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 801094e:	2a00      	cmp	r2, #0
 8010950:	d0f9      	beq.n	8010946 <etharp_tmr+0x1e>
      arp_table[i].ctime++;
 8010952:	89e3      	ldrh	r3, [r4, #14]
 8010954:	3301      	adds	r3, #1
 8010956:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010958:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
      arp_table[i].ctime++;
 801095c:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801095e:	d3ea      	bcc.n	8010936 <etharp_tmr+0xe>
  if (arp_table[i].q != NULL) {
 8010960:	f854 0c04 	ldr.w	r0, [r4, #-4]
 8010964:	b118      	cbz	r0, 801096e <etharp_tmr+0x46>
    free_etharp_q(arp_table[i].q);
 8010966:	f7fa fdb1 	bl	800b4cc <pbuf_free>
    arp_table[i].q = NULL;
 801096a:	f844 6c04 	str.w	r6, [r4, #-4]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801096e:	7426      	strb	r6, [r4, #16]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010970:	3418      	adds	r4, #24
 8010972:	42ac      	cmp	r4, r5
 8010974:	d1ea      	bne.n	801094c <etharp_tmr+0x24>
}
 8010976:	b004      	add	sp, #16
 8010978:	bd70      	pop	{r4, r5, r6, pc}
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801097a:	2b04      	cmp	r3, #4
 801097c:	d8f0      	bhi.n	8010960 <etharp_tmr+0x38>
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801097e:	9203      	str	r2, [sp, #12]
 8010980:	4a08      	ldr	r2, [pc, #32]	@ (80109a4 <etharp_tmr+0x7c>)
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8010982:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010984:	9201      	str	r2, [sp, #4]
 8010986:	f100 0326 	add.w	r3, r0, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801098a:	1d02      	adds	r2, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801098c:	9402      	str	r4, [sp, #8]
 801098e:	9200      	str	r2, [sp, #0]
 8010990:	4619      	mov	r1, r3
 8010992:	4a05      	ldr	r2, [pc, #20]	@ (80109a8 <etharp_tmr+0x80>)
 8010994:	f7ff fee8 	bl	8010768 <etharp_raw>
 8010998:	e7d5      	b.n	8010946 <etharp_tmr+0x1e>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801099a:	2304      	movs	r3, #4
 801099c:	7423      	strb	r3, [r4, #16]
 801099e:	e7d2      	b.n	8010946 <etharp_tmr+0x1e>
 80109a0:	2400b9b4 	.word	0x2400b9b4
 80109a4:	08015a78 	.word	0x08015a78
 80109a8:	08015a80 	.word	0x08015a80

080109ac <etharp_cleanup_netif>:
{
 80109ac:	b570      	push	{r4, r5, r6, lr}
 80109ae:	4c0b      	ldr	r4, [pc, #44]	@ (80109dc <etharp_cleanup_netif+0x30>)
 80109b0:	4606      	mov	r6, r0
 80109b2:	f104 05f0 	add.w	r5, r4, #240	@ 0xf0
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80109b6:	7d23      	ldrb	r3, [r4, #20]
 80109b8:	b113      	cbz	r3, 80109c0 <etharp_cleanup_netif+0x14>
 80109ba:	68a3      	ldr	r3, [r4, #8]
 80109bc:	42b3      	cmp	r3, r6
 80109be:	d003      	beq.n	80109c8 <etharp_cleanup_netif+0x1c>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80109c0:	3418      	adds	r4, #24
 80109c2:	42ac      	cmp	r4, r5
 80109c4:	d1f7      	bne.n	80109b6 <etharp_cleanup_netif+0xa>
}
 80109c6:	bd70      	pop	{r4, r5, r6, pc}
  if (arp_table[i].q != NULL) {
 80109c8:	6820      	ldr	r0, [r4, #0]
 80109ca:	b118      	cbz	r0, 80109d4 <etharp_cleanup_netif+0x28>
    free_etharp_q(arp_table[i].q);
 80109cc:	f7fa fd7e 	bl	800b4cc <pbuf_free>
    arp_table[i].q = NULL;
 80109d0:	2300      	movs	r3, #0
 80109d2:	6023      	str	r3, [r4, #0]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80109d4:	2300      	movs	r3, #0
 80109d6:	7523      	strb	r3, [r4, #20]
}
 80109d8:	e7f2      	b.n	80109c0 <etharp_cleanup_netif+0x14>
 80109da:	bf00      	nop
 80109dc:	2400b9b0 	.word	0x2400b9b0

080109e0 <etharp_input>:
{
 80109e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109e4:	460d      	mov	r5, r1
 80109e6:	b087      	sub	sp, #28
 80109e8:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 80109ea:	f7f7 f9d1 	bl	8007d90 <sys_check_core_locking>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80109ee:	2d00      	cmp	r5, #0
 80109f0:	d07a      	beq.n	8010ae8 <etharp_input+0x108>
  hdr = (struct etharp_hdr *)p->payload;
 80109f2:	6866      	ldr	r6, [r4, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80109f4:	8833      	ldrh	r3, [r6, #0]
 80109f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80109fa:	d102      	bne.n	8010a02 <etharp_input+0x22>
 80109fc:	7933      	ldrb	r3, [r6, #4]
 80109fe:	2b06      	cmp	r3, #6
 8010a00:	d005      	beq.n	8010a0e <etharp_input+0x2e>
  pbuf_free(p);
 8010a02:	4620      	mov	r0, r4
}
 8010a04:	b007      	add	sp, #28
 8010a06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 8010a0a:	f7fa bd5f 	b.w	800b4cc <pbuf_free>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010a0e:	7973      	ldrb	r3, [r6, #5]
 8010a10:	2b04      	cmp	r3, #4
 8010a12:	d1f6      	bne.n	8010a02 <etharp_input+0x22>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010a14:	8873      	ldrh	r3, [r6, #2]
 8010a16:	2b08      	cmp	r3, #8
 8010a18:	d1f3      	bne.n	8010a02 <etharp_input+0x22>
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8010a1a:	f8d6 a00e 	ldr.w	sl, [r6, #14]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010a1e:	f106 0808 	add.w	r8, r6, #8
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010a22:	686f      	ldr	r7, [r5, #4]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8010a24:	69b3      	ldr	r3, [r6, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8010a26:	f8cd a014 	str.w	sl, [sp, #20]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010a2a:	2f00      	cmp	r7, #0
 8010a2c:	d166      	bne.n	8010afc <etharp_input+0x11c>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010a2e:	f04f 0b02 	mov.w	fp, #2
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010a32:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8010a36:	2b06      	cmp	r3, #6
 8010a38:	d165      	bne.n	8010b06 <etharp_input+0x126>
  if (ip4_addr_isany(ipaddr) ||
 8010a3a:	f1ba 0f00 	cmp.w	sl, #0
 8010a3e:	d03d      	beq.n	8010abc <etharp_input+0xdc>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010a40:	4629      	mov	r1, r5
 8010a42:	4650      	mov	r0, sl
 8010a44:	f000 fcac 	bl	80113a0 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 8010a48:	4681      	mov	r9, r0
 8010a4a:	bbb8      	cbnz	r0, 8010abc <etharp_input+0xdc>
      ip4_addr_ismulticast(ipaddr)) {
 8010a4c:	f00a 0af0 	and.w	sl, sl, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010a50:	f1ba 0fe0 	cmp.w	sl, #224	@ 0xe0
 8010a54:	d032      	beq.n	8010abc <etharp_input+0xdc>
  i = etharp_find_entry(ipaddr, flags, netif);
 8010a56:	4659      	mov	r1, fp
 8010a58:	462a      	mov	r2, r5
 8010a5a:	a805      	add	r0, sp, #20
 8010a5c:	f7ff fdd2 	bl	8010604 <etharp_find_entry>
  if (i < 0) {
 8010a60:	1e03      	subs	r3, r0, #0
 8010a62:	db2b      	blt.n	8010abc <etharp_input+0xdc>
    arp_table[i].state = ETHARP_STATE_STABLE;
 8010a64:	492d      	ldr	r1, [pc, #180]	@ (8010b1c <etharp_input+0x13c>)
 8010a66:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8010a6a:	2002      	movs	r0, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8010a6c:	f04f 0e18 	mov.w	lr, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 8010a70:	eb01 0cc2 	add.w	ip, r1, r2, lsl #3
 8010a74:	00d2      	lsls	r2, r2, #3
 8010a76:	f88c 0014 	strb.w	r0, [ip, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8010a7a:	200c      	movs	r0, #12
  arp_table[i].netif = netif;
 8010a7c:	f8cc 5008 	str.w	r5, [ip, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8010a80:	fb13 030e 	smlabb	r3, r3, lr, r0
 8010a84:	68b0      	ldr	r0, [r6, #8]
 8010a86:	50c8      	str	r0, [r1, r3]
 8010a88:	440b      	add	r3, r1
 8010a8a:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8010a8e:	8098      	strh	r0, [r3, #4]
  if (arp_table[i].q != NULL) {
 8010a90:	f851 a002 	ldr.w	sl, [r1, r2]
  arp_table[i].ctime = 0;
 8010a94:	f8ac 9012 	strh.w	r9, [ip, #18]
  if (arp_table[i].q != NULL) {
 8010a98:	f1ba 0f00 	cmp.w	sl, #0
 8010a9c:	d00e      	beq.n	8010abc <etharp_input+0xdc>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8010a9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    arp_table[i].q = NULL;
 8010aa2:	f841 9002 	str.w	r9, [r1, r2]
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8010aa6:	4628      	mov	r0, r5
 8010aa8:	f105 0226 	add.w	r2, r5, #38	@ 0x26
 8010aac:	9300      	str	r3, [sp, #0]
 8010aae:	4651      	mov	r1, sl
 8010ab0:	4643      	mov	r3, r8
 8010ab2:	f001 f937 	bl	8011d24 <ethernet_output>
    pbuf_free(p);
 8010ab6:	4650      	mov	r0, sl
 8010ab8:	f7fa fd08 	bl	800b4cc <pbuf_free>
  switch (hdr->opcode) {
 8010abc:	88f3      	ldrh	r3, [r6, #6]
      if (for_us) {
 8010abe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010ac2:	d19e      	bne.n	8010a02 <etharp_input+0x22>
 8010ac4:	2f00      	cmp	r7, #0
 8010ac6:	d09c      	beq.n	8010a02 <etharp_input+0x22>
        etharp_raw(netif,
 8010ac8:	2102      	movs	r1, #2
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8010aca:	f105 0326 	add.w	r3, r5, #38	@ 0x26
        etharp_raw(netif,
 8010ace:	4642      	mov	r2, r8
 8010ad0:	4628      	mov	r0, r5
 8010ad2:	9103      	str	r1, [sp, #12]
 8010ad4:	a905      	add	r1, sp, #20
 8010ad6:	f8cd 8004 	str.w	r8, [sp, #4]
 8010ada:	9102      	str	r1, [sp, #8]
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8010adc:	1d29      	adds	r1, r5, #4
        etharp_raw(netif,
 8010ade:	9100      	str	r1, [sp, #0]
 8010ae0:	4619      	mov	r1, r3
 8010ae2:	f7ff fe41 	bl	8010768 <etharp_raw>
 8010ae6:	e78c      	b.n	8010a02 <etharp_input+0x22>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8010b20 <etharp_input+0x140>)
 8010aea:	f240 228a 	movw	r2, #650	@ 0x28a
 8010aee:	490d      	ldr	r1, [pc, #52]	@ (8010b24 <etharp_input+0x144>)
 8010af0:	480d      	ldr	r0, [pc, #52]	@ (8010b28 <etharp_input+0x148>)
}
 8010af2:	b007      	add	sp, #28
 8010af4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010af8:	f001 bad8 	b.w	80120ac <iprintf>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010afc:	429f      	cmp	r7, r3
 8010afe:	d10a      	bne.n	8010b16 <etharp_input+0x136>
 8010b00:	2701      	movs	r7, #1
 8010b02:	46bb      	mov	fp, r7
 8010b04:	e795      	b.n	8010a32 <etharp_input+0x52>
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010b06:	4b06      	ldr	r3, [pc, #24]	@ (8010b20 <etharp_input+0x140>)
 8010b08:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8010b0c:	4907      	ldr	r1, [pc, #28]	@ (8010b2c <etharp_input+0x14c>)
 8010b0e:	4806      	ldr	r0, [pc, #24]	@ (8010b28 <etharp_input+0x148>)
 8010b10:	f001 facc 	bl	80120ac <iprintf>
 8010b14:	e791      	b.n	8010a3a <etharp_input+0x5a>
 8010b16:	2700      	movs	r7, #0
 8010b18:	e789      	b.n	8010a2e <etharp_input+0x4e>
 8010b1a:	bf00      	nop
 8010b1c:	2400b9b0 	.word	0x2400b9b0
 8010b20:	080155a4 	.word	0x080155a4
 8010b24:	080137cc 	.word	0x080137cc
 8010b28:	08012fac 	.word	0x08012fac
 8010b2c:	080156e8 	.word	0x080156e8

08010b30 <etharp_query>:
{
 8010b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b34:	460e      	mov	r6, r1
 8010b36:	b085      	sub	sp, #20
 8010b38:	4605      	mov	r5, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010b3a:	4601      	mov	r1, r0
 8010b3c:	6830      	ldr	r0, [r6, #0]
{
 8010b3e:	4617      	mov	r7, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010b40:	f000 fc2e 	bl	80113a0 <ip4_addr_isbroadcast_u32>
 8010b44:	2800      	cmp	r0, #0
 8010b46:	f040 80a2 	bne.w	8010c8e <etharp_query+0x15e>
      ip4_addr_ismulticast(ipaddr) ||
 8010b4a:	6833      	ldr	r3, [r6, #0]
 8010b4c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
      ip4_addr_isany(ipaddr)) {
 8010b50:	2ae0      	cmp	r2, #224	@ 0xe0
 8010b52:	f000 809c 	beq.w	8010c8e <etharp_query+0x15e>
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	f000 8099 	beq.w	8010c8e <etharp_query+0x15e>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8010b5c:	462a      	mov	r2, r5
 8010b5e:	2101      	movs	r1, #1
 8010b60:	4630      	mov	r0, r6
 8010b62:	f7ff fd4f 	bl	8010604 <etharp_find_entry>
  if (i_err < 0) {
 8010b66:	f1b0 0800 	subs.w	r8, r0, #0
 8010b6a:	db63      	blt.n	8010c34 <etharp_query+0x104>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8010b6c:	f1b8 0f7e 	cmp.w	r8, #126	@ 0x7e
 8010b70:	dc58      	bgt.n	8010c24 <etharp_query+0xf4>
  i = (netif_addr_idx_t)i_err;
 8010b72:	fa5f f888 	uxtb.w	r8, r8
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8010b76:	4c49      	ldr	r4, [pc, #292]	@ (8010c9c <etharp_query+0x16c>)
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8010b78:	f105 0b26 	add.w	fp, r5, #38	@ 0x26
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8010b7c:	eb08 0948 	add.w	r9, r8, r8, lsl #1
 8010b80:	ea4f 0a48 	mov.w	sl, r8, lsl #1
 8010b84:	eb04 09c9 	add.w	r9, r4, r9, lsl #3
 8010b88:	f899 3014 	ldrb.w	r3, [r9, #20]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d133      	bne.n	8010bf8 <etharp_query+0xc8>
    arp_table[i].state = ETHARP_STATE_PENDING;
 8010b90:	2301      	movs	r3, #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010b92:	9602      	str	r6, [sp, #8]
    arp_table[i].netif = netif;
 8010b94:	f8c9 5008 	str.w	r5, [r9, #8]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010b98:	4659      	mov	r1, fp
 8010b9a:	9303      	str	r3, [sp, #12]
 8010b9c:	4628      	mov	r0, r5
    arp_table[i].state = ETHARP_STATE_PENDING;
 8010b9e:	f889 3014 	strb.w	r3, [r9, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010ba2:	4b3f      	ldr	r3, [pc, #252]	@ (8010ca0 <etharp_query+0x170>)
 8010ba4:	4a3f      	ldr	r2, [pc, #252]	@ (8010ca4 <etharp_query+0x174>)
 8010ba6:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010ba8:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010baa:	9300      	str	r3, [sp, #0]
 8010bac:	465b      	mov	r3, fp
 8010bae:	f7ff fddb 	bl	8010768 <etharp_raw>
    if (q == NULL) {
 8010bb2:	2f00      	cmp	r7, #0
 8010bb4:	d033      	beq.n	8010c1e <etharp_query+0xee>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8010bb6:	f899 3014 	ldrb.w	r3, [r9, #20]
 8010bba:	2b01      	cmp	r3, #1
 8010bbc:	d820      	bhi.n	8010c00 <etharp_query+0xd0>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8010bbe:	d12e      	bne.n	8010c1e <etharp_query+0xee>
{
 8010bc0:	463d      	mov	r5, r7
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8010bc2:	4e39      	ldr	r6, [pc, #228]	@ (8010ca8 <etharp_query+0x178>)
 8010bc4:	f8df b0f0 	ldr.w	fp, [pc, #240]	@ 8010cb8 <etharp_query+0x188>
 8010bc8:	f8df 90e8 	ldr.w	r9, [pc, #232]	@ 8010cb4 <etharp_query+0x184>
 8010bcc:	e005      	b.n	8010bda <etharp_query+0xaa>
      if (PBUF_NEEDS_COPY(p)) {
 8010bce:	7b2b      	ldrb	r3, [r5, #12]
 8010bd0:	065b      	lsls	r3, r3, #25
 8010bd2:	d434      	bmi.n	8010c3e <etharp_query+0x10e>
      p = p->next;
 8010bd4:	682d      	ldr	r5, [r5, #0]
    while (p) {
 8010bd6:	2d00      	cmp	r5, #0
 8010bd8:	d047      	beq.n	8010c6a <etharp_query+0x13a>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8010bda:	896a      	ldrh	r2, [r5, #10]
 8010bdc:	892b      	ldrh	r3, [r5, #8]
 8010bde:	429a      	cmp	r2, r3
 8010be0:	d1f5      	bne.n	8010bce <etharp_query+0x9e>
 8010be2:	682a      	ldr	r2, [r5, #0]
 8010be4:	4633      	mov	r3, r6
 8010be6:	2a00      	cmp	r2, #0
 8010be8:	d0f1      	beq.n	8010bce <etharp_query+0x9e>
 8010bea:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8010bee:	4659      	mov	r1, fp
 8010bf0:	4648      	mov	r0, r9
 8010bf2:	f001 fa5b 	bl	80120ac <iprintf>
 8010bf6:	e7ea      	b.n	8010bce <etharp_query+0x9e>
  if (is_new_entry || (q == NULL)) {
 8010bf8:	2f00      	cmp	r7, #0
 8010bfa:	d03a      	beq.n	8010c72 <etharp_query+0x142>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8010bfc:	2b01      	cmp	r3, #1
 8010bfe:	d0df      	beq.n	8010bc0 <etharp_query+0x90>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8010c00:	2318      	movs	r3, #24
 8010c02:	465a      	mov	r2, fp
 8010c04:	4639      	mov	r1, r7
 8010c06:	4628      	mov	r0, r5
 8010c08:	fb03 4308 	mla	r3, r3, r8, r4
 8010c0c:	f44f 6400 	mov.w	r4, #2048	@ 0x800
 8010c10:	9400      	str	r4, [sp, #0]
 8010c12:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 8010c14:	4c25      	ldr	r4, [pc, #148]	@ (8010cac <etharp_query+0x17c>)
 8010c16:	f884 8000 	strb.w	r8, [r4]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8010c1a:	f001 f883 	bl	8011d24 <ethernet_output>
}
 8010c1e:	b005      	add	sp, #20
 8010c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8010c24:	4b20      	ldr	r3, [pc, #128]	@ (8010ca8 <etharp_query+0x178>)
 8010c26:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8010c2a:	4921      	ldr	r1, [pc, #132]	@ (8010cb0 <etharp_query+0x180>)
 8010c2c:	4821      	ldr	r0, [pc, #132]	@ (8010cb4 <etharp_query+0x184>)
 8010c2e:	f001 fa3d 	bl	80120ac <iprintf>
 8010c32:	e79e      	b.n	8010b72 <etharp_query+0x42>
    return (err_t)i_err;
 8010c34:	fa4f f088 	sxtb.w	r0, r8
}
 8010c38:	b005      	add	sp, #20
 8010c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8010c3e:	463a      	mov	r2, r7
 8010c40:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8010c44:	200e      	movs	r0, #14
 8010c46:	f7fa ff4d 	bl	800bae4 <pbuf_clone>
 8010c4a:	4607      	mov	r7, r0
    if (p != NULL) {
 8010c4c:	b317      	cbz	r7, 8010c94 <etharp_query+0x164>
      if (arp_table[i].q != NULL) {
 8010c4e:	eb0a 0308 	add.w	r3, sl, r8
 8010c52:	f854 0033 	ldr.w	r0, [r4, r3, lsl #3]
 8010c56:	b108      	cbz	r0, 8010c5c <etharp_query+0x12c>
        pbuf_free(arp_table[i].q);
 8010c58:	f7fa fc38 	bl	800b4cc <pbuf_free>
      arp_table[i].q = p;
 8010c5c:	44d0      	add	r8, sl
      result = ERR_OK;
 8010c5e:	2000      	movs	r0, #0
      arp_table[i].q = p;
 8010c60:	f844 7038 	str.w	r7, [r4, r8, lsl #3]
}
 8010c64:	b005      	add	sp, #20
 8010c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pbuf_ref(p);
 8010c6a:	4638      	mov	r0, r7
 8010c6c:	f7fa fda6 	bl	800b7bc <pbuf_ref>
 8010c70:	e7ec      	b.n	8010c4c <etharp_query+0x11c>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010c72:	1d2a      	adds	r2, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010c74:	2301      	movs	r3, #1
 8010c76:	4c0a      	ldr	r4, [pc, #40]	@ (8010ca0 <etharp_query+0x170>)
 8010c78:	4659      	mov	r1, fp
 8010c7a:	4628      	mov	r0, r5
 8010c7c:	e9cd 6302 	strd	r6, r3, [sp, #8]
 8010c80:	e9cd 2400 	strd	r2, r4, [sp]
 8010c84:	465b      	mov	r3, fp
 8010c86:	4a07      	ldr	r2, [pc, #28]	@ (8010ca4 <etharp_query+0x174>)
 8010c88:	f7ff fd6e 	bl	8010768 <etharp_raw>
    if (q == NULL) {
 8010c8c:	e7c7      	b.n	8010c1e <etharp_query+0xee>
    return ERR_ARG;
 8010c8e:	f06f 000f 	mvn.w	r0, #15
 8010c92:	e7c4      	b.n	8010c1e <etharp_query+0xee>
  err_t result = ERR_MEM;
 8010c94:	f04f 30ff 	mov.w	r0, #4294967295
 8010c98:	e7c1      	b.n	8010c1e <etharp_query+0xee>
 8010c9a:	bf00      	nop
 8010c9c:	2400b9b0 	.word	0x2400b9b0
 8010ca0:	08015a78 	.word	0x08015a78
 8010ca4:	08015a80 	.word	0x08015a80
 8010ca8:	080155a4 	.word	0x080155a4
 8010cac:	2400b9ac 	.word	0x2400b9ac
 8010cb0:	0801570c 	.word	0x0801570c
 8010cb4:	08012fac 	.word	0x08012fac
 8010cb8:	0801571c 	.word	0x0801571c

08010cbc <etharp_output>:
{
 8010cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010cbe:	4604      	mov	r4, r0
 8010cc0:	b085      	sub	sp, #20
 8010cc2:	460e      	mov	r6, r1
 8010cc4:	4615      	mov	r5, r2
  LWIP_ASSERT_CORE_LOCKED();
 8010cc6:	f7f7 f863 	bl	8007d90 <sys_check_core_locking>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010cca:	2c00      	cmp	r4, #0
 8010ccc:	f000 8081 	beq.w	8010dd2 <etharp_output+0x116>
  LWIP_ASSERT("q != NULL", q != NULL);
 8010cd0:	2e00      	cmp	r6, #0
 8010cd2:	d06d      	beq.n	8010db0 <etharp_output+0xf4>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8010cd4:	2d00      	cmp	r5, #0
 8010cd6:	d074      	beq.n	8010dc2 <etharp_output+0x106>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8010cd8:	4621      	mov	r1, r4
 8010cda:	6828      	ldr	r0, [r5, #0]
 8010cdc:	f000 fb60 	bl	80113a0 <ip4_addr_isbroadcast_u32>
 8010ce0:	2800      	cmp	r0, #0
 8010ce2:	d163      	bne.n	8010dac <etharp_output+0xf0>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8010ce4:	682b      	ldr	r3, [r5, #0]
 8010ce6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8010cea:	2ae0      	cmp	r2, #224	@ 0xe0
 8010cec:	d039      	beq.n	8010d62 <etharp_output+0xa6>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010cee:	6862      	ldr	r2, [r4, #4]
 8010cf0:	68a1      	ldr	r1, [r4, #8]
 8010cf2:	405a      	eors	r2, r3
 8010cf4:	420a      	tst	r2, r1
 8010cf6:	d009      	beq.n	8010d0c <etharp_output+0x50>
        !ip4_addr_islinklocal(ipaddr)) {
 8010cf8:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010cfa:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8010cfe:	4293      	cmp	r3, r2
 8010d00:	d004      	beq.n	8010d0c <etharp_output+0x50>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8010d02:	68e3      	ldr	r3, [r4, #12]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d076      	beq.n	8010df6 <etharp_output+0x13a>
            dst_addr = netif_ip4_gw(netif);
 8010d08:	f104 050c 	add.w	r5, r4, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010d0c:	4f3b      	ldr	r7, [pc, #236]	@ (8010dfc <etharp_output+0x140>)
 8010d0e:	4b3c      	ldr	r3, [pc, #240]	@ (8010e00 <etharp_output+0x144>)
 8010d10:	783a      	ldrb	r2, [r7, #0]
 8010d12:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8010d16:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8010d1a:	7d19      	ldrb	r1, [r3, #20]
 8010d1c:	2901      	cmp	r1, #1
 8010d1e:	d902      	bls.n	8010d26 <etharp_output+0x6a>
 8010d20:	6899      	ldr	r1, [r3, #8]
 8010d22:	42a1      	cmp	r1, r4
 8010d24:	d060      	beq.n	8010de8 <etharp_output+0x12c>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8010d26:	4b36      	ldr	r3, [pc, #216]	@ (8010e00 <etharp_output+0x144>)
{
 8010d28:	f04f 0c00 	mov.w	ip, #0
 8010d2c:	e005      	b.n	8010d3a <etharp_output+0x7e>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8010d2e:	f10c 0c01 	add.w	ip, ip, #1
 8010d32:	3318      	adds	r3, #24
 8010d34:	f1bc 0f0a 	cmp.w	ip, #10
 8010d38:	d030      	beq.n	8010d9c <etharp_output+0xe0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8010d3a:	7d18      	ldrb	r0, [r3, #20]
 8010d3c:	2801      	cmp	r0, #1
 8010d3e:	d9f6      	bls.n	8010d2e <etharp_output+0x72>
 8010d40:	689a      	ldr	r2, [r3, #8]
 8010d42:	42a2      	cmp	r2, r4
 8010d44:	d1f3      	bne.n	8010d2e <etharp_output+0x72>
          (arp_table[i].netif == netif) &&
 8010d46:	685a      	ldr	r2, [r3, #4]
 8010d48:	6829      	ldr	r1, [r5, #0]
 8010d4a:	4291      	cmp	r1, r2
 8010d4c:	d1ef      	bne.n	8010d2e <etharp_output+0x72>
 8010d4e:	fa5f f28c 	uxtb.w	r2, ip
        return etharp_output_to_arp_index(netif, q, i);
 8010d52:	4631      	mov	r1, r6
 8010d54:	4620      	mov	r0, r4
        ETHARP_SET_ADDRHINT(netif, i);
 8010d56:	703a      	strb	r2, [r7, #0]
}
 8010d58:	b005      	add	sp, #20
 8010d5a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        return etharp_output_to_arp_index(netif, q, i);
 8010d5e:	f7ff bd73 	b.w	8010848 <etharp_output_to_arp_index>
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8010d62:	786b      	ldrb	r3, [r5, #1]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8010d64:	2201      	movs	r2, #1
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8010d66:	215e      	movs	r1, #94	@ 0x5e
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8010d68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8010d6c:	f8ad 2008 	strh.w	r2, [sp, #8]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8010d70:	78ea      	ldrb	r2, [r5, #3]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8010d72:	f88d 300b 	strb.w	r3, [sp, #11]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8010d76:	78ab      	ldrb	r3, [r5, #2]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8010d78:	f88d 100a 	strb.w	r1, [sp, #10]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8010d7c:	f88d 300c 	strb.w	r3, [sp, #12]
    dest = &mcastaddr;
 8010d80:	ab02      	add	r3, sp, #8
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8010d82:	f88d 200d 	strb.w	r2, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8010d86:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 8010d8a:	f104 0226 	add.w	r2, r4, #38	@ 0x26
 8010d8e:	4631      	mov	r1, r6
 8010d90:	4620      	mov	r0, r4
 8010d92:	9500      	str	r5, [sp, #0]
 8010d94:	f000 ffc6 	bl	8011d24 <ethernet_output>
}
 8010d98:	b005      	add	sp, #20
 8010d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return etharp_query(netif, dst_addr, q);
 8010d9c:	4632      	mov	r2, r6
 8010d9e:	4629      	mov	r1, r5
 8010da0:	4620      	mov	r0, r4
}
 8010da2:	b005      	add	sp, #20
 8010da4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    return etharp_query(netif, dst_addr, q);
 8010da8:	f7ff bec2 	b.w	8010b30 <etharp_query>
    dest = (const struct eth_addr *)&ethbroadcast;
 8010dac:	4b15      	ldr	r3, [pc, #84]	@ (8010e04 <etharp_output+0x148>)
 8010dae:	e7ea      	b.n	8010d86 <etharp_output+0xca>
  LWIP_ASSERT("q != NULL", q != NULL);
 8010db0:	4b15      	ldr	r3, [pc, #84]	@ (8010e08 <etharp_output+0x14c>)
 8010db2:	f240 321f 	movw	r2, #799	@ 0x31f
 8010db6:	4915      	ldr	r1, [pc, #84]	@ (8010e0c <etharp_output+0x150>)
 8010db8:	4815      	ldr	r0, [pc, #84]	@ (8010e10 <etharp_output+0x154>)
 8010dba:	f001 f977 	bl	80120ac <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8010dbe:	2d00      	cmp	r5, #0
 8010dc0:	d18a      	bne.n	8010cd8 <etharp_output+0x1c>
 8010dc2:	4b11      	ldr	r3, [pc, #68]	@ (8010e08 <etharp_output+0x14c>)
 8010dc4:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8010dc8:	4912      	ldr	r1, [pc, #72]	@ (8010e14 <etharp_output+0x158>)
 8010dca:	4811      	ldr	r0, [pc, #68]	@ (8010e10 <etharp_output+0x154>)
 8010dcc:	f001 f96e 	bl	80120ac <iprintf>
 8010dd0:	e782      	b.n	8010cd8 <etharp_output+0x1c>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8010e08 <etharp_output+0x14c>)
 8010dd4:	f240 321e 	movw	r2, #798	@ 0x31e
 8010dd8:	490f      	ldr	r1, [pc, #60]	@ (8010e18 <etharp_output+0x15c>)
 8010dda:	480d      	ldr	r0, [pc, #52]	@ (8010e10 <etharp_output+0x154>)
 8010ddc:	f001 f966 	bl	80120ac <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8010de0:	2e00      	cmp	r6, #0
 8010de2:	f47f af77 	bne.w	8010cd4 <etharp_output+0x18>
 8010de6:	e7e3      	b.n	8010db0 <etharp_output+0xf4>
            (arp_table[etharp_cached_entry].netif == netif) &&
 8010de8:	685b      	ldr	r3, [r3, #4]
 8010dea:	6829      	ldr	r1, [r5, #0]
 8010dec:	4299      	cmp	r1, r3
 8010dee:	d19a      	bne.n	8010d26 <etharp_output+0x6a>
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8010df0:	4631      	mov	r1, r6
 8010df2:	4620      	mov	r0, r4
 8010df4:	e7b0      	b.n	8010d58 <etharp_output+0x9c>
            return ERR_RTE;
 8010df6:	f06f 0003 	mvn.w	r0, #3
 8010dfa:	e7cd      	b.n	8010d98 <etharp_output+0xdc>
 8010dfc:	2400b9ac 	.word	0x2400b9ac
 8010e00:	2400b9b0 	.word	0x2400b9b0
 8010e04:	08015a80 	.word	0x08015a80
 8010e08:	080155a4 	.word	0x080155a4
 8010e0c:	08015738 	.word	0x08015738
 8010e10:	08012fac 	.word	0x08012fac
 8010e14:	080156c8 	.word	0x080156c8
 8010e18:	080137cc 	.word	0x080137cc

08010e1c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8010e1c:	b510      	push	{r4, lr}
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010e1e:	2301      	movs	r3, #1
{
 8010e20:	b084      	sub	sp, #16
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010e22:	4c07      	ldr	r4, [pc, #28]	@ (8010e40 <etharp_request+0x24>)
 8010e24:	4a07      	ldr	r2, [pc, #28]	@ (8010e44 <etharp_request+0x28>)
 8010e26:	9401      	str	r4, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010e28:	1d04      	adds	r4, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010e2a:	e9cd 1302 	strd	r1, r3, [sp, #8]
 8010e2e:	f100 0326 	add.w	r3, r0, #38	@ 0x26
 8010e32:	9400      	str	r4, [sp, #0]
 8010e34:	4619      	mov	r1, r3
 8010e36:	f7ff fc97 	bl	8010768 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 8010e3a:	b004      	add	sp, #16
 8010e3c:	bd10      	pop	{r4, pc}
 8010e3e:	bf00      	nop
 8010e40:	08015a78 	.word	0x08015a78
 8010e44:	08015a80 	.word	0x08015a80

08010e48 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8010e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e4a:	460f      	mov	r7, r1
 8010e4c:	b087      	sub	sp, #28
 8010e4e:	4616      	mov	r6, r2
 8010e50:	4604      	mov	r4, r0

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8010e52:	2124      	movs	r1, #36	@ 0x24
 8010e54:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010e58:	2022      	movs	r0, #34	@ 0x22
 8010e5a:	f7fa fba7 	bl	800b5ac <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 8010e5e:	b390      	cbz	r0, 8010ec6 <icmp_send_response+0x7e>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8010e60:	8943      	ldrh	r3, [r0, #10]
 8010e62:	4605      	mov	r5, r0
 8010e64:	2b23      	cmp	r3, #35	@ 0x23
 8010e66:	d930      	bls.n	8010eca <icmp_send_response+0x82>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8010e68:	6863      	ldr	r3, [r4, #4]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8010e6a:	686c      	ldr	r4, [r5, #4]
  icmphdr->type = type;
 8010e6c:	7027      	strb	r7, [r4, #0]
  icmphdr->code = code;
  icmphdr->id = 0;
 8010e6e:	2700      	movs	r7, #0
  icmphdr->code = code;
 8010e70:	7066      	strb	r6, [r4, #1]
  icmphdr->id = 0;
 8010e72:	6067      	str	r7, [r4, #4]
  icmphdr->seqno = 0;

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8010e74:	6818      	ldr	r0, [r3, #0]
 8010e76:	6859      	ldr	r1, [r3, #4]
 8010e78:	689a      	ldr	r2, [r3, #8]
 8010e7a:	68de      	ldr	r6, [r3, #12]
 8010e7c:	60a0      	str	r0, [r4, #8]
 8010e7e:	6166      	str	r6, [r4, #20]
 8010e80:	60e1      	str	r1, [r4, #12]
 8010e82:	6122      	str	r2, [r4, #16]
 8010e84:	6918      	ldr	r0, [r3, #16]
 8010e86:	6959      	ldr	r1, [r3, #20]
 8010e88:	699a      	ldr	r2, [r3, #24]
 8010e8a:	61a0      	str	r0, [r4, #24]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8010e8c:	a805      	add	r0, sp, #20
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8010e8e:	61e1      	str	r1, [r4, #28]
 8010e90:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 8010e92:	68db      	ldr	r3, [r3, #12]
 8010e94:	9305      	str	r3, [sp, #20]
  netif = ip4_route(&iphdr_src);
 8010e96:	f000 f8d7 	bl	8011048 <ip4_route>
#endif
  if (netif != NULL) {
 8010e9a:	4606      	mov	r6, r0
 8010e9c:	b180      	cbz	r0, 8010ec0 <icmp_send_response+0x78>
    /* calculate checksum */
    icmphdr->chksum = 0;
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8010e9e:	8969      	ldrh	r1, [r5, #10]
 8010ea0:	4620      	mov	r0, r4
    icmphdr->chksum = 0;
 8010ea2:	70a7      	strb	r7, [r4, #2]
 8010ea4:	70e7      	strb	r7, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8010ea6:	f7f9 fc7d 	bl	800a7a4 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8010eaa:	2301      	movs	r3, #1
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8010eac:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8010eae:	aa05      	add	r2, sp, #20
 8010eb0:	4639      	mov	r1, r7
 8010eb2:	4628      	mov	r0, r5
 8010eb4:	9700      	str	r7, [sp, #0]
 8010eb6:	e9cd 3601 	strd	r3, r6, [sp, #4]
 8010eba:	23ff      	movs	r3, #255	@ 0xff
 8010ebc:	f000 fa5e 	bl	801137c <ip4_output_if>
  }
  pbuf_free(q);
 8010ec0:	4628      	mov	r0, r5
 8010ec2:	f7fa fb03 	bl	800b4cc <pbuf_free>
}
 8010ec6:	b007      	add	sp, #28
 8010ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8010eca:	4b04      	ldr	r3, [pc, #16]	@ (8010edc <icmp_send_response+0x94>)
 8010ecc:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8010ed0:	4903      	ldr	r1, [pc, #12]	@ (8010ee0 <icmp_send_response+0x98>)
 8010ed2:	4804      	ldr	r0, [pc, #16]	@ (8010ee4 <icmp_send_response+0x9c>)
 8010ed4:	f001 f8ea 	bl	80120ac <iprintf>
 8010ed8:	e7c6      	b.n	8010e68 <icmp_send_response+0x20>
 8010eda:	bf00      	nop
 8010edc:	08015744 	.word	0x08015744
 8010ee0:	0801577c 	.word	0x0801577c
 8010ee4:	08012fac 	.word	0x08012fac

08010ee8 <icmp_input>:
{
 8010ee8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  iphdr_in = ip4_current_header();
 8010eec:	4f4c      	ldr	r7, [pc, #304]	@ (8011020 <icmp_input+0x138>)
{
 8010eee:	b085      	sub	sp, #20
 8010ef0:	4605      	mov	r5, r0
  iphdr_in = ip4_current_header();
 8010ef2:	f8d7 8008 	ldr.w	r8, [r7, #8]
  hlen = IPH_HL_BYTES(iphdr_in);
 8010ef6:	f898 4000 	ldrb.w	r4, [r8]
 8010efa:	f004 040f 	and.w	r4, r4, #15
 8010efe:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 8010f00:	2c13      	cmp	r4, #19
 8010f02:	d913      	bls.n	8010f2c <icmp_input+0x44>
  if (p->len < sizeof(u16_t) * 2) {
 8010f04:	8943      	ldrh	r3, [r0, #10]
 8010f06:	2b03      	cmp	r3, #3
 8010f08:	d910      	bls.n	8010f2c <icmp_input+0x44>
  type = *((u8_t *)p->payload);
 8010f0a:	6843      	ldr	r3, [r0, #4]
  switch (type) {
 8010f0c:	781b      	ldrb	r3, [r3, #0]
 8010f0e:	2b08      	cmp	r3, #8
 8010f10:	d10c      	bne.n	8010f2c <icmp_input+0x44>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010f12:	6978      	ldr	r0, [r7, #20]
 8010f14:	f000 03f0 	and.w	r3, r0, #240	@ 0xf0
 8010f18:	2be0      	cmp	r3, #224	@ 0xe0
 8010f1a:	d007      	beq.n	8010f2c <icmp_input+0x44>
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8010f1c:	460e      	mov	r6, r1
 8010f1e:	6839      	ldr	r1, [r7, #0]
 8010f20:	f000 fa3e 	bl	80113a0 <ip4_addr_isbroadcast_u32>
 8010f24:	b910      	cbnz	r0, 8010f2c <icmp_input+0x44>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8010f26:	892b      	ldrh	r3, [r5, #8]
 8010f28:	2b07      	cmp	r3, #7
 8010f2a:	d805      	bhi.n	8010f38 <icmp_input+0x50>
  pbuf_free(p);
 8010f2c:	4628      	mov	r0, r5
}
 8010f2e:	b005      	add	sp, #20
 8010f30:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  pbuf_free(p);
 8010f34:	f7fa baca 	b.w	800b4cc <pbuf_free>
        if (inet_chksum_pbuf(p) != 0) {
 8010f38:	4628      	mov	r0, r5
 8010f3a:	f7f9 fc39 	bl	800a7b0 <inet_chksum_pbuf>
 8010f3e:	2800      	cmp	r0, #0
 8010f40:	d1f4      	bne.n	8010f2c <icmp_input+0x44>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8010f42:	f104 090e 	add.w	r9, r4, #14
 8010f46:	4628      	mov	r0, r5
 8010f48:	4649      	mov	r1, r9
 8010f4a:	f7fa fa2d 	bl	800b3a8 <pbuf_add_header>
 8010f4e:	2800      	cmp	r0, #0
 8010f50:	d04b      	beq.n	8010fea <icmp_input+0x102>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8010f52:	892b      	ldrh	r3, [r5, #8]
 8010f54:	18e1      	adds	r1, r4, r3
 8010f56:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 8010f58:	428b      	cmp	r3, r1
 8010f5a:	d8e7      	bhi.n	8010f2c <icmp_input+0x44>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8010f5c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010f60:	200e      	movs	r0, #14
 8010f62:	f7fa fb23 	bl	800b5ac <pbuf_alloc>
        if (r == NULL) {
 8010f66:	4681      	mov	r9, r0
 8010f68:	2800      	cmp	r0, #0
 8010f6a:	d0df      	beq.n	8010f2c <icmp_input+0x44>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8010f6c:	8942      	ldrh	r2, [r0, #10]
 8010f6e:	f104 0308 	add.w	r3, r4, #8
 8010f72:	429a      	cmp	r2, r3
 8010f74:	d346      	bcc.n	8011004 <icmp_input+0x11c>
        MEMCPY(r->payload, iphdr_in, hlen);
 8010f76:	4641      	mov	r1, r8
 8010f78:	4622      	mov	r2, r4
 8010f7a:	6840      	ldr	r0, [r0, #4]
 8010f7c:	f001 f9c7 	bl	801230e <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 8010f80:	4621      	mov	r1, r4
 8010f82:	4648      	mov	r0, r9
 8010f84:	f7fa fa40 	bl	800b408 <pbuf_remove_header>
 8010f88:	2800      	cmp	r0, #0
 8010f8a:	d13f      	bne.n	801100c <icmp_input+0x124>
        if (pbuf_copy(r, p) != ERR_OK) {
 8010f8c:	4629      	mov	r1, r5
 8010f8e:	4648      	mov	r0, r9
 8010f90:	f7fa fc94 	bl	800b8bc <pbuf_copy>
 8010f94:	2800      	cmp	r0, #0
 8010f96:	d135      	bne.n	8011004 <icmp_input+0x11c>
        pbuf_free(p);
 8010f98:	4628      	mov	r0, r5
 8010f9a:	464d      	mov	r5, r9
 8010f9c:	f7fa fa96 	bl	800b4cc <pbuf_free>
      if (pbuf_add_header(p, hlen)) {
 8010fa0:	4621      	mov	r1, r4
 8010fa2:	4628      	mov	r0, r5
      iecho = (struct icmp_echo_hdr *)p->payload;
 8010fa4:	686c      	ldr	r4, [r5, #4]
      if (pbuf_add_header(p, hlen)) {
 8010fa6:	f7fa f9ff 	bl	800b3a8 <pbuf_add_header>
 8010faa:	2800      	cmp	r0, #0
 8010fac:	d1be      	bne.n	8010f2c <icmp_input+0x44>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8010fae:	6869      	ldr	r1, [r5, #4]
        ip4_addr_copy(iphdr->src, *src);
 8010fb0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8010fb4:	610a      	str	r2, [r1, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8010fb6:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
        ip4_addr_copy(iphdr->src, *src);
 8010fba:	60cb      	str	r3, [r1, #12]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8010fbc:	8863      	ldrh	r3, [r4, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8010fbe:	7020      	strb	r0, [r4, #0]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8010fc0:	4628      	mov	r0, r5
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8010fc2:	4293      	cmp	r3, r2
        IPH_CHKSUM_SET(iphdr, 0);
 8010fc4:	f04f 0200 	mov.w	r2, #0
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8010fc8:	bf8c      	ite	hi
 8010fca:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8010fcc:	3308      	addls	r3, #8
 8010fce:	b29b      	uxth	r3, r3
 8010fd0:	8063      	strh	r3, [r4, #2]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8010fd2:	23ff      	movs	r3, #255	@ 0xff
        IPH_CHKSUM_SET(iphdr, 0);
 8010fd4:	728a      	strb	r2, [r1, #10]
 8010fd6:	72ca      	strb	r2, [r1, #11]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8010fd8:	720b      	strb	r3, [r1, #8]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8010fda:	2101      	movs	r1, #1
 8010fdc:	9200      	str	r2, [sp, #0]
 8010fde:	e9cd 1601 	strd	r1, r6, [sp, #4]
 8010fe2:	4910      	ldr	r1, [pc, #64]	@ (8011024 <icmp_input+0x13c>)
 8010fe4:	f000 f9ca 	bl	801137c <ip4_output_if>
  pbuf_free(p);
 8010fe8:	e7a0      	b.n	8010f2c <icmp_input+0x44>
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8010fea:	4649      	mov	r1, r9
 8010fec:	4628      	mov	r0, r5
 8010fee:	f7fa fa0b 	bl	800b408 <pbuf_remove_header>
 8010ff2:	2800      	cmp	r0, #0
 8010ff4:	d0d4      	beq.n	8010fa0 <icmp_input+0xb8>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8010ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8011028 <icmp_input+0x140>)
 8010ff8:	22c7      	movs	r2, #199	@ 0xc7
 8010ffa:	490c      	ldr	r1, [pc, #48]	@ (801102c <icmp_input+0x144>)
 8010ffc:	480c      	ldr	r0, [pc, #48]	@ (8011030 <icmp_input+0x148>)
 8010ffe:	f001 f855 	bl	80120ac <iprintf>
          goto icmperr;
 8011002:	e793      	b.n	8010f2c <icmp_input+0x44>
          pbuf_free(r);
 8011004:	4648      	mov	r0, r9
 8011006:	f7fa fa61 	bl	800b4cc <pbuf_free>
          goto icmperr;
 801100a:	e78f      	b.n	8010f2c <icmp_input+0x44>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801100c:	4b06      	ldr	r3, [pc, #24]	@ (8011028 <icmp_input+0x140>)
 801100e:	22b6      	movs	r2, #182	@ 0xb6
 8011010:	4908      	ldr	r1, [pc, #32]	@ (8011034 <icmp_input+0x14c>)
 8011012:	4807      	ldr	r0, [pc, #28]	@ (8011030 <icmp_input+0x148>)
 8011014:	f001 f84a 	bl	80120ac <iprintf>
          pbuf_free(r);
 8011018:	4648      	mov	r0, r9
 801101a:	f7fa fa57 	bl	800b4cc <pbuf_free>
          goto icmperr;
 801101e:	e785      	b.n	8010f2c <icmp_input+0x44>
 8011020:	24004e90 	.word	0x24004e90
 8011024:	24004ea4 	.word	0x24004ea4
 8011028:	08015744 	.word	0x08015744
 801102c:	080157e0 	.word	0x080157e0
 8011030:	08012fac 	.word	0x08012fac
 8011034:	080157a8 	.word	0x080157a8

08011038 <icmp_dest_unreach>:
{
 8011038:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_DUR, t);
 801103a:	2103      	movs	r1, #3
 801103c:	f7ff bf04 	b.w	8010e48 <icmp_send_response>

08011040 <icmp_time_exceeded>:
{
 8011040:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_TE, t);
 8011042:	210b      	movs	r1, #11
 8011044:	f7ff bf00 	b.w	8010e48 <icmp_send_response>

08011048 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8011048:	b538      	push	{r3, r4, r5, lr}
 801104a:	4604      	mov	r4, r0
#if !LWIP_SINGLE_NETIF
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();
 801104c:	f7f6 fea0 	bl	8007d90 <sys_check_core_locking>

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8011050:	4b15      	ldr	r3, [pc, #84]	@ (80110a8 <ip4_route+0x60>)
 8011052:	6818      	ldr	r0, [r3, #0]
 8011054:	b1a0      	cbz	r0, 8011080 <ip4_route+0x38>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011056:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801105a:	07d9      	lsls	r1, r3, #31
 801105c:	d50d      	bpl.n	801107a <ip4_route+0x32>
 801105e:	075a      	lsls	r2, r3, #29
 8011060:	d50b      	bpl.n	801107a <ip4_route+0x32>
 8011062:	6842      	ldr	r2, [r0, #4]
 8011064:	b14a      	cbz	r2, 801107a <ip4_route+0x32>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8011066:	6821      	ldr	r1, [r4, #0]
 8011068:	6885      	ldr	r5, [r0, #8]
 801106a:	404a      	eors	r2, r1
 801106c:	422a      	tst	r2, r5
 801106e:	d016      	beq.n	801109e <ip4_route+0x56>
        /* return netif on which to forward IP packet */
        return netif;
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8011070:	079b      	lsls	r3, r3, #30
 8011072:	d402      	bmi.n	801107a <ip4_route+0x32>
 8011074:	68c3      	ldr	r3, [r0, #12]
 8011076:	4299      	cmp	r1, r3
 8011078:	d011      	beq.n	801109e <ip4_route+0x56>
  NETIF_FOREACH(netif) {
 801107a:	6800      	ldr	r0, [r0, #0]
 801107c:	2800      	cmp	r0, #0
 801107e:	d1ea      	bne.n	8011056 <ip4_route+0xe>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011080:	4b0a      	ldr	r3, [pc, #40]	@ (80110ac <ip4_route+0x64>)
 8011082:	6818      	ldr	r0, [r3, #0]
 8011084:	b158      	cbz	r0, 801109e <ip4_route+0x56>
 8011086:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801108a:	f003 0305 	and.w	r3, r3, #5
 801108e:	2b05      	cmp	r3, #5
 8011090:	d106      	bne.n	80110a0 <ip4_route+0x58>
 8011092:	6843      	ldr	r3, [r0, #4]
 8011094:	b133      	cbz	r3, 80110a4 <ip4_route+0x5c>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8011096:	7823      	ldrb	r3, [r4, #0]
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8011098:	2b7f      	cmp	r3, #127	@ 0x7f
 801109a:	bf08      	it	eq
 801109c:	2000      	moveq	r0, #0
  }

  return netif_default;
}
 801109e:	bd38      	pop	{r3, r4, r5, pc}
    return NULL;
 80110a0:	2000      	movs	r0, #0
}
 80110a2:	bd38      	pop	{r3, r4, r5, pc}
    return NULL;
 80110a4:	4618      	mov	r0, r3
}
 80110a6:	bd38      	pop	{r3, r4, r5, pc}
 80110a8:	2400b948 	.word	0x2400b948
 80110ac:	2400b944 	.word	0x2400b944

080110b0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80110b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80110b4:	4604      	mov	r4, r0
 80110b6:	460e      	mov	r6, r1
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP */
#if LWIP_RAW
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();
 80110b8:	f7f6 fe6a 	bl	8007d90 <sys_check_core_locking>

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80110bc:	6867      	ldr	r7, [r4, #4]
  if (IPH_V(iphdr) != 4) {
 80110be:	783b      	ldrb	r3, [r7, #0]
 80110c0:	091a      	lsrs	r2, r3, #4
 80110c2:	2a04      	cmp	r2, #4
 80110c4:	d16d      	bne.n	80111a2 <ip4_input+0xf2>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80110c6:	f003 030f 	and.w	r3, r3, #15
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80110ca:	8878      	ldrh	r0, [r7, #2]
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80110cc:	009d      	lsls	r5, r3, #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80110ce:	f7f9 fb29 	bl	800a724 <lwip_htons>

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80110d2:	8923      	ldrh	r3, [r4, #8]
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80110d4:	4680      	mov	r8, r0
  if (iphdr_len < p->tot_len) {
 80110d6:	4283      	cmp	r3, r0
 80110d8:	d869      	bhi.n	80111ae <ip4_input+0xfe>
    pbuf_realloc(p, iphdr_len);
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80110da:	8963      	ldrh	r3, [r4, #10]
 80110dc:	42ab      	cmp	r3, r5
 80110de:	d360      	bcc.n	80111a2 <ip4_input+0xf2>
 80110e0:	8923      	ldrh	r3, [r4, #8]
 80110e2:	4543      	cmp	r3, r8
 80110e4:	d35d      	bcc.n	80111a2 <ip4_input+0xf2>
 80110e6:	2d13      	cmp	r5, #19
 80110e8:	d95b      	bls.n	80111a2 <ip4_input+0xf2>
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80110ea:	693a      	ldr	r2, [r7, #16]
 80110ec:	68f8      	ldr	r0, [r7, #12]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80110ee:	f002 01f0 	and.w	r1, r2, #240	@ 0xf0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80110f2:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 8011270 <ip4_input+0x1c0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80110f6:	f896 802d 	ldrb.w	r8, [r6, #45]	@ 0x2d
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80110fa:	29e0      	cmp	r1, #224	@ 0xe0
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80110fc:	f008 0301 	and.w	r3, r8, #1
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8011100:	e9c9 0204 	strd	r0, r2, [r9, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011104:	d158      	bne.n	80111b8 <ip4_input+0x108>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8011106:	2b00      	cmp	r3, #0
 8011108:	f040 8083 	bne.w	8011212 <ip4_input+0x162>
      netif = inp;
    } else {
      netif = NULL;
 801110c:	f04f 0800 	mov.w	r8, #0
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011110:	4631      	mov	r1, r6
 8011112:	f000 f945 	bl	80113a0 <ip4_addr_isbroadcast_u32>
 8011116:	2800      	cmp	r0, #0
 8011118:	d143      	bne.n	80111a2 <ip4_input+0xf2>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801111a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801111e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011122:	2be0      	cmp	r3, #224	@ 0xe0
 8011124:	d03d      	beq.n	80111a2 <ip4_input+0xf2>
      return ERR_OK;
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8011126:	f1b8 0f00 	cmp.w	r8, #0
 801112a:	d03a      	beq.n	80111a2 <ip4_input+0xf2>
    }
    pbuf_free(p);
    return ERR_OK;
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801112c:	88fb      	ldrh	r3, [r7, #6]
 801112e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011132:	2b00      	cmp	r3, #0
 8011134:	d165      	bne.n	8011202 <ip4_input+0x152>
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
  ip_data.current_input_netif = inp;
  ip_data.current_ip4_header = iphdr;
 8011136:	f8c9 7008 	str.w	r7, [r9, #8]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801113a:	4629      	mov	r1, r5
 801113c:	4620      	mov	r0, r4
  ip_data.current_input_netif = inp;
 801113e:	e9c9 8600 	strd	r8, r6, [r9]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8011142:	783b      	ldrb	r3, [r7, #0]
 8011144:	f003 030f 	and.w	r3, r3, #15
 8011148:	009b      	lsls	r3, r3, #2
 801114a:	f8a9 300c 	strh.w	r3, [r9, #12]
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801114e:	f7fa f95b 	bl	800b408 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8011152:	7a7b      	ldrb	r3, [r7, #9]
 8011154:	2b06      	cmp	r3, #6
 8011156:	d07a      	beq.n	801124e <ip4_input+0x19e>
 8011158:	2b11      	cmp	r3, #17
 801115a:	d073      	beq.n	8011244 <ip4_input+0x194>
 801115c:	2b01      	cmp	r3, #1
 801115e:	d06c      	beq.n	801123a <ip4_input+0x18a>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011160:	4641      	mov	r1, r8
 8011162:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8011166:	f000 f91b 	bl	80113a0 <ip4_addr_isbroadcast_u32>
 801116a:	b968      	cbnz	r0, 8011188 <ip4_input+0xd8>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801116c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8011170:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011174:	2be0      	cmp	r3, #224	@ 0xe0
 8011176:	d007      	beq.n	8011188 <ip4_input+0xd8>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8011178:	4629      	mov	r1, r5
 801117a:	4620      	mov	r0, r4
 801117c:	f7fa f972 	bl	800b464 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8011180:	2102      	movs	r1, #2
 8011182:	4620      	mov	r0, r4
 8011184:	f7ff ff58 	bl	8011038 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8011188:	4620      	mov	r0, r4
 801118a:	f7fa f99f 	bl	800b4cc <pbuf_free>
        break;
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801118e:	2300      	movs	r3, #0
 8011190:	e9c9 3300 	strd	r3, r3, [r9]
  ip_data.current_input_netif = NULL;
  ip_data.current_ip4_header = NULL;
 8011194:	f8c9 3008 	str.w	r3, [r9, #8]
  ip_data.current_ip_header_tot_len = 0;
 8011198:	f8a9 300c 	strh.w	r3, [r9, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801119c:	e9c9 3304 	strd	r3, r3, [r9, #16]
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
 80111a0:	e002      	b.n	80111a8 <ip4_input+0xf8>
    pbuf_free(p);
 80111a2:	4620      	mov	r0, r4
 80111a4:	f7fa f992 	bl	800b4cc <pbuf_free>
}
 80111a8:	2000      	movs	r0, #0
 80111aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    pbuf_realloc(p, iphdr_len);
 80111ae:	4601      	mov	r1, r0
 80111b0:	4620      	mov	r0, r4
 80111b2:	f7fa fa9d 	bl	800b6f0 <pbuf_realloc>
 80111b6:	e790      	b.n	80110da <ip4_input+0x2a>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80111b8:	bb93      	cbnz	r3, 8011220 <ip4_input+0x170>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 80111ba:	b2d2      	uxtb	r2, r2
 80111bc:	2a7f      	cmp	r2, #127	@ 0x7f
 80111be:	d04b      	beq.n	8011258 <ip4_input+0x1a8>
        NETIF_FOREACH(netif) {
 80111c0:	4b2a      	ldr	r3, [pc, #168]	@ (801126c <ip4_input+0x1bc>)
 80111c2:	f8d3 8000 	ldr.w	r8, [r3]
 80111c6:	f1b8 0f00 	cmp.w	r8, #0
 80111ca:	d108      	bne.n	80111de <ip4_input+0x12e>
 80111cc:	e044      	b.n	8011258 <ip4_input+0x1a8>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80111ce:	f000 f8e7 	bl	80113a0 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80111d2:	b998      	cbnz	r0, 80111fc <ip4_input+0x14c>
        NETIF_FOREACH(netif) {
 80111d4:	f8d8 8000 	ldr.w	r8, [r8]
 80111d8:	f1b8 0f00 	cmp.w	r8, #0
 80111dc:	d00e      	beq.n	80111fc <ip4_input+0x14c>
          if (netif == inp) {
 80111de:	4546      	cmp	r6, r8
 80111e0:	d0f8      	beq.n	80111d4 <ip4_input+0x124>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80111e2:	f898 302d 	ldrb.w	r3, [r8, #45]	@ 0x2d
 80111e6:	07db      	lsls	r3, r3, #31
 80111e8:	d5f4      	bpl.n	80111d4 <ip4_input+0x124>
 80111ea:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d0f0      	beq.n	80111d4 <ip4_input+0x124>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80111f2:	f8d9 0014 	ldr.w	r0, [r9, #20]
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80111f6:	4641      	mov	r1, r8
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80111f8:	4283      	cmp	r3, r0
 80111fa:	d1e8      	bne.n	80111ce <ip4_input+0x11e>
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80111fc:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011200:	e786      	b.n	8011110 <ip4_input+0x60>
    p = ip4_reass(p);
 8011202:	4620      	mov	r0, r4
 8011204:	f000 f9f8 	bl	80115f8 <ip4_reass>
    if (p == NULL) {
 8011208:	4604      	mov	r4, r0
 801120a:	2800      	cmp	r0, #0
 801120c:	d0cc      	beq.n	80111a8 <ip4_input+0xf8>
    iphdr = (const struct ip_hdr *)p->payload;
 801120e:	6847      	ldr	r7, [r0, #4]
 8011210:	e791      	b.n	8011136 <ip4_input+0x86>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8011212:	6873      	ldr	r3, [r6, #4]
 8011214:	2b00      	cmp	r3, #0
 8011216:	bf14      	ite	ne
 8011218:	46b0      	movne	r8, r6
 801121a:	f04f 0800 	moveq.w	r8, #0
 801121e:	e777      	b.n	8011110 <ip4_input+0x60>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8011220:	6873      	ldr	r3, [r6, #4]
 8011222:	2b00      	cmp	r3, #0
 8011224:	d0c9      	beq.n	80111ba <ip4_input+0x10a>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011226:	429a      	cmp	r2, r3
 8011228:	d019      	beq.n	801125e <ip4_input+0x1ae>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801122a:	4610      	mov	r0, r2
 801122c:	4631      	mov	r1, r6
 801122e:	f000 f8b7 	bl	80113a0 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011232:	b9b0      	cbnz	r0, 8011262 <ip4_input+0x1b2>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8011234:	f8d9 2014 	ldr.w	r2, [r9, #20]
 8011238:	e7bf      	b.n	80111ba <ip4_input+0x10a>
        icmp_input(p, inp);
 801123a:	4631      	mov	r1, r6
 801123c:	4620      	mov	r0, r4
 801123e:	f7ff fe53 	bl	8010ee8 <icmp_input>
        break;
 8011242:	e7a4      	b.n	801118e <ip4_input+0xde>
        udp_input(p, inp);
 8011244:	4631      	mov	r1, r6
 8011246:	4620      	mov	r0, r4
 8011248:	f7fe fea2 	bl	800ff90 <udp_input>
        break;
 801124c:	e79f      	b.n	801118e <ip4_input+0xde>
        tcp_input(p, inp);
 801124e:	4631      	mov	r1, r6
 8011250:	4620      	mov	r0, r4
 8011252:	f7fc fdad 	bl	800ddb0 <tcp_input>
        break;
 8011256:	e79a      	b.n	801118e <ip4_input+0xde>
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011258:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801125c:	e756      	b.n	801110c <ip4_input+0x5c>
 801125e:	46b0      	mov	r8, r6
 8011260:	e756      	b.n	8011110 <ip4_input+0x60>
 8011262:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011266:	46b0      	mov	r8, r6
 8011268:	e752      	b.n	8011110 <ip4_input+0x60>
 801126a:	bf00      	nop
 801126c:	2400b948 	.word	0x2400b948
 8011270:	24004e90 	.word	0x24004e90

08011274 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8011274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011278:	4604      	mov	r4, r0
 801127a:	b083      	sub	sp, #12
 801127c:	4699      	mov	r9, r3
 801127e:	460f      	mov	r7, r1
 8011280:	4616      	mov	r6, r2
 8011282:	f89d a030 	ldrb.w	sl, [sp, #48]	@ 0x30
 8011286:	f89d b034 	ldrb.w	fp, [sp, #52]	@ 0x34
 801128a:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
 801128e:	f7f6 fd7f 	bl	8007d90 <sys_check_core_locking>
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8011292:	7ba3      	ldrb	r3, [r4, #14]
 8011294:	2b01      	cmp	r3, #1
 8011296:	d13d      	bne.n	8011314 <ip4_output_if_src+0xa0>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8011298:	2e00      	cmp	r6, #0
 801129a:	d044      	beq.n	8011326 <ip4_output_if_src+0xb2>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801129c:	2114      	movs	r1, #20
 801129e:	4620      	mov	r0, r4
 80112a0:	f7fa f882 	bl	800b3a8 <pbuf_add_header>
 80112a4:	2800      	cmp	r0, #0
 80112a6:	d159      	bne.n	801135c <ip4_output_if_src+0xe8>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80112a8:	8963      	ldrh	r3, [r4, #10]
    iphdr = (struct ip_hdr *)p->payload;
 80112aa:	6865      	ldr	r5, [r4, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80112ac:	2b13      	cmp	r3, #19
 80112ae:	d942      	bls.n	8011336 <ip4_output_if_src+0xc2>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80112b0:	f885 9008 	strb.w	r9, [r5, #8]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80112b4:	2245      	movs	r2, #69	@ 0x45
    IPH_PROTO_SET(iphdr, proto);
 80112b6:	f885 b009 	strb.w	fp, [r5, #9]
    ip4_addr_copy(iphdr->dest, *dest);
 80112ba:	6833      	ldr	r3, [r6, #0]
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80112bc:	702a      	strb	r2, [r5, #0]
    IPH_TOS_SET(iphdr, tos);
 80112be:	f885 a001 	strb.w	sl, [r5, #1]
    ip4_addr_copy(iphdr->dest, *dest);
 80112c2:	612b      	str	r3, [r5, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80112c4:	8920      	ldrh	r0, [r4, #8]
 80112c6:	f7f9 fa2d 	bl	800a724 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80112ca:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 8011378 <ip4_output_if_src+0x104>
    IPH_OFFSET_SET(iphdr, 0);
 80112ce:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80112d0:	8068      	strh	r0, [r5, #2]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80112d2:	f8b9 0000 	ldrh.w	r0, [r9]
    IPH_OFFSET_SET(iphdr, 0);
 80112d6:	71ab      	strb	r3, [r5, #6]
 80112d8:	71eb      	strb	r3, [r5, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80112da:	f7f9 fa23 	bl	800a724 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80112de:	f8b9 3000 	ldrh.w	r3, [r9]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80112e2:	80a8      	strh	r0, [r5, #4]
    ++ip_id;
 80112e4:	3301      	adds	r3, #1
 80112e6:	f8a9 3000 	strh.w	r3, [r9]

    if (src == NULL) {
 80112ea:	b367      	cbz	r7, 8011346 <ip4_output_if_src+0xd2>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80112ec:	683b      	ldr	r3, [r7, #0]
 80112ee:	60eb      	str	r3, [r5, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80112f0:	2300      	movs	r3, #0
 80112f2:	72ab      	strb	r3, [r5, #10]
 80112f4:	72eb      	strb	r3, [r5, #11]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80112f6:	f8b8 3024 	ldrh.w	r3, [r8, #36]	@ 0x24
 80112fa:	b113      	cbz	r3, 8011302 <ip4_output_if_src+0x8e>
 80112fc:	8922      	ldrh	r2, [r4, #8]
 80112fe:	429a      	cmp	r2, r3
 8011300:	d824      	bhi.n	801134c <ip4_output_if_src+0xd8>
    return ip4_frag(p, netif, dest);
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8011302:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8011306:	4632      	mov	r2, r6
 8011308:	4621      	mov	r1, r4
 801130a:	4640      	mov	r0, r8
 801130c:	4798      	blx	r3
}
 801130e:	b003      	add	sp, #12
 8011310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8011314:	4b13      	ldr	r3, [pc, #76]	@ (8011364 <ip4_output_if_src+0xf0>)
 8011316:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801131a:	4913      	ldr	r1, [pc, #76]	@ (8011368 <ip4_output_if_src+0xf4>)
 801131c:	4813      	ldr	r0, [pc, #76]	@ (801136c <ip4_output_if_src+0xf8>)
 801131e:	f000 fec5 	bl	80120ac <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 8011322:	2e00      	cmp	r6, #0
 8011324:	d1ba      	bne.n	801129c <ip4_output_if_src+0x28>
    if (p->len < IP_HLEN) {
 8011326:	8963      	ldrh	r3, [r4, #10]
 8011328:	2b13      	cmp	r3, #19
 801132a:	d917      	bls.n	801135c <ip4_output_if_src+0xe8>
    ip4_addr_copy(dest_addr, iphdr->dest);
 801132c:	6863      	ldr	r3, [r4, #4]
    dest = &dest_addr;
 801132e:	ae01      	add	r6, sp, #4
    ip4_addr_copy(dest_addr, iphdr->dest);
 8011330:	691b      	ldr	r3, [r3, #16]
 8011332:	9301      	str	r3, [sp, #4]
    dest = &dest_addr;
 8011334:	e7df      	b.n	80112f6 <ip4_output_if_src+0x82>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8011336:	4b0b      	ldr	r3, [pc, #44]	@ (8011364 <ip4_output_if_src+0xf0>)
 8011338:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801133c:	490c      	ldr	r1, [pc, #48]	@ (8011370 <ip4_output_if_src+0xfc>)
 801133e:	480b      	ldr	r0, [pc, #44]	@ (801136c <ip4_output_if_src+0xf8>)
 8011340:	f000 feb4 	bl	80120ac <iprintf>
 8011344:	e7b4      	b.n	80112b0 <ip4_output_if_src+0x3c>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8011346:	4b0b      	ldr	r3, [pc, #44]	@ (8011374 <ip4_output_if_src+0x100>)
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	e7d0      	b.n	80112ee <ip4_output_if_src+0x7a>
    return ip4_frag(p, netif, dest);
 801134c:	4632      	mov	r2, r6
 801134e:	4641      	mov	r1, r8
 8011350:	4620      	mov	r0, r4
 8011352:	f000 fb8d 	bl	8011a70 <ip4_frag>
}
 8011356:	b003      	add	sp, #12
 8011358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return ERR_BUF;
 801135c:	f06f 0001 	mvn.w	r0, #1
 8011360:	e7d5      	b.n	801130e <ip4_output_if_src+0x9a>
 8011362:	bf00      	nop
 8011364:	08015814 	.word	0x08015814
 8011368:	08015848 	.word	0x08015848
 801136c:	08012fac 	.word	0x08012fac
 8011370:	08015854 	.word	0x08015854
 8011374:	08015884 	.word	0x08015884
 8011378:	2400baa0 	.word	0x2400baa0

0801137c <ip4_output_if>:
{
 801137c:	b4f0      	push	{r4, r5, r6, r7}
 801137e:	9c06      	ldr	r4, [sp, #24]
 8011380:	f89d 5010 	ldrb.w	r5, [sp, #16]
 8011384:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8011388:	b11a      	cbz	r2, 8011392 <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 801138a:	b109      	cbz	r1, 8011390 <ip4_output_if+0x14>
 801138c:	680f      	ldr	r7, [r1, #0]
 801138e:	b907      	cbnz	r7, 8011392 <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 8011390:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8011392:	9504      	str	r5, [sp, #16]
 8011394:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 8011398:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801139a:	f7ff bf6b 	b.w	8011274 <ip4_output_if_src>
 801139e:	bf00      	nop

080113a0 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80113a0:	1e42      	subs	r2, r0, #1
{
 80113a2:	4603      	mov	r3, r0
  if ((~addr == IPADDR_ANY) ||
 80113a4:	3203      	adds	r2, #3
 80113a6:	d815      	bhi.n	80113d4 <ip4_addr_isbroadcast_u32+0x34>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80113a8:	f891 002d 	ldrb.w	r0, [r1, #45]	@ 0x2d
 80113ac:	f010 0002 	ands.w	r0, r0, #2
 80113b0:	d00f      	beq.n	80113d2 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80113b2:	684a      	ldr	r2, [r1, #4]
 80113b4:	429a      	cmp	r2, r3
 80113b6:	d00b      	beq.n	80113d0 <ip4_addr_isbroadcast_u32+0x30>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80113b8:	6889      	ldr	r1, [r1, #8]
 80113ba:	405a      	eors	r2, r3
 80113bc:	420a      	tst	r2, r1
 80113be:	d107      	bne.n	80113d0 <ip4_addr_isbroadcast_u32+0x30>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80113c0:	43c8      	mvns	r0, r1
 80113c2:	ea23 0301 	bic.w	r3, r3, r1
 80113c6:	1a18      	subs	r0, r3, r0
 80113c8:	fab0 f080 	clz	r0, r0
 80113cc:	0940      	lsrs	r0, r0, #5
 80113ce:	4770      	bx	lr
    return 0;
 80113d0:	2000      	movs	r0, #0
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
  }
}
 80113d2:	4770      	bx	lr
    return 1;
 80113d4:	2001      	movs	r0, #1
 80113d6:	4770      	bx	lr

080113d8 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80113d8:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80113da:	4604      	mov	r4, r0
 80113dc:	b148      	cbz	r0, 80113f2 <ipfrag_free_pbuf_custom+0x1a>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 80113de:	6960      	ldr	r0, [r4, #20]
 80113e0:	b108      	cbz	r0, 80113e6 <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 80113e2:	f7fa f873 	bl	800b4cc <pbuf_free>
  memp_free(MEMP_FRAG_PBUF, p);
 80113e6:	4621      	mov	r1, r4
 80113e8:	2005      	movs	r0, #5
  }
  ip_frag_free_pbuf_custom_ref(pcr);
}
 80113ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 80113ee:	f7f9 bd61 	b.w	800aeb4 <memp_free>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80113f2:	4b04      	ldr	r3, [pc, #16]	@ (8011404 <ipfrag_free_pbuf_custom+0x2c>)
 80113f4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 80113f8:	4903      	ldr	r1, [pc, #12]	@ (8011408 <ipfrag_free_pbuf_custom+0x30>)
 80113fa:	4804      	ldr	r0, [pc, #16]	@ (801140c <ipfrag_free_pbuf_custom+0x34>)
 80113fc:	f000 fe56 	bl	80120ac <iprintf>
 8011400:	e7ed      	b.n	80113de <ipfrag_free_pbuf_custom+0x6>
 8011402:	bf00      	nop
 8011404:	08015888 	.word	0x08015888
 8011408:	080158c4 	.word	0x080158c4
 801140c:	08012fac 	.word	0x08012fac

08011410 <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8011410:	4281      	cmp	r1, r0
{
 8011412:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011416:	4606      	mov	r6, r0
 8011418:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801141a:	d076      	beq.n	801150a <ip_reass_free_complete_datagram+0xfa>
  if (prev != NULL) {
 801141c:	b147      	cbz	r7, 8011430 <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801141e:	683b      	ldr	r3, [r7, #0]
 8011420:	42b3      	cmp	r3, r6
 8011422:	d005      	beq.n	8011430 <ip_reass_free_complete_datagram+0x20>
 8011424:	4b40      	ldr	r3, [pc, #256]	@ (8011528 <ip_reass_free_complete_datagram+0x118>)
 8011426:	22ad      	movs	r2, #173	@ 0xad
 8011428:	4940      	ldr	r1, [pc, #256]	@ (801152c <ip_reass_free_complete_datagram+0x11c>)
 801142a:	4841      	ldr	r0, [pc, #260]	@ (8011530 <ip_reass_free_complete_datagram+0x120>)
 801142c:	f000 fe3e 	bl	80120ac <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8011430:	6874      	ldr	r4, [r6, #4]
 8011432:	6863      	ldr	r3, [r4, #4]
  if (iprh->start == 0) {
 8011434:	889a      	ldrh	r2, [r3, #4]
 8011436:	2a00      	cmp	r2, #0
 8011438:	d046      	beq.n	80114c8 <ip_reass_free_complete_datagram+0xb8>
  u16_t pbufs_freed = 0;
 801143a:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801143e:	f8df a0e8 	ldr.w	sl, [pc, #232]	@ 8011528 <ip_reass_free_complete_datagram+0x118>
 8011442:	f8df 9104 	ldr.w	r9, [pc, #260]	@ 8011548 <ip_reass_free_complete_datagram+0x138>
 8011446:	f8df 80e8 	ldr.w	r8, [pc, #232]	@ 8011530 <ip_reass_free_complete_datagram+0x120>
 801144a:	e003      	b.n	8011454 <ip_reass_free_complete_datagram+0x44>
    pbuf_free(pcur);
 801144c:	4628      	mov	r0, r5
 801144e:	f7fa f83d 	bl	800b4cc <pbuf_free>
  while (p != NULL) {
 8011452:	b1b4      	cbz	r4, 8011482 <ip_reass_free_complete_datagram+0x72>
    iprh = (struct ip_reass_helper *)p->payload;
 8011454:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 8011456:	4620      	mov	r0, r4
 8011458:	4625      	mov	r5, r4
    p = iprh->next_pbuf;
 801145a:	681c      	ldr	r4, [r3, #0]
    clen = pbuf_clen(pcur);
 801145c:	f7fa f9a4 	bl	800b7a8 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011460:	4458      	add	r0, fp
 8011462:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8011466:	fa1f fb80 	uxth.w	fp, r0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801146a:	dbef      	blt.n	801144c <ip_reass_free_complete_datagram+0x3c>
 801146c:	4653      	mov	r3, sl
 801146e:	22cc      	movs	r2, #204	@ 0xcc
 8011470:	4649      	mov	r1, r9
 8011472:	4640      	mov	r0, r8
 8011474:	f000 fe1a 	bl	80120ac <iprintf>
    pbuf_free(pcur);
 8011478:	4628      	mov	r0, r5
 801147a:	f7fa f827 	bl	800b4cc <pbuf_free>
  while (p != NULL) {
 801147e:	2c00      	cmp	r4, #0
 8011480:	d1e8      	bne.n	8011454 <ip_reass_free_complete_datagram+0x44>
  if (reassdatagrams == ipr) {
 8011482:	4b2c      	ldr	r3, [pc, #176]	@ (8011534 <ip_reass_free_complete_datagram+0x124>)
 8011484:	681a      	ldr	r2, [r3, #0]
 8011486:	4296      	cmp	r6, r2
 8011488:	d03c      	beq.n	8011504 <ip_reass_free_complete_datagram+0xf4>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801148a:	2f00      	cmp	r7, #0
 801148c:	d044      	beq.n	8011518 <ip_reass_free_complete_datagram+0x108>
    prev->next = ipr->next;
 801148e:	6833      	ldr	r3, [r6, #0]
 8011490:	603b      	str	r3, [r7, #0]
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8011492:	4c29      	ldr	r4, [pc, #164]	@ (8011538 <ip_reass_free_complete_datagram+0x128>)
  memp_free(MEMP_REASSDATA, ipr);
 8011494:	4631      	mov	r1, r6
 8011496:	2004      	movs	r0, #4
 8011498:	f7f9 fd0c 	bl	800aeb4 <memp_free>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801149c:	8823      	ldrh	r3, [r4, #0]
 801149e:	455b      	cmp	r3, fp
 80114a0:	d305      	bcc.n	80114ae <ip_reass_free_complete_datagram+0x9e>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80114a2:	eba3 030b 	sub.w	r3, r3, fp
}
 80114a6:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80114a8:	8023      	strh	r3, [r4, #0]
}
 80114aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80114ae:	4b1e      	ldr	r3, [pc, #120]	@ (8011528 <ip_reass_free_complete_datagram+0x118>)
 80114b0:	22d2      	movs	r2, #210	@ 0xd2
 80114b2:	4922      	ldr	r1, [pc, #136]	@ (801153c <ip_reass_free_complete_datagram+0x12c>)
 80114b4:	481e      	ldr	r0, [pc, #120]	@ (8011530 <ip_reass_free_complete_datagram+0x120>)
 80114b6:	f000 fdf9 	bl	80120ac <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80114ba:	8823      	ldrh	r3, [r4, #0]
}
 80114bc:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80114be:	eba3 030b 	sub.w	r3, r3, fp
 80114c2:	8023      	strh	r3, [r4, #0]
}
 80114c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ipr->p = iprh->next_pbuf;
 80114c8:	681a      	ldr	r2, [r3, #0]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80114ca:	6930      	ldr	r0, [r6, #16]
 80114cc:	6971      	ldr	r1, [r6, #20]
    ipr->p = iprh->next_pbuf;
 80114ce:	6072      	str	r2, [r6, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80114d0:	68f5      	ldr	r5, [r6, #12]
 80114d2:	68b2      	ldr	r2, [r6, #8]
 80114d4:	6098      	str	r0, [r3, #8]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80114d6:	4620      	mov	r0, r4
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80114d8:	60d9      	str	r1, [r3, #12]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80114da:	2101      	movs	r1, #1
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80114dc:	601a      	str	r2, [r3, #0]
 80114de:	605d      	str	r5, [r3, #4]
 80114e0:	69b2      	ldr	r2, [r6, #24]
 80114e2:	611a      	str	r2, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80114e4:	f7ff fdac 	bl	8011040 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80114e8:	4620      	mov	r0, r4
 80114ea:	f7fa f95d 	bl	800b7a8 <pbuf_clen>
 80114ee:	4683      	mov	fp, r0
    pbuf_free(p);
 80114f0:	4620      	mov	r0, r4
 80114f2:	f7f9 ffeb 	bl	800b4cc <pbuf_free>
  p = ipr->p;
 80114f6:	6874      	ldr	r4, [r6, #4]
  while (p != NULL) {
 80114f8:	2c00      	cmp	r4, #0
 80114fa:	d1a0      	bne.n	801143e <ip_reass_free_complete_datagram+0x2e>
  if (reassdatagrams == ipr) {
 80114fc:	4b0d      	ldr	r3, [pc, #52]	@ (8011534 <ip_reass_free_complete_datagram+0x124>)
 80114fe:	681a      	ldr	r2, [r3, #0]
 8011500:	4296      	cmp	r6, r2
 8011502:	d1c2      	bne.n	801148a <ip_reass_free_complete_datagram+0x7a>
    reassdatagrams = ipr->next;
 8011504:	6832      	ldr	r2, [r6, #0]
 8011506:	601a      	str	r2, [r3, #0]
 8011508:	e7c3      	b.n	8011492 <ip_reass_free_complete_datagram+0x82>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801150a:	4b07      	ldr	r3, [pc, #28]	@ (8011528 <ip_reass_free_complete_datagram+0x118>)
 801150c:	22ab      	movs	r2, #171	@ 0xab
 801150e:	490c      	ldr	r1, [pc, #48]	@ (8011540 <ip_reass_free_complete_datagram+0x130>)
 8011510:	4807      	ldr	r0, [pc, #28]	@ (8011530 <ip_reass_free_complete_datagram+0x120>)
 8011512:	f000 fdcb 	bl	80120ac <iprintf>
 8011516:	e781      	b.n	801141c <ip_reass_free_complete_datagram+0xc>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011518:	4b03      	ldr	r3, [pc, #12]	@ (8011528 <ip_reass_free_complete_datagram+0x118>)
 801151a:	f240 1245 	movw	r2, #325	@ 0x145
 801151e:	4909      	ldr	r1, [pc, #36]	@ (8011544 <ip_reass_free_complete_datagram+0x134>)
 8011520:	4803      	ldr	r0, [pc, #12]	@ (8011530 <ip_reass_free_complete_datagram+0x120>)
 8011522:	f000 fdc3 	bl	80120ac <iprintf>
 8011526:	e7b2      	b.n	801148e <ip_reass_free_complete_datagram+0x7e>
 8011528:	08015888 	.word	0x08015888
 801152c:	080158dc 	.word	0x080158dc
 8011530:	08012fac 	.word	0x08012fac
 8011534:	2400baa4 	.word	0x2400baa4
 8011538:	2400baa2 	.word	0x2400baa2
 801153c:	0801592c 	.word	0x0801592c
 8011540:	080158d0 	.word	0x080158d0
 8011544:	08015910 	.word	0x08015910
 8011548:	080158f0 	.word	0x080158f0

0801154c <ip_reass_remove_oldest_datagram>:
{
 801154c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int pbufs_freed = 0, pbufs_freed_current;
 8011550:	2700      	movs	r7, #0
 8011552:	f8df 8070 	ldr.w	r8, [pc, #112]	@ 80115c4 <ip_reass_remove_oldest_datagram+0x78>
{
 8011556:	4605      	mov	r5, r0
 8011558:	460e      	mov	r6, r1
    r = reassdatagrams;
 801155a:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 801155e:	b1f3      	cbz	r3, 801159e <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 8011560:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8011562:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 8011566:	4621      	mov	r1, r4
    prev = NULL;
 8011568:	46a4      	mov	ip, r4
    oldest = NULL;
 801156a:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801156c:	695a      	ldr	r2, [r3, #20]
 801156e:	4572      	cmp	r2, lr
 8011570:	d018      	beq.n	80115a4 <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 8011572:	3401      	adds	r4, #1
        if (oldest == NULL) {
 8011574:	b318      	cbz	r0, 80115be <ip_reass_remove_oldest_datagram+0x72>
        } else if (r->timer <= oldest->timer) {
 8011576:	7fc2      	ldrb	r2, [r0, #31]
 8011578:	f893 901f 	ldrb.w	r9, [r3, #31]
 801157c:	4591      	cmp	r9, r2
 801157e:	bf9c      	itt	ls
 8011580:	4661      	movls	r1, ip
 8011582:	4618      	movls	r0, r3
      if (r->next != NULL) {
 8011584:	681a      	ldr	r2, [r3, #0]
 8011586:	469c      	mov	ip, r3
 8011588:	4613      	mov	r3, r2
 801158a:	2a00      	cmp	r2, #0
 801158c:	d1ee      	bne.n	801156c <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 801158e:	b110      	cbz	r0, 8011596 <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8011590:	f7ff ff3e 	bl	8011410 <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 8011594:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8011596:	42b7      	cmp	r7, r6
 8011598:	da01      	bge.n	801159e <ip_reass_remove_oldest_datagram+0x52>
 801159a:	2c01      	cmp	r4, #1
 801159c:	dcdd      	bgt.n	801155a <ip_reass_remove_oldest_datagram+0xe>
}
 801159e:	4638      	mov	r0, r7
 80115a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80115a4:	699a      	ldr	r2, [r3, #24]
 80115a6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80115aa:	454a      	cmp	r2, r9
 80115ac:	d1e1      	bne.n	8011572 <ip_reass_remove_oldest_datagram+0x26>
 80115ae:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 80115b2:	88aa      	ldrh	r2, [r5, #4]
 80115b4:	4591      	cmp	r9, r2
 80115b6:	d0e5      	beq.n	8011584 <ip_reass_remove_oldest_datagram+0x38>
        other_datagrams++;
 80115b8:	3401      	adds	r4, #1
        if (oldest == NULL) {
 80115ba:	2800      	cmp	r0, #0
 80115bc:	d1db      	bne.n	8011576 <ip_reass_remove_oldest_datagram+0x2a>
 80115be:	4661      	mov	r1, ip
 80115c0:	4618      	mov	r0, r3
 80115c2:	e7df      	b.n	8011584 <ip_reass_remove_oldest_datagram+0x38>
 80115c4:	2400baa4 	.word	0x2400baa4

080115c8 <ip_reass_tmr>:
{
 80115c8:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 80115ca:	4b0a      	ldr	r3, [pc, #40]	@ (80115f4 <ip_reass_tmr+0x2c>)
 80115cc:	681c      	ldr	r4, [r3, #0]
  while (r != NULL) {
 80115ce:	b14c      	cbz	r4, 80115e4 <ip_reass_tmr+0x1c>
  struct ip_reassdata *r, *prev = NULL;
 80115d0:	2500      	movs	r5, #0
    if (r->timer > 0) {
 80115d2:	7fe3      	ldrb	r3, [r4, #31]
 80115d4:	4620      	mov	r0, r4
      r = r->next;
 80115d6:	6824      	ldr	r4, [r4, #0]
      r->timer--;
 80115d8:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 80115da:	b123      	cbz	r3, 80115e6 <ip_reass_tmr+0x1e>
 80115dc:	4605      	mov	r5, r0
      r->timer--;
 80115de:	77c2      	strb	r2, [r0, #31]
  while (r != NULL) {
 80115e0:	2c00      	cmp	r4, #0
 80115e2:	d1f6      	bne.n	80115d2 <ip_reass_tmr+0xa>
}
 80115e4:	bd38      	pop	{r3, r4, r5, pc}
      ip_reass_free_complete_datagram(tmp, prev);
 80115e6:	4629      	mov	r1, r5
 80115e8:	f7ff ff12 	bl	8011410 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 80115ec:	2c00      	cmp	r4, #0
 80115ee:	d1f0      	bne.n	80115d2 <ip_reass_tmr+0xa>
 80115f0:	e7f8      	b.n	80115e4 <ip_reass_tmr+0x1c>
 80115f2:	bf00      	nop
 80115f4:	2400baa4 	.word	0x2400baa4

080115f8 <ip4_reass>:
{
 80115f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fraghdr = (struct ip_hdr *)p->payload;
 80115fc:	f8d0 9004 	ldr.w	r9, [r0, #4]
{
 8011600:	b085      	sub	sp, #20
 8011602:	4605      	mov	r5, r0
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8011604:	f899 3000 	ldrb.w	r3, [r9]
 8011608:	f003 030f 	and.w	r3, r3, #15
 801160c:	2b05      	cmp	r3, #5
 801160e:	f040 8089 	bne.w	8011724 <ip4_reass+0x12c>
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011612:	f8b9 0006 	ldrh.w	r0, [r9, #6]
 8011616:	f7f9 f885 	bl	800a724 <lwip_htons>
 801161a:	4606      	mov	r6, r0
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801161c:	f8b9 0002 	ldrh.w	r0, [r9, #2]
 8011620:	f7f9 f880 	bl	800a724 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8011624:	f899 3000 	ldrb.w	r3, [r9]
 8011628:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 801162c:	ebb0 0f83 	cmp.w	r0, r3, lsl #2
 8011630:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8011634:	d376      	bcc.n	8011724 <ip4_reass+0x12c>
  len = (u16_t)(len - hlen);
 8011636:	1a83      	subs	r3, r0, r2
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8011638:	f8df 8310 	ldr.w	r8, [pc, #784]	@ 801194c <ip4_reass+0x354>
  clen = pbuf_clen(p);
 801163c:	4628      	mov	r0, r5
  len = (u16_t)(len - hlen);
 801163e:	b29b      	uxth	r3, r3
 8011640:	9301      	str	r3, [sp, #4]
  clen = pbuf_clen(p);
 8011642:	f7fa f8b1 	bl	800b7a8 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8011646:	f8b8 3000 	ldrh.w	r3, [r8]
  clen = pbuf_clen(p);
 801164a:	4607      	mov	r7, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801164c:	4403      	add	r3, r0
 801164e:	2b0a      	cmp	r3, #10
 8011650:	f300 80e7 	bgt.w	8011822 <ip4_reass+0x22a>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8011654:	f8df a2f8 	ldr.w	sl, [pc, #760]	@ 8011950 <ip4_reass+0x358>
 8011658:	f8da 4000 	ldr.w	r4, [sl]
 801165c:	2c00      	cmp	r4, #0
 801165e:	f000 80ee 	beq.w	801183e <ip4_reass+0x246>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8011662:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8011666:	e003      	b.n	8011670 <ip4_reass+0x78>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8011668:	6824      	ldr	r4, [r4, #0]
 801166a:	2c00      	cmp	r4, #0
 801166c:	f000 80e7 	beq.w	801183e <ip4_reass+0x246>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8011670:	6963      	ldr	r3, [r4, #20]
 8011672:	4293      	cmp	r3, r2
 8011674:	d1f8      	bne.n	8011668 <ip4_reass+0x70>
 8011676:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801167a:	69a1      	ldr	r1, [r4, #24]
 801167c:	4299      	cmp	r1, r3
 801167e:	d1f3      	bne.n	8011668 <ip4_reass+0x70>
 8011680:	89a1      	ldrh	r1, [r4, #12]
 8011682:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 8011686:	4299      	cmp	r1, r3
 8011688:	d1ee      	bne.n	8011668 <ip4_reass+0x70>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801168a:	f8b9 0006 	ldrh.w	r0, [r9, #6]
 801168e:	f7f9 f849 	bl	800a724 <lwip_htons>
 8011692:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8011696:	2800      	cmp	r0, #0
 8011698:	f000 80ab 	beq.w	80117f2 <ip4_reass+0x1fa>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801169c:	f8b9 3006 	ldrh.w	r3, [r9, #6]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80116a0:	f3c6 060c 	ubfx	r6, r6, #0, #13
  if (is_last) {
 80116a4:	f013 0320 	ands.w	r3, r3, #32
  offset = IPH_OFFSET_BYTES(fraghdr);
 80116a8:	ea4f 06c6 	mov.w	r6, r6, lsl #3
  if (is_last) {
 80116ac:	9302      	str	r3, [sp, #8]
 80116ae:	d108      	bne.n	80116c2 <ip4_reass+0xca>
    u16_t datagram_len = (u16_t)(offset + len);
 80116b0:	9b01      	ldr	r3, [sp, #4]
 80116b2:	18f3      	adds	r3, r6, r3
 80116b4:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80116b6:	429e      	cmp	r6, r3
 80116b8:	d812      	bhi.n	80116e0 <ip4_reass+0xe8>
 80116ba:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 80116be:	4293      	cmp	r3, r2
 80116c0:	d80e      	bhi.n	80116e0 <ip4_reass+0xe8>
  fraghdr = (struct ip_hdr *)new_p->payload;
 80116c2:	f8d5 9004 	ldr.w	r9, [r5, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80116c6:	f8b9 0002 	ldrh.w	r0, [r9, #2]
 80116ca:	f7f9 f82b 	bl	800a724 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 80116ce:	f899 3000 	ldrb.w	r3, [r9]
 80116d2:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 80116d6:	ebb0 0f83 	cmp.w	r0, r3, lsl #2
 80116da:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80116de:	d229      	bcs.n	8011734 <ip4_reass+0x13c>
  if (ipr->p == NULL) {
 80116e0:	6866      	ldr	r6, [r4, #4]
 80116e2:	b9fe      	cbnz	r6, 8011724 <ip4_reass+0x12c>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80116e4:	f8da 3000 	ldr.w	r3, [sl]
 80116e8:	42a3      	cmp	r3, r4
 80116ea:	d014      	beq.n	8011716 <ip4_reass+0x11e>
 80116ec:	4b93      	ldr	r3, [pc, #588]	@ (801193c <ip4_reass+0x344>)
 80116ee:	f240 22ab 	movw	r2, #683	@ 0x2ab
 80116f2:	4993      	ldr	r1, [pc, #588]	@ (8011940 <ip4_reass+0x348>)
 80116f4:	4893      	ldr	r0, [pc, #588]	@ (8011944 <ip4_reass+0x34c>)
 80116f6:	f000 fcd9 	bl	80120ac <iprintf>
  if (reassdatagrams == ipr) {
 80116fa:	f8da 3000 	ldr.w	r3, [sl]
 80116fe:	429c      	cmp	r4, r3
 8011700:	d009      	beq.n	8011716 <ip4_reass+0x11e>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011702:	4b8e      	ldr	r3, [pc, #568]	@ (801193c <ip4_reass+0x344>)
 8011704:	f240 1245 	movw	r2, #325	@ 0x145
 8011708:	498f      	ldr	r1, [pc, #572]	@ (8011948 <ip4_reass+0x350>)
 801170a:	488e      	ldr	r0, [pc, #568]	@ (8011944 <ip4_reass+0x34c>)
 801170c:	f000 fcce 	bl	80120ac <iprintf>
    prev->next = ipr->next;
 8011710:	6823      	ldr	r3, [r4, #0]
 8011712:	6033      	str	r3, [r6, #0]
 8011714:	deff      	udf	#255	@ 0xff
    reassdatagrams = ipr->next;
 8011716:	6823      	ldr	r3, [r4, #0]
  memp_free(MEMP_REASSDATA, ipr);
 8011718:	4621      	mov	r1, r4
 801171a:	2004      	movs	r0, #4
    reassdatagrams = ipr->next;
 801171c:	f8ca 3000 	str.w	r3, [sl]
  memp_free(MEMP_REASSDATA, ipr);
 8011720:	f7f9 fbc8 	bl	800aeb4 <memp_free>
  pbuf_free(p);
 8011724:	4628      	mov	r0, r5
 8011726:	f7f9 fed1 	bl	800b4cc <pbuf_free>
  return NULL;
 801172a:	2600      	movs	r6, #0
}
 801172c:	4630      	mov	r0, r6
 801172e:	b005      	add	sp, #20
 8011730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  len = (u16_t)(len - hlen);
 8011734:	1a83      	subs	r3, r0, r2
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011736:	f8b9 0006 	ldrh.w	r0, [r9, #6]
  len = (u16_t)(len - hlen);
 801173a:	fa1f f983 	uxth.w	r9, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 801173e:	f7f8 fff1 	bl	800a724 <lwip_htons>
 8011742:	f3c0 020c 	ubfx	r2, r0, #0, #13
 8011746:	00d2      	lsls	r2, r2, #3
  iprh->end = (u16_t)(offset + len);
 8011748:	eb09 0302 	add.w	r3, r9, r2
  iprh = (struct ip_reass_helper *)new_p->payload;
 801174c:	f8d5 9004 	ldr.w	r9, [r5, #4]
  iprh->end = (u16_t)(offset + len);
 8011750:	f8a9 3006 	strh.w	r3, [r9, #6]
 8011754:	b29b      	uxth	r3, r3
  iprh->start = offset;
 8011756:	f8a9 2004 	strh.w	r2, [r9, #4]
  iprh->end = (u16_t)(offset + len);
 801175a:	4619      	mov	r1, r3
 801175c:	9303      	str	r3, [sp, #12]
  iprh->next_pbuf = NULL;
 801175e:	2300      	movs	r3, #0
  if (iprh->end < offset) {
 8011760:	428a      	cmp	r2, r1
  iprh->next_pbuf = NULL;
 8011762:	f889 3000 	strb.w	r3, [r9]
 8011766:	f889 3001 	strb.w	r3, [r9, #1]
 801176a:	f889 3002 	strb.w	r3, [r9, #2]
 801176e:	f889 3003 	strb.w	r3, [r9, #3]
  if (iprh->end < offset) {
 8011772:	d8b5      	bhi.n	80116e0 <ip4_reass+0xe8>
  for (q = ipr->p; q != NULL;) {
 8011774:	6861      	ldr	r1, [r4, #4]
 8011776:	2900      	cmp	r1, #0
 8011778:	f000 80d4 	beq.w	8011924 <ip4_reass+0x32c>
  int valid = 1;
 801177c:	f04f 0b01 	mov.w	fp, #1
 8011780:	4694      	mov	ip, r2
 8011782:	e00e      	b.n	80117a2 <ip4_reass+0x1aa>
    } else if (iprh->start == iprh_tmp->start) {
 8011784:	d0ce      	beq.n	8011724 <ip4_reass+0x12c>
    } else if (iprh->start < iprh_tmp->end) {
 8011786:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 801178a:	45f4      	cmp	ip, lr
 801178c:	d3ca      	bcc.n	8011724 <ip4_reass+0x12c>
      if (iprh_prev != NULL) {
 801178e:	b122      	cbz	r2, 801179a <ip4_reass+0x1a2>
        if (iprh_prev->end != iprh_tmp->start) {
 8011790:	88d2      	ldrh	r2, [r2, #6]
          valid = 0;
 8011792:	4282      	cmp	r2, r0
 8011794:	bf18      	it	ne
 8011796:	f04f 0b00 	movne.w	fp, #0
    q = iprh_tmp->next_pbuf;
 801179a:	6819      	ldr	r1, [r3, #0]
  for (q = ipr->p; q != NULL;) {
 801179c:	2900      	cmp	r1, #0
 801179e:	f000 80a6 	beq.w	80118ee <ip4_reass+0x2f6>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80117a2:	461a      	mov	r2, r3
 80117a4:	684b      	ldr	r3, [r1, #4]
    if (iprh->start < iprh_tmp->start) {
 80117a6:	8898      	ldrh	r0, [r3, #4]
 80117a8:	4584      	cmp	ip, r0
 80117aa:	d2eb      	bcs.n	8011784 <ip4_reass+0x18c>
      iprh->next_pbuf = q;
 80117ac:	4613      	mov	r3, r2
 80117ae:	f8c9 1000 	str.w	r1, [r9]
 80117b2:	4662      	mov	r2, ip
 80117b4:	469c      	mov	ip, r3
      if (iprh_prev != NULL) {
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d064      	beq.n	8011884 <ip4_reass+0x28c>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80117ba:	88db      	ldrh	r3, [r3, #6]
 80117bc:	429a      	cmp	r2, r3
 80117be:	d3b1      	bcc.n	8011724 <ip4_reass+0x12c>
 80117c0:	9903      	ldr	r1, [sp, #12]
 80117c2:	4281      	cmp	r1, r0
 80117c4:	d8ae      	bhi.n	8011724 <ip4_reass+0x12c>
        if (iprh_prev->end != iprh->start) {
 80117c6:	429a      	cmp	r2, r3
        iprh_prev->next_pbuf = new_p;
 80117c8:	f8cc 5000 	str.w	r5, [ip]
        if (iprh_prev->end != iprh->start) {
 80117cc:	d05f      	beq.n	801188e <ip4_reass+0x296>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80117ce:	f8b8 2000 	ldrh.w	r2, [r8]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80117d2:	9902      	ldr	r1, [sp, #8]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80117d4:	443a      	add	r2, r7
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80117d6:	7fa3      	ldrb	r3, [r4, #30]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80117d8:	b292      	uxth	r2, r2
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80117da:	2900      	cmp	r1, #0
 80117dc:	f000 80ab 	beq.w	8011936 <ip4_reass+0x33e>
 80117e0:	07d9      	lsls	r1, r3, #31
 80117e2:	f100 8122 	bmi.w	8011a2a <ip4_reass+0x432>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80117e6:	f8b8 3000 	ldrh.w	r3, [r8]
 80117ea:	443b      	add	r3, r7
 80117ec:	f8a8 3000 	strh.w	r3, [r8]
  if (is_last) {
 80117f0:	e79b      	b.n	801172a <ip4_reass+0x132>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80117f2:	89e0      	ldrh	r0, [r4, #14]
 80117f4:	f7f8 ff96 	bl	800a724 <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80117f8:	f3c0 000c 	ubfx	r0, r0, #0, #13
 80117fc:	2800      	cmp	r0, #0
 80117fe:	f43f af4d 	beq.w	801169c <ip4_reass+0xa4>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8011802:	f8d9 3000 	ldr.w	r3, [r9]
 8011806:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801180a:	f8d9 1008 	ldr.w	r1, [r9, #8]
 801180e:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8011812:	60a3      	str	r3, [r4, #8]
 8011814:	60e0      	str	r0, [r4, #12]
 8011816:	6121      	str	r1, [r4, #16]
 8011818:	6162      	str	r2, [r4, #20]
 801181a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801181e:	61a3      	str	r3, [r4, #24]
 8011820:	e73c      	b.n	801169c <ip4_reass+0xa4>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011822:	4601      	mov	r1, r0
 8011824:	4648      	mov	r0, r9
 8011826:	f7ff fe91 	bl	801154c <ip_reass_remove_oldest_datagram>
 801182a:	2800      	cmp	r0, #0
 801182c:	f43f af7a 	beq.w	8011724 <ip4_reass+0x12c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8011830:	f8b8 3000 	ldrh.w	r3, [r8]
 8011834:	443b      	add	r3, r7
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011836:	2b0a      	cmp	r3, #10
 8011838:	f77f af0c 	ble.w	8011654 <ip4_reass+0x5c>
 801183c:	e772      	b.n	8011724 <ip4_reass+0x12c>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801183e:	2004      	movs	r0, #4
 8011840:	f7f9 faf2 	bl	800ae28 <memp_malloc>
  if (ipr == NULL) {
 8011844:	4604      	mov	r4, r0
 8011846:	b178      	cbz	r0, 8011868 <ip4_reass+0x270>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8011848:	2300      	movs	r3, #0
 801184a:	61e3      	str	r3, [r4, #28]
 801184c:	60a3      	str	r3, [r4, #8]
 801184e:	60e3      	str	r3, [r4, #12]
 8011850:	6123      	str	r3, [r4, #16]
 8011852:	6163      	str	r3, [r4, #20]
 8011854:	61a3      	str	r3, [r4, #24]
 8011856:	6063      	str	r3, [r4, #4]
  ipr->next = reassdatagrams;
 8011858:	f8da 3000 	ldr.w	r3, [sl]
  reassdatagrams = ipr;
 801185c:	f8ca 4000 	str.w	r4, [sl]
  ipr->next = reassdatagrams;
 8011860:	6023      	str	r3, [r4, #0]
  ipr->timer = IP_REASS_MAXAGE;
 8011862:	230f      	movs	r3, #15
 8011864:	77e3      	strb	r3, [r4, #31]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8011866:	e7cc      	b.n	8011802 <ip4_reass+0x20a>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8011868:	4639      	mov	r1, r7
 801186a:	4648      	mov	r0, r9
 801186c:	f7ff fe6e 	bl	801154c <ip_reass_remove_oldest_datagram>
 8011870:	4287      	cmp	r7, r0
 8011872:	f73f af57 	bgt.w	8011724 <ip4_reass+0x12c>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011876:	2004      	movs	r0, #4
 8011878:	f7f9 fad6 	bl	800ae28 <memp_malloc>
    if (ipr == NULL)
 801187c:	4604      	mov	r4, r0
 801187e:	2800      	cmp	r0, #0
 8011880:	d1e2      	bne.n	8011848 <ip4_reass+0x250>
 8011882:	e74f      	b.n	8011724 <ip4_reass+0x12c>
        if (iprh->end > iprh_tmp->start) {
 8011884:	9b03      	ldr	r3, [sp, #12]
 8011886:	4283      	cmp	r3, r0
 8011888:	f63f af4c 	bhi.w	8011724 <ip4_reass+0x12c>
        ipr->p = new_p;
 801188c:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801188e:	9b02      	ldr	r3, [sp, #8]
 8011890:	2b00      	cmp	r3, #0
 8011892:	d03b      	beq.n	801190c <ip4_reass+0x314>
 8011894:	7fa3      	ldrb	r3, [r4, #30]
 8011896:	07db      	lsls	r3, r3, #31
 8011898:	d5a5      	bpl.n	80117e6 <ip4_reass+0x1ee>
    if (valid) {
 801189a:	f1bb 0f00 	cmp.w	fp, #0
 801189e:	d0a2      	beq.n	80117e6 <ip4_reass+0x1ee>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80118a0:	6862      	ldr	r2, [r4, #4]
 80118a2:	2a00      	cmp	r2, #0
 80118a4:	d09f      	beq.n	80117e6 <ip4_reass+0x1ee>
 80118a6:	6851      	ldr	r1, [r2, #4]
 80118a8:	888b      	ldrh	r3, [r1, #4]
 80118aa:	b97b      	cbnz	r3, 80118cc <ip4_reass+0x2d4>
        q = iprh->next_pbuf;
 80118ac:	f8d9 3000 	ldr.w	r3, [r9]
        while (q != NULL) {
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	f000 80bd 	beq.w	8011a30 <ip4_reass+0x438>
 80118b6:	464a      	mov	r2, r9
 80118b8:	e002      	b.n	80118c0 <ip4_reass+0x2c8>
          q = iprh->next_pbuf;
 80118ba:	6813      	ldr	r3, [r2, #0]
        while (q != NULL) {
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d049      	beq.n	8011954 <ip4_reass+0x35c>
          iprh = (struct ip_reass_helper *)q->payload;
 80118c0:	4610      	mov	r0, r2
 80118c2:	685a      	ldr	r2, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 80118c4:	88c0      	ldrh	r0, [r0, #6]
 80118c6:	8893      	ldrh	r3, [r2, #4]
 80118c8:	4298      	cmp	r0, r3
 80118ca:	d0f6      	beq.n	80118ba <ip4_reass+0x2c2>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80118cc:	f8b8 3000 	ldrh.w	r3, [r8]
 80118d0:	443b      	add	r3, r7
 80118d2:	f8a8 3000 	strh.w	r3, [r8]
  if (is_last) {
 80118d6:	9b02      	ldr	r3, [sp, #8]
 80118d8:	2b00      	cmp	r3, #0
 80118da:	f47f af26 	bne.w	801172a <ip4_reass+0x132>
 80118de:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 80118e0:	9a01      	ldr	r2, [sp, #4]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80118e2:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 80118e6:	4416      	add	r6, r2
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80118e8:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 80118ea:	83a6      	strh	r6, [r4, #28]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80118ec:	e71d      	b.n	801172a <ip4_reass+0x132>
      if (iprh_prev->end != iprh->start) {
 80118ee:	45f4      	cmp	ip, lr
      iprh_prev->next_pbuf = new_p;
 80118f0:	601d      	str	r5, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80118f2:	d0cc      	beq.n	801188e <ip4_reass+0x296>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80118f4:	f8b8 2000 	ldrh.w	r2, [r8]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80118f8:	9902      	ldr	r1, [sp, #8]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80118fa:	443a      	add	r2, r7
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80118fc:	7fa3      	ldrb	r3, [r4, #30]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80118fe:	b292      	uxth	r2, r2
 8011900:	f8a8 2000 	strh.w	r2, [r8]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011904:	2900      	cmp	r1, #0
 8011906:	f47f af10 	bne.w	801172a <ip4_reass+0x132>
 801190a:	e7e9      	b.n	80118e0 <ip4_reass+0x2e8>
    if (valid) {
 801190c:	f1bb 0f00 	cmp.w	fp, #0
 8011910:	d002      	beq.n	8011918 <ip4_reass+0x320>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8011912:	6862      	ldr	r2, [r4, #4]
 8011914:	2a00      	cmp	r2, #0
 8011916:	d1c6      	bne.n	80118a6 <ip4_reass+0x2ae>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011918:	f8b8 3000 	ldrh.w	r3, [r8]
 801191c:	443b      	add	r3, r7
 801191e:	f8a8 3000 	strh.w	r3, [r8]
 8011922:	e7dc      	b.n	80118de <ip4_reass+0x2e6>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011924:	9b02      	ldr	r3, [sp, #8]
      ipr->p = new_p;
 8011926:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011928:	b11b      	cbz	r3, 8011932 <ip4_reass+0x33a>
 801192a:	7fa3      	ldrb	r3, [r4, #30]
 801192c:	07da      	lsls	r2, r3, #31
 801192e:	f57f af5a 	bpl.w	80117e6 <ip4_reass+0x1ee>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8011932:	6862      	ldr	r2, [r4, #4]
 8011934:	e7b7      	b.n	80118a6 <ip4_reass+0x2ae>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011936:	f8a8 2000 	strh.w	r2, [r8]
  if (is_last) {
 801193a:	e7d1      	b.n	80118e0 <ip4_reass+0x2e8>
 801193c:	08015888 	.word	0x08015888
 8011940:	080159a0 	.word	0x080159a0
 8011944:	08012fac 	.word	0x08012fac
 8011948:	08015910 	.word	0x08015910
 801194c:	2400baa2 	.word	0x2400baa2
 8011950:	2400baa4 	.word	0x2400baa4
          LWIP_ASSERT("sanity check",
 8011954:	4291      	cmp	r1, r2
 8011956:	4691      	mov	r9, r2
 8011958:	d06c      	beq.n	8011a34 <ip4_reass+0x43c>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801195a:	f8d9 3000 	ldr.w	r3, [r9]
 801195e:	b133      	cbz	r3, 801196e <ip4_reass+0x376>
 8011960:	4b3d      	ldr	r3, [pc, #244]	@ (8011a58 <ip4_reass+0x460>)
 8011962:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8011966:	493d      	ldr	r1, [pc, #244]	@ (8011a5c <ip4_reass+0x464>)
 8011968:	483d      	ldr	r0, [pc, #244]	@ (8011a60 <ip4_reass+0x468>)
 801196a:	f000 fb9f 	bl	80120ac <iprintf>
 801196e:	6862      	ldr	r2, [r4, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011970:	f8b8 3000 	ldrh.w	r3, [r8]
 8011974:	443b      	add	r3, r7
 8011976:	f8a8 3000 	strh.w	r3, [r8]
  if (is_last) {
 801197a:	9b02      	ldr	r3, [sp, #8]
 801197c:	b933      	cbnz	r3, 801198c <ip4_reass+0x394>
    u16_t datagram_len = (u16_t)(offset + len);
 801197e:	9b01      	ldr	r3, [sp, #4]
 8011980:	441e      	add	r6, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8011982:	7fa3      	ldrb	r3, [r4, #30]
 8011984:	f043 0301 	orr.w	r3, r3, #1
    ipr->datagram_len = datagram_len;
 8011988:	83a6      	strh	r6, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801198a:	77a3      	strb	r3, [r4, #30]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801198c:	6856      	ldr	r6, [r2, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801198e:	8ba0      	ldrh	r0, [r4, #28]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8011990:	68a3      	ldr	r3, [r4, #8]
 8011992:	68e5      	ldr	r5, [r4, #12]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8011994:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8011996:	6921      	ldr	r1, [r4, #16]
 8011998:	6962      	ldr	r2, [r4, #20]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801199a:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801199c:	6075      	str	r5, [r6, #4]
 801199e:	60b1      	str	r1, [r6, #8]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80119a0:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80119a2:	60f2      	str	r2, [r6, #12]
 80119a4:	6033      	str	r3, [r6, #0]
 80119a6:	69a3      	ldr	r3, [r4, #24]
 80119a8:	6133      	str	r3, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80119aa:	f7f8 febb 	bl	800a724 <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 80119ae:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80119b0:	8070      	strh	r0, [r6, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80119b2:	71b3      	strb	r3, [r6, #6]
 80119b4:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80119b6:	72b3      	strb	r3, [r6, #10]
 80119b8:	72f3      	strb	r3, [r6, #11]
    p = ipr->p;
 80119ba:	6866      	ldr	r6, [r4, #4]
    while (r != NULL) {
 80119bc:	b15d      	cbz	r5, 80119d6 <ip4_reass+0x3de>
      iprh = (struct ip_reass_helper *)r->payload;
 80119be:	686f      	ldr	r7, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 80119c0:	4628      	mov	r0, r5
 80119c2:	2114      	movs	r1, #20
 80119c4:	f7f9 fd20 	bl	800b408 <pbuf_remove_header>
      pbuf_cat(p, r);
 80119c8:	4629      	mov	r1, r5
 80119ca:	4630      	mov	r0, r6
 80119cc:	f7f9 ff14 	bl	800b7f8 <pbuf_cat>
      r = iprh->next_pbuf;
 80119d0:	683d      	ldr	r5, [r7, #0]
    while (r != NULL) {
 80119d2:	2d00      	cmp	r5, #0
 80119d4:	d1f3      	bne.n	80119be <ip4_reass+0x3c6>
    if (ipr == reassdatagrams) {
 80119d6:	f8da 5000 	ldr.w	r5, [sl]
 80119da:	42a5      	cmp	r5, r4
 80119dc:	d005      	beq.n	80119ea <ip4_reass+0x3f2>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80119de:	b38d      	cbz	r5, 8011a44 <ip4_reass+0x44c>
        if (ipr_prev->next == ipr) {
 80119e0:	682b      	ldr	r3, [r5, #0]
 80119e2:	42a3      	cmp	r3, r4
 80119e4:	d014      	beq.n	8011a10 <ip4_reass+0x418>
 80119e6:	461d      	mov	r5, r3
 80119e8:	e7f9      	b.n	80119de <ip4_reass+0x3e6>
    reassdatagrams = ipr->next;
 80119ea:	6823      	ldr	r3, [r4, #0]
 80119ec:	f8ca 3000 	str.w	r3, [sl]
  memp_free(MEMP_REASSDATA, ipr);
 80119f0:	4621      	mov	r1, r4
 80119f2:	2004      	movs	r0, #4
 80119f4:	f7f9 fa5e 	bl	800aeb4 <memp_free>
    clen = pbuf_clen(p);
 80119f8:	4630      	mov	r0, r6
 80119fa:	f7f9 fed5 	bl	800b7a8 <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80119fe:	f8b8 3000 	ldrh.w	r3, [r8]
    clen = pbuf_clen(p);
 8011a02:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8011a04:	4283      	cmp	r3, r0
 8011a06:	d306      	bcc.n	8011a16 <ip4_reass+0x41e>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8011a08:	1b1b      	subs	r3, r3, r4
 8011a0a:	f8a8 3000 	strh.w	r3, [r8]
    return p;
 8011a0e:	e68d      	b.n	801172c <ip4_reass+0x134>
    prev->next = ipr->next;
 8011a10:	6823      	ldr	r3, [r4, #0]
 8011a12:	602b      	str	r3, [r5, #0]
 8011a14:	e7ec      	b.n	80119f0 <ip4_reass+0x3f8>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8011a16:	4b10      	ldr	r3, [pc, #64]	@ (8011a58 <ip4_reass+0x460>)
 8011a18:	f240 229b 	movw	r2, #667	@ 0x29b
 8011a1c:	4911      	ldr	r1, [pc, #68]	@ (8011a64 <ip4_reass+0x46c>)
 8011a1e:	4810      	ldr	r0, [pc, #64]	@ (8011a60 <ip4_reass+0x468>)
 8011a20:	f000 fb44 	bl	80120ac <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8011a24:	f8b8 3000 	ldrh.w	r3, [r8]
 8011a28:	e7ee      	b.n	8011a08 <ip4_reass+0x410>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011a2a:	f8a8 2000 	strh.w	r2, [r8]
  if (is_last) {
 8011a2e:	e67c      	b.n	801172a <ip4_reass+0x132>
          LWIP_ASSERT("sanity check",
 8011a30:	4589      	cmp	r9, r1
 8011a32:	d19d      	bne.n	8011970 <ip4_reass+0x378>
 8011a34:	4b08      	ldr	r3, [pc, #32]	@ (8011a58 <ip4_reass+0x460>)
 8011a36:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8011a3a:	490b      	ldr	r1, [pc, #44]	@ (8011a68 <ip4_reass+0x470>)
 8011a3c:	4808      	ldr	r0, [pc, #32]	@ (8011a60 <ip4_reass+0x468>)
 8011a3e:	f000 fb35 	bl	80120ac <iprintf>
 8011a42:	e78a      	b.n	801195a <ip4_reass+0x362>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011a44:	4b04      	ldr	r3, [pc, #16]	@ (8011a58 <ip4_reass+0x460>)
 8011a46:	f240 1245 	movw	r2, #325	@ 0x145
 8011a4a:	4908      	ldr	r1, [pc, #32]	@ (8011a6c <ip4_reass+0x474>)
 8011a4c:	4804      	ldr	r0, [pc, #16]	@ (8011a60 <ip4_reass+0x468>)
 8011a4e:	f000 fb2d 	bl	80120ac <iprintf>
    prev->next = ipr->next;
 8011a52:	6823      	ldr	r3, [r4, #0]
 8011a54:	602b      	str	r3, [r5, #0]
 8011a56:	deff      	udf	#255	@ 0xff
 8011a58:	08015888 	.word	0x08015888
 8011a5c:	08015960 	.word	0x08015960
 8011a60:	08012fac 	.word	0x08012fac
 8011a64:	08015984 	.word	0x08015984
 8011a68:	08015950 	.word	0x08015950
 8011a6c:	08015910 	.word	0x08015910

08011a70 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8011a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8011a74:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
{
 8011a76:	b08d      	sub	sp, #52	@ 0x34
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8011a78:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
 8011a7c:	4681      	mov	r9, r0
 8011a7e:	9107      	str	r1, [sp, #28]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8011a80:	f1b3 0114 	subs.w	r1, r3, #20
{
 8011a84:	920a      	str	r2, [sp, #40]	@ 0x28
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8011a86:	bf48      	it	mi
 8011a88:	f1a3 010d 	submi.w	r1, r3, #13
 8011a8c:	f3c1 03cf 	ubfx	r3, r1, #3, #16
 8011a90:	9306      	str	r3, [sp, #24]
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8011a92:	f89a 3000 	ldrb.w	r3, [sl]
 8011a96:	f003 030f 	and.w	r3, r3, #15
 8011a9a:	2b05      	cmp	r3, #5
 8011a9c:	ea4f 0683 	mov.w	r6, r3, lsl #2
 8011aa0:	f040 80dd 	bne.w	8011c5e <ip4_frag+0x1ee>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8011aa4:	8943      	ldrh	r3, [r0, #10]
 8011aa6:	2b13      	cmp	r3, #19
 8011aa8:	f240 80d2 	bls.w	8011c50 <ip4_frag+0x1e0>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8011aac:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 8011ab0:	f7f8 fe38 	bl	800a724 <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 8011ab4:	f8b9 c008 	ldrh.w	ip, [r9, #8]
  ofo = tmp & IP_OFFMASK;
 8011ab8:	f3c0 030c 	ubfx	r3, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 8011abc:	f1ac 0c14 	sub.w	ip, ip, #20
  ofo = tmp & IP_OFFMASK;
 8011ac0:	9305      	str	r3, [sp, #20]
  mf_set = tmp & IP_MF;
 8011ac2:	f400 5300 	and.w	r3, r0, #8192	@ 0x2000
  left = (u16_t)(p->tot_len - IP_HLEN);
 8011ac6:	fa1f fc8c 	uxth.w	ip, ip
 8011aca:	930b      	str	r3, [sp, #44]	@ 0x2c

  while (left) {
 8011acc:	f1bc 0f00 	cmp.w	ip, #0
 8011ad0:	f000 80a1 	beq.w	8011c16 <ip4_frag+0x1a6>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011ad4:	9b06      	ldr	r3, [sp, #24]
  u16_t newpbuflen = 0;
 8011ad6:	2400      	movs	r4, #0

    left_to_copy = fragsize;
    while (left_to_copy) {
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8011ad8:	464d      	mov	r5, r9
 8011ada:	f8cd c010 	str.w	ip, [sp, #16]
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011ade:	00db      	lsls	r3, r3, #3
 8011ae0:	b29b      	uxth	r3, r3
 8011ae2:	9308      	str	r3, [sp, #32]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8011ae4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011ae8:	2114      	movs	r1, #20
 8011aea:	200e      	movs	r0, #14
 8011aec:	f7f9 fd5e 	bl	800b5ac <pbuf_alloc>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011af0:	9b08      	ldr	r3, [sp, #32]
 8011af2:	9a04      	ldr	r2, [sp, #16]
    if (rambuf == NULL) {
 8011af4:	4680      	mov	r8, r0
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011af6:	4293      	cmp	r3, r2
 8011af8:	bf28      	it	cs
 8011afa:	4613      	movcs	r3, r2
 8011afc:	4699      	mov	r9, r3
    if (rambuf == NULL) {
 8011afe:	2800      	cmp	r0, #0
 8011b00:	f000 8098 	beq.w	8011c34 <ip4_frag+0x1c4>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8011b04:	8943      	ldrh	r3, [r0, #10]
 8011b06:	2b13      	cmp	r3, #19
 8011b08:	f240 8097 	bls.w	8011c3a <ip4_frag+0x1ca>
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8011b0c:	f8da 2000 	ldr.w	r2, [sl]
 8011b10:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011b14:	f8da 7004 	ldr.w	r7, [sl, #4]
 8011b18:	f8da 0008 	ldr.w	r0, [sl, #8]
 8011b1c:	f8da 100c 	ldr.w	r1, [sl, #12]
 8011b20:	601a      	str	r2, [r3, #0]
 8011b22:	605f      	str	r7, [r3, #4]
 8011b24:	6098      	str	r0, [r3, #8]
 8011b26:	60d9      	str	r1, [r3, #12]
 8011b28:	f8da 2010 	ldr.w	r2, [sl, #16]
 8011b2c:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 8011b2e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011b32:	9309      	str	r3, [sp, #36]	@ 0x24
    while (left_to_copy) {
 8011b34:	f1b9 0f00 	cmp.w	r9, #0
 8011b38:	d03c      	beq.n	8011bb4 <ip4_frag+0x144>
      u16_t plen = (u16_t)(p->len - poff);
 8011b3a:	896b      	ldrh	r3, [r5, #10]
 8011b3c:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8011b3e:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 8011b40:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8011b42:	d206      	bcs.n	8011b52 <ip4_frag+0xe2>
 8011b44:	4b47      	ldr	r3, [pc, #284]	@ (8011c64 <ip4_frag+0x1f4>)
 8011b46:	f240 322d 	movw	r2, #813	@ 0x32d
 8011b4a:	4947      	ldr	r1, [pc, #284]	@ (8011c68 <ip4_frag+0x1f8>)
 8011b4c:	4847      	ldr	r0, [pc, #284]	@ (8011c6c <ip4_frag+0x1fc>)
 8011b4e:	f000 faad 	bl	80120ac <iprintf>
  u16_t newpbuflen = 0;
 8011b52:	f8cd 9008 	str.w	r9, [sp, #8]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8011b56:	9b02      	ldr	r3, [sp, #8]
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8011b58:	2005      	movs	r0, #5
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8011b5a:	429c      	cmp	r4, r3
 8011b5c:	bf28      	it	cs
 8011b5e:	461c      	movcs	r4, r3
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8011b60:	2c00      	cmp	r4, #0
 8011b62:	d05c      	beq.n	8011c1e <ip4_frag+0x1ae>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8011b64:	f7f9 f960 	bl	800ae28 <memp_malloc>
 8011b68:	4683      	mov	fp, r0
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8011b6a:	2241      	movs	r2, #65	@ 0x41
 8011b6c:	4621      	mov	r1, r4
 8011b6e:	2000      	movs	r0, #0
      if (pcr == NULL) {
 8011b70:	f1bb 0f00 	cmp.w	fp, #0
 8011b74:	d05b      	beq.n	8011c2e <ip4_frag+0x1be>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8011b76:	9401      	str	r4, [sp, #4]
 8011b78:	465b      	mov	r3, fp
 8011b7a:	686f      	ldr	r7, [r5, #4]
 8011b7c:	eb07 0c06 	add.w	ip, r7, r6
 8011b80:	f8cd c000 	str.w	ip, [sp]
 8011b84:	f7f9 fbf0 	bl	800b368 <pbuf_alloced_custom>
 8011b88:	4601      	mov	r1, r0
      if (newpbuf == NULL) {
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 8011b8a:	4628      	mov	r0, r5
      if (newpbuf == NULL) {
 8011b8c:	2900      	cmp	r1, #0
 8011b8e:	d04a      	beq.n	8011c26 <ip4_frag+0x1b6>
 8011b90:	9103      	str	r1, [sp, #12]
      pbuf_ref(p);
 8011b92:	f7f9 fe13 	bl	800b7bc <pbuf_ref>
      pcr->original = p;
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8011b96:	4b36      	ldr	r3, [pc, #216]	@ (8011c70 <ip4_frag+0x200>)

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8011b98:	4640      	mov	r0, r8
 8011b9a:	9903      	ldr	r1, [sp, #12]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8011b9c:	f8cb 3010 	str.w	r3, [fp, #16]
      pcr->original = p;
 8011ba0:	f8cb 5014 	str.w	r5, [fp, #20]
      pbuf_cat(rambuf, newpbuf);
 8011ba4:	f7f9 fe28 	bl	800b7f8 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8011ba8:	9b02      	ldr	r3, [sp, #8]
 8011baa:	1b1f      	subs	r7, r3, r4
 8011bac:	b2bb      	uxth	r3, r7
 8011bae:	9302      	str	r3, [sp, #8]
      if (left_to_copy) {
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d134      	bne.n	8011c1e <ip4_frag+0x1ae>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8011bb4:	9b07      	ldr	r3, [sp, #28]
    poff = (u16_t)(poff + newpbuflen);
 8011bb6:	4426      	add	r6, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8011bb8:	9a05      	ldr	r2, [sp, #20]
    last = (left <= netif->mtu - IP_HLEN);
 8011bba:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    poff = (u16_t)(poff + newpbuflen);
 8011bbc:	b2b6      	uxth	r6, r6
    tmp = (IP_OFFMASK & (ofo));
 8011bbe:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 8011bc2:	9a04      	ldr	r2, [sp, #16]
    last = (left <= netif->mtu - IP_HLEN);
 8011bc4:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 8011bc6:	4293      	cmp	r3, r2
 8011bc8:	dd3f      	ble.n	8011c4a <ip4_frag+0x1da>
 8011bca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d13c      	bne.n	8011c4a <ip4_frag+0x1da>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8011bd0:	f7f8 fda8 	bl	800a724 <lwip_htons>
 8011bd4:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8011bd6:	80f8      	strh	r0, [r7, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8011bd8:	f109 0014 	add.w	r0, r9, #20
 8011bdc:	b280      	uxth	r0, r0
 8011bde:	f7f8 fda1 	bl	800a724 <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 8011be2:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8011be4:	8078      	strh	r0, [r7, #2]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8011be6:	4641      	mov	r1, r8
 8011be8:	9807      	ldr	r0, [sp, #28]
 8011bea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    IPH_CHKSUM_SET(iphdr, 0);
 8011bec:	72bb      	strb	r3, [r7, #10]
 8011bee:	72fb      	strb	r3, [r7, #11]
    netif->output(netif, rambuf, dest);
 8011bf0:	6943      	ldr	r3, [r0, #20]
 8011bf2:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8011bf4:	4640      	mov	r0, r8
 8011bf6:	f7f9 fc69 	bl	800b4cc <pbuf_free>
    left = (u16_t)(left - fragsize);
 8011bfa:	9b04      	ldr	r3, [sp, #16]
 8011bfc:	eba3 0909 	sub.w	r9, r3, r9
    ofo = (u16_t)(ofo + nfb);
 8011c00:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8011c04:	4413      	add	r3, r2
    left = (u16_t)(left - fragsize);
 8011c06:	fa1f f289 	uxth.w	r2, r9
    ofo = (u16_t)(ofo + nfb);
 8011c0a:	b29b      	uxth	r3, r3
    left = (u16_t)(left - fragsize);
 8011c0c:	9204      	str	r2, [sp, #16]
    ofo = (u16_t)(ofo + nfb);
 8011c0e:	9305      	str	r3, [sp, #20]
  while (left) {
 8011c10:	2a00      	cmp	r2, #0
 8011c12:	f47f af67 	bne.w	8011ae4 <ip4_frag+0x74>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8011c16:	2000      	movs	r0, #0
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
}
 8011c18:	b00d      	add	sp, #52	@ 0x34
 8011c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        p = p->next;
 8011c1e:	682d      	ldr	r5, [r5, #0]
      u16_t plen = (u16_t)(p->len - poff);
 8011c20:	2600      	movs	r6, #0
 8011c22:	896c      	ldrh	r4, [r5, #10]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8011c24:	e797      	b.n	8011b56 <ip4_frag+0xe6>
  memp_free(MEMP_FRAG_PBUF, p);
 8011c26:	4659      	mov	r1, fp
 8011c28:	2005      	movs	r0, #5
 8011c2a:	f7f9 f943 	bl	800aeb4 <memp_free>
        pbuf_free(rambuf);
 8011c2e:	4640      	mov	r0, r8
 8011c30:	f7f9 fc4c 	bl	800b4cc <pbuf_free>
  return ERR_MEM;
 8011c34:	f04f 30ff 	mov.w	r0, #4294967295
 8011c38:	e7ee      	b.n	8011c18 <ip4_frag+0x1a8>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8011c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8011c64 <ip4_frag+0x1f4>)
 8011c3c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8011c40:	490c      	ldr	r1, [pc, #48]	@ (8011c74 <ip4_frag+0x204>)
 8011c42:	480a      	ldr	r0, [pc, #40]	@ (8011c6c <ip4_frag+0x1fc>)
 8011c44:	f000 fa32 	bl	80120ac <iprintf>
 8011c48:	e760      	b.n	8011b0c <ip4_frag+0x9c>
      tmp = tmp | IP_MF;
 8011c4a:	f440 5000 	orr.w	r0, r0, #8192	@ 0x2000
 8011c4e:	e7bf      	b.n	8011bd0 <ip4_frag+0x160>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8011c50:	4b04      	ldr	r3, [pc, #16]	@ (8011c64 <ip4_frag+0x1f4>)
 8011c52:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8011c56:	4908      	ldr	r1, [pc, #32]	@ (8011c78 <ip4_frag+0x208>)
 8011c58:	4804      	ldr	r0, [pc, #16]	@ (8011c6c <ip4_frag+0x1fc>)
 8011c5a:	f000 fa27 	bl	80120ac <iprintf>
    return ERR_VAL;
 8011c5e:	f06f 0005 	mvn.w	r0, #5
 8011c62:	e7d9      	b.n	8011c18 <ip4_frag+0x1a8>
 8011c64:	08015888 	.word	0x08015888
 8011c68:	080159fc 	.word	0x080159fc
 8011c6c:	08012fac 	.word	0x08012fac
 8011c70:	080113d9 	.word	0x080113d9
 8011c74:	080159dc 	.word	0x080159dc
 8011c78:	080159c0 	.word	0x080159c0

08011c7c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8011c7c:	b570      	push	{r4, r5, r6, lr}
 8011c7e:	4604      	mov	r4, r0
 8011c80:	460d      	mov	r5, r1
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();
 8011c82:	f7f6 f885 	bl	8007d90 <sys_check_core_locking>

  if (p->len <= SIZEOF_ETH_HDR) {
 8011c86:	8963      	ldrh	r3, [r4, #10]
 8011c88:	2b0e      	cmp	r3, #14
 8011c8a:	d91a      	bls.n	8011cc2 <ethernet_input+0x46>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8011c8c:	7be3      	ldrb	r3, [r4, #15]
 8011c8e:	b91b      	cbnz	r3, 8011c98 <ethernet_input+0x1c>
    p->if_idx = netif_get_index(netif);
 8011c90:	f895 3030 	ldrb.w	r3, [r5, #48]	@ 0x30
 8011c94:	3301      	adds	r3, #1
 8011c96:	73e3      	strb	r3, [r4, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8011c98:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8011c9a:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 8011c9c:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 8011c9e:	07d9      	lsls	r1, r3, #31
 8011ca0:	d50a      	bpl.n	8011cb8 <ethernet_input+0x3c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8011ca2:	2b01      	cmp	r3, #1
 8011ca4:	d030      	beq.n	8011d08 <ethernet_input+0x8c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8011ca6:	2206      	movs	r2, #6
 8011ca8:	491d      	ldr	r1, [pc, #116]	@ (8011d20 <ethernet_input+0xa4>)
 8011caa:	f000 fa54 	bl	8012156 <memcmp>
 8011cae:	b918      	cbnz	r0, 8011cb8 <ethernet_input+0x3c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8011cb0:	7b63      	ldrb	r3, [r4, #13]
 8011cb2:	f043 0308 	orr.w	r3, r3, #8
 8011cb6:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 8011cb8:	2e08      	cmp	r6, #8
 8011cba:	d016      	beq.n	8011cea <ethernet_input+0x6e>
 8011cbc:	f5b6 6fc1 	cmp.w	r6, #1544	@ 0x608
 8011cc0:	d004      	beq.n	8011ccc <ethernet_input+0x50>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 8011cc2:	4620      	mov	r0, r4
 8011cc4:	f7f9 fc02 	bl	800b4cc <pbuf_free>
  return ERR_OK;
}
 8011cc8:	2000      	movs	r0, #0
 8011cca:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8011ccc:	f895 302d 	ldrb.w	r3, [r5, #45]	@ 0x2d
 8011cd0:	071b      	lsls	r3, r3, #28
 8011cd2:	d5f6      	bpl.n	8011cc2 <ethernet_input+0x46>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8011cd4:	210e      	movs	r1, #14
 8011cd6:	4620      	mov	r0, r4
 8011cd8:	f7f9 fb96 	bl	800b408 <pbuf_remove_header>
 8011cdc:	2800      	cmp	r0, #0
 8011cde:	d1f0      	bne.n	8011cc2 <ethernet_input+0x46>
        etharp_input(p, netif);
 8011ce0:	4629      	mov	r1, r5
 8011ce2:	4620      	mov	r0, r4
 8011ce4:	f7fe fe7c 	bl	80109e0 <etharp_input>
      break;
 8011ce8:	e7ee      	b.n	8011cc8 <ethernet_input+0x4c>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8011cea:	f895 302d 	ldrb.w	r3, [r5, #45]	@ 0x2d
 8011cee:	071a      	lsls	r2, r3, #28
 8011cf0:	d5e7      	bpl.n	8011cc2 <ethernet_input+0x46>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8011cf2:	210e      	movs	r1, #14
 8011cf4:	4620      	mov	r0, r4
 8011cf6:	f7f9 fb87 	bl	800b408 <pbuf_remove_header>
 8011cfa:	2800      	cmp	r0, #0
 8011cfc:	d1e1      	bne.n	8011cc2 <ethernet_input+0x46>
        ip4_input(p, netif);
 8011cfe:	4629      	mov	r1, r5
 8011d00:	4620      	mov	r0, r4
 8011d02:	f7ff f9d5 	bl	80110b0 <ip4_input>
      break;
 8011d06:	e7df      	b.n	8011cc8 <ethernet_input+0x4c>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8011d08:	7843      	ldrb	r3, [r0, #1]
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d1d4      	bne.n	8011cb8 <ethernet_input+0x3c>
 8011d0e:	7883      	ldrb	r3, [r0, #2]
 8011d10:	2b5e      	cmp	r3, #94	@ 0x5e
 8011d12:	d1d1      	bne.n	8011cb8 <ethernet_input+0x3c>
        p->flags |= PBUF_FLAG_LLMCAST;
 8011d14:	7b63      	ldrb	r3, [r4, #13]
 8011d16:	f043 0310 	orr.w	r3, r3, #16
 8011d1a:	7363      	strb	r3, [r4, #13]
 8011d1c:	e7cc      	b.n	8011cb8 <ethernet_input+0x3c>
 8011d1e:	bf00      	nop
 8011d20:	08015a80 	.word	0x08015a80

08011d24 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8011d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d28:	460c      	mov	r4, r1
 8011d2a:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8011d2c:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 8011d30:	4616      	mov	r6, r2
 8011d32:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 8011d34:	f7f8 fcf6 	bl	800a724 <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8011d38:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 8011d3a:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8011d3c:	4620      	mov	r0, r4
 8011d3e:	f7f9 fb33 	bl	800b3a8 <pbuf_add_header>
 8011d42:	b9f0      	cbnz	r0, 8011d82 <ethernet_output+0x5e>
      goto pbuf_header_failed;
    }
  }

  LWIP_ASSERT_CORE_LOCKED();
 8011d44:	f7f6 f824 	bl	8007d90 <sys_check_core_locking>

  ethhdr = (struct eth_hdr *)p->payload;
 8011d48:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 8011d4a:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8011d4e:	683b      	ldr	r3, [r7, #0]
 8011d50:	600b      	str	r3, [r1, #0]
 8011d52:	88bb      	ldrh	r3, [r7, #4]
 8011d54:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8011d56:	6833      	ldr	r3, [r6, #0]
 8011d58:	f8c1 3006 	str.w	r3, [r1, #6]
 8011d5c:	88b3      	ldrh	r3, [r6, #4]
 8011d5e:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8011d60:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8011d64:	2b06      	cmp	r3, #6
 8011d66:	d006      	beq.n	8011d76 <ethernet_output+0x52>
 8011d68:	4b08      	ldr	r3, [pc, #32]	@ (8011d8c <ethernet_output+0x68>)
 8011d6a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8011d6e:	4908      	ldr	r1, [pc, #32]	@ (8011d90 <ethernet_output+0x6c>)
 8011d70:	4808      	ldr	r0, [pc, #32]	@ (8011d94 <ethernet_output+0x70>)
 8011d72:	f000 f99b 	bl	80120ac <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8011d76:	69ab      	ldr	r3, [r5, #24]
 8011d78:	4621      	mov	r1, r4
 8011d7a:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 8011d7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 8011d80:	4718      	bx	r3
}
 8011d82:	f06f 0001 	mvn.w	r0, #1
 8011d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d8a:	bf00      	nop
 8011d8c:	08015a0c 	.word	0x08015a0c
 8011d90:	08015a44 	.word	0x08015a44
 8011d94:	08012fac 	.word	0x08012fac

08011d98 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8011d98:	460b      	mov	r3, r1
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8011d9a:	2200      	movs	r2, #0
 8011d9c:	2104      	movs	r1, #4
{
 8011d9e:	b510      	push	{r4, lr}
 8011da0:	4604      	mov	r4, r0
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8011da2:	4618      	mov	r0, r3
 8011da4:	f7f6 f9f0 	bl	8008188 <osMessageQueueNew>
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8011da8:	fab0 f380 	clz	r3, r0
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8011dac:	6020      	str	r0, [r4, #0]
  if(*mbox == NULL)
 8011dae:	095b      	lsrs	r3, r3, #5
    return ERR_MEM;

  return ERR_OK;
}
 8011db0:	4258      	negs	r0, r3
 8011db2:	bd10      	pop	{r4, pc}

08011db4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8011db4:	b500      	push	{lr}
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8011db6:	2300      	movs	r3, #0
{
 8011db8:	b083      	sub	sp, #12
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8011dba:	6800      	ldr	r0, [r0, #0]
{
 8011dbc:	9101      	str	r1, [sp, #4]
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8011dbe:	461a      	mov	r2, r3
 8011dc0:	a901      	add	r1, sp, #4
 8011dc2:	f7f6 fa1d 	bl	8008200 <osMessageQueuePut>
 8011dc6:	3800      	subs	r0, #0
 8011dc8:	bf18      	it	ne
 8011dca:	2001      	movne	r0, #1
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 8011dcc:	4240      	negs	r0, r0
 8011dce:	b003      	add	sp, #12
 8011dd0:	f85d fb04 	ldr.w	pc, [sp], #4

08011dd4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8011dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dd6:	4615      	mov	r5, r2
 8011dd8:	4606      	mov	r6, r0
 8011dda:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8011ddc:	f7f6 f84a 	bl	8007e74 <osKernelGetTickCount>
 8011de0:	4604      	mov	r4, r0
#endif
  if(timeout != 0)
 8011de2:	b14d      	cbz	r5, 8011df8 <sys_arch_mbox_fetch+0x24>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8011de4:	462b      	mov	r3, r5
 8011de6:	2200      	movs	r2, #0
 8011de8:	4639      	mov	r1, r7
 8011dea:	6830      	ldr	r0, [r6, #0]
 8011dec:	f7f6 fa44 	bl	8008278 <osMessageQueueGet>
    if (status == osOK)
 8011df0:	b148      	cbz	r0, 8011e06 <sys_arch_mbox_fetch+0x32>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8011df2:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8011df6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8011df8:	f04f 33ff 	mov.w	r3, #4294967295
 8011dfc:	462a      	mov	r2, r5
 8011dfe:	4639      	mov	r1, r7
 8011e00:	6830      	ldr	r0, [r6, #0]
 8011e02:	f7f6 fa39 	bl	8008278 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8011e06:	f7f6 f835 	bl	8007e74 <osKernelGetTickCount>
 8011e0a:	1b00      	subs	r0, r0, r4
}
 8011e0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e0e:	bf00      	nop

08011e10 <sys_mbox_valid>:
  {
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
 8011e10:	6800      	ldr	r0, [r0, #0]
 8011e12:	3800      	subs	r0, #0
 8011e14:	bf18      	it	ne
 8011e16:	2001      	movne	r0, #1
 8011e18:	4770      	bx	lr
 8011e1a:	bf00      	nop

08011e1c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8011e1c:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8011e1e:	2000      	movs	r0, #0
 8011e20:	f7f6 f882 	bl	8007f28 <osMutexNew>
 8011e24:	4b01      	ldr	r3, [pc, #4]	@ (8011e2c <sys_init+0x10>)
 8011e26:	6018      	str	r0, [r3, #0]
#endif
}
 8011e28:	bd08      	pop	{r3, pc}
 8011e2a:	bf00      	nop
 8011e2c:	2400baa8 	.word	0x2400baa8

08011e30 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8011e30:	b510      	push	{r4, lr}
 8011e32:	4604      	mov	r4, r0

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8011e34:	2000      	movs	r0, #0
 8011e36:	f7f6 f877 	bl	8007f28 <osMutexNew>
#endif

  if(*mutex == NULL)
 8011e3a:	fab0 f380 	clz	r3, r0
  *mutex = osMutexNew(NULL);
 8011e3e:	6020      	str	r0, [r4, #0]
  if(*mutex == NULL)
 8011e40:	095b      	lsrs	r3, r3, #5
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
}
 8011e42:	4258      	negs	r0, r3
 8011e44:	bd10      	pop	{r4, pc}
 8011e46:	bf00      	nop

08011e48 <sys_mutex_lock>:
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8011e48:	f04f 31ff 	mov.w	r1, #4294967295
 8011e4c:	6800      	ldr	r0, [r0, #0]
 8011e4e:	f7f6 b8ad 	b.w	8007fac <osMutexAcquire>
 8011e52:	bf00      	nop

08011e54 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 8011e54:	6800      	ldr	r0, [r0, #0]
 8011e56:	f7f6 b8cd 	b.w	8007ff4 <osMutexRelease>
 8011e5a:	bf00      	nop

08011e5c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8011e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e5e:	b08b      	sub	sp, #44	@ 0x2c
 8011e60:	4617      	mov	r7, r2
 8011e62:	460e      	mov	r6, r1
 8011e64:	4605      	mov	r5, r0
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8011e66:	2220      	movs	r2, #32
 8011e68:	2100      	movs	r1, #0
 8011e6a:	a802      	add	r0, sp, #8
{
 8011e6c:	461c      	mov	r4, r3
  const osThreadAttr_t attributes = {
 8011e6e:	f000 f982 	bl	8012176 <memset>
 8011e72:	9b10      	ldr	r3, [sp, #64]	@ 0x40
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8011e74:	4639      	mov	r1, r7
 8011e76:	aa01      	add	r2, sp, #4
 8011e78:	4630      	mov	r0, r6
  const osThreadAttr_t attributes = {
 8011e7a:	9501      	str	r5, [sp, #4]
 8011e7c:	9406      	str	r4, [sp, #24]
 8011e7e:	9307      	str	r3, [sp, #28]
  return osThreadNew(thread, arg, &attributes);
 8011e80:	f7f6 f800 	bl	8007e84 <osThreadNew>
#endif
}
 8011e84:	b00b      	add	sp, #44	@ 0x2c
 8011e86:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011e88 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8011e88:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8011e8a:	4b04      	ldr	r3, [pc, #16]	@ (8011e9c <sys_arch_protect+0x14>)
 8011e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8011e90:	6818      	ldr	r0, [r3, #0]
 8011e92:	f7f6 f88b 	bl	8007fac <osMutexAcquire>
#endif
  return (sys_prot_t)1;
}
 8011e96:	2001      	movs	r0, #1
 8011e98:	bd08      	pop	{r3, pc}
 8011e9a:	bf00      	nop
 8011e9c:	2400baa8 	.word	0x2400baa8

08011ea0 <sys_arch_unprotect>:
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8011ea0:	4b01      	ldr	r3, [pc, #4]	@ (8011ea8 <sys_arch_unprotect+0x8>)
 8011ea2:	6818      	ldr	r0, [r3, #0]
 8011ea4:	f7f6 b8a6 	b.w	8007ff4 <osMutexRelease>
 8011ea8:	2400baa8 	.word	0x2400baa8

08011eac <rand>:
 8011eac:	4b16      	ldr	r3, [pc, #88]	@ (8011f08 <rand+0x5c>)
 8011eae:	b510      	push	{r4, lr}
 8011eb0:	681c      	ldr	r4, [r3, #0]
 8011eb2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8011eb4:	b9b3      	cbnz	r3, 8011ee4 <rand+0x38>
 8011eb6:	2018      	movs	r0, #24
 8011eb8:	f000 faa0 	bl	80123fc <malloc>
 8011ebc:	4602      	mov	r2, r0
 8011ebe:	6320      	str	r0, [r4, #48]	@ 0x30
 8011ec0:	b920      	cbnz	r0, 8011ecc <rand+0x20>
 8011ec2:	4b12      	ldr	r3, [pc, #72]	@ (8011f0c <rand+0x60>)
 8011ec4:	4812      	ldr	r0, [pc, #72]	@ (8011f10 <rand+0x64>)
 8011ec6:	2152      	movs	r1, #82	@ 0x52
 8011ec8:	f000 fa30 	bl	801232c <__assert_func>
 8011ecc:	4911      	ldr	r1, [pc, #68]	@ (8011f14 <rand+0x68>)
 8011ece:	4b12      	ldr	r3, [pc, #72]	@ (8011f18 <rand+0x6c>)
 8011ed0:	e9c0 1300 	strd	r1, r3, [r0]
 8011ed4:	4b11      	ldr	r3, [pc, #68]	@ (8011f1c <rand+0x70>)
 8011ed6:	6083      	str	r3, [r0, #8]
 8011ed8:	230b      	movs	r3, #11
 8011eda:	8183      	strh	r3, [r0, #12]
 8011edc:	2100      	movs	r1, #0
 8011ede:	2001      	movs	r0, #1
 8011ee0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8011ee4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011ee6:	480e      	ldr	r0, [pc, #56]	@ (8011f20 <rand+0x74>)
 8011ee8:	690b      	ldr	r3, [r1, #16]
 8011eea:	694c      	ldr	r4, [r1, #20]
 8011eec:	4a0d      	ldr	r2, [pc, #52]	@ (8011f24 <rand+0x78>)
 8011eee:	4358      	muls	r0, r3
 8011ef0:	fb02 0004 	mla	r0, r2, r4, r0
 8011ef4:	fba3 3202 	umull	r3, r2, r3, r2
 8011ef8:	3301      	adds	r3, #1
 8011efa:	eb40 0002 	adc.w	r0, r0, r2
 8011efe:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8011f02:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8011f06:	bd10      	pop	{r4, pc}
 8011f08:	24000040 	.word	0x24000040
 8011f0c:	08015a86 	.word	0x08015a86
 8011f10:	08015a9d 	.word	0x08015a9d
 8011f14:	abcd330e 	.word	0xabcd330e
 8011f18:	e66d1234 	.word	0xe66d1234
 8011f1c:	0005deec 	.word	0x0005deec
 8011f20:	5851f42d 	.word	0x5851f42d
 8011f24:	4c957f2d 	.word	0x4c957f2d

08011f28 <std>:
 8011f28:	2300      	movs	r3, #0
 8011f2a:	b510      	push	{r4, lr}
 8011f2c:	4604      	mov	r4, r0
 8011f2e:	e9c0 3300 	strd	r3, r3, [r0]
 8011f32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011f36:	6083      	str	r3, [r0, #8]
 8011f38:	8181      	strh	r1, [r0, #12]
 8011f3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8011f3c:	81c2      	strh	r2, [r0, #14]
 8011f3e:	6183      	str	r3, [r0, #24]
 8011f40:	4619      	mov	r1, r3
 8011f42:	2208      	movs	r2, #8
 8011f44:	305c      	adds	r0, #92	@ 0x5c
 8011f46:	f000 f916 	bl	8012176 <memset>
 8011f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8011f80 <std+0x58>)
 8011f4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8011f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8011f84 <std+0x5c>)
 8011f50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011f52:	4b0d      	ldr	r3, [pc, #52]	@ (8011f88 <std+0x60>)
 8011f54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011f56:	4b0d      	ldr	r3, [pc, #52]	@ (8011f8c <std+0x64>)
 8011f58:	6323      	str	r3, [r4, #48]	@ 0x30
 8011f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8011f90 <std+0x68>)
 8011f5c:	6224      	str	r4, [r4, #32]
 8011f5e:	429c      	cmp	r4, r3
 8011f60:	d006      	beq.n	8011f70 <std+0x48>
 8011f62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011f66:	4294      	cmp	r4, r2
 8011f68:	d002      	beq.n	8011f70 <std+0x48>
 8011f6a:	33d0      	adds	r3, #208	@ 0xd0
 8011f6c:	429c      	cmp	r4, r3
 8011f6e:	d105      	bne.n	8011f7c <std+0x54>
 8011f70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f78:	f000 b9c6 	b.w	8012308 <__retarget_lock_init_recursive>
 8011f7c:	bd10      	pop	{r4, pc}
 8011f7e:	bf00      	nop
 8011f80:	080120d1 	.word	0x080120d1
 8011f84:	080120f3 	.word	0x080120f3
 8011f88:	0801212b 	.word	0x0801212b
 8011f8c:	0801214f 	.word	0x0801214f
 8011f90:	2400baac 	.word	0x2400baac

08011f94 <stdio_exit_handler>:
 8011f94:	4a02      	ldr	r2, [pc, #8]	@ (8011fa0 <stdio_exit_handler+0xc>)
 8011f96:	4903      	ldr	r1, [pc, #12]	@ (8011fa4 <stdio_exit_handler+0x10>)
 8011f98:	4803      	ldr	r0, [pc, #12]	@ (8011fa8 <stdio_exit_handler+0x14>)
 8011f9a:	f000 b869 	b.w	8012070 <_fwalk_sglue>
 8011f9e:	bf00      	nop
 8011fa0:	24000034 	.word	0x24000034
 8011fa4:	08012c11 	.word	0x08012c11
 8011fa8:	24000044 	.word	0x24000044

08011fac <cleanup_stdio>:
 8011fac:	6841      	ldr	r1, [r0, #4]
 8011fae:	4b0c      	ldr	r3, [pc, #48]	@ (8011fe0 <cleanup_stdio+0x34>)
 8011fb0:	4299      	cmp	r1, r3
 8011fb2:	b510      	push	{r4, lr}
 8011fb4:	4604      	mov	r4, r0
 8011fb6:	d001      	beq.n	8011fbc <cleanup_stdio+0x10>
 8011fb8:	f000 fe2a 	bl	8012c10 <_fflush_r>
 8011fbc:	68a1      	ldr	r1, [r4, #8]
 8011fbe:	4b09      	ldr	r3, [pc, #36]	@ (8011fe4 <cleanup_stdio+0x38>)
 8011fc0:	4299      	cmp	r1, r3
 8011fc2:	d002      	beq.n	8011fca <cleanup_stdio+0x1e>
 8011fc4:	4620      	mov	r0, r4
 8011fc6:	f000 fe23 	bl	8012c10 <_fflush_r>
 8011fca:	68e1      	ldr	r1, [r4, #12]
 8011fcc:	4b06      	ldr	r3, [pc, #24]	@ (8011fe8 <cleanup_stdio+0x3c>)
 8011fce:	4299      	cmp	r1, r3
 8011fd0:	d004      	beq.n	8011fdc <cleanup_stdio+0x30>
 8011fd2:	4620      	mov	r0, r4
 8011fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011fd8:	f000 be1a 	b.w	8012c10 <_fflush_r>
 8011fdc:	bd10      	pop	{r4, pc}
 8011fde:	bf00      	nop
 8011fe0:	2400baac 	.word	0x2400baac
 8011fe4:	2400bb14 	.word	0x2400bb14
 8011fe8:	2400bb7c 	.word	0x2400bb7c

08011fec <global_stdio_init.part.0>:
 8011fec:	b510      	push	{r4, lr}
 8011fee:	4b0b      	ldr	r3, [pc, #44]	@ (801201c <global_stdio_init.part.0+0x30>)
 8011ff0:	4c0b      	ldr	r4, [pc, #44]	@ (8012020 <global_stdio_init.part.0+0x34>)
 8011ff2:	4a0c      	ldr	r2, [pc, #48]	@ (8012024 <global_stdio_init.part.0+0x38>)
 8011ff4:	601a      	str	r2, [r3, #0]
 8011ff6:	4620      	mov	r0, r4
 8011ff8:	2200      	movs	r2, #0
 8011ffa:	2104      	movs	r1, #4
 8011ffc:	f7ff ff94 	bl	8011f28 <std>
 8012000:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012004:	2201      	movs	r2, #1
 8012006:	2109      	movs	r1, #9
 8012008:	f7ff ff8e 	bl	8011f28 <std>
 801200c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012010:	2202      	movs	r2, #2
 8012012:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012016:	2112      	movs	r1, #18
 8012018:	f7ff bf86 	b.w	8011f28 <std>
 801201c:	2400bbe4 	.word	0x2400bbe4
 8012020:	2400baac 	.word	0x2400baac
 8012024:	08011f95 	.word	0x08011f95

08012028 <__sfp_lock_acquire>:
 8012028:	4801      	ldr	r0, [pc, #4]	@ (8012030 <__sfp_lock_acquire+0x8>)
 801202a:	f000 b96e 	b.w	801230a <__retarget_lock_acquire_recursive>
 801202e:	bf00      	nop
 8012030:	2400bbed 	.word	0x2400bbed

08012034 <__sfp_lock_release>:
 8012034:	4801      	ldr	r0, [pc, #4]	@ (801203c <__sfp_lock_release+0x8>)
 8012036:	f000 b969 	b.w	801230c <__retarget_lock_release_recursive>
 801203a:	bf00      	nop
 801203c:	2400bbed 	.word	0x2400bbed

08012040 <__sinit>:
 8012040:	b510      	push	{r4, lr}
 8012042:	4604      	mov	r4, r0
 8012044:	f7ff fff0 	bl	8012028 <__sfp_lock_acquire>
 8012048:	6a23      	ldr	r3, [r4, #32]
 801204a:	b11b      	cbz	r3, 8012054 <__sinit+0x14>
 801204c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012050:	f7ff bff0 	b.w	8012034 <__sfp_lock_release>
 8012054:	4b04      	ldr	r3, [pc, #16]	@ (8012068 <__sinit+0x28>)
 8012056:	6223      	str	r3, [r4, #32]
 8012058:	4b04      	ldr	r3, [pc, #16]	@ (801206c <__sinit+0x2c>)
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d1f5      	bne.n	801204c <__sinit+0xc>
 8012060:	f7ff ffc4 	bl	8011fec <global_stdio_init.part.0>
 8012064:	e7f2      	b.n	801204c <__sinit+0xc>
 8012066:	bf00      	nop
 8012068:	08011fad 	.word	0x08011fad
 801206c:	2400bbe4 	.word	0x2400bbe4

08012070 <_fwalk_sglue>:
 8012070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012074:	4607      	mov	r7, r0
 8012076:	4688      	mov	r8, r1
 8012078:	4614      	mov	r4, r2
 801207a:	2600      	movs	r6, #0
 801207c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012080:	f1b9 0901 	subs.w	r9, r9, #1
 8012084:	d505      	bpl.n	8012092 <_fwalk_sglue+0x22>
 8012086:	6824      	ldr	r4, [r4, #0]
 8012088:	2c00      	cmp	r4, #0
 801208a:	d1f7      	bne.n	801207c <_fwalk_sglue+0xc>
 801208c:	4630      	mov	r0, r6
 801208e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012092:	89ab      	ldrh	r3, [r5, #12]
 8012094:	2b01      	cmp	r3, #1
 8012096:	d907      	bls.n	80120a8 <_fwalk_sglue+0x38>
 8012098:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801209c:	3301      	adds	r3, #1
 801209e:	d003      	beq.n	80120a8 <_fwalk_sglue+0x38>
 80120a0:	4629      	mov	r1, r5
 80120a2:	4638      	mov	r0, r7
 80120a4:	47c0      	blx	r8
 80120a6:	4306      	orrs	r6, r0
 80120a8:	3568      	adds	r5, #104	@ 0x68
 80120aa:	e7e9      	b.n	8012080 <_fwalk_sglue+0x10>

080120ac <iprintf>:
 80120ac:	b40f      	push	{r0, r1, r2, r3}
 80120ae:	b507      	push	{r0, r1, r2, lr}
 80120b0:	4906      	ldr	r1, [pc, #24]	@ (80120cc <iprintf+0x20>)
 80120b2:	ab04      	add	r3, sp, #16
 80120b4:	6808      	ldr	r0, [r1, #0]
 80120b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80120ba:	6881      	ldr	r1, [r0, #8]
 80120bc:	9301      	str	r3, [sp, #4]
 80120be:	f000 fa7d 	bl	80125bc <_vfiprintf_r>
 80120c2:	b003      	add	sp, #12
 80120c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80120c8:	b004      	add	sp, #16
 80120ca:	4770      	bx	lr
 80120cc:	24000040 	.word	0x24000040

080120d0 <__sread>:
 80120d0:	b510      	push	{r4, lr}
 80120d2:	460c      	mov	r4, r1
 80120d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120d8:	f000 f8ce 	bl	8012278 <_read_r>
 80120dc:	2800      	cmp	r0, #0
 80120de:	bfab      	itete	ge
 80120e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80120e2:	89a3      	ldrhlt	r3, [r4, #12]
 80120e4:	181b      	addge	r3, r3, r0
 80120e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80120ea:	bfac      	ite	ge
 80120ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80120ee:	81a3      	strhlt	r3, [r4, #12]
 80120f0:	bd10      	pop	{r4, pc}

080120f2 <__swrite>:
 80120f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120f6:	461f      	mov	r7, r3
 80120f8:	898b      	ldrh	r3, [r1, #12]
 80120fa:	05db      	lsls	r3, r3, #23
 80120fc:	4605      	mov	r5, r0
 80120fe:	460c      	mov	r4, r1
 8012100:	4616      	mov	r6, r2
 8012102:	d505      	bpl.n	8012110 <__swrite+0x1e>
 8012104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012108:	2302      	movs	r3, #2
 801210a:	2200      	movs	r2, #0
 801210c:	f000 f8a2 	bl	8012254 <_lseek_r>
 8012110:	89a3      	ldrh	r3, [r4, #12]
 8012112:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012116:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801211a:	81a3      	strh	r3, [r4, #12]
 801211c:	4632      	mov	r2, r6
 801211e:	463b      	mov	r3, r7
 8012120:	4628      	mov	r0, r5
 8012122:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012126:	f000 b8b9 	b.w	801229c <_write_r>

0801212a <__sseek>:
 801212a:	b510      	push	{r4, lr}
 801212c:	460c      	mov	r4, r1
 801212e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012132:	f000 f88f 	bl	8012254 <_lseek_r>
 8012136:	1c43      	adds	r3, r0, #1
 8012138:	89a3      	ldrh	r3, [r4, #12]
 801213a:	bf15      	itete	ne
 801213c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801213e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012142:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012146:	81a3      	strheq	r3, [r4, #12]
 8012148:	bf18      	it	ne
 801214a:	81a3      	strhne	r3, [r4, #12]
 801214c:	bd10      	pop	{r4, pc}

0801214e <__sclose>:
 801214e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012152:	f000 b819 	b.w	8012188 <_close_r>

08012156 <memcmp>:
 8012156:	b510      	push	{r4, lr}
 8012158:	3901      	subs	r1, #1
 801215a:	4402      	add	r2, r0
 801215c:	4290      	cmp	r0, r2
 801215e:	d101      	bne.n	8012164 <memcmp+0xe>
 8012160:	2000      	movs	r0, #0
 8012162:	e005      	b.n	8012170 <memcmp+0x1a>
 8012164:	7803      	ldrb	r3, [r0, #0]
 8012166:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801216a:	42a3      	cmp	r3, r4
 801216c:	d001      	beq.n	8012172 <memcmp+0x1c>
 801216e:	1b18      	subs	r0, r3, r4
 8012170:	bd10      	pop	{r4, pc}
 8012172:	3001      	adds	r0, #1
 8012174:	e7f2      	b.n	801215c <memcmp+0x6>

08012176 <memset>:
 8012176:	4402      	add	r2, r0
 8012178:	4603      	mov	r3, r0
 801217a:	4293      	cmp	r3, r2
 801217c:	d100      	bne.n	8012180 <memset+0xa>
 801217e:	4770      	bx	lr
 8012180:	f803 1b01 	strb.w	r1, [r3], #1
 8012184:	e7f9      	b.n	801217a <memset+0x4>
	...

08012188 <_close_r>:
 8012188:	b538      	push	{r3, r4, r5, lr}
 801218a:	4d06      	ldr	r5, [pc, #24]	@ (80121a4 <_close_r+0x1c>)
 801218c:	2300      	movs	r3, #0
 801218e:	4604      	mov	r4, r0
 8012190:	4608      	mov	r0, r1
 8012192:	602b      	str	r3, [r5, #0]
 8012194:	f7ef fb30 	bl	80017f8 <_close>
 8012198:	1c43      	adds	r3, r0, #1
 801219a:	d102      	bne.n	80121a2 <_close_r+0x1a>
 801219c:	682b      	ldr	r3, [r5, #0]
 801219e:	b103      	cbz	r3, 80121a2 <_close_r+0x1a>
 80121a0:	6023      	str	r3, [r4, #0]
 80121a2:	bd38      	pop	{r3, r4, r5, pc}
 80121a4:	2400bbe8 	.word	0x2400bbe8

080121a8 <_reclaim_reent>:
 80121a8:	4b29      	ldr	r3, [pc, #164]	@ (8012250 <_reclaim_reent+0xa8>)
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	4283      	cmp	r3, r0
 80121ae:	b570      	push	{r4, r5, r6, lr}
 80121b0:	4604      	mov	r4, r0
 80121b2:	d04b      	beq.n	801224c <_reclaim_reent+0xa4>
 80121b4:	69c3      	ldr	r3, [r0, #28]
 80121b6:	b1ab      	cbz	r3, 80121e4 <_reclaim_reent+0x3c>
 80121b8:	68db      	ldr	r3, [r3, #12]
 80121ba:	b16b      	cbz	r3, 80121d8 <_reclaim_reent+0x30>
 80121bc:	2500      	movs	r5, #0
 80121be:	69e3      	ldr	r3, [r4, #28]
 80121c0:	68db      	ldr	r3, [r3, #12]
 80121c2:	5959      	ldr	r1, [r3, r5]
 80121c4:	2900      	cmp	r1, #0
 80121c6:	d13b      	bne.n	8012240 <_reclaim_reent+0x98>
 80121c8:	3504      	adds	r5, #4
 80121ca:	2d80      	cmp	r5, #128	@ 0x80
 80121cc:	d1f7      	bne.n	80121be <_reclaim_reent+0x16>
 80121ce:	69e3      	ldr	r3, [r4, #28]
 80121d0:	4620      	mov	r0, r4
 80121d2:	68d9      	ldr	r1, [r3, #12]
 80121d4:	f000 f8c8 	bl	8012368 <_free_r>
 80121d8:	69e3      	ldr	r3, [r4, #28]
 80121da:	6819      	ldr	r1, [r3, #0]
 80121dc:	b111      	cbz	r1, 80121e4 <_reclaim_reent+0x3c>
 80121de:	4620      	mov	r0, r4
 80121e0:	f000 f8c2 	bl	8012368 <_free_r>
 80121e4:	6961      	ldr	r1, [r4, #20]
 80121e6:	b111      	cbz	r1, 80121ee <_reclaim_reent+0x46>
 80121e8:	4620      	mov	r0, r4
 80121ea:	f000 f8bd 	bl	8012368 <_free_r>
 80121ee:	69e1      	ldr	r1, [r4, #28]
 80121f0:	b111      	cbz	r1, 80121f8 <_reclaim_reent+0x50>
 80121f2:	4620      	mov	r0, r4
 80121f4:	f000 f8b8 	bl	8012368 <_free_r>
 80121f8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80121fa:	b111      	cbz	r1, 8012202 <_reclaim_reent+0x5a>
 80121fc:	4620      	mov	r0, r4
 80121fe:	f000 f8b3 	bl	8012368 <_free_r>
 8012202:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012204:	b111      	cbz	r1, 801220c <_reclaim_reent+0x64>
 8012206:	4620      	mov	r0, r4
 8012208:	f000 f8ae 	bl	8012368 <_free_r>
 801220c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801220e:	b111      	cbz	r1, 8012216 <_reclaim_reent+0x6e>
 8012210:	4620      	mov	r0, r4
 8012212:	f000 f8a9 	bl	8012368 <_free_r>
 8012216:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012218:	b111      	cbz	r1, 8012220 <_reclaim_reent+0x78>
 801221a:	4620      	mov	r0, r4
 801221c:	f000 f8a4 	bl	8012368 <_free_r>
 8012220:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012222:	b111      	cbz	r1, 801222a <_reclaim_reent+0x82>
 8012224:	4620      	mov	r0, r4
 8012226:	f000 f89f 	bl	8012368 <_free_r>
 801222a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801222c:	b111      	cbz	r1, 8012234 <_reclaim_reent+0x8c>
 801222e:	4620      	mov	r0, r4
 8012230:	f000 f89a 	bl	8012368 <_free_r>
 8012234:	6a23      	ldr	r3, [r4, #32]
 8012236:	b14b      	cbz	r3, 801224c <_reclaim_reent+0xa4>
 8012238:	4620      	mov	r0, r4
 801223a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801223e:	4718      	bx	r3
 8012240:	680e      	ldr	r6, [r1, #0]
 8012242:	4620      	mov	r0, r4
 8012244:	f000 f890 	bl	8012368 <_free_r>
 8012248:	4631      	mov	r1, r6
 801224a:	e7bb      	b.n	80121c4 <_reclaim_reent+0x1c>
 801224c:	bd70      	pop	{r4, r5, r6, pc}
 801224e:	bf00      	nop
 8012250:	24000040 	.word	0x24000040

08012254 <_lseek_r>:
 8012254:	b538      	push	{r3, r4, r5, lr}
 8012256:	4d07      	ldr	r5, [pc, #28]	@ (8012274 <_lseek_r+0x20>)
 8012258:	4604      	mov	r4, r0
 801225a:	4608      	mov	r0, r1
 801225c:	4611      	mov	r1, r2
 801225e:	2200      	movs	r2, #0
 8012260:	602a      	str	r2, [r5, #0]
 8012262:	461a      	mov	r2, r3
 8012264:	f7ef fad4 	bl	8001810 <_lseek>
 8012268:	1c43      	adds	r3, r0, #1
 801226a:	d102      	bne.n	8012272 <_lseek_r+0x1e>
 801226c:	682b      	ldr	r3, [r5, #0]
 801226e:	b103      	cbz	r3, 8012272 <_lseek_r+0x1e>
 8012270:	6023      	str	r3, [r4, #0]
 8012272:	bd38      	pop	{r3, r4, r5, pc}
 8012274:	2400bbe8 	.word	0x2400bbe8

08012278 <_read_r>:
 8012278:	b538      	push	{r3, r4, r5, lr}
 801227a:	4d07      	ldr	r5, [pc, #28]	@ (8012298 <_read_r+0x20>)
 801227c:	4604      	mov	r4, r0
 801227e:	4608      	mov	r0, r1
 8012280:	4611      	mov	r1, r2
 8012282:	2200      	movs	r2, #0
 8012284:	602a      	str	r2, [r5, #0]
 8012286:	461a      	mov	r2, r3
 8012288:	f7ef fa9a 	bl	80017c0 <_read>
 801228c:	1c43      	adds	r3, r0, #1
 801228e:	d102      	bne.n	8012296 <_read_r+0x1e>
 8012290:	682b      	ldr	r3, [r5, #0]
 8012292:	b103      	cbz	r3, 8012296 <_read_r+0x1e>
 8012294:	6023      	str	r3, [r4, #0]
 8012296:	bd38      	pop	{r3, r4, r5, pc}
 8012298:	2400bbe8 	.word	0x2400bbe8

0801229c <_write_r>:
 801229c:	b538      	push	{r3, r4, r5, lr}
 801229e:	4d07      	ldr	r5, [pc, #28]	@ (80122bc <_write_r+0x20>)
 80122a0:	4604      	mov	r4, r0
 80122a2:	4608      	mov	r0, r1
 80122a4:	4611      	mov	r1, r2
 80122a6:	2200      	movs	r2, #0
 80122a8:	602a      	str	r2, [r5, #0]
 80122aa:	461a      	mov	r2, r3
 80122ac:	f7ef fa96 	bl	80017dc <_write>
 80122b0:	1c43      	adds	r3, r0, #1
 80122b2:	d102      	bne.n	80122ba <_write_r+0x1e>
 80122b4:	682b      	ldr	r3, [r5, #0]
 80122b6:	b103      	cbz	r3, 80122ba <_write_r+0x1e>
 80122b8:	6023      	str	r3, [r4, #0]
 80122ba:	bd38      	pop	{r3, r4, r5, pc}
 80122bc:	2400bbe8 	.word	0x2400bbe8

080122c0 <__libc_init_array>:
 80122c0:	b570      	push	{r4, r5, r6, lr}
 80122c2:	4d0d      	ldr	r5, [pc, #52]	@ (80122f8 <__libc_init_array+0x38>)
 80122c4:	4c0d      	ldr	r4, [pc, #52]	@ (80122fc <__libc_init_array+0x3c>)
 80122c6:	1b64      	subs	r4, r4, r5
 80122c8:	10a4      	asrs	r4, r4, #2
 80122ca:	2600      	movs	r6, #0
 80122cc:	42a6      	cmp	r6, r4
 80122ce:	d109      	bne.n	80122e4 <__libc_init_array+0x24>
 80122d0:	4d0b      	ldr	r5, [pc, #44]	@ (8012300 <__libc_init_array+0x40>)
 80122d2:	4c0c      	ldr	r4, [pc, #48]	@ (8012304 <__libc_init_array+0x44>)
 80122d4:	f000 fe4a 	bl	8012f6c <_init>
 80122d8:	1b64      	subs	r4, r4, r5
 80122da:	10a4      	asrs	r4, r4, #2
 80122dc:	2600      	movs	r6, #0
 80122de:	42a6      	cmp	r6, r4
 80122e0:	d105      	bne.n	80122ee <__libc_init_array+0x2e>
 80122e2:	bd70      	pop	{r4, r5, r6, pc}
 80122e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80122e8:	4798      	blx	r3
 80122ea:	3601      	adds	r6, #1
 80122ec:	e7ee      	b.n	80122cc <__libc_init_array+0xc>
 80122ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80122f2:	4798      	blx	r3
 80122f4:	3601      	adds	r6, #1
 80122f6:	e7f2      	b.n	80122de <__libc_init_array+0x1e>
 80122f8:	08015b6c 	.word	0x08015b6c
 80122fc:	08015b6c 	.word	0x08015b6c
 8012300:	08015b6c 	.word	0x08015b6c
 8012304:	08015b70 	.word	0x08015b70

08012308 <__retarget_lock_init_recursive>:
 8012308:	4770      	bx	lr

0801230a <__retarget_lock_acquire_recursive>:
 801230a:	4770      	bx	lr

0801230c <__retarget_lock_release_recursive>:
 801230c:	4770      	bx	lr

0801230e <memcpy>:
 801230e:	440a      	add	r2, r1
 8012310:	4291      	cmp	r1, r2
 8012312:	f100 33ff 	add.w	r3, r0, #4294967295
 8012316:	d100      	bne.n	801231a <memcpy+0xc>
 8012318:	4770      	bx	lr
 801231a:	b510      	push	{r4, lr}
 801231c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012320:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012324:	4291      	cmp	r1, r2
 8012326:	d1f9      	bne.n	801231c <memcpy+0xe>
 8012328:	bd10      	pop	{r4, pc}
	...

0801232c <__assert_func>:
 801232c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801232e:	4614      	mov	r4, r2
 8012330:	461a      	mov	r2, r3
 8012332:	4b09      	ldr	r3, [pc, #36]	@ (8012358 <__assert_func+0x2c>)
 8012334:	681b      	ldr	r3, [r3, #0]
 8012336:	4605      	mov	r5, r0
 8012338:	68d8      	ldr	r0, [r3, #12]
 801233a:	b954      	cbnz	r4, 8012352 <__assert_func+0x26>
 801233c:	4b07      	ldr	r3, [pc, #28]	@ (801235c <__assert_func+0x30>)
 801233e:	461c      	mov	r4, r3
 8012340:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012344:	9100      	str	r1, [sp, #0]
 8012346:	462b      	mov	r3, r5
 8012348:	4905      	ldr	r1, [pc, #20]	@ (8012360 <__assert_func+0x34>)
 801234a:	f000 fc89 	bl	8012c60 <fiprintf>
 801234e:	f000 fd3d 	bl	8012dcc <abort>
 8012352:	4b04      	ldr	r3, [pc, #16]	@ (8012364 <__assert_func+0x38>)
 8012354:	e7f4      	b.n	8012340 <__assert_func+0x14>
 8012356:	bf00      	nop
 8012358:	24000040 	.word	0x24000040
 801235c:	08015b30 	.word	0x08015b30
 8012360:	08015b02 	.word	0x08015b02
 8012364:	08015af5 	.word	0x08015af5

08012368 <_free_r>:
 8012368:	b538      	push	{r3, r4, r5, lr}
 801236a:	4605      	mov	r5, r0
 801236c:	2900      	cmp	r1, #0
 801236e:	d041      	beq.n	80123f4 <_free_r+0x8c>
 8012370:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012374:	1f0c      	subs	r4, r1, #4
 8012376:	2b00      	cmp	r3, #0
 8012378:	bfb8      	it	lt
 801237a:	18e4      	addlt	r4, r4, r3
 801237c:	f000 f8e8 	bl	8012550 <__malloc_lock>
 8012380:	4a1d      	ldr	r2, [pc, #116]	@ (80123f8 <_free_r+0x90>)
 8012382:	6813      	ldr	r3, [r2, #0]
 8012384:	b933      	cbnz	r3, 8012394 <_free_r+0x2c>
 8012386:	6063      	str	r3, [r4, #4]
 8012388:	6014      	str	r4, [r2, #0]
 801238a:	4628      	mov	r0, r5
 801238c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012390:	f000 b8e4 	b.w	801255c <__malloc_unlock>
 8012394:	42a3      	cmp	r3, r4
 8012396:	d908      	bls.n	80123aa <_free_r+0x42>
 8012398:	6820      	ldr	r0, [r4, #0]
 801239a:	1821      	adds	r1, r4, r0
 801239c:	428b      	cmp	r3, r1
 801239e:	bf01      	itttt	eq
 80123a0:	6819      	ldreq	r1, [r3, #0]
 80123a2:	685b      	ldreq	r3, [r3, #4]
 80123a4:	1809      	addeq	r1, r1, r0
 80123a6:	6021      	streq	r1, [r4, #0]
 80123a8:	e7ed      	b.n	8012386 <_free_r+0x1e>
 80123aa:	461a      	mov	r2, r3
 80123ac:	685b      	ldr	r3, [r3, #4]
 80123ae:	b10b      	cbz	r3, 80123b4 <_free_r+0x4c>
 80123b0:	42a3      	cmp	r3, r4
 80123b2:	d9fa      	bls.n	80123aa <_free_r+0x42>
 80123b4:	6811      	ldr	r1, [r2, #0]
 80123b6:	1850      	adds	r0, r2, r1
 80123b8:	42a0      	cmp	r0, r4
 80123ba:	d10b      	bne.n	80123d4 <_free_r+0x6c>
 80123bc:	6820      	ldr	r0, [r4, #0]
 80123be:	4401      	add	r1, r0
 80123c0:	1850      	adds	r0, r2, r1
 80123c2:	4283      	cmp	r3, r0
 80123c4:	6011      	str	r1, [r2, #0]
 80123c6:	d1e0      	bne.n	801238a <_free_r+0x22>
 80123c8:	6818      	ldr	r0, [r3, #0]
 80123ca:	685b      	ldr	r3, [r3, #4]
 80123cc:	6053      	str	r3, [r2, #4]
 80123ce:	4408      	add	r0, r1
 80123d0:	6010      	str	r0, [r2, #0]
 80123d2:	e7da      	b.n	801238a <_free_r+0x22>
 80123d4:	d902      	bls.n	80123dc <_free_r+0x74>
 80123d6:	230c      	movs	r3, #12
 80123d8:	602b      	str	r3, [r5, #0]
 80123da:	e7d6      	b.n	801238a <_free_r+0x22>
 80123dc:	6820      	ldr	r0, [r4, #0]
 80123de:	1821      	adds	r1, r4, r0
 80123e0:	428b      	cmp	r3, r1
 80123e2:	bf04      	itt	eq
 80123e4:	6819      	ldreq	r1, [r3, #0]
 80123e6:	685b      	ldreq	r3, [r3, #4]
 80123e8:	6063      	str	r3, [r4, #4]
 80123ea:	bf04      	itt	eq
 80123ec:	1809      	addeq	r1, r1, r0
 80123ee:	6021      	streq	r1, [r4, #0]
 80123f0:	6054      	str	r4, [r2, #4]
 80123f2:	e7ca      	b.n	801238a <_free_r+0x22>
 80123f4:	bd38      	pop	{r3, r4, r5, pc}
 80123f6:	bf00      	nop
 80123f8:	2400bbf4 	.word	0x2400bbf4

080123fc <malloc>:
 80123fc:	4b02      	ldr	r3, [pc, #8]	@ (8012408 <malloc+0xc>)
 80123fe:	4601      	mov	r1, r0
 8012400:	6818      	ldr	r0, [r3, #0]
 8012402:	f000 b825 	b.w	8012450 <_malloc_r>
 8012406:	bf00      	nop
 8012408:	24000040 	.word	0x24000040

0801240c <sbrk_aligned>:
 801240c:	b570      	push	{r4, r5, r6, lr}
 801240e:	4e0f      	ldr	r6, [pc, #60]	@ (801244c <sbrk_aligned+0x40>)
 8012410:	460c      	mov	r4, r1
 8012412:	6831      	ldr	r1, [r6, #0]
 8012414:	4605      	mov	r5, r0
 8012416:	b911      	cbnz	r1, 801241e <sbrk_aligned+0x12>
 8012418:	f000 fcc8 	bl	8012dac <_sbrk_r>
 801241c:	6030      	str	r0, [r6, #0]
 801241e:	4621      	mov	r1, r4
 8012420:	4628      	mov	r0, r5
 8012422:	f000 fcc3 	bl	8012dac <_sbrk_r>
 8012426:	1c43      	adds	r3, r0, #1
 8012428:	d103      	bne.n	8012432 <sbrk_aligned+0x26>
 801242a:	f04f 34ff 	mov.w	r4, #4294967295
 801242e:	4620      	mov	r0, r4
 8012430:	bd70      	pop	{r4, r5, r6, pc}
 8012432:	1cc4      	adds	r4, r0, #3
 8012434:	f024 0403 	bic.w	r4, r4, #3
 8012438:	42a0      	cmp	r0, r4
 801243a:	d0f8      	beq.n	801242e <sbrk_aligned+0x22>
 801243c:	1a21      	subs	r1, r4, r0
 801243e:	4628      	mov	r0, r5
 8012440:	f000 fcb4 	bl	8012dac <_sbrk_r>
 8012444:	3001      	adds	r0, #1
 8012446:	d1f2      	bne.n	801242e <sbrk_aligned+0x22>
 8012448:	e7ef      	b.n	801242a <sbrk_aligned+0x1e>
 801244a:	bf00      	nop
 801244c:	2400bbf0 	.word	0x2400bbf0

08012450 <_malloc_r>:
 8012450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012454:	1ccd      	adds	r5, r1, #3
 8012456:	f025 0503 	bic.w	r5, r5, #3
 801245a:	3508      	adds	r5, #8
 801245c:	2d0c      	cmp	r5, #12
 801245e:	bf38      	it	cc
 8012460:	250c      	movcc	r5, #12
 8012462:	2d00      	cmp	r5, #0
 8012464:	4606      	mov	r6, r0
 8012466:	db01      	blt.n	801246c <_malloc_r+0x1c>
 8012468:	42a9      	cmp	r1, r5
 801246a:	d904      	bls.n	8012476 <_malloc_r+0x26>
 801246c:	230c      	movs	r3, #12
 801246e:	6033      	str	r3, [r6, #0]
 8012470:	2000      	movs	r0, #0
 8012472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012476:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801254c <_malloc_r+0xfc>
 801247a:	f000 f869 	bl	8012550 <__malloc_lock>
 801247e:	f8d8 3000 	ldr.w	r3, [r8]
 8012482:	461c      	mov	r4, r3
 8012484:	bb44      	cbnz	r4, 80124d8 <_malloc_r+0x88>
 8012486:	4629      	mov	r1, r5
 8012488:	4630      	mov	r0, r6
 801248a:	f7ff ffbf 	bl	801240c <sbrk_aligned>
 801248e:	1c43      	adds	r3, r0, #1
 8012490:	4604      	mov	r4, r0
 8012492:	d158      	bne.n	8012546 <_malloc_r+0xf6>
 8012494:	f8d8 4000 	ldr.w	r4, [r8]
 8012498:	4627      	mov	r7, r4
 801249a:	2f00      	cmp	r7, #0
 801249c:	d143      	bne.n	8012526 <_malloc_r+0xd6>
 801249e:	2c00      	cmp	r4, #0
 80124a0:	d04b      	beq.n	801253a <_malloc_r+0xea>
 80124a2:	6823      	ldr	r3, [r4, #0]
 80124a4:	4639      	mov	r1, r7
 80124a6:	4630      	mov	r0, r6
 80124a8:	eb04 0903 	add.w	r9, r4, r3
 80124ac:	f000 fc7e 	bl	8012dac <_sbrk_r>
 80124b0:	4581      	cmp	r9, r0
 80124b2:	d142      	bne.n	801253a <_malloc_r+0xea>
 80124b4:	6821      	ldr	r1, [r4, #0]
 80124b6:	1a6d      	subs	r5, r5, r1
 80124b8:	4629      	mov	r1, r5
 80124ba:	4630      	mov	r0, r6
 80124bc:	f7ff ffa6 	bl	801240c <sbrk_aligned>
 80124c0:	3001      	adds	r0, #1
 80124c2:	d03a      	beq.n	801253a <_malloc_r+0xea>
 80124c4:	6823      	ldr	r3, [r4, #0]
 80124c6:	442b      	add	r3, r5
 80124c8:	6023      	str	r3, [r4, #0]
 80124ca:	f8d8 3000 	ldr.w	r3, [r8]
 80124ce:	685a      	ldr	r2, [r3, #4]
 80124d0:	bb62      	cbnz	r2, 801252c <_malloc_r+0xdc>
 80124d2:	f8c8 7000 	str.w	r7, [r8]
 80124d6:	e00f      	b.n	80124f8 <_malloc_r+0xa8>
 80124d8:	6822      	ldr	r2, [r4, #0]
 80124da:	1b52      	subs	r2, r2, r5
 80124dc:	d420      	bmi.n	8012520 <_malloc_r+0xd0>
 80124de:	2a0b      	cmp	r2, #11
 80124e0:	d917      	bls.n	8012512 <_malloc_r+0xc2>
 80124e2:	1961      	adds	r1, r4, r5
 80124e4:	42a3      	cmp	r3, r4
 80124e6:	6025      	str	r5, [r4, #0]
 80124e8:	bf18      	it	ne
 80124ea:	6059      	strne	r1, [r3, #4]
 80124ec:	6863      	ldr	r3, [r4, #4]
 80124ee:	bf08      	it	eq
 80124f0:	f8c8 1000 	streq.w	r1, [r8]
 80124f4:	5162      	str	r2, [r4, r5]
 80124f6:	604b      	str	r3, [r1, #4]
 80124f8:	4630      	mov	r0, r6
 80124fa:	f000 f82f 	bl	801255c <__malloc_unlock>
 80124fe:	f104 000b 	add.w	r0, r4, #11
 8012502:	1d23      	adds	r3, r4, #4
 8012504:	f020 0007 	bic.w	r0, r0, #7
 8012508:	1ac2      	subs	r2, r0, r3
 801250a:	bf1c      	itt	ne
 801250c:	1a1b      	subne	r3, r3, r0
 801250e:	50a3      	strne	r3, [r4, r2]
 8012510:	e7af      	b.n	8012472 <_malloc_r+0x22>
 8012512:	6862      	ldr	r2, [r4, #4]
 8012514:	42a3      	cmp	r3, r4
 8012516:	bf0c      	ite	eq
 8012518:	f8c8 2000 	streq.w	r2, [r8]
 801251c:	605a      	strne	r2, [r3, #4]
 801251e:	e7eb      	b.n	80124f8 <_malloc_r+0xa8>
 8012520:	4623      	mov	r3, r4
 8012522:	6864      	ldr	r4, [r4, #4]
 8012524:	e7ae      	b.n	8012484 <_malloc_r+0x34>
 8012526:	463c      	mov	r4, r7
 8012528:	687f      	ldr	r7, [r7, #4]
 801252a:	e7b6      	b.n	801249a <_malloc_r+0x4a>
 801252c:	461a      	mov	r2, r3
 801252e:	685b      	ldr	r3, [r3, #4]
 8012530:	42a3      	cmp	r3, r4
 8012532:	d1fb      	bne.n	801252c <_malloc_r+0xdc>
 8012534:	2300      	movs	r3, #0
 8012536:	6053      	str	r3, [r2, #4]
 8012538:	e7de      	b.n	80124f8 <_malloc_r+0xa8>
 801253a:	230c      	movs	r3, #12
 801253c:	6033      	str	r3, [r6, #0]
 801253e:	4630      	mov	r0, r6
 8012540:	f000 f80c 	bl	801255c <__malloc_unlock>
 8012544:	e794      	b.n	8012470 <_malloc_r+0x20>
 8012546:	6005      	str	r5, [r0, #0]
 8012548:	e7d6      	b.n	80124f8 <_malloc_r+0xa8>
 801254a:	bf00      	nop
 801254c:	2400bbf4 	.word	0x2400bbf4

08012550 <__malloc_lock>:
 8012550:	4801      	ldr	r0, [pc, #4]	@ (8012558 <__malloc_lock+0x8>)
 8012552:	f7ff beda 	b.w	801230a <__retarget_lock_acquire_recursive>
 8012556:	bf00      	nop
 8012558:	2400bbec 	.word	0x2400bbec

0801255c <__malloc_unlock>:
 801255c:	4801      	ldr	r0, [pc, #4]	@ (8012564 <__malloc_unlock+0x8>)
 801255e:	f7ff bed5 	b.w	801230c <__retarget_lock_release_recursive>
 8012562:	bf00      	nop
 8012564:	2400bbec 	.word	0x2400bbec

08012568 <__sfputc_r>:
 8012568:	6893      	ldr	r3, [r2, #8]
 801256a:	3b01      	subs	r3, #1
 801256c:	2b00      	cmp	r3, #0
 801256e:	b410      	push	{r4}
 8012570:	6093      	str	r3, [r2, #8]
 8012572:	da08      	bge.n	8012586 <__sfputc_r+0x1e>
 8012574:	6994      	ldr	r4, [r2, #24]
 8012576:	42a3      	cmp	r3, r4
 8012578:	db01      	blt.n	801257e <__sfputc_r+0x16>
 801257a:	290a      	cmp	r1, #10
 801257c:	d103      	bne.n	8012586 <__sfputc_r+0x1e>
 801257e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012582:	f000 bb7f 	b.w	8012c84 <__swbuf_r>
 8012586:	6813      	ldr	r3, [r2, #0]
 8012588:	1c58      	adds	r0, r3, #1
 801258a:	6010      	str	r0, [r2, #0]
 801258c:	7019      	strb	r1, [r3, #0]
 801258e:	4608      	mov	r0, r1
 8012590:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012594:	4770      	bx	lr

08012596 <__sfputs_r>:
 8012596:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012598:	4606      	mov	r6, r0
 801259a:	460f      	mov	r7, r1
 801259c:	4614      	mov	r4, r2
 801259e:	18d5      	adds	r5, r2, r3
 80125a0:	42ac      	cmp	r4, r5
 80125a2:	d101      	bne.n	80125a8 <__sfputs_r+0x12>
 80125a4:	2000      	movs	r0, #0
 80125a6:	e007      	b.n	80125b8 <__sfputs_r+0x22>
 80125a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125ac:	463a      	mov	r2, r7
 80125ae:	4630      	mov	r0, r6
 80125b0:	f7ff ffda 	bl	8012568 <__sfputc_r>
 80125b4:	1c43      	adds	r3, r0, #1
 80125b6:	d1f3      	bne.n	80125a0 <__sfputs_r+0xa>
 80125b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080125bc <_vfiprintf_r>:
 80125bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125c0:	460d      	mov	r5, r1
 80125c2:	b09d      	sub	sp, #116	@ 0x74
 80125c4:	4614      	mov	r4, r2
 80125c6:	4698      	mov	r8, r3
 80125c8:	4606      	mov	r6, r0
 80125ca:	b118      	cbz	r0, 80125d4 <_vfiprintf_r+0x18>
 80125cc:	6a03      	ldr	r3, [r0, #32]
 80125ce:	b90b      	cbnz	r3, 80125d4 <_vfiprintf_r+0x18>
 80125d0:	f7ff fd36 	bl	8012040 <__sinit>
 80125d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80125d6:	07d9      	lsls	r1, r3, #31
 80125d8:	d405      	bmi.n	80125e6 <_vfiprintf_r+0x2a>
 80125da:	89ab      	ldrh	r3, [r5, #12]
 80125dc:	059a      	lsls	r2, r3, #22
 80125de:	d402      	bmi.n	80125e6 <_vfiprintf_r+0x2a>
 80125e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80125e2:	f7ff fe92 	bl	801230a <__retarget_lock_acquire_recursive>
 80125e6:	89ab      	ldrh	r3, [r5, #12]
 80125e8:	071b      	lsls	r3, r3, #28
 80125ea:	d501      	bpl.n	80125f0 <_vfiprintf_r+0x34>
 80125ec:	692b      	ldr	r3, [r5, #16]
 80125ee:	b99b      	cbnz	r3, 8012618 <_vfiprintf_r+0x5c>
 80125f0:	4629      	mov	r1, r5
 80125f2:	4630      	mov	r0, r6
 80125f4:	f000 fb84 	bl	8012d00 <__swsetup_r>
 80125f8:	b170      	cbz	r0, 8012618 <_vfiprintf_r+0x5c>
 80125fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80125fc:	07dc      	lsls	r4, r3, #31
 80125fe:	d504      	bpl.n	801260a <_vfiprintf_r+0x4e>
 8012600:	f04f 30ff 	mov.w	r0, #4294967295
 8012604:	b01d      	add	sp, #116	@ 0x74
 8012606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801260a:	89ab      	ldrh	r3, [r5, #12]
 801260c:	0598      	lsls	r0, r3, #22
 801260e:	d4f7      	bmi.n	8012600 <_vfiprintf_r+0x44>
 8012610:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012612:	f7ff fe7b 	bl	801230c <__retarget_lock_release_recursive>
 8012616:	e7f3      	b.n	8012600 <_vfiprintf_r+0x44>
 8012618:	2300      	movs	r3, #0
 801261a:	9309      	str	r3, [sp, #36]	@ 0x24
 801261c:	2320      	movs	r3, #32
 801261e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012622:	f8cd 800c 	str.w	r8, [sp, #12]
 8012626:	2330      	movs	r3, #48	@ 0x30
 8012628:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80127d8 <_vfiprintf_r+0x21c>
 801262c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012630:	f04f 0901 	mov.w	r9, #1
 8012634:	4623      	mov	r3, r4
 8012636:	469a      	mov	sl, r3
 8012638:	f813 2b01 	ldrb.w	r2, [r3], #1
 801263c:	b10a      	cbz	r2, 8012642 <_vfiprintf_r+0x86>
 801263e:	2a25      	cmp	r2, #37	@ 0x25
 8012640:	d1f9      	bne.n	8012636 <_vfiprintf_r+0x7a>
 8012642:	ebba 0b04 	subs.w	fp, sl, r4
 8012646:	d00b      	beq.n	8012660 <_vfiprintf_r+0xa4>
 8012648:	465b      	mov	r3, fp
 801264a:	4622      	mov	r2, r4
 801264c:	4629      	mov	r1, r5
 801264e:	4630      	mov	r0, r6
 8012650:	f7ff ffa1 	bl	8012596 <__sfputs_r>
 8012654:	3001      	adds	r0, #1
 8012656:	f000 80a7 	beq.w	80127a8 <_vfiprintf_r+0x1ec>
 801265a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801265c:	445a      	add	r2, fp
 801265e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012660:	f89a 3000 	ldrb.w	r3, [sl]
 8012664:	2b00      	cmp	r3, #0
 8012666:	f000 809f 	beq.w	80127a8 <_vfiprintf_r+0x1ec>
 801266a:	2300      	movs	r3, #0
 801266c:	f04f 32ff 	mov.w	r2, #4294967295
 8012670:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012674:	f10a 0a01 	add.w	sl, sl, #1
 8012678:	9304      	str	r3, [sp, #16]
 801267a:	9307      	str	r3, [sp, #28]
 801267c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012680:	931a      	str	r3, [sp, #104]	@ 0x68
 8012682:	4654      	mov	r4, sl
 8012684:	2205      	movs	r2, #5
 8012686:	f814 1b01 	ldrb.w	r1, [r4], #1
 801268a:	4853      	ldr	r0, [pc, #332]	@ (80127d8 <_vfiprintf_r+0x21c>)
 801268c:	f7ed fe28 	bl	80002e0 <memchr>
 8012690:	9a04      	ldr	r2, [sp, #16]
 8012692:	b9d8      	cbnz	r0, 80126cc <_vfiprintf_r+0x110>
 8012694:	06d1      	lsls	r1, r2, #27
 8012696:	bf44      	itt	mi
 8012698:	2320      	movmi	r3, #32
 801269a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801269e:	0713      	lsls	r3, r2, #28
 80126a0:	bf44      	itt	mi
 80126a2:	232b      	movmi	r3, #43	@ 0x2b
 80126a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80126a8:	f89a 3000 	ldrb.w	r3, [sl]
 80126ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80126ae:	d015      	beq.n	80126dc <_vfiprintf_r+0x120>
 80126b0:	9a07      	ldr	r2, [sp, #28]
 80126b2:	4654      	mov	r4, sl
 80126b4:	2000      	movs	r0, #0
 80126b6:	f04f 0c0a 	mov.w	ip, #10
 80126ba:	4621      	mov	r1, r4
 80126bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80126c0:	3b30      	subs	r3, #48	@ 0x30
 80126c2:	2b09      	cmp	r3, #9
 80126c4:	d94b      	bls.n	801275e <_vfiprintf_r+0x1a2>
 80126c6:	b1b0      	cbz	r0, 80126f6 <_vfiprintf_r+0x13a>
 80126c8:	9207      	str	r2, [sp, #28]
 80126ca:	e014      	b.n	80126f6 <_vfiprintf_r+0x13a>
 80126cc:	eba0 0308 	sub.w	r3, r0, r8
 80126d0:	fa09 f303 	lsl.w	r3, r9, r3
 80126d4:	4313      	orrs	r3, r2
 80126d6:	9304      	str	r3, [sp, #16]
 80126d8:	46a2      	mov	sl, r4
 80126da:	e7d2      	b.n	8012682 <_vfiprintf_r+0xc6>
 80126dc:	9b03      	ldr	r3, [sp, #12]
 80126de:	1d19      	adds	r1, r3, #4
 80126e0:	681b      	ldr	r3, [r3, #0]
 80126e2:	9103      	str	r1, [sp, #12]
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	bfbb      	ittet	lt
 80126e8:	425b      	neglt	r3, r3
 80126ea:	f042 0202 	orrlt.w	r2, r2, #2
 80126ee:	9307      	strge	r3, [sp, #28]
 80126f0:	9307      	strlt	r3, [sp, #28]
 80126f2:	bfb8      	it	lt
 80126f4:	9204      	strlt	r2, [sp, #16]
 80126f6:	7823      	ldrb	r3, [r4, #0]
 80126f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80126fa:	d10a      	bne.n	8012712 <_vfiprintf_r+0x156>
 80126fc:	7863      	ldrb	r3, [r4, #1]
 80126fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8012700:	d132      	bne.n	8012768 <_vfiprintf_r+0x1ac>
 8012702:	9b03      	ldr	r3, [sp, #12]
 8012704:	1d1a      	adds	r2, r3, #4
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	9203      	str	r2, [sp, #12]
 801270a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801270e:	3402      	adds	r4, #2
 8012710:	9305      	str	r3, [sp, #20]
 8012712:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80127e8 <_vfiprintf_r+0x22c>
 8012716:	7821      	ldrb	r1, [r4, #0]
 8012718:	2203      	movs	r2, #3
 801271a:	4650      	mov	r0, sl
 801271c:	f7ed fde0 	bl	80002e0 <memchr>
 8012720:	b138      	cbz	r0, 8012732 <_vfiprintf_r+0x176>
 8012722:	9b04      	ldr	r3, [sp, #16]
 8012724:	eba0 000a 	sub.w	r0, r0, sl
 8012728:	2240      	movs	r2, #64	@ 0x40
 801272a:	4082      	lsls	r2, r0
 801272c:	4313      	orrs	r3, r2
 801272e:	3401      	adds	r4, #1
 8012730:	9304      	str	r3, [sp, #16]
 8012732:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012736:	4829      	ldr	r0, [pc, #164]	@ (80127dc <_vfiprintf_r+0x220>)
 8012738:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801273c:	2206      	movs	r2, #6
 801273e:	f7ed fdcf 	bl	80002e0 <memchr>
 8012742:	2800      	cmp	r0, #0
 8012744:	d03f      	beq.n	80127c6 <_vfiprintf_r+0x20a>
 8012746:	4b26      	ldr	r3, [pc, #152]	@ (80127e0 <_vfiprintf_r+0x224>)
 8012748:	bb1b      	cbnz	r3, 8012792 <_vfiprintf_r+0x1d6>
 801274a:	9b03      	ldr	r3, [sp, #12]
 801274c:	3307      	adds	r3, #7
 801274e:	f023 0307 	bic.w	r3, r3, #7
 8012752:	3308      	adds	r3, #8
 8012754:	9303      	str	r3, [sp, #12]
 8012756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012758:	443b      	add	r3, r7
 801275a:	9309      	str	r3, [sp, #36]	@ 0x24
 801275c:	e76a      	b.n	8012634 <_vfiprintf_r+0x78>
 801275e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012762:	460c      	mov	r4, r1
 8012764:	2001      	movs	r0, #1
 8012766:	e7a8      	b.n	80126ba <_vfiprintf_r+0xfe>
 8012768:	2300      	movs	r3, #0
 801276a:	3401      	adds	r4, #1
 801276c:	9305      	str	r3, [sp, #20]
 801276e:	4619      	mov	r1, r3
 8012770:	f04f 0c0a 	mov.w	ip, #10
 8012774:	4620      	mov	r0, r4
 8012776:	f810 2b01 	ldrb.w	r2, [r0], #1
 801277a:	3a30      	subs	r2, #48	@ 0x30
 801277c:	2a09      	cmp	r2, #9
 801277e:	d903      	bls.n	8012788 <_vfiprintf_r+0x1cc>
 8012780:	2b00      	cmp	r3, #0
 8012782:	d0c6      	beq.n	8012712 <_vfiprintf_r+0x156>
 8012784:	9105      	str	r1, [sp, #20]
 8012786:	e7c4      	b.n	8012712 <_vfiprintf_r+0x156>
 8012788:	fb0c 2101 	mla	r1, ip, r1, r2
 801278c:	4604      	mov	r4, r0
 801278e:	2301      	movs	r3, #1
 8012790:	e7f0      	b.n	8012774 <_vfiprintf_r+0x1b8>
 8012792:	ab03      	add	r3, sp, #12
 8012794:	9300      	str	r3, [sp, #0]
 8012796:	462a      	mov	r2, r5
 8012798:	4b12      	ldr	r3, [pc, #72]	@ (80127e4 <_vfiprintf_r+0x228>)
 801279a:	a904      	add	r1, sp, #16
 801279c:	4630      	mov	r0, r6
 801279e:	f3af 8000 	nop.w
 80127a2:	4607      	mov	r7, r0
 80127a4:	1c78      	adds	r0, r7, #1
 80127a6:	d1d6      	bne.n	8012756 <_vfiprintf_r+0x19a>
 80127a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80127aa:	07d9      	lsls	r1, r3, #31
 80127ac:	d405      	bmi.n	80127ba <_vfiprintf_r+0x1fe>
 80127ae:	89ab      	ldrh	r3, [r5, #12]
 80127b0:	059a      	lsls	r2, r3, #22
 80127b2:	d402      	bmi.n	80127ba <_vfiprintf_r+0x1fe>
 80127b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80127b6:	f7ff fda9 	bl	801230c <__retarget_lock_release_recursive>
 80127ba:	89ab      	ldrh	r3, [r5, #12]
 80127bc:	065b      	lsls	r3, r3, #25
 80127be:	f53f af1f 	bmi.w	8012600 <_vfiprintf_r+0x44>
 80127c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80127c4:	e71e      	b.n	8012604 <_vfiprintf_r+0x48>
 80127c6:	ab03      	add	r3, sp, #12
 80127c8:	9300      	str	r3, [sp, #0]
 80127ca:	462a      	mov	r2, r5
 80127cc:	4b05      	ldr	r3, [pc, #20]	@ (80127e4 <_vfiprintf_r+0x228>)
 80127ce:	a904      	add	r1, sp, #16
 80127d0:	4630      	mov	r0, r6
 80127d2:	f000 f879 	bl	80128c8 <_printf_i>
 80127d6:	e7e4      	b.n	80127a2 <_vfiprintf_r+0x1e6>
 80127d8:	08015b31 	.word	0x08015b31
 80127dc:	08015b3b 	.word	0x08015b3b
 80127e0:	00000000 	.word	0x00000000
 80127e4:	08012597 	.word	0x08012597
 80127e8:	08015b37 	.word	0x08015b37

080127ec <_printf_common>:
 80127ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80127f0:	4616      	mov	r6, r2
 80127f2:	4698      	mov	r8, r3
 80127f4:	688a      	ldr	r2, [r1, #8]
 80127f6:	690b      	ldr	r3, [r1, #16]
 80127f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80127fc:	4293      	cmp	r3, r2
 80127fe:	bfb8      	it	lt
 8012800:	4613      	movlt	r3, r2
 8012802:	6033      	str	r3, [r6, #0]
 8012804:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012808:	4607      	mov	r7, r0
 801280a:	460c      	mov	r4, r1
 801280c:	b10a      	cbz	r2, 8012812 <_printf_common+0x26>
 801280e:	3301      	adds	r3, #1
 8012810:	6033      	str	r3, [r6, #0]
 8012812:	6823      	ldr	r3, [r4, #0]
 8012814:	0699      	lsls	r1, r3, #26
 8012816:	bf42      	ittt	mi
 8012818:	6833      	ldrmi	r3, [r6, #0]
 801281a:	3302      	addmi	r3, #2
 801281c:	6033      	strmi	r3, [r6, #0]
 801281e:	6825      	ldr	r5, [r4, #0]
 8012820:	f015 0506 	ands.w	r5, r5, #6
 8012824:	d106      	bne.n	8012834 <_printf_common+0x48>
 8012826:	f104 0a19 	add.w	sl, r4, #25
 801282a:	68e3      	ldr	r3, [r4, #12]
 801282c:	6832      	ldr	r2, [r6, #0]
 801282e:	1a9b      	subs	r3, r3, r2
 8012830:	42ab      	cmp	r3, r5
 8012832:	dc26      	bgt.n	8012882 <_printf_common+0x96>
 8012834:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012838:	6822      	ldr	r2, [r4, #0]
 801283a:	3b00      	subs	r3, #0
 801283c:	bf18      	it	ne
 801283e:	2301      	movne	r3, #1
 8012840:	0692      	lsls	r2, r2, #26
 8012842:	d42b      	bmi.n	801289c <_printf_common+0xb0>
 8012844:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012848:	4641      	mov	r1, r8
 801284a:	4638      	mov	r0, r7
 801284c:	47c8      	blx	r9
 801284e:	3001      	adds	r0, #1
 8012850:	d01e      	beq.n	8012890 <_printf_common+0xa4>
 8012852:	6823      	ldr	r3, [r4, #0]
 8012854:	6922      	ldr	r2, [r4, #16]
 8012856:	f003 0306 	and.w	r3, r3, #6
 801285a:	2b04      	cmp	r3, #4
 801285c:	bf02      	ittt	eq
 801285e:	68e5      	ldreq	r5, [r4, #12]
 8012860:	6833      	ldreq	r3, [r6, #0]
 8012862:	1aed      	subeq	r5, r5, r3
 8012864:	68a3      	ldr	r3, [r4, #8]
 8012866:	bf0c      	ite	eq
 8012868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801286c:	2500      	movne	r5, #0
 801286e:	4293      	cmp	r3, r2
 8012870:	bfc4      	itt	gt
 8012872:	1a9b      	subgt	r3, r3, r2
 8012874:	18ed      	addgt	r5, r5, r3
 8012876:	2600      	movs	r6, #0
 8012878:	341a      	adds	r4, #26
 801287a:	42b5      	cmp	r5, r6
 801287c:	d11a      	bne.n	80128b4 <_printf_common+0xc8>
 801287e:	2000      	movs	r0, #0
 8012880:	e008      	b.n	8012894 <_printf_common+0xa8>
 8012882:	2301      	movs	r3, #1
 8012884:	4652      	mov	r2, sl
 8012886:	4641      	mov	r1, r8
 8012888:	4638      	mov	r0, r7
 801288a:	47c8      	blx	r9
 801288c:	3001      	adds	r0, #1
 801288e:	d103      	bne.n	8012898 <_printf_common+0xac>
 8012890:	f04f 30ff 	mov.w	r0, #4294967295
 8012894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012898:	3501      	adds	r5, #1
 801289a:	e7c6      	b.n	801282a <_printf_common+0x3e>
 801289c:	18e1      	adds	r1, r4, r3
 801289e:	1c5a      	adds	r2, r3, #1
 80128a0:	2030      	movs	r0, #48	@ 0x30
 80128a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80128a6:	4422      	add	r2, r4
 80128a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80128ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80128b0:	3302      	adds	r3, #2
 80128b2:	e7c7      	b.n	8012844 <_printf_common+0x58>
 80128b4:	2301      	movs	r3, #1
 80128b6:	4622      	mov	r2, r4
 80128b8:	4641      	mov	r1, r8
 80128ba:	4638      	mov	r0, r7
 80128bc:	47c8      	blx	r9
 80128be:	3001      	adds	r0, #1
 80128c0:	d0e6      	beq.n	8012890 <_printf_common+0xa4>
 80128c2:	3601      	adds	r6, #1
 80128c4:	e7d9      	b.n	801287a <_printf_common+0x8e>
	...

080128c8 <_printf_i>:
 80128c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80128cc:	7e0f      	ldrb	r7, [r1, #24]
 80128ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80128d0:	2f78      	cmp	r7, #120	@ 0x78
 80128d2:	4691      	mov	r9, r2
 80128d4:	4680      	mov	r8, r0
 80128d6:	460c      	mov	r4, r1
 80128d8:	469a      	mov	sl, r3
 80128da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80128de:	d807      	bhi.n	80128f0 <_printf_i+0x28>
 80128e0:	2f62      	cmp	r7, #98	@ 0x62
 80128e2:	d80a      	bhi.n	80128fa <_printf_i+0x32>
 80128e4:	2f00      	cmp	r7, #0
 80128e6:	f000 80d2 	beq.w	8012a8e <_printf_i+0x1c6>
 80128ea:	2f58      	cmp	r7, #88	@ 0x58
 80128ec:	f000 80b9 	beq.w	8012a62 <_printf_i+0x19a>
 80128f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80128f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80128f8:	e03a      	b.n	8012970 <_printf_i+0xa8>
 80128fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80128fe:	2b15      	cmp	r3, #21
 8012900:	d8f6      	bhi.n	80128f0 <_printf_i+0x28>
 8012902:	a101      	add	r1, pc, #4	@ (adr r1, 8012908 <_printf_i+0x40>)
 8012904:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012908:	08012961 	.word	0x08012961
 801290c:	08012975 	.word	0x08012975
 8012910:	080128f1 	.word	0x080128f1
 8012914:	080128f1 	.word	0x080128f1
 8012918:	080128f1 	.word	0x080128f1
 801291c:	080128f1 	.word	0x080128f1
 8012920:	08012975 	.word	0x08012975
 8012924:	080128f1 	.word	0x080128f1
 8012928:	080128f1 	.word	0x080128f1
 801292c:	080128f1 	.word	0x080128f1
 8012930:	080128f1 	.word	0x080128f1
 8012934:	08012a75 	.word	0x08012a75
 8012938:	0801299f 	.word	0x0801299f
 801293c:	08012a2f 	.word	0x08012a2f
 8012940:	080128f1 	.word	0x080128f1
 8012944:	080128f1 	.word	0x080128f1
 8012948:	08012a97 	.word	0x08012a97
 801294c:	080128f1 	.word	0x080128f1
 8012950:	0801299f 	.word	0x0801299f
 8012954:	080128f1 	.word	0x080128f1
 8012958:	080128f1 	.word	0x080128f1
 801295c:	08012a37 	.word	0x08012a37
 8012960:	6833      	ldr	r3, [r6, #0]
 8012962:	1d1a      	adds	r2, r3, #4
 8012964:	681b      	ldr	r3, [r3, #0]
 8012966:	6032      	str	r2, [r6, #0]
 8012968:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801296c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012970:	2301      	movs	r3, #1
 8012972:	e09d      	b.n	8012ab0 <_printf_i+0x1e8>
 8012974:	6833      	ldr	r3, [r6, #0]
 8012976:	6820      	ldr	r0, [r4, #0]
 8012978:	1d19      	adds	r1, r3, #4
 801297a:	6031      	str	r1, [r6, #0]
 801297c:	0606      	lsls	r6, r0, #24
 801297e:	d501      	bpl.n	8012984 <_printf_i+0xbc>
 8012980:	681d      	ldr	r5, [r3, #0]
 8012982:	e003      	b.n	801298c <_printf_i+0xc4>
 8012984:	0645      	lsls	r5, r0, #25
 8012986:	d5fb      	bpl.n	8012980 <_printf_i+0xb8>
 8012988:	f9b3 5000 	ldrsh.w	r5, [r3]
 801298c:	2d00      	cmp	r5, #0
 801298e:	da03      	bge.n	8012998 <_printf_i+0xd0>
 8012990:	232d      	movs	r3, #45	@ 0x2d
 8012992:	426d      	negs	r5, r5
 8012994:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012998:	4859      	ldr	r0, [pc, #356]	@ (8012b00 <_printf_i+0x238>)
 801299a:	230a      	movs	r3, #10
 801299c:	e011      	b.n	80129c2 <_printf_i+0xfa>
 801299e:	6821      	ldr	r1, [r4, #0]
 80129a0:	6833      	ldr	r3, [r6, #0]
 80129a2:	0608      	lsls	r0, r1, #24
 80129a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80129a8:	d402      	bmi.n	80129b0 <_printf_i+0xe8>
 80129aa:	0649      	lsls	r1, r1, #25
 80129ac:	bf48      	it	mi
 80129ae:	b2ad      	uxthmi	r5, r5
 80129b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80129b2:	4853      	ldr	r0, [pc, #332]	@ (8012b00 <_printf_i+0x238>)
 80129b4:	6033      	str	r3, [r6, #0]
 80129b6:	bf14      	ite	ne
 80129b8:	230a      	movne	r3, #10
 80129ba:	2308      	moveq	r3, #8
 80129bc:	2100      	movs	r1, #0
 80129be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80129c2:	6866      	ldr	r6, [r4, #4]
 80129c4:	60a6      	str	r6, [r4, #8]
 80129c6:	2e00      	cmp	r6, #0
 80129c8:	bfa2      	ittt	ge
 80129ca:	6821      	ldrge	r1, [r4, #0]
 80129cc:	f021 0104 	bicge.w	r1, r1, #4
 80129d0:	6021      	strge	r1, [r4, #0]
 80129d2:	b90d      	cbnz	r5, 80129d8 <_printf_i+0x110>
 80129d4:	2e00      	cmp	r6, #0
 80129d6:	d04b      	beq.n	8012a70 <_printf_i+0x1a8>
 80129d8:	4616      	mov	r6, r2
 80129da:	fbb5 f1f3 	udiv	r1, r5, r3
 80129de:	fb03 5711 	mls	r7, r3, r1, r5
 80129e2:	5dc7      	ldrb	r7, [r0, r7]
 80129e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80129e8:	462f      	mov	r7, r5
 80129ea:	42bb      	cmp	r3, r7
 80129ec:	460d      	mov	r5, r1
 80129ee:	d9f4      	bls.n	80129da <_printf_i+0x112>
 80129f0:	2b08      	cmp	r3, #8
 80129f2:	d10b      	bne.n	8012a0c <_printf_i+0x144>
 80129f4:	6823      	ldr	r3, [r4, #0]
 80129f6:	07df      	lsls	r7, r3, #31
 80129f8:	d508      	bpl.n	8012a0c <_printf_i+0x144>
 80129fa:	6923      	ldr	r3, [r4, #16]
 80129fc:	6861      	ldr	r1, [r4, #4]
 80129fe:	4299      	cmp	r1, r3
 8012a00:	bfde      	ittt	le
 8012a02:	2330      	movle	r3, #48	@ 0x30
 8012a04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012a08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012a0c:	1b92      	subs	r2, r2, r6
 8012a0e:	6122      	str	r2, [r4, #16]
 8012a10:	f8cd a000 	str.w	sl, [sp]
 8012a14:	464b      	mov	r3, r9
 8012a16:	aa03      	add	r2, sp, #12
 8012a18:	4621      	mov	r1, r4
 8012a1a:	4640      	mov	r0, r8
 8012a1c:	f7ff fee6 	bl	80127ec <_printf_common>
 8012a20:	3001      	adds	r0, #1
 8012a22:	d14a      	bne.n	8012aba <_printf_i+0x1f2>
 8012a24:	f04f 30ff 	mov.w	r0, #4294967295
 8012a28:	b004      	add	sp, #16
 8012a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a2e:	6823      	ldr	r3, [r4, #0]
 8012a30:	f043 0320 	orr.w	r3, r3, #32
 8012a34:	6023      	str	r3, [r4, #0]
 8012a36:	4833      	ldr	r0, [pc, #204]	@ (8012b04 <_printf_i+0x23c>)
 8012a38:	2778      	movs	r7, #120	@ 0x78
 8012a3a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012a3e:	6823      	ldr	r3, [r4, #0]
 8012a40:	6831      	ldr	r1, [r6, #0]
 8012a42:	061f      	lsls	r7, r3, #24
 8012a44:	f851 5b04 	ldr.w	r5, [r1], #4
 8012a48:	d402      	bmi.n	8012a50 <_printf_i+0x188>
 8012a4a:	065f      	lsls	r7, r3, #25
 8012a4c:	bf48      	it	mi
 8012a4e:	b2ad      	uxthmi	r5, r5
 8012a50:	6031      	str	r1, [r6, #0]
 8012a52:	07d9      	lsls	r1, r3, #31
 8012a54:	bf44      	itt	mi
 8012a56:	f043 0320 	orrmi.w	r3, r3, #32
 8012a5a:	6023      	strmi	r3, [r4, #0]
 8012a5c:	b11d      	cbz	r5, 8012a66 <_printf_i+0x19e>
 8012a5e:	2310      	movs	r3, #16
 8012a60:	e7ac      	b.n	80129bc <_printf_i+0xf4>
 8012a62:	4827      	ldr	r0, [pc, #156]	@ (8012b00 <_printf_i+0x238>)
 8012a64:	e7e9      	b.n	8012a3a <_printf_i+0x172>
 8012a66:	6823      	ldr	r3, [r4, #0]
 8012a68:	f023 0320 	bic.w	r3, r3, #32
 8012a6c:	6023      	str	r3, [r4, #0]
 8012a6e:	e7f6      	b.n	8012a5e <_printf_i+0x196>
 8012a70:	4616      	mov	r6, r2
 8012a72:	e7bd      	b.n	80129f0 <_printf_i+0x128>
 8012a74:	6833      	ldr	r3, [r6, #0]
 8012a76:	6825      	ldr	r5, [r4, #0]
 8012a78:	6961      	ldr	r1, [r4, #20]
 8012a7a:	1d18      	adds	r0, r3, #4
 8012a7c:	6030      	str	r0, [r6, #0]
 8012a7e:	062e      	lsls	r6, r5, #24
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	d501      	bpl.n	8012a88 <_printf_i+0x1c0>
 8012a84:	6019      	str	r1, [r3, #0]
 8012a86:	e002      	b.n	8012a8e <_printf_i+0x1c6>
 8012a88:	0668      	lsls	r0, r5, #25
 8012a8a:	d5fb      	bpl.n	8012a84 <_printf_i+0x1bc>
 8012a8c:	8019      	strh	r1, [r3, #0]
 8012a8e:	2300      	movs	r3, #0
 8012a90:	6123      	str	r3, [r4, #16]
 8012a92:	4616      	mov	r6, r2
 8012a94:	e7bc      	b.n	8012a10 <_printf_i+0x148>
 8012a96:	6833      	ldr	r3, [r6, #0]
 8012a98:	1d1a      	adds	r2, r3, #4
 8012a9a:	6032      	str	r2, [r6, #0]
 8012a9c:	681e      	ldr	r6, [r3, #0]
 8012a9e:	6862      	ldr	r2, [r4, #4]
 8012aa0:	2100      	movs	r1, #0
 8012aa2:	4630      	mov	r0, r6
 8012aa4:	f7ed fc1c 	bl	80002e0 <memchr>
 8012aa8:	b108      	cbz	r0, 8012aae <_printf_i+0x1e6>
 8012aaa:	1b80      	subs	r0, r0, r6
 8012aac:	6060      	str	r0, [r4, #4]
 8012aae:	6863      	ldr	r3, [r4, #4]
 8012ab0:	6123      	str	r3, [r4, #16]
 8012ab2:	2300      	movs	r3, #0
 8012ab4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012ab8:	e7aa      	b.n	8012a10 <_printf_i+0x148>
 8012aba:	6923      	ldr	r3, [r4, #16]
 8012abc:	4632      	mov	r2, r6
 8012abe:	4649      	mov	r1, r9
 8012ac0:	4640      	mov	r0, r8
 8012ac2:	47d0      	blx	sl
 8012ac4:	3001      	adds	r0, #1
 8012ac6:	d0ad      	beq.n	8012a24 <_printf_i+0x15c>
 8012ac8:	6823      	ldr	r3, [r4, #0]
 8012aca:	079b      	lsls	r3, r3, #30
 8012acc:	d413      	bmi.n	8012af6 <_printf_i+0x22e>
 8012ace:	68e0      	ldr	r0, [r4, #12]
 8012ad0:	9b03      	ldr	r3, [sp, #12]
 8012ad2:	4298      	cmp	r0, r3
 8012ad4:	bfb8      	it	lt
 8012ad6:	4618      	movlt	r0, r3
 8012ad8:	e7a6      	b.n	8012a28 <_printf_i+0x160>
 8012ada:	2301      	movs	r3, #1
 8012adc:	4632      	mov	r2, r6
 8012ade:	4649      	mov	r1, r9
 8012ae0:	4640      	mov	r0, r8
 8012ae2:	47d0      	blx	sl
 8012ae4:	3001      	adds	r0, #1
 8012ae6:	d09d      	beq.n	8012a24 <_printf_i+0x15c>
 8012ae8:	3501      	adds	r5, #1
 8012aea:	68e3      	ldr	r3, [r4, #12]
 8012aec:	9903      	ldr	r1, [sp, #12]
 8012aee:	1a5b      	subs	r3, r3, r1
 8012af0:	42ab      	cmp	r3, r5
 8012af2:	dcf2      	bgt.n	8012ada <_printf_i+0x212>
 8012af4:	e7eb      	b.n	8012ace <_printf_i+0x206>
 8012af6:	2500      	movs	r5, #0
 8012af8:	f104 0619 	add.w	r6, r4, #25
 8012afc:	e7f5      	b.n	8012aea <_printf_i+0x222>
 8012afe:	bf00      	nop
 8012b00:	08015b42 	.word	0x08015b42
 8012b04:	08015b53 	.word	0x08015b53

08012b08 <__sflush_r>:
 8012b08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b10:	0716      	lsls	r6, r2, #28
 8012b12:	4605      	mov	r5, r0
 8012b14:	460c      	mov	r4, r1
 8012b16:	d454      	bmi.n	8012bc2 <__sflush_r+0xba>
 8012b18:	684b      	ldr	r3, [r1, #4]
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	dc02      	bgt.n	8012b24 <__sflush_r+0x1c>
 8012b1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	dd48      	ble.n	8012bb6 <__sflush_r+0xae>
 8012b24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012b26:	2e00      	cmp	r6, #0
 8012b28:	d045      	beq.n	8012bb6 <__sflush_r+0xae>
 8012b2a:	2300      	movs	r3, #0
 8012b2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012b30:	682f      	ldr	r7, [r5, #0]
 8012b32:	6a21      	ldr	r1, [r4, #32]
 8012b34:	602b      	str	r3, [r5, #0]
 8012b36:	d030      	beq.n	8012b9a <__sflush_r+0x92>
 8012b38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012b3a:	89a3      	ldrh	r3, [r4, #12]
 8012b3c:	0759      	lsls	r1, r3, #29
 8012b3e:	d505      	bpl.n	8012b4c <__sflush_r+0x44>
 8012b40:	6863      	ldr	r3, [r4, #4]
 8012b42:	1ad2      	subs	r2, r2, r3
 8012b44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012b46:	b10b      	cbz	r3, 8012b4c <__sflush_r+0x44>
 8012b48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012b4a:	1ad2      	subs	r2, r2, r3
 8012b4c:	2300      	movs	r3, #0
 8012b4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012b50:	6a21      	ldr	r1, [r4, #32]
 8012b52:	4628      	mov	r0, r5
 8012b54:	47b0      	blx	r6
 8012b56:	1c43      	adds	r3, r0, #1
 8012b58:	89a3      	ldrh	r3, [r4, #12]
 8012b5a:	d106      	bne.n	8012b6a <__sflush_r+0x62>
 8012b5c:	6829      	ldr	r1, [r5, #0]
 8012b5e:	291d      	cmp	r1, #29
 8012b60:	d82b      	bhi.n	8012bba <__sflush_r+0xb2>
 8012b62:	4a2a      	ldr	r2, [pc, #168]	@ (8012c0c <__sflush_r+0x104>)
 8012b64:	410a      	asrs	r2, r1
 8012b66:	07d6      	lsls	r6, r2, #31
 8012b68:	d427      	bmi.n	8012bba <__sflush_r+0xb2>
 8012b6a:	2200      	movs	r2, #0
 8012b6c:	6062      	str	r2, [r4, #4]
 8012b6e:	04d9      	lsls	r1, r3, #19
 8012b70:	6922      	ldr	r2, [r4, #16]
 8012b72:	6022      	str	r2, [r4, #0]
 8012b74:	d504      	bpl.n	8012b80 <__sflush_r+0x78>
 8012b76:	1c42      	adds	r2, r0, #1
 8012b78:	d101      	bne.n	8012b7e <__sflush_r+0x76>
 8012b7a:	682b      	ldr	r3, [r5, #0]
 8012b7c:	b903      	cbnz	r3, 8012b80 <__sflush_r+0x78>
 8012b7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8012b80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012b82:	602f      	str	r7, [r5, #0]
 8012b84:	b1b9      	cbz	r1, 8012bb6 <__sflush_r+0xae>
 8012b86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012b8a:	4299      	cmp	r1, r3
 8012b8c:	d002      	beq.n	8012b94 <__sflush_r+0x8c>
 8012b8e:	4628      	mov	r0, r5
 8012b90:	f7ff fbea 	bl	8012368 <_free_r>
 8012b94:	2300      	movs	r3, #0
 8012b96:	6363      	str	r3, [r4, #52]	@ 0x34
 8012b98:	e00d      	b.n	8012bb6 <__sflush_r+0xae>
 8012b9a:	2301      	movs	r3, #1
 8012b9c:	4628      	mov	r0, r5
 8012b9e:	47b0      	blx	r6
 8012ba0:	4602      	mov	r2, r0
 8012ba2:	1c50      	adds	r0, r2, #1
 8012ba4:	d1c9      	bne.n	8012b3a <__sflush_r+0x32>
 8012ba6:	682b      	ldr	r3, [r5, #0]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d0c6      	beq.n	8012b3a <__sflush_r+0x32>
 8012bac:	2b1d      	cmp	r3, #29
 8012bae:	d001      	beq.n	8012bb4 <__sflush_r+0xac>
 8012bb0:	2b16      	cmp	r3, #22
 8012bb2:	d11e      	bne.n	8012bf2 <__sflush_r+0xea>
 8012bb4:	602f      	str	r7, [r5, #0]
 8012bb6:	2000      	movs	r0, #0
 8012bb8:	e022      	b.n	8012c00 <__sflush_r+0xf8>
 8012bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012bbe:	b21b      	sxth	r3, r3
 8012bc0:	e01b      	b.n	8012bfa <__sflush_r+0xf2>
 8012bc2:	690f      	ldr	r7, [r1, #16]
 8012bc4:	2f00      	cmp	r7, #0
 8012bc6:	d0f6      	beq.n	8012bb6 <__sflush_r+0xae>
 8012bc8:	0793      	lsls	r3, r2, #30
 8012bca:	680e      	ldr	r6, [r1, #0]
 8012bcc:	bf08      	it	eq
 8012bce:	694b      	ldreq	r3, [r1, #20]
 8012bd0:	600f      	str	r7, [r1, #0]
 8012bd2:	bf18      	it	ne
 8012bd4:	2300      	movne	r3, #0
 8012bd6:	eba6 0807 	sub.w	r8, r6, r7
 8012bda:	608b      	str	r3, [r1, #8]
 8012bdc:	f1b8 0f00 	cmp.w	r8, #0
 8012be0:	dde9      	ble.n	8012bb6 <__sflush_r+0xae>
 8012be2:	6a21      	ldr	r1, [r4, #32]
 8012be4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012be6:	4643      	mov	r3, r8
 8012be8:	463a      	mov	r2, r7
 8012bea:	4628      	mov	r0, r5
 8012bec:	47b0      	blx	r6
 8012bee:	2800      	cmp	r0, #0
 8012bf0:	dc08      	bgt.n	8012c04 <__sflush_r+0xfc>
 8012bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012bf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012bfa:	81a3      	strh	r3, [r4, #12]
 8012bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8012c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c04:	4407      	add	r7, r0
 8012c06:	eba8 0800 	sub.w	r8, r8, r0
 8012c0a:	e7e7      	b.n	8012bdc <__sflush_r+0xd4>
 8012c0c:	dfbffffe 	.word	0xdfbffffe

08012c10 <_fflush_r>:
 8012c10:	b538      	push	{r3, r4, r5, lr}
 8012c12:	690b      	ldr	r3, [r1, #16]
 8012c14:	4605      	mov	r5, r0
 8012c16:	460c      	mov	r4, r1
 8012c18:	b913      	cbnz	r3, 8012c20 <_fflush_r+0x10>
 8012c1a:	2500      	movs	r5, #0
 8012c1c:	4628      	mov	r0, r5
 8012c1e:	bd38      	pop	{r3, r4, r5, pc}
 8012c20:	b118      	cbz	r0, 8012c2a <_fflush_r+0x1a>
 8012c22:	6a03      	ldr	r3, [r0, #32]
 8012c24:	b90b      	cbnz	r3, 8012c2a <_fflush_r+0x1a>
 8012c26:	f7ff fa0b 	bl	8012040 <__sinit>
 8012c2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d0f3      	beq.n	8012c1a <_fflush_r+0xa>
 8012c32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012c34:	07d0      	lsls	r0, r2, #31
 8012c36:	d404      	bmi.n	8012c42 <_fflush_r+0x32>
 8012c38:	0599      	lsls	r1, r3, #22
 8012c3a:	d402      	bmi.n	8012c42 <_fflush_r+0x32>
 8012c3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012c3e:	f7ff fb64 	bl	801230a <__retarget_lock_acquire_recursive>
 8012c42:	4628      	mov	r0, r5
 8012c44:	4621      	mov	r1, r4
 8012c46:	f7ff ff5f 	bl	8012b08 <__sflush_r>
 8012c4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012c4c:	07da      	lsls	r2, r3, #31
 8012c4e:	4605      	mov	r5, r0
 8012c50:	d4e4      	bmi.n	8012c1c <_fflush_r+0xc>
 8012c52:	89a3      	ldrh	r3, [r4, #12]
 8012c54:	059b      	lsls	r3, r3, #22
 8012c56:	d4e1      	bmi.n	8012c1c <_fflush_r+0xc>
 8012c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012c5a:	f7ff fb57 	bl	801230c <__retarget_lock_release_recursive>
 8012c5e:	e7dd      	b.n	8012c1c <_fflush_r+0xc>

08012c60 <fiprintf>:
 8012c60:	b40e      	push	{r1, r2, r3}
 8012c62:	b503      	push	{r0, r1, lr}
 8012c64:	4601      	mov	r1, r0
 8012c66:	ab03      	add	r3, sp, #12
 8012c68:	4805      	ldr	r0, [pc, #20]	@ (8012c80 <fiprintf+0x20>)
 8012c6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c6e:	6800      	ldr	r0, [r0, #0]
 8012c70:	9301      	str	r3, [sp, #4]
 8012c72:	f7ff fca3 	bl	80125bc <_vfiprintf_r>
 8012c76:	b002      	add	sp, #8
 8012c78:	f85d eb04 	ldr.w	lr, [sp], #4
 8012c7c:	b003      	add	sp, #12
 8012c7e:	4770      	bx	lr
 8012c80:	24000040 	.word	0x24000040

08012c84 <__swbuf_r>:
 8012c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c86:	460e      	mov	r6, r1
 8012c88:	4614      	mov	r4, r2
 8012c8a:	4605      	mov	r5, r0
 8012c8c:	b118      	cbz	r0, 8012c96 <__swbuf_r+0x12>
 8012c8e:	6a03      	ldr	r3, [r0, #32]
 8012c90:	b90b      	cbnz	r3, 8012c96 <__swbuf_r+0x12>
 8012c92:	f7ff f9d5 	bl	8012040 <__sinit>
 8012c96:	69a3      	ldr	r3, [r4, #24]
 8012c98:	60a3      	str	r3, [r4, #8]
 8012c9a:	89a3      	ldrh	r3, [r4, #12]
 8012c9c:	071a      	lsls	r2, r3, #28
 8012c9e:	d501      	bpl.n	8012ca4 <__swbuf_r+0x20>
 8012ca0:	6923      	ldr	r3, [r4, #16]
 8012ca2:	b943      	cbnz	r3, 8012cb6 <__swbuf_r+0x32>
 8012ca4:	4621      	mov	r1, r4
 8012ca6:	4628      	mov	r0, r5
 8012ca8:	f000 f82a 	bl	8012d00 <__swsetup_r>
 8012cac:	b118      	cbz	r0, 8012cb6 <__swbuf_r+0x32>
 8012cae:	f04f 37ff 	mov.w	r7, #4294967295
 8012cb2:	4638      	mov	r0, r7
 8012cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012cb6:	6823      	ldr	r3, [r4, #0]
 8012cb8:	6922      	ldr	r2, [r4, #16]
 8012cba:	1a98      	subs	r0, r3, r2
 8012cbc:	6963      	ldr	r3, [r4, #20]
 8012cbe:	b2f6      	uxtb	r6, r6
 8012cc0:	4283      	cmp	r3, r0
 8012cc2:	4637      	mov	r7, r6
 8012cc4:	dc05      	bgt.n	8012cd2 <__swbuf_r+0x4e>
 8012cc6:	4621      	mov	r1, r4
 8012cc8:	4628      	mov	r0, r5
 8012cca:	f7ff ffa1 	bl	8012c10 <_fflush_r>
 8012cce:	2800      	cmp	r0, #0
 8012cd0:	d1ed      	bne.n	8012cae <__swbuf_r+0x2a>
 8012cd2:	68a3      	ldr	r3, [r4, #8]
 8012cd4:	3b01      	subs	r3, #1
 8012cd6:	60a3      	str	r3, [r4, #8]
 8012cd8:	6823      	ldr	r3, [r4, #0]
 8012cda:	1c5a      	adds	r2, r3, #1
 8012cdc:	6022      	str	r2, [r4, #0]
 8012cde:	701e      	strb	r6, [r3, #0]
 8012ce0:	6962      	ldr	r2, [r4, #20]
 8012ce2:	1c43      	adds	r3, r0, #1
 8012ce4:	429a      	cmp	r2, r3
 8012ce6:	d004      	beq.n	8012cf2 <__swbuf_r+0x6e>
 8012ce8:	89a3      	ldrh	r3, [r4, #12]
 8012cea:	07db      	lsls	r3, r3, #31
 8012cec:	d5e1      	bpl.n	8012cb2 <__swbuf_r+0x2e>
 8012cee:	2e0a      	cmp	r6, #10
 8012cf0:	d1df      	bne.n	8012cb2 <__swbuf_r+0x2e>
 8012cf2:	4621      	mov	r1, r4
 8012cf4:	4628      	mov	r0, r5
 8012cf6:	f7ff ff8b 	bl	8012c10 <_fflush_r>
 8012cfa:	2800      	cmp	r0, #0
 8012cfc:	d0d9      	beq.n	8012cb2 <__swbuf_r+0x2e>
 8012cfe:	e7d6      	b.n	8012cae <__swbuf_r+0x2a>

08012d00 <__swsetup_r>:
 8012d00:	b538      	push	{r3, r4, r5, lr}
 8012d02:	4b29      	ldr	r3, [pc, #164]	@ (8012da8 <__swsetup_r+0xa8>)
 8012d04:	4605      	mov	r5, r0
 8012d06:	6818      	ldr	r0, [r3, #0]
 8012d08:	460c      	mov	r4, r1
 8012d0a:	b118      	cbz	r0, 8012d14 <__swsetup_r+0x14>
 8012d0c:	6a03      	ldr	r3, [r0, #32]
 8012d0e:	b90b      	cbnz	r3, 8012d14 <__swsetup_r+0x14>
 8012d10:	f7ff f996 	bl	8012040 <__sinit>
 8012d14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d18:	0719      	lsls	r1, r3, #28
 8012d1a:	d422      	bmi.n	8012d62 <__swsetup_r+0x62>
 8012d1c:	06da      	lsls	r2, r3, #27
 8012d1e:	d407      	bmi.n	8012d30 <__swsetup_r+0x30>
 8012d20:	2209      	movs	r2, #9
 8012d22:	602a      	str	r2, [r5, #0]
 8012d24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d28:	81a3      	strh	r3, [r4, #12]
 8012d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8012d2e:	e033      	b.n	8012d98 <__swsetup_r+0x98>
 8012d30:	0758      	lsls	r0, r3, #29
 8012d32:	d512      	bpl.n	8012d5a <__swsetup_r+0x5a>
 8012d34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d36:	b141      	cbz	r1, 8012d4a <__swsetup_r+0x4a>
 8012d38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d3c:	4299      	cmp	r1, r3
 8012d3e:	d002      	beq.n	8012d46 <__swsetup_r+0x46>
 8012d40:	4628      	mov	r0, r5
 8012d42:	f7ff fb11 	bl	8012368 <_free_r>
 8012d46:	2300      	movs	r3, #0
 8012d48:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d4a:	89a3      	ldrh	r3, [r4, #12]
 8012d4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012d50:	81a3      	strh	r3, [r4, #12]
 8012d52:	2300      	movs	r3, #0
 8012d54:	6063      	str	r3, [r4, #4]
 8012d56:	6923      	ldr	r3, [r4, #16]
 8012d58:	6023      	str	r3, [r4, #0]
 8012d5a:	89a3      	ldrh	r3, [r4, #12]
 8012d5c:	f043 0308 	orr.w	r3, r3, #8
 8012d60:	81a3      	strh	r3, [r4, #12]
 8012d62:	6923      	ldr	r3, [r4, #16]
 8012d64:	b94b      	cbnz	r3, 8012d7a <__swsetup_r+0x7a>
 8012d66:	89a3      	ldrh	r3, [r4, #12]
 8012d68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012d6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012d70:	d003      	beq.n	8012d7a <__swsetup_r+0x7a>
 8012d72:	4621      	mov	r1, r4
 8012d74:	4628      	mov	r0, r5
 8012d76:	f000 f856 	bl	8012e26 <__smakebuf_r>
 8012d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d7e:	f013 0201 	ands.w	r2, r3, #1
 8012d82:	d00a      	beq.n	8012d9a <__swsetup_r+0x9a>
 8012d84:	2200      	movs	r2, #0
 8012d86:	60a2      	str	r2, [r4, #8]
 8012d88:	6962      	ldr	r2, [r4, #20]
 8012d8a:	4252      	negs	r2, r2
 8012d8c:	61a2      	str	r2, [r4, #24]
 8012d8e:	6922      	ldr	r2, [r4, #16]
 8012d90:	b942      	cbnz	r2, 8012da4 <__swsetup_r+0xa4>
 8012d92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012d96:	d1c5      	bne.n	8012d24 <__swsetup_r+0x24>
 8012d98:	bd38      	pop	{r3, r4, r5, pc}
 8012d9a:	0799      	lsls	r1, r3, #30
 8012d9c:	bf58      	it	pl
 8012d9e:	6962      	ldrpl	r2, [r4, #20]
 8012da0:	60a2      	str	r2, [r4, #8]
 8012da2:	e7f4      	b.n	8012d8e <__swsetup_r+0x8e>
 8012da4:	2000      	movs	r0, #0
 8012da6:	e7f7      	b.n	8012d98 <__swsetup_r+0x98>
 8012da8:	24000040 	.word	0x24000040

08012dac <_sbrk_r>:
 8012dac:	b538      	push	{r3, r4, r5, lr}
 8012dae:	4d06      	ldr	r5, [pc, #24]	@ (8012dc8 <_sbrk_r+0x1c>)
 8012db0:	2300      	movs	r3, #0
 8012db2:	4604      	mov	r4, r0
 8012db4:	4608      	mov	r0, r1
 8012db6:	602b      	str	r3, [r5, #0]
 8012db8:	f7ee fd2c 	bl	8001814 <_sbrk>
 8012dbc:	1c43      	adds	r3, r0, #1
 8012dbe:	d102      	bne.n	8012dc6 <_sbrk_r+0x1a>
 8012dc0:	682b      	ldr	r3, [r5, #0]
 8012dc2:	b103      	cbz	r3, 8012dc6 <_sbrk_r+0x1a>
 8012dc4:	6023      	str	r3, [r4, #0]
 8012dc6:	bd38      	pop	{r3, r4, r5, pc}
 8012dc8:	2400bbe8 	.word	0x2400bbe8

08012dcc <abort>:
 8012dcc:	b508      	push	{r3, lr}
 8012dce:	2006      	movs	r0, #6
 8012dd0:	f000 f88e 	bl	8012ef0 <raise>
 8012dd4:	2001      	movs	r0, #1
 8012dd6:	f7ee fced 	bl	80017b4 <_exit>

08012dda <__swhatbuf_r>:
 8012dda:	b570      	push	{r4, r5, r6, lr}
 8012ddc:	460c      	mov	r4, r1
 8012dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012de2:	2900      	cmp	r1, #0
 8012de4:	b096      	sub	sp, #88	@ 0x58
 8012de6:	4615      	mov	r5, r2
 8012de8:	461e      	mov	r6, r3
 8012dea:	da0d      	bge.n	8012e08 <__swhatbuf_r+0x2e>
 8012dec:	89a3      	ldrh	r3, [r4, #12]
 8012dee:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012df2:	f04f 0100 	mov.w	r1, #0
 8012df6:	bf14      	ite	ne
 8012df8:	2340      	movne	r3, #64	@ 0x40
 8012dfa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012dfe:	2000      	movs	r0, #0
 8012e00:	6031      	str	r1, [r6, #0]
 8012e02:	602b      	str	r3, [r5, #0]
 8012e04:	b016      	add	sp, #88	@ 0x58
 8012e06:	bd70      	pop	{r4, r5, r6, pc}
 8012e08:	466a      	mov	r2, sp
 8012e0a:	f000 f879 	bl	8012f00 <_fstat_r>
 8012e0e:	2800      	cmp	r0, #0
 8012e10:	dbec      	blt.n	8012dec <__swhatbuf_r+0x12>
 8012e12:	9901      	ldr	r1, [sp, #4]
 8012e14:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012e18:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012e1c:	4259      	negs	r1, r3
 8012e1e:	4159      	adcs	r1, r3
 8012e20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012e24:	e7eb      	b.n	8012dfe <__swhatbuf_r+0x24>

08012e26 <__smakebuf_r>:
 8012e26:	898b      	ldrh	r3, [r1, #12]
 8012e28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012e2a:	079d      	lsls	r5, r3, #30
 8012e2c:	4606      	mov	r6, r0
 8012e2e:	460c      	mov	r4, r1
 8012e30:	d507      	bpl.n	8012e42 <__smakebuf_r+0x1c>
 8012e32:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012e36:	6023      	str	r3, [r4, #0]
 8012e38:	6123      	str	r3, [r4, #16]
 8012e3a:	2301      	movs	r3, #1
 8012e3c:	6163      	str	r3, [r4, #20]
 8012e3e:	b003      	add	sp, #12
 8012e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e42:	ab01      	add	r3, sp, #4
 8012e44:	466a      	mov	r2, sp
 8012e46:	f7ff ffc8 	bl	8012dda <__swhatbuf_r>
 8012e4a:	9f00      	ldr	r7, [sp, #0]
 8012e4c:	4605      	mov	r5, r0
 8012e4e:	4639      	mov	r1, r7
 8012e50:	4630      	mov	r0, r6
 8012e52:	f7ff fafd 	bl	8012450 <_malloc_r>
 8012e56:	b948      	cbnz	r0, 8012e6c <__smakebuf_r+0x46>
 8012e58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e5c:	059a      	lsls	r2, r3, #22
 8012e5e:	d4ee      	bmi.n	8012e3e <__smakebuf_r+0x18>
 8012e60:	f023 0303 	bic.w	r3, r3, #3
 8012e64:	f043 0302 	orr.w	r3, r3, #2
 8012e68:	81a3      	strh	r3, [r4, #12]
 8012e6a:	e7e2      	b.n	8012e32 <__smakebuf_r+0xc>
 8012e6c:	89a3      	ldrh	r3, [r4, #12]
 8012e6e:	6020      	str	r0, [r4, #0]
 8012e70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012e74:	81a3      	strh	r3, [r4, #12]
 8012e76:	9b01      	ldr	r3, [sp, #4]
 8012e78:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012e7c:	b15b      	cbz	r3, 8012e96 <__smakebuf_r+0x70>
 8012e7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012e82:	4630      	mov	r0, r6
 8012e84:	f000 f84e 	bl	8012f24 <_isatty_r>
 8012e88:	b128      	cbz	r0, 8012e96 <__smakebuf_r+0x70>
 8012e8a:	89a3      	ldrh	r3, [r4, #12]
 8012e8c:	f023 0303 	bic.w	r3, r3, #3
 8012e90:	f043 0301 	orr.w	r3, r3, #1
 8012e94:	81a3      	strh	r3, [r4, #12]
 8012e96:	89a3      	ldrh	r3, [r4, #12]
 8012e98:	431d      	orrs	r5, r3
 8012e9a:	81a5      	strh	r5, [r4, #12]
 8012e9c:	e7cf      	b.n	8012e3e <__smakebuf_r+0x18>

08012e9e <_raise_r>:
 8012e9e:	291f      	cmp	r1, #31
 8012ea0:	b538      	push	{r3, r4, r5, lr}
 8012ea2:	4605      	mov	r5, r0
 8012ea4:	460c      	mov	r4, r1
 8012ea6:	d904      	bls.n	8012eb2 <_raise_r+0x14>
 8012ea8:	2316      	movs	r3, #22
 8012eaa:	6003      	str	r3, [r0, #0]
 8012eac:	f04f 30ff 	mov.w	r0, #4294967295
 8012eb0:	bd38      	pop	{r3, r4, r5, pc}
 8012eb2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012eb4:	b112      	cbz	r2, 8012ebc <_raise_r+0x1e>
 8012eb6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012eba:	b94b      	cbnz	r3, 8012ed0 <_raise_r+0x32>
 8012ebc:	4628      	mov	r0, r5
 8012ebe:	f000 f853 	bl	8012f68 <_getpid_r>
 8012ec2:	4622      	mov	r2, r4
 8012ec4:	4601      	mov	r1, r0
 8012ec6:	4628      	mov	r0, r5
 8012ec8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012ecc:	f000 b83a 	b.w	8012f44 <_kill_r>
 8012ed0:	2b01      	cmp	r3, #1
 8012ed2:	d00a      	beq.n	8012eea <_raise_r+0x4c>
 8012ed4:	1c59      	adds	r1, r3, #1
 8012ed6:	d103      	bne.n	8012ee0 <_raise_r+0x42>
 8012ed8:	2316      	movs	r3, #22
 8012eda:	6003      	str	r3, [r0, #0]
 8012edc:	2001      	movs	r0, #1
 8012ede:	e7e7      	b.n	8012eb0 <_raise_r+0x12>
 8012ee0:	2100      	movs	r1, #0
 8012ee2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012ee6:	4620      	mov	r0, r4
 8012ee8:	4798      	blx	r3
 8012eea:	2000      	movs	r0, #0
 8012eec:	e7e0      	b.n	8012eb0 <_raise_r+0x12>
	...

08012ef0 <raise>:
 8012ef0:	4b02      	ldr	r3, [pc, #8]	@ (8012efc <raise+0xc>)
 8012ef2:	4601      	mov	r1, r0
 8012ef4:	6818      	ldr	r0, [r3, #0]
 8012ef6:	f7ff bfd2 	b.w	8012e9e <_raise_r>
 8012efa:	bf00      	nop
 8012efc:	24000040 	.word	0x24000040

08012f00 <_fstat_r>:
 8012f00:	b538      	push	{r3, r4, r5, lr}
 8012f02:	4d07      	ldr	r5, [pc, #28]	@ (8012f20 <_fstat_r+0x20>)
 8012f04:	2300      	movs	r3, #0
 8012f06:	4604      	mov	r4, r0
 8012f08:	4608      	mov	r0, r1
 8012f0a:	4611      	mov	r1, r2
 8012f0c:	602b      	str	r3, [r5, #0]
 8012f0e:	f7ee fc77 	bl	8001800 <_fstat>
 8012f12:	1c43      	adds	r3, r0, #1
 8012f14:	d102      	bne.n	8012f1c <_fstat_r+0x1c>
 8012f16:	682b      	ldr	r3, [r5, #0]
 8012f18:	b103      	cbz	r3, 8012f1c <_fstat_r+0x1c>
 8012f1a:	6023      	str	r3, [r4, #0]
 8012f1c:	bd38      	pop	{r3, r4, r5, pc}
 8012f1e:	bf00      	nop
 8012f20:	2400bbe8 	.word	0x2400bbe8

08012f24 <_isatty_r>:
 8012f24:	b538      	push	{r3, r4, r5, lr}
 8012f26:	4d06      	ldr	r5, [pc, #24]	@ (8012f40 <_isatty_r+0x1c>)
 8012f28:	2300      	movs	r3, #0
 8012f2a:	4604      	mov	r4, r0
 8012f2c:	4608      	mov	r0, r1
 8012f2e:	602b      	str	r3, [r5, #0]
 8012f30:	f7ee fc6c 	bl	800180c <_isatty>
 8012f34:	1c43      	adds	r3, r0, #1
 8012f36:	d102      	bne.n	8012f3e <_isatty_r+0x1a>
 8012f38:	682b      	ldr	r3, [r5, #0]
 8012f3a:	b103      	cbz	r3, 8012f3e <_isatty_r+0x1a>
 8012f3c:	6023      	str	r3, [r4, #0]
 8012f3e:	bd38      	pop	{r3, r4, r5, pc}
 8012f40:	2400bbe8 	.word	0x2400bbe8

08012f44 <_kill_r>:
 8012f44:	b538      	push	{r3, r4, r5, lr}
 8012f46:	4d07      	ldr	r5, [pc, #28]	@ (8012f64 <_kill_r+0x20>)
 8012f48:	2300      	movs	r3, #0
 8012f4a:	4604      	mov	r4, r0
 8012f4c:	4608      	mov	r0, r1
 8012f4e:	4611      	mov	r1, r2
 8012f50:	602b      	str	r3, [r5, #0]
 8012f52:	f7ee fc27 	bl	80017a4 <_kill>
 8012f56:	1c43      	adds	r3, r0, #1
 8012f58:	d102      	bne.n	8012f60 <_kill_r+0x1c>
 8012f5a:	682b      	ldr	r3, [r5, #0]
 8012f5c:	b103      	cbz	r3, 8012f60 <_kill_r+0x1c>
 8012f5e:	6023      	str	r3, [r4, #0]
 8012f60:	bd38      	pop	{r3, r4, r5, pc}
 8012f62:	bf00      	nop
 8012f64:	2400bbe8 	.word	0x2400bbe8

08012f68 <_getpid_r>:
 8012f68:	f7ee bc1a 	b.w	80017a0 <_getpid>

08012f6c <_init>:
 8012f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f6e:	bf00      	nop
 8012f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f72:	bc08      	pop	{r3}
 8012f74:	469e      	mov	lr, r3
 8012f76:	4770      	bx	lr

08012f78 <_fini>:
 8012f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f7a:	bf00      	nop
 8012f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f7e:	bc08      	pop	{r3}
 8012f80:	469e      	mov	lr, r3
 8012f82:	4770      	bx	lr
