Command: /home/users14/ja425322/526L/Lab8/./simv -l ram_tb.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP1_Full64; Runtime version U-2023.03-SP1_Full64;  Nov 20 18:45 2024
VCD+ Writer U-2023.03-SP1_Full64 Copyright (c) 1991-2023 by Synopsys Inc.
---------------PART-A-----------------
                   0 | Addr (00) = xxxxxxxx | OE= 0 | WS= 0 | CS =0
                   4 | Addr (00) = 00000000 | OE= 0 | WS= 0 | CS =0
                   5 | Addr (00) = 00000000 | OE= 0 | WS= 1 | CS =0
                  10 | Addr (00) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                  15 | Addr (00) = 00000000 | OE= 1 | WS= 0 | CS =0
                  20 | Addr (01) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                  24 | Addr (01) = 00000001 | OE= 0 | WS= 0 | CS =0
                  25 | Addr (01) = 00000001 | OE= 0 | WS= 1 | CS =0
                  30 | Addr (01) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                  35 | Addr (01) = 00000001 | OE= 1 | WS= 0 | CS =0
                  40 | Addr (02) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                  44 | Addr (02) = 00000010 | OE= 0 | WS= 0 | CS =0
                  45 | Addr (02) = 00000010 | OE= 0 | WS= 1 | CS =0
                  50 | Addr (02) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                  55 | Addr (02) = 00000010 | OE= 1 | WS= 0 | CS =0
                  60 | Addr (03) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                  64 | Addr (03) = 00000011 | OE= 0 | WS= 0 | CS =0
                  65 | Addr (03) = 00000011 | OE= 0 | WS= 1 | CS =0
                  70 | Addr (03) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                  75 | Addr (03) = 00000011 | OE= 1 | WS= 0 | CS =0
                  80 | Addr (04) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                  84 | Addr (04) = 00000100 | OE= 0 | WS= 0 | CS =0
                  85 | Addr (04) = 00000100 | OE= 0 | WS= 1 | CS =0
                  90 | Addr (04) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                  95 | Addr (04) = 00000100 | OE= 1 | WS= 0 | CS =0
                 100 | Addr (05) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 104 | Addr (05) = 00000101 | OE= 0 | WS= 0 | CS =0
                 105 | Addr (05) = 00000101 | OE= 0 | WS= 1 | CS =0
                 110 | Addr (05) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 115 | Addr (05) = 00000101 | OE= 1 | WS= 0 | CS =0
                 120 | Addr (06) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 124 | Addr (06) = 00000110 | OE= 0 | WS= 0 | CS =0
                 125 | Addr (06) = 00000110 | OE= 0 | WS= 1 | CS =0
                 130 | Addr (06) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 135 | Addr (06) = 00000110 | OE= 1 | WS= 0 | CS =0
                 140 | Addr (07) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 144 | Addr (07) = 00000111 | OE= 0 | WS= 0 | CS =0
                 145 | Addr (07) = 00000111 | OE= 0 | WS= 1 | CS =0
                 150 | Addr (07) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 155 | Addr (07) = 00000111 | OE= 1 | WS= 0 | CS =0
                 160 | Addr (08) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 164 | Addr (08) = 00001000 | OE= 0 | WS= 0 | CS =0
                 165 | Addr (08) = 00001000 | OE= 0 | WS= 1 | CS =0
                 170 | Addr (08) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 175 | Addr (08) = 00001000 | OE= 1 | WS= 0 | CS =0
                 180 | Addr (09) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 184 | Addr (09) = 00001001 | OE= 0 | WS= 0 | CS =0
                 185 | Addr (09) = 00001001 | OE= 0 | WS= 1 | CS =0
                 190 | Addr (09) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 195 | Addr (09) = 00001001 | OE= 1 | WS= 0 | CS =0
                 200 | Addr (0a) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 204 | Addr (0a) = 00001010 | OE= 0 | WS= 0 | CS =0
                 205 | Addr (0a) = 00001010 | OE= 0 | WS= 1 | CS =0
                 210 | Addr (0a) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 215 | Addr (0a) = 00001010 | OE= 1 | WS= 0 | CS =0
                 220 | Addr (0b) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 224 | Addr (0b) = 00001011 | OE= 0 | WS= 0 | CS =0
                 225 | Addr (0b) = 00001011 | OE= 0 | WS= 1 | CS =0
                 230 | Addr (0b) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 235 | Addr (0b) = 00001011 | OE= 1 | WS= 0 | CS =0
                 240 | Addr (0c) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 244 | Addr (0c) = 00001100 | OE= 0 | WS= 0 | CS =0
                 245 | Addr (0c) = 00001100 | OE= 0 | WS= 1 | CS =0
                 250 | Addr (0c) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 255 | Addr (0c) = 00001100 | OE= 1 | WS= 0 | CS =0
                 260 | Addr (0d) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 264 | Addr (0d) = 00001101 | OE= 0 | WS= 0 | CS =0
                 265 | Addr (0d) = 00001101 | OE= 0 | WS= 1 | CS =0
                 270 | Addr (0d) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 275 | Addr (0d) = 00001101 | OE= 1 | WS= 0 | CS =0
                 280 | Addr (0e) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 284 | Addr (0e) = 00001110 | OE= 0 | WS= 0 | CS =0
                 285 | Addr (0e) = 00001110 | OE= 0 | WS= 1 | CS =0
                 290 | Addr (0e) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 295 | Addr (0e) = 00001110 | OE= 1 | WS= 0 | CS =0
                 300 | Addr (0f) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 304 | Addr (0f) = 00001111 | OE= 0 | WS= 0 | CS =0
                 305 | Addr (0f) = 00001111 | OE= 0 | WS= 1 | CS =0
                 310 | Addr (0f) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 315 | Addr (0f) = 00001111 | OE= 1 | WS= 0 | CS =0
                 320 | Addr (10) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 324 | Addr (10) = 00010000 | OE= 0 | WS= 0 | CS =0
                 325 | Addr (10) = 00010000 | OE= 0 | WS= 1 | CS =0
                 330 | Addr (10) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 335 | Addr (10) = 00010000 | OE= 1 | WS= 0 | CS =0
                 340 | Addr (11) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 344 | Addr (11) = 00010001 | OE= 0 | WS= 0 | CS =0
                 345 | Addr (11) = 00010001 | OE= 0 | WS= 1 | CS =0
                 350 | Addr (11) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 355 | Addr (11) = 00010001 | OE= 1 | WS= 0 | CS =0
                 360 | Addr (12) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 364 | Addr (12) = 00010010 | OE= 0 | WS= 0 | CS =0
                 365 | Addr (12) = 00010010 | OE= 0 | WS= 1 | CS =0
                 370 | Addr (12) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 375 | Addr (12) = 00010010 | OE= 1 | WS= 0 | CS =0
                 380 | Addr (13) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 384 | Addr (13) = 00010011 | OE= 0 | WS= 0 | CS =0
                 385 | Addr (13) = 00010011 | OE= 0 | WS= 1 | CS =0
                 390 | Addr (13) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 395 | Addr (13) = 00010011 | OE= 1 | WS= 0 | CS =0
                 400 | Addr (14) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 404 | Addr (14) = 00010100 | OE= 0 | WS= 0 | CS =0
                 405 | Addr (14) = 00010100 | OE= 0 | WS= 1 | CS =0
                 410 | Addr (14) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 415 | Addr (14) = 00010100 | OE= 1 | WS= 0 | CS =0
                 420 | Addr (15) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 424 | Addr (15) = 00010101 | OE= 0 | WS= 0 | CS =0
                 425 | Addr (15) = 00010101 | OE= 0 | WS= 1 | CS =0
                 430 | Addr (15) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 435 | Addr (15) = 00010101 | OE= 1 | WS= 0 | CS =0
                 440 | Addr (16) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 444 | Addr (16) = 00010110 | OE= 0 | WS= 0 | CS =0
                 445 | Addr (16) = 00010110 | OE= 0 | WS= 1 | CS =0
                 450 | Addr (16) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 455 | Addr (16) = 00010110 | OE= 1 | WS= 0 | CS =0
                 460 | Addr (17) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 464 | Addr (17) = 00010111 | OE= 0 | WS= 0 | CS =0
                 465 | Addr (17) = 00010111 | OE= 0 | WS= 1 | CS =0
                 470 | Addr (17) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 475 | Addr (17) = 00010111 | OE= 1 | WS= 0 | CS =0
                 480 | Addr (18) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 484 | Addr (18) = 00011000 | OE= 0 | WS= 0 | CS =0
                 485 | Addr (18) = 00011000 | OE= 0 | WS= 1 | CS =0
                 490 | Addr (18) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 495 | Addr (18) = 00011000 | OE= 1 | WS= 0 | CS =0
                 500 | Addr (19) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 504 | Addr (19) = 00011001 | OE= 0 | WS= 0 | CS =0
                 505 | Addr (19) = 00011001 | OE= 0 | WS= 1 | CS =0
                 510 | Addr (19) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 515 | Addr (19) = 00011001 | OE= 1 | WS= 0 | CS =0
                 520 | Addr (1a) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 524 | Addr (1a) = 00011010 | OE= 0 | WS= 0 | CS =0
                 525 | Addr (1a) = 00011010 | OE= 0 | WS= 1 | CS =0
                 530 | Addr (1a) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 535 | Addr (1a) = 00011010 | OE= 1 | WS= 0 | CS =0
                 540 | Addr (1b) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 544 | Addr (1b) = 00011011 | OE= 0 | WS= 0 | CS =0
                 545 | Addr (1b) = 00011011 | OE= 0 | WS= 1 | CS =0
                 550 | Addr (1b) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 555 | Addr (1b) = 00011011 | OE= 1 | WS= 0 | CS =0
                 560 | Addr (1c) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 564 | Addr (1c) = 00011100 | OE= 0 | WS= 0 | CS =0
                 565 | Addr (1c) = 00011100 | OE= 0 | WS= 1 | CS =0
                 570 | Addr (1c) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 575 | Addr (1c) = 00011100 | OE= 1 | WS= 0 | CS =0
                 580 | Addr (1d) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 584 | Addr (1d) = 00011101 | OE= 0 | WS= 0 | CS =0
                 585 | Addr (1d) = 00011101 | OE= 0 | WS= 1 | CS =0
                 590 | Addr (1d) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 595 | Addr (1d) = 00011101 | OE= 1 | WS= 0 | CS =0
                 600 | Addr (1e) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 604 | Addr (1e) = 00011110 | OE= 0 | WS= 0 | CS =0
                 605 | Addr (1e) = 00011110 | OE= 0 | WS= 1 | CS =0
                 610 | Addr (1e) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 615 | Addr (1e) = 00011110 | OE= 1 | WS= 0 | CS =0
                 620 | Addr (1f) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 624 | Addr (1f) = 00011111 | OE= 0 | WS= 0 | CS =0
                 625 | Addr (1f) = 00011111 | OE= 0 | WS= 1 | CS =0
                 630 | Addr (1f) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 635 | Addr (1f) = 00011111 | OE= 1 | WS= 0 | CS =0
###########################################
------------WALKING ONES-FILL--------------
                 640 | Addr (09) = 00100000 | OE= 0 | WS= 0 | CS =0
                 641 | Addr (09) = 00100000 | OE= 0 | WS= 1 | CS =0
                 646 | Addr (0a) = 01000000 | OE= 0 | WS= 0 | CS =0
                 647 | Addr (0a) = 01000000 | OE= 0 | WS= 1 | CS =0
                 652 | Addr (0b) = 10000000 | OE= 0 | WS= 0 | CS =0
                 653 | Addr (0b) = 10000000 | OE= 0 | WS= 1 | CS =0
                 658 | Addr (0b) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
------------WALKING ONES-DISPLAY----------
                 683 | Addr (01) = 00000001 | OE= 1 | WS= 0 | CS =0
                 688 | Addr (02) = 00000010 | OE= 1 | WS= 0 | CS =0
                 693 | Addr (04) = 00000100 | OE= 1 | WS= 0 | CS =0
                 698 | Addr (08) = 00001000 | OE= 1 | WS= 0 | CS =0
                 703 | Addr (10) = 00010000 | OE= 1 | WS= 0 | CS =0
                 708 | Addr (09) = 00100000 | OE= 1 | WS= 0 | CS =0
                 713 | Addr (0a) = 01000000 | OE= 1 | WS= 0 | CS =0
                 718 | Addr (0b) = 10000000 | OE= 1 | WS= 0 | CS =0
------------DISABLE STATES----------
                 743 | Addr (0b) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 748 | Addr (00) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 753 | Addr (01) = zzzzzzzz | OE= 0 | WS= 0 | CS =0
                 773 | Addr (01) = zzzzzzzz | OE= 1 | WS= 0 | CS =1
                 778 | Addr (00) = zzzzzzzz | OE= 1 | WS= 0 | CS =1
                 783 | Addr (01) = zzzzzzzz | OE= 1 | WS= 0 | CS =1
$finish called from file "RAM_tb.v", line 91.
$finish at simulation time                  788
           V C S   S i m u l a t i o n   R e p o r t 
Time: 788 ns
CPU Time:      0.220 seconds;       Data structure size:   0.0Mb
Wed Nov 20 18:45:14 2024
