
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'einsx7' on host 'u13-einsx7' (Linux_x86_64 version 4.4.0-169-generic) on Tue May 19 12:13:01 PDT 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/tmp/vivado-hls-8kg12w58'
Sourcing Tcl script '/tmp/vivado-hls-8kg12w58/commands.tcl'
INFO: [HLS 200-10] Creating and opening project '/tmp/run-hls-k16gbphz/project'.
INFO: [HLS 200-10] Adding design file '/home/einsx7/pr/application/soda/dac_iter3/tlpc_result/cpp/load.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/run-hls-k16gbphz/project/load'.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [XFORM 203-1161] The maximum of name length is set into 253.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/einsx7/pr/application/soda/dac_iter3/tlpc_result/cpp/load.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 123086 ; free virtual = 127107
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 123086 ; free virtual = 127107
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'tlp::ostream<ap_uint<512> >::write' into 'load' (/home/einsx7/pr/application/soda/dac_iter3/tlpc_result/cpp/load.cpp:40).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 122996 ; free virtual = 127026
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 122994 ; free virtual = 127025
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'from.V' (/home/einsx7/pr/application/soda/dac_iter3/tlpc_result/cpp/load.cpp:28).
INFO: [XFORM 203-1101] Packing variable 'to.fifo.V' (/home/einsx7/pr/application/soda/dac_iter3/tlpc_result/cpp/load.cpp:28) into a 513-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 968.840 ; gain = 539.035 ; free physical = 122886 ; free virtual = 126919
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'from' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 974.609 ; gain = 544.805 ; free physical = 122734 ; free virtual = 126768
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_epoch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (4.37062ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.41625ns, effective delay budget: 2.91375ns).
WARNING: [SCHED 204-21] The critical path in module 'load' consists of the following:
	bus read on port 'from' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/soda/dac_iter3/tlpc_result/cpp/load.cpp:40) [31]  (2.91 ns)
	fifo write on port 'to_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/soda/dac_iter3/tlpc_result/cpp/load.cpp:40) [33]  (1.46 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.6 seconds; current allocated memory: 133.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 133.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load/from' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/to_fifo_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/from_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/data_num' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 134.605 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.80 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 974.609 ; gain = 544.805 ; free physical = 122876 ; free virtual = 126927
INFO: [VHDL 208-304] Generating VHDL RTL for load with prefix load_.
INFO: [VLOG 209-307] Generating Verilog RTL for load with prefix load_.
INFO: [HLS 200-112] Total elapsed time: 30.01 seconds; peak allocated memory: 134.605 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 19 12:13:31 2020...
