$date
	Sat Jul 15 16:42:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instructionmemory_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 10 " pc [9:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx "
bx !
$end
#1
b1010111000000000101011100000000 !
b0 "
#3
b1110111000001000101011110000010 !
b1 "
#5
b1010111001010100101011100100000 !
b10 "
#7
b1010111001000000101011101100011 !
b11 "
#9
b1110111010001000111011110010010 !
b100 "
#11
b1010111001010110101011100101100 !
b101 "
#13
bx !
b110 "
#14
