# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../OR_gate_ver1.srcs/sources_1/imports/Standard Sources/LFSR.sv" \
"../../../../OR_gate_ver1.srcs/sources_1/imports/Standard Sources/P_bit.sv" \
"../../../../OR_gate_ver1.srcs/sources_1/imports/Standard Sources/Probabilistic_Circuit.sv" \
"../../../../OR_gate_ver1.srcs/sources_1/imports/Standard Sources/Tanh_LUT.sv" \
"../../../../OR_gate_ver1.srcs/sources_1/imports/Standard Sources/Probabilistic_Circuit_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
