diff --git a/compiler/rom.py b/compiler/rom.py
index 3c932a36..76fdbf10 100644
--- a/compiler/rom.py
+++ b/compiler/rom.py
@@ -152,6 +152,7 @@ class rom():
         start_time = datetime.datetime.now()
         from shutil import copyfile
         copyfile(OPTS.config_file, OPTS.output_path + OPTS.output_name + '.py')
+        os.makedirs(os.path.dirname(OPTS.output_path + self.rom_data), exist_ok=True)
         copyfile(self.rom_data, OPTS.output_path + self.rom_data)
         debug.print_raw("Config: Writing to {0}".format(OPTS.output_path + OPTS.output_name + '.py'))
         print_time("Config", datetime.datetime.now(), start_time)
diff --git a/compiler/modules/rom_bank.py b/compiler/modules/rom_bank.py
index 790d85c9..d5e0c696 100644
--- a/compiler/modules/rom_bank.py
+++ b/compiler/modules/rom_bank.py
@@ -314,7 +314,7 @@ class rom_bank(design, rom_verilog, lef):
 
     def place_bitline_inverter(self):
         self.bitline_inv_inst.place(offset=[0,0], rotate=90)
-        inv_y_offset = self.array_inst.by() - self.bitline_inv_inst.width - 1.5 * self.m1_pitch
+        inv_y_offset = self.array_inst.by() - self.bitline_inv_inst.width - 2 * self.m1_pitch
 
         inv_x_offset = self.array_inst.get_pin("bl_0_0").cx() - self.bitline_inv_inst.get_pin("out_0").cx()
         self.inv_offset = vector(inv_x_offset, inv_y_offset)
