// Seed: 2357935268
module module_0 #(
    parameter id_4 = 32'd36,
    parameter id_5 = 32'd60
) (
    output uwire id_0,
    output tri1  id_1
);
  assign id_1 = 1;
  wire id_3 = id_3;
  defparam id_4.id_5 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input wire id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    output uwire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  supply1 id_7 = 1;
  supply1 id_8 = 1;
  wire id_9 = id_9 || id_7;
  module_2 modCall_1 (
      id_1,
      id_2
  );
endmodule
