

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_32u_config4_s'
================================================================
* Date:           Tue Aug  9 17:17:42 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.751 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     2048|   888832| 20.480 us | 8.888 ms |  2048|  888832|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                 |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                             Instance                            |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_ufixed_3u_config4_s_fu_4221  |shift_line_buffer_array_ap_ufixed_3u_config4_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     2047|   888831|  2 ~ 868 |          -|          -|  1024|    no    |
        | + ReuseLoop                      |      865|      865|         3|          1|          1|   864|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   1771|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     385|    247|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|   1833|    -|
|Register         |        -|      -|    1515|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|    1900|   3851|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       1|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |                             Instance                            |                     Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_mux_325_14_1_1_U37                                 |myproject_axi_mux_325_14_1_1                    |        0|      0|    0|   55|    0|
    |call_ret_shift_line_buffer_array_ap_ufixed_3u_config4_s_fu_4221  |shift_line_buffer_array_ap_ufixed_3u_config4_s  |        0|      0|  385|  192|    0|
    +-----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                            |                                                |        0|      0|  385|  247|    0|
    +-----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                         Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx4_U  |conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4  |        1|  0|   0|    0|   864|    5|     1|         4320|
    |w2_V_U     |conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V     |        1|  0|   0|    0|   864|    8|     1|         6912|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                       |        2|  0|   0|    0|  1728|   13|     2|        11232|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |r_V_2_fu_4802_p2            |     *    |      0|  0|  41|           8|           8|
    |acc_0_V_fu_4891_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln301_fu_7700_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln303_fu_7711_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln306_fu_7654_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln308_fu_7665_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln78_fu_4711_p2         |     +    |      0|  0|  14|          10|           1|
    |in_index_fu_4775_p2         |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_4723_p2          |     +    |      0|  0|  14|           1|          10|
    |and_ln272_1_fu_4699_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln272_2_fu_4705_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln272_fu_4693_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6             |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2106           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_464            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_693            |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op47    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op674   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_5789_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_11_fu_5874_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_12_fu_5959_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_13_fu_6044_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_14_fu_6129_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_15_fu_6214_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_16_fu_6299_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_17_fu_6384_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_18_fu_6469_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_19_fu_6554_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_1_fu_5024_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_20_fu_6639_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_21_fu_6724_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_22_fu_6809_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_23_fu_6894_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_24_fu_6979_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_25_fu_7064_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_26_fu_7149_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_27_fu_7234_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_28_fu_7319_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_29_fu_7404_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_2_fu_5109_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_30_fu_7489_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_31_fu_7574_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_3_fu_5194_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_4_fu_5279_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_5_fu_5364_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_6_fu_5449_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_7_fu_5534_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_8_fu_5619_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_9_fu_5704_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_fu_4939_p2      |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln272_1_fu_4647_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln272_4_fu_4667_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln272_5_fu_4687_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln272_fu_4637_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln293_fu_7649_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln297_fu_7695_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln387_fu_4729_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln404_fu_4781_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln785_10_fu_5831_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_11_fu_5916_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_12_fu_6001_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_13_fu_6086_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_14_fu_6171_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_15_fu_6256_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_16_fu_6341_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_17_fu_6426_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_18_fu_6511_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_19_fu_6596_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_1_fu_5066_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_20_fu_6681_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_21_fu_6766_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_22_fu_6851_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_23_fu_6936_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_24_fu_7021_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_25_fu_7106_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_26_fu_7191_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_27_fu_7276_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_28_fu_7361_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_29_fu_7446_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_2_fu_5151_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_30_fu_7531_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_31_fu_7616_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_3_fu_5236_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_4_fu_5321_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_5_fu_5406_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_6_fu_5491_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_7_fu_5576_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_8_fu_5661_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_9_fu_5746_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_fu_4981_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln78_fu_7736_p2        |   icmp   |      0|  0|  13|          10|           2|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |ap_condition_611            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_10_fu_5837_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_11_fu_5922_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_12_fu_6007_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_13_fu_6092_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_14_fu_6177_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_15_fu_6262_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_16_fu_6347_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_17_fu_6432_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_18_fu_6517_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_19_fu_6602_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_5072_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_20_fu_6687_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_21_fu_6772_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_22_fu_6857_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_23_fu_6942_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_24_fu_7027_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_25_fu_7112_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_26_fu_7197_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_27_fu_7282_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_28_fu_7367_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_29_fu_7452_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_5157_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_30_fu_7537_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_31_fu_7622_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_5242_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_4_fu_5327_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_5_fu_5412_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_6_fu_5497_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_7_fu_5582_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_8_fu_5667_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_9_fu_5752_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_4987_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln303_fu_7716_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln308_fu_7670_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln404_fu_4787_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln785_10_fu_5843_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_11_fu_5928_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_12_fu_6013_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_13_fu_6098_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_14_fu_6183_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_15_fu_6268_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_16_fu_6353_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_17_fu_6438_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_18_fu_6523_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_19_fu_6608_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_1_fu_5078_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_20_fu_6693_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_21_fu_6778_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_22_fu_6863_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_23_fu_6948_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_24_fu_7033_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_25_fu_7118_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_26_fu_7203_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_27_fu_7288_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_28_fu_7373_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_29_fu_7458_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_2_fu_5163_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_30_fu_7543_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_31_fu_7628_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_3_fu_5248_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_4_fu_5333_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_5_fu_5418_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_6_fu_5503_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_7_fu_5588_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_8_fu_5673_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_9_fu_5758_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_fu_4993_p3     |  select  |      0|  0|   7|           1|           2|
    |tmp_data_0_V_3_fu_5001_p3   |  select  |      0|  0|   7|           1|           7|
    |tmp_data_10_V_fu_5851_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_11_V_fu_5936_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_12_V_fu_6021_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_13_V_fu_6106_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_14_V_fu_6191_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_15_V_fu_6276_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_16_V_fu_6361_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_17_V_fu_6446_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_18_V_fu_6531_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_19_V_fu_6616_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_1_V_3_fu_5086_p3   |  select  |      0|  0|   7|           1|           7|
    |tmp_data_20_V_fu_6701_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_21_V_fu_6786_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_22_V_fu_6871_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_23_V_fu_6956_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_24_V_fu_7041_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_25_V_fu_7126_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_26_V_fu_7211_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_27_V_fu_7296_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_28_V_fu_7381_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_29_V_fu_7466_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_2_V_3_fu_5171_p3   |  select  |      0|  0|   7|           1|           7|
    |tmp_data_30_V_fu_7551_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_31_V_fu_7636_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_3_V_fu_5256_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_4_V_fu_5341_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_5_V_fu_5426_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_6_V_fu_5511_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_7_V_fu_5596_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_8_V_fu_5681_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_9_V_fu_5766_p3     |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1771|         930|         472|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                      | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                       |   27|          5|    1|          5|
    |ap_done                                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |    9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i82_phi_fu_529_p4   |    9|          2|   32|         64|
    |ap_phi_mux_p_Val2_43_phi_fu_4113_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_44_phi_fu_4011_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_45_phi_fu_3909_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_46_phi_fu_3807_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_47_phi_fu_3705_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_48_phi_fu_3603_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_49_phi_fu_3501_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_50_phi_fu_3399_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_51_phi_fu_3297_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_52_phi_fu_3195_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_53_phi_fu_3093_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_54_phi_fu_2991_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_55_phi_fu_2889_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_56_phi_fu_2787_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_57_phi_fu_2685_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_58_phi_fu_2583_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_59_phi_fu_2481_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_60_phi_fu_2379_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_61_phi_fu_2277_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_62_phi_fu_2175_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_63_phi_fu_2073_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_64_phi_fu_1971_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_65_phi_fu_1869_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_66_phi_fu_1767_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_67_phi_fu_1665_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_68_phi_fu_1563_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_69_phi_fu_1461_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_70_phi_fu_1359_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_71_phi_fu_1257_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_72_phi_fu_1155_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_73_phi_fu_1053_p64            |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_74_phi_fu_951_p64             |   15|          3|   14|         42|
    |ap_phi_mux_storemerge_i_i_phi_fu_4214_p4        |   15|          3|   32|         96|
    |ap_phi_mux_w_index83_phi_fu_518_p4              |    9|          2|   10|         20|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_888  |  129|         28|    8|        224|
    |data_V_data_0_V_blk_n                           |    9|          2|    1|          2|
    |data_V_data_1_V_blk_n                           |    9|          2|    1|          2|
    |data_V_data_2_V_blk_n                           |    9|          2|    1|          2|
    |in_index_0_i_i_i_i82_reg_525                    |    9|          2|   32|         64|
    |indvar_flatten84_reg_502                        |    9|          2|   10|         20|
    |pX                                              |    9|          2|   32|         64|
    |pY                                              |    9|          2|   32|         64|
    |p_Val2_1179_reg_547                             |    9|          2|   14|         28|
    |p_Val2_1277_reg_558                             |    9|          2|   14|         28|
    |p_Val2_1375_reg_569                             |    9|          2|   14|         28|
    |p_Val2_1473_reg_580                             |    9|          2|   14|         28|
    |p_Val2_1571_reg_591                             |    9|          2|   14|         28|
    |p_Val2_1669_reg_602                             |    9|          2|   14|         28|
    |p_Val2_1767_reg_613                             |    9|          2|   14|         28|
    |p_Val2_1865_reg_624                             |    9|          2|   14|         28|
    |p_Val2_1963_reg_635                             |    9|          2|   14|         28|
    |p_Val2_2061_reg_646                             |    9|          2|   14|         28|
    |p_Val2_2159_reg_657                             |    9|          2|   14|         28|
    |p_Val2_2257_reg_668                             |    9|          2|   14|         28|
    |p_Val2_2355_reg_679                             |    9|          2|   14|         28|
    |p_Val2_2453_reg_690                             |    9|          2|   14|         28|
    |p_Val2_2551_reg_701                             |    9|          2|   14|         28|
    |p_Val2_2649_reg_712                             |    9|          2|   14|         28|
    |p_Val2_2747_reg_723                             |    9|          2|   14|         28|
    |p_Val2_2845_reg_734                             |    9|          2|   14|         28|
    |p_Val2_2943_reg_745                             |    9|          2|   14|         28|
    |p_Val2_3041_reg_756                             |    9|          2|   14|         28|
    |p_Val2_3139_reg_767                             |    9|          2|   14|         28|
    |p_Val2_3237_reg_778                             |    9|          2|   14|         28|
    |p_Val2_3335_reg_789                             |    9|          2|   14|         28|
    |p_Val2_3433_reg_800                             |    9|          2|   14|         28|
    |p_Val2_3531_reg_811                             |    9|          2|   14|         28|
    |p_Val2_3629_reg_822                             |    9|          2|   14|         28|
    |p_Val2_3727_reg_833                             |    9|          2|   14|         28|
    |p_Val2_3825_reg_844                             |    9|          2|   14|         28|
    |p_Val2_3923_reg_855                             |    9|          2|   14|         28|
    |p_Val2_4021_reg_866                             |    9|          2|   14|         28|
    |p_Val2_4119_reg_877                             |    9|          2|   14|         28|
    |p_Val2_43_reg_4109                              |   15|          3|   14|         42|
    |p_Val2_44_reg_4007                              |   15|          3|   14|         42|
    |p_Val2_45_reg_3905                              |   15|          3|   14|         42|
    |p_Val2_46_reg_3803                              |   15|          3|   14|         42|
    |p_Val2_47_reg_3701                              |   15|          3|   14|         42|
    |p_Val2_48_reg_3599                              |   15|          3|   14|         42|
    |p_Val2_49_reg_3497                              |   15|          3|   14|         42|
    |p_Val2_50_reg_3395                              |   15|          3|   14|         42|
    |p_Val2_51_reg_3293                              |   15|          3|   14|         42|
    |p_Val2_52_reg_3191                              |   15|          3|   14|         42|
    |p_Val2_53_reg_3089                              |   15|          3|   14|         42|
    |p_Val2_54_reg_2987                              |   15|          3|   14|         42|
    |p_Val2_55_reg_2885                              |   15|          3|   14|         42|
    |p_Val2_56_reg_2783                              |   15|          3|   14|         42|
    |p_Val2_57_reg_2681                              |   15|          3|   14|         42|
    |p_Val2_58_reg_2579                              |   15|          3|   14|         42|
    |p_Val2_59_reg_2477                              |   15|          3|   14|         42|
    |p_Val2_60_reg_2375                              |   15|          3|   14|         42|
    |p_Val2_61_reg_2273                              |   15|          3|   14|         42|
    |p_Val2_62_reg_2171                              |   15|          3|   14|         42|
    |p_Val2_63_reg_2069                              |   15|          3|   14|         42|
    |p_Val2_64_reg_1967                              |   15|          3|   14|         42|
    |p_Val2_65_reg_1865                              |   15|          3|   14|         42|
    |p_Val2_66_reg_1763                              |   15|          3|   14|         42|
    |p_Val2_67_reg_1661                              |   15|          3|   14|         42|
    |p_Val2_68_reg_1559                              |   15|          3|   14|         42|
    |p_Val2_69_reg_1457                              |   15|          3|   14|         42|
    |p_Val2_70_reg_1355                              |   15|          3|   14|         42|
    |p_Val2_71_reg_1253                              |   15|          3|   14|         42|
    |p_Val2_72_reg_1151                              |   15|          3|   14|         42|
    |p_Val2_73_reg_1049                              |   15|          3|   14|         42|
    |p_Val2_74_reg_947                               |   15|          3|   14|         42|
    |p_Val2_81_reg_536                               |    9|          2|   14|         28|
    |real_start                                      |    9|          2|    1|          2|
    |res_V_data_0_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_10_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_11_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_12_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_13_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_14_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_15_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_16_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_17_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_18_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_19_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_1_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_20_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_21_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_22_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_23_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_24_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_25_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_26_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_27_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_28_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_29_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_2_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_30_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_31_V_blk_n                           |    9|          2|    1|          2|
    |res_V_data_3_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_4_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_5_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_6_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_7_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_8_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_9_V_blk_n                            |    9|          2|    1|          2|
    |sX                                              |    9|          2|   32|         64|
    |w_index83_reg_514                               |    9|          2|   10|         20|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                           | 1833|        384| 1613|       4365|
    +------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln78_reg_7778                               |  10|   0|   10|          0|
    |and_ln272_2_reg_7774                            |   1|   0|    1|          0|
    |ap_CS_fsm                                       |   4|   0|    4|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_888  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_888  |   8|   0|    8|          0|
    |icmp_ln272_1_reg_7757                           |   1|   0|    1|          0|
    |icmp_ln272_reg_7747                             |   1|   0|    1|          0|
    |icmp_ln387_reg_7798                             |   1|   0|    1|          0|
    |icmp_ln387_reg_7798_pp0_iter1_reg               |   1|   0|    1|          0|
    |in_index_0_i_i_i_i82_reg_525                    |  32|   0|   32|          0|
    |indvar_flatten84_reg_502                        |  10|   0|   10|          0|
    |kernel_data_V_2_0                               |   8|   0|    8|          0|
    |kernel_data_V_2_1                               |   8|   0|    8|          0|
    |kernel_data_V_2_10                              |   8|   0|    8|          0|
    |kernel_data_V_2_11                              |   8|   0|    8|          0|
    |kernel_data_V_2_12                              |   8|   0|    8|          0|
    |kernel_data_V_2_13                              |   8|   0|    8|          0|
    |kernel_data_V_2_14                              |   8|   0|    8|          0|
    |kernel_data_V_2_15                              |   8|   0|    8|          0|
    |kernel_data_V_2_16                              |   8|   0|    8|          0|
    |kernel_data_V_2_17                              |   8|   0|    8|          0|
    |kernel_data_V_2_18                              |   8|   0|    8|          0|
    |kernel_data_V_2_19                              |   8|   0|    8|          0|
    |kernel_data_V_2_2                               |   8|   0|    8|          0|
    |kernel_data_V_2_20                              |   8|   0|    8|          0|
    |kernel_data_V_2_21                              |   8|   0|    8|          0|
    |kernel_data_V_2_22                              |   8|   0|    8|          0|
    |kernel_data_V_2_23                              |   8|   0|    8|          0|
    |kernel_data_V_2_24                              |   8|   0|    8|          0|
    |kernel_data_V_2_25                              |   8|   0|    8|          0|
    |kernel_data_V_2_26                              |   8|   0|    8|          0|
    |kernel_data_V_2_3                               |   8|   0|    8|          0|
    |kernel_data_V_2_4                               |   8|   0|    8|          0|
    |kernel_data_V_2_5                               |   8|   0|    8|          0|
    |kernel_data_V_2_6                               |   8|   0|    8|          0|
    |kernel_data_V_2_7                               |   8|   0|    8|          0|
    |kernel_data_V_2_8                               |   8|   0|    8|          0|
    |kernel_data_V_2_9                               |   8|   0|    8|          0|
    |out_index_reg_7802                              |   5|   0|    5|          0|
    |pX                                              |  32|   0|   32|          0|
    |pX_load_reg_7768                                |  32|   0|   32|          0|
    |pY                                              |  32|   0|   32|          0|
    |pY_load_reg_7762                                |  32|   0|   32|          0|
    |p_Val2_1179_reg_547                             |  14|   0|   14|          0|
    |p_Val2_1277_reg_558                             |  14|   0|   14|          0|
    |p_Val2_1375_reg_569                             |  14|   0|   14|          0|
    |p_Val2_1473_reg_580                             |  14|   0|   14|          0|
    |p_Val2_1571_reg_591                             |  14|   0|   14|          0|
    |p_Val2_1669_reg_602                             |  14|   0|   14|          0|
    |p_Val2_1767_reg_613                             |  14|   0|   14|          0|
    |p_Val2_1865_reg_624                             |  14|   0|   14|          0|
    |p_Val2_1963_reg_635                             |  14|   0|   14|          0|
    |p_Val2_2061_reg_646                             |  14|   0|   14|          0|
    |p_Val2_2159_reg_657                             |  14|   0|   14|          0|
    |p_Val2_2257_reg_668                             |  14|   0|   14|          0|
    |p_Val2_2355_reg_679                             |  14|   0|   14|          0|
    |p_Val2_2453_reg_690                             |  14|   0|   14|          0|
    |p_Val2_2551_reg_701                             |  14|   0|   14|          0|
    |p_Val2_2649_reg_712                             |  14|   0|   14|          0|
    |p_Val2_2747_reg_723                             |  14|   0|   14|          0|
    |p_Val2_2845_reg_734                             |  14|   0|   14|          0|
    |p_Val2_2943_reg_745                             |  14|   0|   14|          0|
    |p_Val2_3041_reg_756                             |  14|   0|   14|          0|
    |p_Val2_3139_reg_767                             |  14|   0|   14|          0|
    |p_Val2_3237_reg_778                             |  14|   0|   14|          0|
    |p_Val2_3335_reg_789                             |  14|   0|   14|          0|
    |p_Val2_3433_reg_800                             |  14|   0|   14|          0|
    |p_Val2_3531_reg_811                             |  14|   0|   14|          0|
    |p_Val2_3629_reg_822                             |  14|   0|   14|          0|
    |p_Val2_3727_reg_833                             |  14|   0|   14|          0|
    |p_Val2_3825_reg_844                             |  14|   0|   14|          0|
    |p_Val2_3923_reg_855                             |  14|   0|   14|          0|
    |p_Val2_4021_reg_866                             |  14|   0|   14|          0|
    |p_Val2_4119_reg_877                             |  14|   0|   14|          0|
    |p_Val2_43_reg_4109                              |  14|   0|   14|          0|
    |p_Val2_44_reg_4007                              |  14|   0|   14|          0|
    |p_Val2_45_reg_3905                              |  14|   0|   14|          0|
    |p_Val2_46_reg_3803                              |  14|   0|   14|          0|
    |p_Val2_47_reg_3701                              |  14|   0|   14|          0|
    |p_Val2_48_reg_3599                              |  14|   0|   14|          0|
    |p_Val2_49_reg_3497                              |  14|   0|   14|          0|
    |p_Val2_50_reg_3395                              |  14|   0|   14|          0|
    |p_Val2_51_reg_3293                              |  14|   0|   14|          0|
    |p_Val2_52_reg_3191                              |  14|   0|   14|          0|
    |p_Val2_53_reg_3089                              |  14|   0|   14|          0|
    |p_Val2_54_reg_2987                              |  14|   0|   14|          0|
    |p_Val2_55_reg_2885                              |  14|   0|   14|          0|
    |p_Val2_56_reg_2783                              |  14|   0|   14|          0|
    |p_Val2_57_reg_2681                              |  14|   0|   14|          0|
    |p_Val2_58_reg_2579                              |  14|   0|   14|          0|
    |p_Val2_59_reg_2477                              |  14|   0|   14|          0|
    |p_Val2_60_reg_2375                              |  14|   0|   14|          0|
    |p_Val2_61_reg_2273                              |  14|   0|   14|          0|
    |p_Val2_62_reg_2171                              |  14|   0|   14|          0|
    |p_Val2_63_reg_2069                              |  14|   0|   14|          0|
    |p_Val2_64_reg_1967                              |  14|   0|   14|          0|
    |p_Val2_65_reg_1865                              |  14|   0|   14|          0|
    |p_Val2_66_reg_1763                              |  14|   0|   14|          0|
    |p_Val2_67_reg_1661                              |  14|   0|   14|          0|
    |p_Val2_68_reg_1559                              |  14|   0|   14|          0|
    |p_Val2_69_reg_1457                              |  14|   0|   14|          0|
    |p_Val2_70_reg_1355                              |  14|   0|   14|          0|
    |p_Val2_71_reg_1253                              |  14|   0|   14|          0|
    |p_Val2_72_reg_1151                              |  14|   0|   14|          0|
    |p_Val2_73_reg_1049                              |  14|   0|   14|          0|
    |p_Val2_74_reg_947                               |  14|   0|   14|          0|
    |p_Val2_81_reg_536                               |  14|   0|   14|          0|
    |sX                                              |  32|   0|   32|          0|
    |sX_load_reg_7742                                |  32|   0|   32|          0|
    |sY                                              |  32|   0|   32|          0|
    |sY_load_reg_7752                                |  32|   0|   32|          0|
    |select_ln404_reg_7951                           |  32|   0|   32|          0|
    |start_once_reg                                  |   1|   0|    1|          0|
    |w2_V_load_reg_7946                              |   8|   0|    8|          0|
    |w_index83_reg_514                               |  10|   0|   10|          0|
    |w_index_reg_7788                                |  10|   0|   10|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |1515|   0| 1515|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config4> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config4> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config4> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config4> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config4> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config4> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config4> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config4> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config4> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config4> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din       | out |    8|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din       | out |    8|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din       | out |    8|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din       | out |    8|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din       | out |    8|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din       | out |    8|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din       | out |    8|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din       | out |    8|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din      | out |    8|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write    | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din      | out |    8|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write    | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din      | out |    8|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write    | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din      | out |    8|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write    | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din      | out |    8|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write    | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din      | out |    8|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write    | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_16_V_din      | out |    8|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_16_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_16_V_write    | out |    1|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_17_V_din      | out |    8|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_17_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_17_V_write    | out |    1|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_18_V_din      | out |    8|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_18_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_18_V_write    | out |    1|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_19_V_din      | out |    8|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_19_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_19_V_write    | out |    1|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_20_V_din      | out |    8|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_20_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_20_V_write    | out |    1|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_21_V_din      | out |    8|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_21_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_21_V_write    | out |    1|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_22_V_din      | out |    8|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_22_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_22_V_write    | out |    1|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_23_V_din      | out |    8|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_23_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_23_V_write    | out |    1|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_24_V_din      | out |    8|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_24_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_24_V_write    | out |    1|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_25_V_din      | out |    8|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_25_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_25_V_write    | out |    1|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_26_V_din      | out |    8|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_26_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_26_V_write    | out |    1|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_27_V_din      | out |    8|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_27_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_27_V_write    | out |    1|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_28_V_din      | out |    8|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_28_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_28_V_write    | out |    1|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_29_V_din      | out |    8|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_29_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_29_V_write    | out |    1|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_30_V_din      | out |    8|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_30_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_30_V_write    | out |    1|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_31_V_din      | out |    8|   ap_fifo  |                res_V_data_31_V                |    pointer   |
|res_V_data_31_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_31_V                |    pointer   |
|res_V_data_31_V_write    | out |    1|   ap_fifo  |                res_V_data_31_V                |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

