{
    "all": {
        "error": [
            "ERROR:  utility.cc:3389:nimbus::standardOutputRedirector::open\n\n",
            "    ERROR: GUI-0065: Command \"load_design -stage_elaborate -no_hier\" has error:.\n\n"
        ],
        "warning": [
            "    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n\n",
            "    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n\n",
            "    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n\n",
            "    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n\n",
            "    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n\n",
            "    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n\n",
            "    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n\n",
            "    WARNING: PLACE-1501: IO port reset use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n\n"
        ]
    },
    "bitgen": {
        "error": [
        ],
        "log": ">>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No\n  preprocess elapsed_time 0.02 seconds, cpu_time 16.00 seconds\n  assemble bitstream elapsed_time 0.07 seconds, cpu_time -16.00 seconds\n  Writing out bitstream file redgreenlight.bit\n  Writing out bgn file redgreenlight.bgn\n  bitgen elapsed_time 1.00 seconds, cpu_time 0.91 seconds\n  bitgen used memory 323MB, procise used peak memory 3021MB, current used memory 2058MB\n\n"
    },
    "last_cmd": "load_design",
    "last_cmd_stage": 8,
    "load_design": {
        "error": [
            "ERROR:  utility.cc:3389:nimbus::standardOutputRedirector::open\n",
            "    ERROR: GUI-0065: Command \"load_design -stage_elaborate -no_hier\" has error:.\n"
        ],
        "log": ">>load_design -stage_elaborate -no_hier\nERROR:  utility.cc:3389:nimbus::standardOutputRedirector::open\n\"error_\"\n    ERROR: GUI-0065: Command \"load_design -stage_elaborate -no_hier\" has error:.\n"
    },
    "out_of_date": {
        "C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bitgen": {
            "last_modify": "2023-07-19 11:40:47",
            "reason": "file saveWed Jul 19 11:42:24 2023"
        },
        "C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.place": {
            "last_modify": "2023-07-19 11:40:45",
            "reason": "file saveWed Jul 19 11:42:24 2023"
        },
        "C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.route": {
            "last_modify": "2023-07-19 11:40:46",
            "reason": "file saveWed Jul 19 11:42:24 2023"
        }
    },
    "place": {
        "error": [
        ],
        "log": ">>place -thread 4\n  Phase 1 Placer Initialization\n  Phase 1.1 Placer Initialization Core\n  Phase 1.1.6 Build Placer Netlist Model\n  Building SiteChkr ...\n    Done.\n  Phase 1.1.6 Build Placer Netlist Model | Time: 0.548s\n  Phase 1.1.5.2 Implementation Feasibility check\n  IO Utilization:\n    Number of bonded IOBs:                          8 out of     250    3%\n  \n  IOPAD Utilization:\n    Number of bonded IOPADs:                        0 out of      22    0%\n  \n  Specific Feature Utilization:\n    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%\n    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%\n    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%\n      Number used as GCDUs:                         0\n      Number used as GCDU_CTRLs:                    1\n    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%\n    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%\n    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%\n    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%\n    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%\n    Number of JTBSs:                                0 out of       4    0%\n    Number of HCDU_CEs:                             0 out of      72    0%\n    Number of RCDUs:                                0 out of      20    0%\n    Number of CAPs:                                 0 out of       1    0%\n    Number of DNA_PORTs:                            0 out of       1    0%\n    Number of CU48E1s:                              0 out of     120    0%\n    Number of UNRECOVER_USRs:                       0 out of       1    0%\n    Number of SECTOR_ECCs:                          0 out of       1    0%\n    Number of UHST2E2_CHs:                          0 out of       4    0%\n    Number of UHST2E2_COMs:                         0 out of       1    0%\n    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%\n    Number of UACs:                                 0 out of       2    0%\n    Number of ISTC_CTRLs:                           0 out of       5    0%\n    Number of IFIFOs:                               0 out of      20    0%\n    Number of DCCUE2_ADVs:                          0 out of       5    0%\n    Number of OFIFOs:                               0 out of      20    0%\n    Number of PCIE_2_1s:                            0 out of       1    0%\n    Number of PSU_REFs:                             0 out of       5    0%\n    Number of PHY_CTRLs:                            0 out of       5    0%\n    Number of PLLE2_ADVs:                           0 out of       5    0%\n    Number of BOOTUPs:                              0 out of       1    0%\n    Number of FADCs:                                0 out of       1    0%\n  \n  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.555s\n  Phase 1.1.7 Constrain Clocks/Macros\n  Phase 1.1.7 Constrain Clocks/Macros | Time: 35.626s\n  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device\n    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n    WARNING: PLACE-1501: IO port reset use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.635s\n  Phase 1.1.8 Build Shapes/ HD Config\n  Phase 1.1.8.1 Build Macros\n  Phase 1.1.8.1 Build Macros | Time: 35.635s\n  Phase 1.1.8 Build Shapes/ HD Config | Time: 35.635s\n  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.635s\n  Phase 1.1 Placer Initialization Core | Time: 35.649s\n  Phase 1 Placer Initialization | Time: 35.65s\n  Phase 2 Global Placement\n  Phase 2.1 Distribute Placement\n  .  \n  .  .  .  .  .  .  .  .  .  .  .  .  .  .  \n  .  \n  Phase 2.1 Distribute Placement | Time: 37.153s\n  Phase 2.2 Legalize Placement\n  Phase 2.2 Legalize Placement | Time: 37.177s\n  Phase 2 Global Placement | Time: 37.179s\n  Generating physical netlist ... \n  \n                           DEVICE UTILIZATION                   \n  ------------------------------------------------------------------\n  resource                      used/available     utilization      \n  ------------------------------------------------------------------\n  GCDU_CTRL                         1/32             3.13%\n  IOU33M                            4/120            3.33%\n  IOU33S                            4/120            3.33%\n  LC                               21/8150           0.26%\n  ------------------------------------------------------------------\n  FDC_INFO! export constraints to file main_placed.fdc!\n  \"C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc\" is already in project.\n  Building SiteChkr ...\n    Done.\n  Phase 3 Detail Placement\n  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  \n  Phase 3 Detail Placement | Time: 44.117s\n  Phase 4 Post Placement Optimization and Clean-Up\n  Phase 4.2 Post Placement Cleanup\n  Phase 4.2 Post Placement Cleanup | Time: 44.117s\n  Phase 4.4 Final Placement Cleanup\n  Phase 4.4 Final Placement Cleanup | Time: 44.117s\n  Phase 4 Post Placement Optimization and Clean-Up | Time: 44.117s\n  Generate timing summary report with max_paths=10 nworst=3\n  ==========================================================================\n  INFO static timing analysis results.\n  ==========================================================================\n  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)\n  ==========================================================================\n  Trr                   10.000         5.644              1.000        0.318  \n  Tir                      N/A           N/A                N/A          N/A  \n  Tro                      N/A           N/A                N/A          N/A  \n  Tio                      N/A           N/A                N/A          N/A  \n  ==========================================================================\n  place elapsed_time 46.72 seconds, cpu_time 28.44 seconds\n  place used memory 1076MB, procise used peak memory 3021MB, current used memory 1964MB\n\n",
        "warning": [
            "    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n",
            "    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n",
            "    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n",
            "    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n",
            "    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n",
            "    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n",
            "    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n",
            "    WARNING: PLACE-1501: IO port reset use I/O standard(IOSTANDARD) value \"DEFAULT\", instead of a user assigned specific value.\n"
        ]
    },
    "route": {
        "error": [
        ],
        "log": ">>route\n  DataModel: remove 1 TIE HIGH nets.\n  DataModel: create 6 dummy TIE HIGH nets.\n  DataModel: remove 1 TIE LOW nets.\n  DataModel: created 1 dummy TIE LOW nets.\n  DataModel: remove 4 PULL insts.\n  DataModel: remove 0 CU PULL insts.\n  DataModel: created 2 dummy LC insts.\n  Router: build routing data...\n  Router: 102 nets, 36 insts.\n  Router: sort net pins...\n  Router: initial routability-driven routing...\n  Router: No unrouted net\n  Router: 94 routing nodes have overflow, Time : 0.11 s\n  Router: 56 routing nodes have overflow, Time : 0.00 s\n  Router: 10 routing nodes have overflow, Time : 0.02 s\n  Router: 0 routing nodes have overflow, Time : 0.00 s\n  Router: routability driven finished elapsed_time 0.30 seconds, cpu_time 0.16 seconds\n  Router: pre-processing for timing-driven reroute...\n  Router: worst slack : 5.826, total negative slack : 0.000.\n  Router: start timing-driven reroute...\n  Router: worst slack : 5.826, total negative slack : 0.000.\n  Router: 0 routing nodes have overflow, Time : 0.00 s\n  Router: The init hold worst slack:\n  Router: worst slack : 0.178, total negative slack : 0.000.\n  Router: The init setup worst slack:\n  Router: worst slack : 5.826, total negative slack : 0.000.\n  Router: Start to optimize the hold slack\n  Router: Optimize the hold slack finish\n  Router: 0 routing nodes have overflow, Time : 0.02 s\n  Router: The final hold worst slack:\n  Router: worst slack : 0.178, total negative slack : 0.000.\n  Router: The final setup worst slack:\n  Router: worst slack : 5.826, total negative slack : 0.000.\n  Router: successfully routed after 1 iterations.\n  Router: SIGNAL wirelength : 368.\n  Router: CLOCK wirelength  : 132.\n  Router: P/G wirelength    : 4.\n  Router: timing driven successful elapsed_time 0.33 seconds, cpu_time 0.22 seconds\n  Router: created 8 dummy I/O insts.\n  Router: created 1 dummy HCDU_CE insts.\n  Generate timing summary report with max_paths=10 nworst=3\n  ==========================================================================\n  INFO static timing analysis results.\n  ==========================================================================\n  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)\n  ==========================================================================\n  Trr                   10.000         5.826              1.000        0.183  \n  Tir                      N/A           N/A                N/A          N/A  \n  Tro                      N/A           N/A                N/A          N/A  \n  Tio                      N/A           N/A                N/A          N/A  \n  ==========================================================================\n  route elapsed_time 1.52 seconds, cpu_time 1.05 seconds\n  route used memory 290MB, procise used peak memory 3021MB, current used memory 2076MB\n\n"
    },
    "rtl_analyze": {
        "error": [
        ],
        "log": ">>rtl_analyze\n  rtl_analyze -> elaborate\n  Info: SDB transformed into DM successfully.  \n  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)\n  write out edif file main_elaborate.edif\n  rtl_analyze -> read edif source files\n  rtl_analyze -> read ip edif files\n  rtl_analyze -> bind_design -verbose 0\n  rtl_analyze -> uniquify\n  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf\n  yyparse returns 0! total 16 lines parsed!\n  rtl_analyze elapsed_time 0.12 seconds, cpu_time 0.09 seconds\n  rtl_analyze used memory 1MB, procise used peak memory 3018MB, current used memory 1946MB\n\n"
    },
    "set_device": {
        "error": [
        ],
        "log": ">>set_device fmk50t4\n  set_device elapsed_time 4.09 seconds, cpu_time 2.00 seconds\n  set_device used memory 521MB, procise used peak memory 592MB, current used memory 475MB\n\n"
    },
    "synthesize": {
        "error": [
        ],
        "log": ">>synthesize\n  synthesize -> flatten\n  synthesize -> logic opt and lut mapping\n  synthesize -> insert_io -bufg_limit_cnt 16\n  write out edif file main.edif\n  Generate timing summary report with max_paths=10 nworst=3\n  ==========================================================================\n  INFO static timing analysis results.\n  ==========================================================================\n  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)\n  ==========================================================================\n  Trr                   10.000         9.114              1.000        0.076  \n  Tir                      N/A           N/A                N/A          N/A  \n  Tro                      N/A           N/A                N/A          N/A  \n  Tio                      N/A           N/A                N/A          N/A  \n  ==========================================================================\n  FDC_INFO! export constraints to file main_synthesized.fdc!\n  \"C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc\" is already in project.\n  synthesize elapsed_time 0.28 seconds, cpu_time 0.22 seconds\n  synthesize used memory 29MB, procise used peak memory 3018MB, current used memory 1950MB\n\nplace -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy\n"
    },
    "timer": {
    }
}
