---
vendor: "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD."
vendorID: ESPRESSIF
name: ESP32
series: ESP32 Series
version: "16"
description: 32-bit MCU & 2.4 GHz Wi-Fi & Bluetooth/Bluetooth LE
licenseText: "Copyright 2024 Espressif Systems (Shanghai) PTE LTD\n\n    Licensed under the Apache License, Version 2.0 (the \"License\");\n    you may not use this file except in compliance with the License.\n    You may obtain a copy of the License at\n\n        http://www.apache.org/licenses/LICENSE-2.0\n\n    Unless required by applicable law or agreed to in writing, software\n    distributed under the License is distributed on an \"AS IS\" BASIS,\n    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n    See the License for the specific language governing permissions and\n    limitations under the License."
cpu:
  name: Xtensa LX6
  revision: r0p0
  endian: little
  mpuPresent: false
  fpuPresent: true
  nvicPrioBits: 0
  vendorSystickConfig: false
addressUnitBits: 32
width: 32
resetValue: 0
resetMask: 4294967295
peripherals:
  - name: AES
    description: AES (Advanced Encryption Standard) Accelerator
    groupName: AES
    baseAddress: 1072697344
    addressBlock:
      - offset: 0
        size: 64
        usage: registers
    registers:
      - register:
          name: START
          addressOffset: 0
          size: 32
          fields:
            - name: START
              description: Write 1 to start the AES operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: IDLE
          addressOffset: 4
          size: 32
          fields:
            - name: IDLE
              description: AES Idle register. Reads ’zero’ while the AES Accelerator is busy processing; reads ’one’ otherwise.
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: MODE
          addressOffset: 8
          size: 32
          fields:
            - name: MODE
              description: Selects the AES accelerator mode of operation. See Table 22-1 for details.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: "KEY[%s]"
          addressOffset: 16
          size: 32
          fields:
            - name: KEY
              description: AES key material register.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: "TEXT[%s]"
          addressOffset: 48
          size: 32
          fields:
            - name: TEXT
              description: Plaintext and ciphertext register.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: ENDIAN
          addressOffset: 64
          size: 32
          fields:
            - name: ENDIAN
              description: Endianness selection register. See Table 22-2 for details.
              bitOffset: 0
              bitWidth: 2
              access: read-write
  - name: APB_CTRL
    description: APB (Advanced Peripheral Bus) Controller
    groupName: APB_CTRL
    baseAddress: 1073111040
    addressBlock:
      - offset: 0
        size: 68
        usage: registers
    registers:
      - register:
          name: SYSCLK_CONF
          addressOffset: 0
          size: 32
          resetValue: 8192
          fields:
            - name: PRE_DIV_CNT
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: CLK_320M_EN
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RST_TICK_CNT
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: QUICK_CLK_CHNG
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: XTAL_TICK_CONF
          addressOffset: 4
          size: 32
          resetValue: 39
          fields:
            - name: XTAL_TICK_NUM
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: PLL_TICK_CONF
          addressOffset: 8
          size: 32
          resetValue: 79
          fields:
            - name: PLL_TICK_NUM
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CK8M_TICK_CONF
          addressOffset: 12
          size: 32
          resetValue: 11
          fields:
            - name: CK8M_TICK_NUM
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: APB_SARADC_CTRL
          addressOffset: 16
          size: 32
          resetValue: 8356416
          fields:
            - name: SARADC_START_FORCE
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_START
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR2_MUX
              description: "1: SAR ADC2 is controlled by DIG ADC2 CTRL  0: SAR ADC2 is controlled by PWDET CTRL"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SARADC_WORK_MODE
              description: "0: single mode  1: double mode  2: alternate mode"
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: SARADC_SAR_SEL
              description: "0: SAR1  1: SAR2  only work for single SAR mode"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR_CLK_GATED
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR_CLK_DIV
              description: SAR clock divider
              bitOffset: 7
              bitWidth: 8
              access: read-write
            - name: SARADC_SAR1_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 15
              bitWidth: 4
              access: read-write
            - name: SARADC_SAR2_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 19
              bitWidth: 4
              access: read-write
            - name: SARADC_SAR1_PATT_P_CLEAR
              description: clear the pointer of pattern table for DIG ADC1 CTRL
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR2_PATT_P_CLEAR
              description: clear the pointer of pattern table for DIG ADC2 CTRL
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SARADC_DATA_SAR_SEL
              description: "1: sar_sel will be coded by the MSB of the 16-bit output data  in this case the resolution should not be larger than 11 bits."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SARADC_DATA_TO_I2S
              description: "1: I2S input data is from SAR ADC (for DMA)  0: I2S input data is from GPIO matrix"
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: APB_SARADC_CTRL2
          addressOffset: 20
          size: 32
          resetValue: 510
          fields:
            - name: SARADC_MEAS_NUM_LIMIT
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_MAX_MEAS_NUM
              description: max conversion number
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: SARADC_SAR1_INV
              description: "1: data to DIG ADC1 CTRL is inverted  otherwise not"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR2_INV
              description: "1: data to DIG ADC2 CTRL is inverted  otherwise not"
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: APB_SARADC_FSM
          addressOffset: 24
          size: 32
          resetValue: 34144008
          fields:
            - name: SARADC_RSTB_WAIT
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SARADC_STANDBY_WAIT
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SARADC_START_WAIT
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SARADC_SAMPLE_CYCLE
              description: sample cycles
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          dimIndex: "1,2,3,4"
          name: APB_SARADC_SAR1_PATT_TAB%s
          addressOffset: 28
          size: 32
          resetValue: 252645135
          fields:
            - name: SARADC_SAR1_PATT_TAB1
              description: item 0 ~ 3 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          dimIndex: "1,2,3,4"
          name: APB_SARADC_SAR2_PATT_TAB%s
          addressOffset: 44
          size: 32
          resetValue: 252645135
          fields:
            - name: SARADC_SAR2_PATT_TAB1
              description: item 0 ~ 3 for pattern table 2 (each item one byte)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: APLL_TICK_CONF
          addressOffset: 60
          size: 32
          resetValue: 99
          fields:
            - name: APLL_TICK_NUM
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATE
          addressOffset: 124
          size: 32
          resetValue: 369369088
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: BB
    description: BB Peripheral
    groupName: BB
    baseAddress: 1073074176
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: BBPD_CTRL
          description: Baseband control register
          addressOffset: 84
          size: 32
          fields:
            - name: DC_EST_FORCE_PD
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DC_EST_FORCE_PU
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FFT_FORCE_PD
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FFT_FORCE_PU
              bitOffset: 3
              bitWidth: 1
              access: read-write
  - name: DPORT
    description: DPORT Peripheral
    groupName: DPORT
    baseAddress: 1072693248
    addressBlock:
      - offset: 0
        size: 1472
        usage: registers
    interrupt:
      - name: WIFI_MAC
        value: 0
      - name: WIFI_NMI
        value: 1
      - name: WIFI_BB
        value: 2
      - name: BT_MAC
        value: 3
      - name: BT_BB
        value: 4
      - name: BT_BB_NMI
        value: 5
      - name: RWBT
        value: 6
      - name: RWBLE
        value: 7
      - name: RWBT_NMI
        value: 8
      - name: RWBLE_NMI
        value: 9
      - name: FROM_CPU_INTR0
        value: 24
      - name: FROM_CPU_INTR1
        value: 25
      - name: FROM_CPU_INTR2
        value: 26
      - name: FROM_CPU_INTR3
        value: 27
      - name: SDIO_HOST
        value: 37
      - name: ETH_MAC
        value: 38
      - name: WDT
        value: 55
      - name: MMU_IA
        value: 66
      - name: MPU_IA
        value: 67
      - name: CACHE_IA
        value: 68
    registers:
      - register:
          name: PRO_BOOT_REMAP_CTRL
          addressOffset: 0
          size: 32
          fields:
            - name: PRO_BOOT_REMAP
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APP_BOOT_REMAP_CTRL
          addressOffset: 4
          size: 32
          fields:
            - name: APP_BOOT_REMAP
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ACCESS_CHECK
          addressOffset: 8
          size: 32
          fields:
            - name: PRO
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: APP
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_DPORT_APB_MASK0
          addressOffset: 12
          size: 32
          fields:
            - name: PRODPORT_APB_MASK0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_DPORT_APB_MASK1
          addressOffset: 16
          size: 32
          fields:
            - name: PRODPORT_APB_MASK1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: APP_DPORT_APB_MASK0
          addressOffset: 20
          size: 32
          fields:
            - name: APPDPORT_APB_MASK0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: APP_DPORT_APB_MASK1
          addressOffset: 24
          size: 32
          fields:
            - name: APPDPORT_APB_MASK1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PERI_CLK_EN
          addressOffset: 28
          size: 32
          fields:
            - name: PERI_CLK_EN
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PERI_RST_EN
          addressOffset: 32
          size: 32
          fields:
            - name: PERI_RST_EN
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_BB_CFG
          addressOffset: 36
          size: 32
          fields:
            - name: WIFI_BB_CFG
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_BB_CFG_2
          addressOffset: 40
          size: 32
          fields:
            - name: WIFI_BB_CFG_2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: APPCPU_CTRL_A
          addressOffset: 44
          size: 32
          resetValue: 1
          fields:
            - name: APPCPU_RESETTING
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APPCPU_CTRL_B
          addressOffset: 48
          size: 32
          fields:
            - name: APPCPU_CLKGATE_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APPCPU_CTRL_C
          addressOffset: 52
          size: 32
          fields:
            - name: APPCPU_RUNSTALL
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APPCPU_CTRL_D
          addressOffset: 56
          size: 32
          fields:
            - name: APPCPU_BOOT_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CPU_PER_CONF
          addressOffset: 60
          size: 32
          fields:
            - name: CPUPERIOD_SEL
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: LOWSPEED_CLK_SEL
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FAST_CLK_RTC_SEL
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_CACHE_CTRL
          addressOffset: 64
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CACHE_MODE
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_ENABLE
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_FLUSH_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_FLUSH_DONE
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: PRO_CACHE_LOCK_0_EN
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_LOCK_1_EN
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_LOCK_2_EN
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_LOCK_3_EN
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PRO_SINGLE_IRAM_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM_SPLIT
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_SPI_REQ
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: PRO_SLAVE_REQ
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: AHB_SPI_REQ
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLAVE_REQ
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: PRO_DRAM_HL
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_CACHE_CTRL1
          addressOffset: 68
          size: 32
          resetValue: 2303
          fields:
            - name: PRO_CACHE_MASK_IRAM0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_MASK_IRAM1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_MASK_IROM0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_MASK_DRAM1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_MASK_DROM0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_MASK_OPSDRAM
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PRO_CMMU_SRAM_PAGE_MODE
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: PRO_CMMU_FLASH_PAGE_MODE
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: PRO_CMMU_FORCE_ON
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PRO_CMMU_PD
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_MMU_IA_CLR
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_CACHE_LOCK_0_ADDR
          addressOffset: 72
          size: 32
          fields:
            - name: PRE
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: MIN
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: MAX
              bitOffset: 18
              bitWidth: 4
              access: read-write
      - register:
          name: PRO_CACHE_LOCK_1_ADDR
          addressOffset: 76
          size: 32
          fields:
            - name: PRE
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: MIN
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: MAX
              bitOffset: 18
              bitWidth: 4
              access: read-write
      - register:
          name: PRO_CACHE_LOCK_2_ADDR
          addressOffset: 80
          size: 32
          fields:
            - name: PRE
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: MIN
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: MAX
              bitOffset: 18
              bitWidth: 4
              access: read-write
      - register:
          name: PRO_CACHE_LOCK_3_ADDR
          addressOffset: 84
          size: 32
          fields:
            - name: PRE
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: MIN
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: MAX
              bitOffset: 18
              bitWidth: 4
              access: read-write
      - register:
          name: APP_CACHE_CTRL
          addressOffset: 88
          size: 32
          resetValue: 16
          fields:
            - name: APP_CACHE_MODE
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_ENABLE
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_FLUSH_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_FLUSH_DONE
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: APP_CACHE_LOCK_0_EN
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_LOCK_1_EN
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_LOCK_2_EN
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_LOCK_3_EN
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: APP_SINGLE_IRAM_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: APP_DRAM_SPLIT
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: APP_AHB_SPI_REQ
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: APP_SLAVE_REQ
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: APP_DRAM_HL
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: APP_CACHE_CTRL1
          addressOffset: 92
          size: 32
          resetValue: 2303
          fields:
            - name: APP_CACHE_MASK_IRAM0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_MASK_IRAM1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_MASK_IROM0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_MASK_DRAM1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_MASK_DROM0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_MASK_OPSDRAM
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: APP_CMMU_SRAM_PAGE_MODE
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: APP_CMMU_FLASH_PAGE_MODE
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: APP_CMMU_FORCE_ON
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: APP_CMMU_PD
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_MMU_IA_CLR
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: APP_CACHE_LOCK_0_ADDR
          addressOffset: 96
          size: 32
          fields:
            - name: PRE
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: MIN
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: MAX
              bitOffset: 18
              bitWidth: 4
              access: read-write
      - register:
          name: APP_CACHE_LOCK_1_ADDR
          addressOffset: 100
          size: 32
          fields:
            - name: PRE
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: MIN
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: MAX
              bitOffset: 18
              bitWidth: 4
              access: read-write
      - register:
          name: APP_CACHE_LOCK_2_ADDR
          addressOffset: 104
          size: 32
          fields:
            - name: PRE
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: MIN
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: MAX
              bitOffset: 18
              bitWidth: 4
              access: read-write
      - register:
          name: APP_CACHE_LOCK_3_ADDR
          addressOffset: 108
          size: 32
          fields:
            - name: PRE
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: MIN
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: MAX
              bitOffset: 18
              bitWidth: 4
              access: read-write
      - register:
          name: TRACEMEM_MUX_MODE
          addressOffset: 112
          size: 32
          fields:
            - name: TRACEMEM_MUX_MODE
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: PRO_TRACEMEM_ENA
          addressOffset: 116
          size: 32
          fields:
            - name: PRO_TRACEMEM_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APP_TRACEMEM_ENA
          addressOffset: 120
          size: 32
          fields:
            - name: APP_TRACEMEM_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MUX_MODE
          addressOffset: 124
          size: 32
          fields:
            - name: CACHE_MUX_MODE
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: IMMU_PAGE_MODE
          addressOffset: 128
          size: 32
          fields:
            - name: INTERNAL_SRAM_IMMU_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IMMU_PAGE_MODE
              bitOffset: 1
              bitWidth: 2
              access: read-write
      - register:
          name: DMMU_PAGE_MODE
          addressOffset: 132
          size: 32
          fields:
            - name: INTERNAL_SRAM_DMMU_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMMU_PAGE_MODE
              bitOffset: 1
              bitWidth: 2
              access: read-write
      - register:
          name: ROM_MPU_ENA
          addressOffset: 136
          size: 32
          fields:
            - name: SHARE_ROM_MPU_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_ROM_MPU_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: APP_ROM_MPU_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_PD_MASK
          addressOffset: 140
          size: 32
          resetValue: 1
          fields:
            - name: LSLP_MEM_PD_MASK
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ROM_PD_CTRL
          addressOffset: 144
          size: 32
          fields:
            - name: PRO_ROM_PD
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: APP_ROM_PD
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SHARE_ROM_PD
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: ROM_FO_CTRL
          addressOffset: 148
          size: 32
          resetValue: 3
          fields:
            - name: PRO_ROM_FO
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: APP_ROM_FO
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SHARE_ROM_FO
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: SRAM_PD_CTRL_0
          addressOffset: 152
          size: 32
          fields:
            - name: SRAM_PD_0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SRAM_PD_CTRL_1
          addressOffset: 156
          size: 32
          fields:
            - name: SRAM_PD_1
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SRAM_FO_CTRL_0
          addressOffset: 160
          size: 32
          resetValue: 4294967295
          fields:
            - name: SRAM_FO_0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SRAM_FO_CTRL_1
          addressOffset: 164
          size: 32
          resetValue: 1
          fields:
            - name: SRAM_FO_1
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: IRAM_DRAM_AHB_SEL
          addressOffset: 168
          size: 32
          fields:
            - name: MASK_PRO_IRAM
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_APP_IRAM
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASK_PRO_DRAM
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MASK_APP_DRAM
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MASK_AHB
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MAC_DUMP_MODE
              bitOffset: 5
              bitWidth: 2
              access: read-write
      - register:
          name: TAG_FO_CTRL
          addressOffset: 172
          size: 32
          resetValue: 257
          fields:
            - name: PRO_CACHE_TAG_FORCE_ON
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_TAG_PD
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_TAG_FORCE_ON
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_TAG_PD
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: AHB_LITE_MASK
          addressOffset: 176
          size: 32
          fields:
            - name: PRO
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: APP
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SDIO
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PRODPORT
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: APPDPORT
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: AHB_LITE_SDHOST_PID
              bitOffset: 11
              bitWidth: 3
              access: read-write
      - register:
          name: AHB_MPU_TABLE_0
          addressOffset: 180
          size: 32
          resetValue: 4294967295
          fields:
            - name: AHB_ACCESS_GRANT_0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: AHB_MPU_TABLE_1
          addressOffset: 184
          size: 32
          resetValue: 511
          fields:
            - name: AHB_ACCESS_GRANT_1
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: HOST_INF_SEL
          addressOffset: 188
          size: 32
          fields:
            - name: PERI_IO_SWAP
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LINK_DEVICE_SEL
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: PERIP_CLK_EN
          addressOffset: 192
          size: 32
          resetValue: 4190232687
          fields:
            - name: TIMERS_CLK_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI01_CLK_EN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_CLK_EN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDG_CLK_EN
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: I2S0_CLK_EN
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: UART1_CLK_EN
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI2_CLK_EN
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2C0_EXT0_CLK_EN
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UHCI0_CLK_EN
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RMT_CLK_EN
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PCNT_CLK_EN
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_CLK_EN
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UHCI1_CLK_EN
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP_CLK_EN
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EFUSE_CLK_EN
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP1_CLK_EN
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI3_CLK_EN
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PWM0_CLK_EN
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: I2C_EXT1_CLK_EN
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TWAI_CLK_EN
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PWM1_CLK_EN
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2S1_CLK_EN
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_CLK_EN
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: UART2_CLK_EN
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: UART_MEM_CLK_EN
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PWM2_CLK_EN
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PWM3_CLK_EN
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_RST_EN
          addressOffset: 196
          size: 32
          fields:
            - name: TIMERS_RST
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI01_RST
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_RST
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDG_RST
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: I2S0_RST
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: UART1_RST
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI2_RST
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2C0_EXT0_RST
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UHCI0_RST
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RMT_RST
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PCNT_RST
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_RST
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UHCI1_RST
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP_RST
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EFUSE_RST
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP1_RST
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI3_RST
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PWM0_RST
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: I2C_EXT1_RST
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TWAI_RST
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PWM1_RST
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2S1_RST
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_RST
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: UART2_RST
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: UART_MEM_RST
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PWM2_RST
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PWM3_RST
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE_SPI_CONFIG
          addressOffset: 200
          size: 32
          fields:
            - name: SLAVE_SPI_MASK_PRO
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLAVE_SPI_MASK_APP
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_ENCRYPT_ENABLE
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_DECRYPT_ENABLE
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: WIFI_CLK_EN
          addressOffset: 204
          size: 32
          resetValue: 4294762544
          fields:
            - name: WIFI_CLK_EN
              bitOffset: 0
              bitWidth: 32
              access: read-write
            - name: WIFI_CLK_WIFI_EN
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: WIFI_CLK_WIFI_BT_COMMON
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: WIFI_CLK_BT_EN
              bitOffset: 11
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_RST_EN
          addressOffset: 208
          size: 32
          fields:
            - name: CORE_RST
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: BT_LPCK_DIV_INT
          addressOffset: 212
          size: 32
          resetValue: 255
          fields:
            - name: BT_LPCK_DIV_NUM
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: BTEXTWAKEUP_REQ
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: BT_LPCK_DIV_FRAC
          addressOffset: 216
          size: 32
          resetValue: 33558529
          fields:
            - name: BT_LPCK_DIV_B
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: BT_LPCK_DIV_A
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: LPCLK_SEL_RTC_SLOW
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_8M
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_XTAL
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_XTAL32K
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0
          addressOffset: 220
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_0
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1
          addressOffset: 224
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_1
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2
          addressOffset: 228
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_2
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3
          addressOffset: 232
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_3
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_INTR_STATUS_0
          addressOffset: 236
          size: 32
          fields:
            - name: PRO_INTR_STATUS_0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_INTR_STATUS_1
          addressOffset: 240
          size: 32
          fields:
            - name: PRO_INTR_STATUS_1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_INTR_STATUS_2
          addressOffset: 244
          size: 32
          fields:
            - name: PRO_INTR_STATUS_2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_INTR_STATUS_0
          addressOffset: 248
          size: 32
          fields:
            - name: APP_INTR_STATUS_0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_INTR_STATUS_1
          addressOffset: 252
          size: 32
          fields:
            - name: APP_INTR_STATUS_1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_INTR_STATUS_2
          addressOffset: 256
          size: 32
          fields:
            - name: APP_INTR_STATUS_2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_MAC_INTR_MAP
          addressOffset: 260
          size: 32
          resetValue: 16
          fields:
            - name: PRO_MAC_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_MAC_NMI_MAP
          addressOffset: 264
          size: 32
          resetValue: 16
          fields:
            - name: PRO_MAC_NMI_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_BB_INT_MAP
          addressOffset: 268
          size: 32
          resetValue: 16
          fields:
            - name: PRO_BB_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_BT_MAC_INT_MAP
          addressOffset: 272
          size: 32
          resetValue: 16
          fields:
            - name: PRO_BT_MAC_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_BT_BB_INT_MAP
          addressOffset: 276
          size: 32
          resetValue: 16
          fields:
            - name: PRO_BT_BB_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_BT_BB_NMI_MAP
          addressOffset: 280
          size: 32
          resetValue: 16
          fields:
            - name: PRO_BT_BB_NMI_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RWBT_IRQ_MAP
          addressOffset: 284
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RWBT_IRQ_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RWBLE_IRQ_MAP
          addressOffset: 288
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RWBLE_IRQ_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RWBT_NMI_MAP
          addressOffset: 292
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RWBT_NMI_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RWBLE_NMI_MAP
          addressOffset: 296
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RWBLE_NMI_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SLC0_INTR_MAP
          addressOffset: 300
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SLC0_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SLC1_INTR_MAP
          addressOffset: 304
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SLC1_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_UHCI0_INTR_MAP
          addressOffset: 308
          size: 32
          resetValue: 16
          fields:
            - name: PRO_UHCI0_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_UHCI1_INTR_MAP
          addressOffset: 312
          size: 32
          resetValue: 16
          fields:
            - name: PRO_UHCI1_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_T0_LEVEL_INT_MAP
          addressOffset: 316
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_T0_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_T1_LEVEL_INT_MAP
          addressOffset: 320
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_T1_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_WDT_LEVEL_INT_MAP
          addressOffset: 324
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_WDT_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_LACT_LEVEL_INT_MAP
          addressOffset: 328
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_LACT_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_T0_LEVEL_INT_MAP
          addressOffset: 332
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_T0_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_T1_LEVEL_INT_MAP
          addressOffset: 336
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_T1_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_WDT_LEVEL_INT_MAP
          addressOffset: 340
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_WDT_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_LACT_LEVEL_INT_MAP
          addressOffset: 344
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_LACT_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_GPIO_INTERRUPT_MAP
          addressOffset: 348
          size: 32
          resetValue: 16
          fields:
            - name: PRO_GPIO_INTERRUPT_PRO_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_GPIO_INTERRUPT_NMI_MAP
          addressOffset: 352
          size: 32
          resetValue: 16
          fields:
            - name: PRO_GPIO_INTERRUPT_PRO_NMI_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CPU_INTR_FROM_CPU_0_MAP
          addressOffset: 356
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CPU_INTR_FROM_CPU_0_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CPU_INTR_FROM_CPU_1_MAP
          addressOffset: 360
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CPU_INTR_FROM_CPU_1_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CPU_INTR_FROM_CPU_2_MAP
          addressOffset: 364
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CPU_INTR_FROM_CPU_2_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CPU_INTR_FROM_CPU_3_MAP
          addressOffset: 368
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CPU_INTR_FROM_CPU_3_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI_INTR_0_MAP
          addressOffset: 372
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI_INTR_0_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI_INTR_1_MAP
          addressOffset: 376
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI_INTR_1_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI_INTR_2_MAP
          addressOffset: 380
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI_INTR_2_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI_INTR_3_MAP
          addressOffset: 384
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI_INTR_3_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_I2S0_INT_MAP
          addressOffset: 388
          size: 32
          resetValue: 16
          fields:
            - name: PRO_I2S0_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_I2S1_INT_MAP
          addressOffset: 392
          size: 32
          resetValue: 16
          fields:
            - name: PRO_I2S1_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_UART_INTR_MAP
          addressOffset: 396
          size: 32
          resetValue: 16
          fields:
            - name: PRO_UART_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_UART1_INTR_MAP
          addressOffset: 400
          size: 32
          resetValue: 16
          fields:
            - name: PRO_UART1_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_UART2_INTR_MAP
          addressOffset: 404
          size: 32
          resetValue: 16
          fields:
            - name: PRO_UART2_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SDIO_HOST_INTERRUPT_MAP
          addressOffset: 408
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SDIO_HOST_INTERRUPT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_EMAC_INT_MAP
          addressOffset: 412
          size: 32
          resetValue: 16
          fields:
            - name: PRO_EMAC_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PWM0_INTR_MAP
          addressOffset: 416
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PWM0_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PWM1_INTR_MAP
          addressOffset: 420
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PWM1_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PWM2_INTR_MAP
          addressOffset: 424
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PWM2_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PWM3_INTR_MAP
          addressOffset: 428
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PWM3_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_LEDC_INT_MAP
          addressOffset: 432
          size: 32
          resetValue: 16
          fields:
            - name: PRO_LEDC_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_EFUSE_INT_MAP
          addressOffset: 436
          size: 32
          resetValue: 16
          fields:
            - name: PRO_EFUSE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CAN_INT_MAP
          addressOffset: 440
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CAN_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RTC_CORE_INTR_MAP
          addressOffset: 444
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RTC_CORE_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RMT_INTR_MAP
          addressOffset: 448
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RMT_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PCNT_INTR_MAP
          addressOffset: 452
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PCNT_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_I2C_EXT0_INTR_MAP
          addressOffset: 456
          size: 32
          resetValue: 16
          fields:
            - name: PRO_I2C_EXT0_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_I2C_EXT1_INTR_MAP
          addressOffset: 460
          size: 32
          resetValue: 16
          fields:
            - name: PRO_I2C_EXT1_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RSA_INTR_MAP
          addressOffset: 464
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RSA_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI1_DMA_INT_MAP
          addressOffset: 468
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI1_DMA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI2_DMA_INT_MAP
          addressOffset: 472
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI2_DMA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI3_DMA_INT_MAP
          addressOffset: 476
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI3_DMA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_WDG_INT_MAP
          addressOffset: 480
          size: 32
          resetValue: 16
          fields:
            - name: PRO_WDG_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TIMER_INT1_MAP
          addressOffset: 484
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TIMER_INT1_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TIMER_INT2_MAP
          addressOffset: 488
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TIMER_INT2_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_T0_EDGE_INT_MAP
          addressOffset: 492
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_T0_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_T1_EDGE_INT_MAP
          addressOffset: 496
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_T1_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_WDT_EDGE_INT_MAP
          addressOffset: 500
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_WDT_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_LACT_EDGE_INT_MAP
          addressOffset: 504
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_LACT_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_T0_EDGE_INT_MAP
          addressOffset: 508
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_T0_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_T1_EDGE_INT_MAP
          addressOffset: 512
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_T1_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_WDT_EDGE_INT_MAP
          addressOffset: 516
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_WDT_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_LACT_EDGE_INT_MAP
          addressOffset: 520
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_LACT_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_MMU_IA_INT_MAP
          addressOffset: 524
          size: 32
          resetValue: 16
          fields:
            - name: PRO_MMU_IA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_MPU_IA_INT_MAP
          addressOffset: 528
          size: 32
          resetValue: 16
          fields:
            - name: PRO_MPU_IA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CACHE_IA_INT_MAP
          addressOffset: 532
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CACHE_IA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_MAC_INTR_MAP
          addressOffset: 536
          size: 32
          resetValue: 16
          fields:
            - name: APP_MAC_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_MAC_NMI_MAP
          addressOffset: 540
          size: 32
          resetValue: 16
          fields:
            - name: APP_MAC_NMI_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_BB_INT_MAP
          addressOffset: 544
          size: 32
          resetValue: 16
          fields:
            - name: APP_BB_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_BT_MAC_INT_MAP
          addressOffset: 548
          size: 32
          resetValue: 16
          fields:
            - name: APP_BT_MAC_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_BT_BB_INT_MAP
          addressOffset: 552
          size: 32
          resetValue: 16
          fields:
            - name: APP_BT_BB_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_BT_BB_NMI_MAP
          addressOffset: 556
          size: 32
          resetValue: 16
          fields:
            - name: APP_BT_BB_NMI_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_RWBT_IRQ_MAP
          addressOffset: 560
          size: 32
          resetValue: 16
          fields:
            - name: APP_RWBT_IRQ_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_RWBLE_IRQ_MAP
          addressOffset: 564
          size: 32
          resetValue: 16
          fields:
            - name: APP_RWBLE_IRQ_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_RWBT_NMI_MAP
          addressOffset: 568
          size: 32
          resetValue: 16
          fields:
            - name: APP_RWBT_NMI_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_RWBLE_NMI_MAP
          addressOffset: 572
          size: 32
          resetValue: 16
          fields:
            - name: APP_RWBLE_NMI_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_SLC0_INTR_MAP
          addressOffset: 576
          size: 32
          resetValue: 16
          fields:
            - name: APP_SLC0_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_SLC1_INTR_MAP
          addressOffset: 580
          size: 32
          resetValue: 16
          fields:
            - name: APP_SLC1_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_UHCI0_INTR_MAP
          addressOffset: 584
          size: 32
          resetValue: 16
          fields:
            - name: APP_UHCI0_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_UHCI1_INTR_MAP
          addressOffset: 588
          size: 32
          resetValue: 16
          fields:
            - name: APP_UHCI1_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG_T0_LEVEL_INT_MAP
          addressOffset: 592
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG_T0_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG_T1_LEVEL_INT_MAP
          addressOffset: 596
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG_T1_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG_WDT_LEVEL_INT_MAP
          addressOffset: 600
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG_WDT_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG_LACT_LEVEL_INT_MAP
          addressOffset: 604
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG_LACT_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG1_T0_LEVEL_INT_MAP
          addressOffset: 608
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG1_T0_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG1_T1_LEVEL_INT_MAP
          addressOffset: 612
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG1_T1_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG1_WDT_LEVEL_INT_MAP
          addressOffset: 616
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG1_WDT_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG1_LACT_LEVEL_INT_MAP
          addressOffset: 620
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG1_LACT_LEVEL_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_GPIO_INTERRUPT_MAP
          addressOffset: 624
          size: 32
          resetValue: 16
          fields:
            - name: APP_GPIO_INTERRUPT_APP_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_GPIO_INTERRUPT_NMI_MAP
          addressOffset: 628
          size: 32
          resetValue: 16
          fields:
            - name: APP_GPIO_INTERRUPT_APP_NMI_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_CPU_INTR_FROM_CPU_0_MAP
          addressOffset: 632
          size: 32
          resetValue: 16
          fields:
            - name: APP_CPU_INTR_FROM_CPU_0_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_CPU_INTR_FROM_CPU_1_MAP
          addressOffset: 636
          size: 32
          resetValue: 16
          fields:
            - name: APP_CPU_INTR_FROM_CPU_1_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_CPU_INTR_FROM_CPU_2_MAP
          addressOffset: 640
          size: 32
          resetValue: 16
          fields:
            - name: APP_CPU_INTR_FROM_CPU_2_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_CPU_INTR_FROM_CPU_3_MAP
          addressOffset: 644
          size: 32
          resetValue: 16
          fields:
            - name: APP_CPU_INTR_FROM_CPU_3_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_SPI_INTR_0_MAP
          addressOffset: 648
          size: 32
          resetValue: 16
          fields:
            - name: APP_SPI_INTR_0_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_SPI_INTR_1_MAP
          addressOffset: 652
          size: 32
          resetValue: 16
          fields:
            - name: APP_SPI_INTR_1_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_SPI_INTR_2_MAP
          addressOffset: 656
          size: 32
          resetValue: 16
          fields:
            - name: APP_SPI_INTR_2_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_SPI_INTR_3_MAP
          addressOffset: 660
          size: 32
          resetValue: 16
          fields:
            - name: APP_SPI_INTR_3_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_I2S0_INT_MAP
          addressOffset: 664
          size: 32
          resetValue: 16
          fields:
            - name: APP_I2S0_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_I2S1_INT_MAP
          addressOffset: 668
          size: 32
          resetValue: 16
          fields:
            - name: APP_I2S1_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_UART_INTR_MAP
          addressOffset: 672
          size: 32
          resetValue: 16
          fields:
            - name: APP_UART_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_UART1_INTR_MAP
          addressOffset: 676
          size: 32
          resetValue: 16
          fields:
            - name: APP_UART1_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_UART2_INTR_MAP
          addressOffset: 680
          size: 32
          resetValue: 16
          fields:
            - name: APP_UART2_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_SDIO_HOST_INTERRUPT_MAP
          addressOffset: 684
          size: 32
          resetValue: 16
          fields:
            - name: APP_SDIO_HOST_INTERRUPT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_EMAC_INT_MAP
          addressOffset: 688
          size: 32
          resetValue: 16
          fields:
            - name: APP_EMAC_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_PWM0_INTR_MAP
          addressOffset: 692
          size: 32
          resetValue: 16
          fields:
            - name: APP_PWM0_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_PWM1_INTR_MAP
          addressOffset: 696
          size: 32
          resetValue: 16
          fields:
            - name: APP_PWM1_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_PWM2_INTR_MAP
          addressOffset: 700
          size: 32
          resetValue: 16
          fields:
            - name: APP_PWM2_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_PWM3_INTR_MAP
          addressOffset: 704
          size: 32
          resetValue: 16
          fields:
            - name: APP_PWM3_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_LEDC_INT_MAP
          addressOffset: 708
          size: 32
          resetValue: 16
          fields:
            - name: APP_LEDC_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_EFUSE_INT_MAP
          addressOffset: 712
          size: 32
          resetValue: 16
          fields:
            - name: APP_EFUSE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_CAN_INT_MAP
          addressOffset: 716
          size: 32
          resetValue: 16
          fields:
            - name: APP_CAN_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_RTC_CORE_INTR_MAP
          addressOffset: 720
          size: 32
          resetValue: 16
          fields:
            - name: APP_RTC_CORE_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_RMT_INTR_MAP
          addressOffset: 724
          size: 32
          resetValue: 16
          fields:
            - name: APP_RMT_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_PCNT_INTR_MAP
          addressOffset: 728
          size: 32
          resetValue: 16
          fields:
            - name: APP_PCNT_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_I2C_EXT0_INTR_MAP
          addressOffset: 732
          size: 32
          resetValue: 16
          fields:
            - name: APP_I2C_EXT0_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_I2C_EXT1_INTR_MAP
          addressOffset: 736
          size: 32
          resetValue: 16
          fields:
            - name: APP_I2C_EXT1_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_RSA_INTR_MAP
          addressOffset: 740
          size: 32
          resetValue: 16
          fields:
            - name: APP_RSA_INTR_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_SPI1_DMA_INT_MAP
          addressOffset: 744
          size: 32
          resetValue: 16
          fields:
            - name: APP_SPI1_DMA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_SPI2_DMA_INT_MAP
          addressOffset: 748
          size: 32
          resetValue: 16
          fields:
            - name: APP_SPI2_DMA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_SPI3_DMA_INT_MAP
          addressOffset: 752
          size: 32
          resetValue: 16
          fields:
            - name: APP_SPI3_DMA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_WDG_INT_MAP
          addressOffset: 756
          size: 32
          resetValue: 16
          fields:
            - name: APP_WDG_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TIMER_INT1_MAP
          addressOffset: 760
          size: 32
          resetValue: 16
          fields:
            - name: APP_TIMER_INT1_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TIMER_INT2_MAP
          addressOffset: 764
          size: 32
          resetValue: 16
          fields:
            - name: APP_TIMER_INT2_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG_T0_EDGE_INT_MAP
          addressOffset: 768
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG_T0_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG_T1_EDGE_INT_MAP
          addressOffset: 772
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG_T1_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG_WDT_EDGE_INT_MAP
          addressOffset: 776
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG_WDT_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG_LACT_EDGE_INT_MAP
          addressOffset: 780
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG_LACT_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG1_T0_EDGE_INT_MAP
          addressOffset: 784
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG1_T0_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG1_T1_EDGE_INT_MAP
          addressOffset: 788
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG1_T1_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG1_WDT_EDGE_INT_MAP
          addressOffset: 792
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG1_WDT_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_TG1_LACT_EDGE_INT_MAP
          addressOffset: 796
          size: 32
          resetValue: 16
          fields:
            - name: APP_TG1_LACT_EDGE_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_MMU_IA_INT_MAP
          addressOffset: 800
          size: 32
          resetValue: 16
          fields:
            - name: APP_MMU_IA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_MPU_IA_INT_MAP
          addressOffset: 804
          size: 32
          resetValue: 16
          fields:
            - name: APP_MPU_IA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APP_CACHE_IA_INT_MAP
          addressOffset: 808
          size: 32
          resetValue: 16
          fields:
            - name: APP_CACHE_IA_INT_MAP
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_UART
          addressOffset: 812
          size: 32
          fields:
            - name: UART_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_SPI1
          addressOffset: 816
          size: 32
          fields:
            - name: SPI1_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_SPI0
          addressOffset: 820
          size: 32
          fields:
            - name: SPI0_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_GPIO
          addressOffset: 824
          size: 32
          fields:
            - name: GPIO_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_FE2
          addressOffset: 828
          size: 32
          fields:
            - name: FE2_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_FE
          addressOffset: 832
          size: 32
          fields:
            - name: FE_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_TIMER
          addressOffset: 836
          size: 32
          fields:
            - name: TIMER_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_RTC
          addressOffset: 840
          size: 32
          fields:
            - name: RTC_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_IO_MUX
          addressOffset: 844
          size: 32
          fields:
            - name: IOMUX_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_WDG
          addressOffset: 848
          size: 32
          fields:
            - name: WDG_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_HINF
          addressOffset: 852
          size: 32
          fields:
            - name: HINF_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_UHCI1
          addressOffset: 856
          size: 32
          fields:
            - name: UHCI1_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_MISC
          addressOffset: 860
          size: 32
          fields:
            - name: MISC_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_I2C
          addressOffset: 864
          size: 32
          fields:
            - name: I2C_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_I2S0
          addressOffset: 868
          size: 32
          fields:
            - name: I2S0_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_UART1
          addressOffset: 872
          size: 32
          fields:
            - name: UART1_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_BT
          addressOffset: 876
          size: 32
          fields:
            - name: BT_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_BT_BUFFER
          addressOffset: 880
          size: 32
          fields:
            - name: BTBUFFER_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_I2C_EXT0
          addressOffset: 884
          size: 32
          fields:
            - name: I2CEXT0_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_UHCI0
          addressOffset: 888
          size: 32
          fields:
            - name: UHCI0_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_SLCHOST
          addressOffset: 892
          size: 32
          fields:
            - name: SLCHOST_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_RMT
          addressOffset: 896
          size: 32
          fields:
            - name: RMT_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_PCNT
          addressOffset: 900
          size: 32
          fields:
            - name: PCNT_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_SLC
          addressOffset: 904
          size: 32
          fields:
            - name: SLC_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_LEDC
          addressOffset: 908
          size: 32
          fields:
            - name: LEDC_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_EFUSE
          addressOffset: 912
          size: 32
          fields:
            - name: EFUSE_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_SPI_ENCRYPT
          addressOffset: 916
          size: 32
          fields:
            - name: SPI_ENCRYPY_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_BB
          addressOffset: 920
          size: 32
          fields:
            - name: BB_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_PWM0
          addressOffset: 924
          size: 32
          fields:
            - name: PWM0_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_TIMERGROUP
          addressOffset: 928
          size: 32
          fields:
            - name: TIMERGROUP_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_TIMERGROUP1
          addressOffset: 932
          size: 32
          fields:
            - name: TIMERGROUP1_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_SPI2
          addressOffset: 936
          size: 32
          fields:
            - name: SPI2_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_SPI3
          addressOffset: 940
          size: 32
          fields:
            - name: SPI3_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_APB_CTRL
          addressOffset: 944
          size: 32
          fields:
            - name: APBCTRL_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_I2C_EXT1
          addressOffset: 948
          size: 32
          fields:
            - name: I2CEXT1_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_SDIO_HOST
          addressOffset: 952
          size: 32
          fields:
            - name: SDIOHOST_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_EMAC
          addressOffset: 956
          size: 32
          fields:
            - name: EMAC_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_CAN
          addressOffset: 960
          size: 32
          fields:
            - name: CAN_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_PWM1
          addressOffset: 964
          size: 32
          fields:
            - name: PWM1_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_I2S1
          addressOffset: 968
          size: 32
          fields:
            - name: I2S1_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_UART2
          addressOffset: 972
          size: 32
          fields:
            - name: UART2_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_PWM2
          addressOffset: 976
          size: 32
          fields:
            - name: PWM2_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_PWM3
          addressOffset: 980
          size: 32
          fields:
            - name: PWM3_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_RWBT
          addressOffset: 984
          size: 32
          fields:
            - name: RWBT_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_BTMAC
          addressOffset: 988
          size: 32
          fields:
            - name: BTMAC_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_WIFIMAC
          addressOffset: 992
          size: 32
          fields:
            - name: WIFIMAC_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHBLITE_MPU_TABLE_PWR
          addressOffset: 996
          size: 32
          fields:
            - name: PWR_ACCESS_GRANT_CONFIG
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: MEM_ACCESS_DBUG0
          addressOffset: 1000
          size: 32
          fields:
            - name: PRO_ROM_MPU_AD
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PRO_ROM_IA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: APP_ROM_MPU_AD
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: APP_ROM_IA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SHARE_ROM_MPU_AD
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: SHARE_ROM_IA
              bitOffset: 6
              bitWidth: 4
              access: read-only
            - name: INTERNAL_SRAM_MMU_AD
              bitOffset: 10
              bitWidth: 4
              access: read-only
            - name: INTERNAL_SRAM_IA
              bitOffset: 14
              bitWidth: 12
              access: read-only
            - name: INTERNAL_SRAM_MMU_MULTI_HIT
              bitOffset: 26
              bitWidth: 4
              access: read-only
      - register:
          name: MEM_ACCESS_DBUG1
          addressOffset: 1004
          size: 32
          fields:
            - name: INTERNAL_SRAM_MMU_MISS
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: ARB_IA
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: PIDGEN_IA
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: AHB_ACCESS_DENY
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: AHBLITE_ACCESS_DENY
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: AHBLITE_IA
              bitOffset: 10
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_DCACHE_DBUG0
          addressOffset: 1008
          size: 32
          fields:
            - name: PRO_SLAVE_WDATA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_MMU_IA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PRO_CACHE_IA
              bitOffset: 1
              bitWidth: 6
              access: read-only
            - name: PRO_CACHE_STATE
              bitOffset: 7
              bitWidth: 12
              access: read-only
            - name: PRO_WR_BAK_TO_READ
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: PRO_TX_END
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: PRO_SLAVE_WR
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: PRO_SLAVE_WDATA_V
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: PRO_RX_END
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_DCACHE_DBUG1
          addressOffset: 1012
          size: 32
          fields:
            - name: PRO_CTAG_RAM_RDATA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_DCACHE_DBUG2
          addressOffset: 1016
          size: 32
          fields:
            - name: PRO_CACHE_VADDR
              bitOffset: 0
              bitWidth: 27
              access: read-only
      - register:
          name: PRO_DCACHE_DBUG3
          addressOffset: 1020
          size: 32
          fields:
            - name: PRO_MMU_RDATA
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: PRO_CPU_DISABLED_CACHE_IA
              bitOffset: 9
              bitWidth: 6
              access: read-only
            - name: PRO_CPU_DISABLED_CACHE_IA_OPPOSITE
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PRO_CPU_DISABLED_CACHE_IA_DRAM1
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PRO_CPU_DISABLED_CACHE_IA_IROM0
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PRO_CPU_DISABLED_CACHE_IA_IRAM1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PRO_CPU_DISABLED_CACHE_IA_IRAM0
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PRO_CPU_DISABLED_CACHE_IA_DROM0
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_IRAM0_PID_ERROR
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_DCACHE_DBUG4
          addressOffset: 1024
          size: 32
          fields:
            - name: PRO_DRAM1ADDR0_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: PRO_DCACHE_DBUG5
          addressOffset: 1028
          size: 32
          fields:
            - name: PRO_DROM0ADDR0_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: PRO_DCACHE_DBUG6
          addressOffset: 1032
          size: 32
          fields:
            - name: PRO_IRAM0ADDR_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: PRO_DCACHE_DBUG7
          addressOffset: 1036
          size: 32
          fields:
            - name: PRO_IRAM1ADDR_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: PRO_DCACHE_DBUG8
          addressOffset: 1040
          size: 32
          fields:
            - name: PRO_IROM0ADDR_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: PRO_DCACHE_DBUG9
          addressOffset: 1044
          size: 32
          fields:
            - name: PRO_OPSDRAMADDR_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: APP_DCACHE_DBUG0
          addressOffset: 1048
          size: 32
          fields:
            - name: APP_SLAVE_WDATA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_MMU_IA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: APP_CACHE_IA
              bitOffset: 1
              bitWidth: 6
              access: read-only
            - name: APP_CACHE_STATE
              bitOffset: 7
              bitWidth: 12
              access: read-only
            - name: APP_WR_BAK_TO_READ
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: APP_TX_END
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: APP_SLAVE_WR
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: APP_SLAVE_WDATA_V
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: APP_RX_END
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: APP_DCACHE_DBUG1
          addressOffset: 1052
          size: 32
          fields:
            - name: APP_CTAG_RAM_RDATA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_DCACHE_DBUG2
          addressOffset: 1056
          size: 32
          fields:
            - name: APP_CACHE_VADDR
              bitOffset: 0
              bitWidth: 27
              access: read-only
      - register:
          name: APP_DCACHE_DBUG3
          addressOffset: 1060
          size: 32
          fields:
            - name: APP_MMU_RDATA
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: APP_CPU_DISABLED_CACHE_IA
              bitOffset: 9
              bitWidth: 6
              access: read-only
            - name: APP_CPU_DISABLED_CACHE_IA_OPPOSITE
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: APP_CPU_DISABLED_CACHE_IA_DRAM1
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: APP_CPU_DISABLED_CACHE_IA_IROM0
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: APP_CPU_DISABLED_CACHE_IA_IRAM1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: APP_CPU_DISABLED_CACHE_IA_IRAM0
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: APP_CPU_DISABLED_CACHE_IA_DROM0
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: APP_CACHE_IRAM0_PID_ERROR
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: APP_DCACHE_DBUG4
          addressOffset: 1064
          size: 32
          fields:
            - name: APP_DRAM1ADDR0_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: APP_DCACHE_DBUG5
          addressOffset: 1068
          size: 32
          fields:
            - name: APP_DROM0ADDR0_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: APP_DCACHE_DBUG6
          addressOffset: 1072
          size: 32
          fields:
            - name: APP_IRAM0ADDR_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: APP_DCACHE_DBUG7
          addressOffset: 1076
          size: 32
          fields:
            - name: APP_IRAM1ADDR_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: APP_DCACHE_DBUG8
          addressOffset: 1080
          size: 32
          fields:
            - name: APP_IROM0ADDR_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: APP_DCACHE_DBUG9
          addressOffset: 1084
          size: 32
          fields:
            - name: APP_OPSDRAMADDR_IA
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: PRO_CPU_RECORD_CTRL
          addressOffset: 1088
          size: 32
          resetValue: 256
          fields:
            - name: PRO_CPU_RECORD_ENABLE
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_CPU_RECORD_DISABLE
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PRO_CPU_PDEBUG_ENABLE
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_CPU_RECORD_STATUS
          addressOffset: 1092
          size: 32
          fields:
            - name: PRO_CPU_RECORDING
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_CPU_RECORD_PID
          addressOffset: 1096
          size: 32
          fields:
            - name: RECORD_PRO_PID
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: PRO_CPU_RECORD_PDEBUGINST
          addressOffset: 1100
          size: 32
          fields:
            - name: RECORD_PRO_PDEBUGINST
              bitOffset: 0
              bitWidth: 32
              access: read-only
            - name: RECORD_PDEBUGINST_SZ
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RECORD_PDEBUGINST_ISRC
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: RECORD_PDEBUGINST_LOOP_REP
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGINST_LOOP
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGINST_CINTL
              bitOffset: 24
              bitWidth: 4
              access: read-write
      - register:
          name: PRO_CPU_RECORD_PDEBUGSTATUS
          addressOffset: 1104
          size: 32
          fields:
            - name: RECORD_PRO_PDEBUGSTATUS
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: RECORD_PDEBUGSTATUS_BBCAUSE
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: RECORD_PDEBUGSTATUS_INSNTYPE
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PRO_CPU_RECORD_PDEBUGDATA
          addressOffset: 1108
          size: 32
          fields:
            - name: RECORD_PRO_PDEBUGDATA
              bitOffset: 0
              bitWidth: 32
              access: read-only
            - name: RECORD_PDEBUGDATA_DEP_OTHER
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_EXCVEC
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: RECORD_PDEBUGDATA_INSNTYPE_SR
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RECORD_PDEBUGDATA_INSNTYPE_RER
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_BUFF
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_INSNTYPE_WER
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_BUFFCONFL
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_INSNTYPE_ER
              bitOffset: 2
              bitWidth: 12
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_DCM
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_LSU
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_ICM
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_IRAMBUSY
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_DEP_LSU
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_IPIF
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_INSNTYPE_RSR
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_TIE
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_INSNTYPE_WSR
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_RUN
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_INSNTYPE_XSR
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_DEP_STR
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_DEP
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_BPIFETCH
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_L32R
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_LSPROC
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_BPLOAD
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_DEP_MEMW
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_EXCCAUSE
              bitOffset: 16
              bitWidth: 6
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_BANKCONFL
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_DEP_HALT
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_ITERMUL
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGDATA_STALL_ITERDIV
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_CPU_RECORD_PDEBUGPC
          addressOffset: 1112
          size: 32
          fields:
            - name: RECORD_PRO_PDEBUGPC
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_CPU_RECORD_PDEBUGLS0STAT
          addressOffset: 1116
          size: 32
          fields:
            - name: RECORD_PRO_PDEBUGLS0STAT
              bitOffset: 0
              bitWidth: 32
              access: read-only
            - name: RECORD_PDEBUGLS0STAT_TYPE
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: RECORD_PDEBUGLS0STAT_SZ
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: RECORD_PDEBUGLS0STAT_DTLBM
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGLS0STAT_DCM
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGLS0STAT_DCH
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGLS0STAT_UC
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGLS0STAT_WB
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGLS0STAT_COH
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RECORD_PDEBUGLS0STAT_STCOH
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: RECORD_PDEBUGLS0STAT_TGT
              bitOffset: 20
              bitWidth: 4
              access: read-write
      - register:
          name: PRO_CPU_RECORD_PDEBUGLS0ADDR
          addressOffset: 1120
          size: 32
          fields:
            - name: RECORD_PRO_PDEBUGLS0ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_CPU_RECORD_PDEBUGLS0DATA
          addressOffset: 1124
          size: 32
          fields:
            - name: RECORD_PRO_PDEBUGLS0DATA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_CPU_RECORD_CTRL
          addressOffset: 1128
          size: 32
          resetValue: 256
          fields:
            - name: APP_CPU_RECORD_ENABLE
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: APP_CPU_RECORD_DISABLE
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: APP_CPU_PDEBUG_ENABLE
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: APP_CPU_RECORD_STATUS
          addressOffset: 1132
          size: 32
          fields:
            - name: APP_CPU_RECORDING
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: APP_CPU_RECORD_PID
          addressOffset: 1136
          size: 32
          fields:
            - name: RECORD_APP_PID
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: APP_CPU_RECORD_PDEBUGINST
          addressOffset: 1140
          size: 32
          fields:
            - name: RECORD_APP_PDEBUGINST
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_CPU_RECORD_PDEBUGSTATUS
          addressOffset: 1144
          size: 32
          fields:
            - name: RECORD_APP_PDEBUGSTATUS
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: APP_CPU_RECORD_PDEBUGDATA
          addressOffset: 1148
          size: 32
          fields:
            - name: RECORD_APP_PDEBUGDATA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_CPU_RECORD_PDEBUGPC
          addressOffset: 1152
          size: 32
          fields:
            - name: RECORD_APP_PDEBUGPC
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_CPU_RECORD_PDEBUGLS0STAT
          addressOffset: 1156
          size: 32
          fields:
            - name: RECORD_APP_PDEBUGLS0STAT
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_CPU_RECORD_PDEBUGLS0ADDR
          addressOffset: 1160
          size: 32
          fields:
            - name: RECORD_APP_PDEBUGLS0ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APP_CPU_RECORD_PDEBUGLS0DATA
          addressOffset: 1164
          size: 32
          fields:
            - name: RECORD_APP_PDEBUGLS0DATA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RSA_PD_CTRL
          addressOffset: 1168
          size: 32
          fields:
            - name: RSA_PD
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ROM_MPU_TABLE0
          addressOffset: 1172
          size: 32
          resetValue: 1
          fields:
            - name: ROM_MPU_TABLE0
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: ROM_MPU_TABLE1
          addressOffset: 1176
          size: 32
          resetValue: 1
          fields:
            - name: ROM_MPU_TABLE1
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: ROM_MPU_TABLE2
          addressOffset: 1180
          size: 32
          resetValue: 1
          fields:
            - name: ROM_MPU_TABLE2
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: ROM_MPU_TABLE3
          addressOffset: 1184
          size: 32
          resetValue: 1
          fields:
            - name: ROM_MPU_TABLE3
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE0
          addressOffset: 1188
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE0
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE1
          addressOffset: 1192
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE1
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE2
          addressOffset: 1196
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE2
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE3
          addressOffset: 1200
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE3
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE4
          addressOffset: 1204
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE4
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE5
          addressOffset: 1208
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE5
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE6
          addressOffset: 1212
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE6
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE7
          addressOffset: 1216
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE7
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE8
          addressOffset: 1220
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE8
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE9
          addressOffset: 1224
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE9
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE10
          addressOffset: 1228
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE10
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE11
          addressOffset: 1232
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE11
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE12
          addressOffset: 1236
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE12
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE13
          addressOffset: 1240
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE13
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE14
          addressOffset: 1244
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE14
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE15
          addressOffset: 1248
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE15
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE16
          addressOffset: 1252
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE16
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE17
          addressOffset: 1256
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE17
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE18
          addressOffset: 1260
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE18
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE19
          addressOffset: 1264
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE19
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE20
          addressOffset: 1268
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE20
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE21
          addressOffset: 1272
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE21
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE22
          addressOffset: 1276
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE22
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SHROM_MPU_TABLE23
          addressOffset: 1280
          size: 32
          resetValue: 1
          fields:
            - name: SHROM_MPU_TABLE23
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: IMMU_TABLE0
          addressOffset: 1284
          size: 32
          fields:
            - name: IMMU_TABLE0
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE1
          addressOffset: 1288
          size: 32
          resetValue: 1
          fields:
            - name: IMMU_TABLE1
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE2
          addressOffset: 1292
          size: 32
          resetValue: 2
          fields:
            - name: IMMU_TABLE2
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE3
          addressOffset: 1296
          size: 32
          resetValue: 3
          fields:
            - name: IMMU_TABLE3
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE4
          addressOffset: 1300
          size: 32
          resetValue: 4
          fields:
            - name: IMMU_TABLE4
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE5
          addressOffset: 1304
          size: 32
          resetValue: 5
          fields:
            - name: IMMU_TABLE5
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE6
          addressOffset: 1308
          size: 32
          resetValue: 6
          fields:
            - name: IMMU_TABLE6
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE7
          addressOffset: 1312
          size: 32
          resetValue: 7
          fields:
            - name: IMMU_TABLE7
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE8
          addressOffset: 1316
          size: 32
          resetValue: 8
          fields:
            - name: IMMU_TABLE8
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE9
          addressOffset: 1320
          size: 32
          resetValue: 9
          fields:
            - name: IMMU_TABLE9
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE10
          addressOffset: 1324
          size: 32
          resetValue: 10
          fields:
            - name: IMMU_TABLE10
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE11
          addressOffset: 1328
          size: 32
          resetValue: 11
          fields:
            - name: IMMU_TABLE11
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE12
          addressOffset: 1332
          size: 32
          resetValue: 12
          fields:
            - name: IMMU_TABLE12
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE13
          addressOffset: 1336
          size: 32
          resetValue: 13
          fields:
            - name: IMMU_TABLE13
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE14
          addressOffset: 1340
          size: 32
          resetValue: 14
          fields:
            - name: IMMU_TABLE14
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: IMMU_TABLE15
          addressOffset: 1344
          size: 32
          resetValue: 15
          fields:
            - name: IMMU_TABLE15
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE0
          addressOffset: 1348
          size: 32
          fields:
            - name: DMMU_TABLE0
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE1
          addressOffset: 1352
          size: 32
          resetValue: 1
          fields:
            - name: DMMU_TABLE1
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE2
          addressOffset: 1356
          size: 32
          resetValue: 2
          fields:
            - name: DMMU_TABLE2
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE3
          addressOffset: 1360
          size: 32
          resetValue: 3
          fields:
            - name: DMMU_TABLE3
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE4
          addressOffset: 1364
          size: 32
          resetValue: 4
          fields:
            - name: DMMU_TABLE4
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE5
          addressOffset: 1368
          size: 32
          resetValue: 5
          fields:
            - name: DMMU_TABLE5
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE6
          addressOffset: 1372
          size: 32
          resetValue: 6
          fields:
            - name: DMMU_TABLE6
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE7
          addressOffset: 1376
          size: 32
          resetValue: 7
          fields:
            - name: DMMU_TABLE7
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE8
          addressOffset: 1380
          size: 32
          resetValue: 8
          fields:
            - name: DMMU_TABLE8
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE9
          addressOffset: 1384
          size: 32
          resetValue: 9
          fields:
            - name: DMMU_TABLE9
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE10
          addressOffset: 1388
          size: 32
          resetValue: 10
          fields:
            - name: DMMU_TABLE10
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE11
          addressOffset: 1392
          size: 32
          resetValue: 11
          fields:
            - name: DMMU_TABLE11
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE12
          addressOffset: 1396
          size: 32
          resetValue: 12
          fields:
            - name: DMMU_TABLE12
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE13
          addressOffset: 1400
          size: 32
          resetValue: 13
          fields:
            - name: DMMU_TABLE13
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE14
          addressOffset: 1404
          size: 32
          resetValue: 14
          fields:
            - name: DMMU_TABLE14
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: DMMU_TABLE15
          addressOffset: 1408
          size: 32
          resetValue: 15
          fields:
            - name: DMMU_TABLE15
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: PRO_INTRUSION_CTRL
          addressOffset: 1412
          size: 32
          resetValue: 1
          fields:
            - name: PRO_INTRUSION_RECORD_RESET_N
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_INTRUSION_STATUS
          addressOffset: 1416
          size: 32
          fields:
            - name: PRO_INTRUSION_RECORD
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          name: APP_INTRUSION_CTRL
          addressOffset: 1420
          size: 32
          resetValue: 1
          fields:
            - name: APP_INTRUSION_RECORD_RESET_N
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APP_INTRUSION_STATUS
          addressOffset: 1424
          size: 32
          fields:
            - name: APP_INTRUSION_RECORD
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          name: FRONT_END_MEM_PD
          addressOffset: 1428
          size: 32
          resetValue: 5
          fields:
            - name: AGC_MEM_FORCE_PU
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AGC_MEM_FORCE_PD
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PU
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PD
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: MMU_IA_INT_EN
          addressOffset: 1432
          size: 32
          fields:
            - name: MMU_IA_INT_EN
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: MPU_IA_INT_EN
          addressOffset: 1436
          size: 32
          fields:
            - name: MPU_IA_INT_EN
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: CACHE_IA_INT_EN
          addressOffset: 1440
          size: 32
          fields:
            - name: CACHE_IA_INT_EN
              description: Interrupt enable bits for various invalid cache access reasons
              bitOffset: 0
              bitWidth: 28
              access: read-write
            - name: CACHE_IA_INT_APP_DROM0
              description: APP CPU invalid access to DROM0 when cache is disabled
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_APP_IRAM0
              description: APP CPU invalid access to IRAM0 when cache is disabled
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_APP_IRAM1
              description: APP CPU invalid access to IRAM1 when cache is disabled
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_APP_IROM0
              description: APP CPU invalid access to IROM0 when cache is disabled
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_APP_DRAM1
              description: APP CPU invalid access to DRAM1 when cache is disabled
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_APP_OPPOSITE
              description: APP CPU invalid access to APP CPU cache when cache disabled
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_PRO_DROM0
              description: PRO CPU invalid access to DROM0 when cache is disabled
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_PRO_IRAM0
              description: PRO CPU invalid access to IRAM0 when cache is disabled
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_PRO_IRAM1
              description: PRO CPU invalid access to IRAM1 when cache is disabled
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_PRO_IROM0
              description: PRO CPU invalid access to IROM0 when cache is disabled
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_PRO_DRAM1
              description: PRO CPU invalid access to DRAM1 when cache is disabled
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CACHE_IA_INT_PRO_OPPOSITE
              description: PRO CPU invalid access to APP CPU cache when cache disabled
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: SECURE_BOOT_CTRL
          addressOffset: 1444
          size: 32
          fields:
            - name: SW_BOOTLOADER_SEL
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DMA_CHAN_SEL
          addressOffset: 1448
          size: 32
          fields:
            - name: SPI1_DMA_CHAN_SEL
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI2_DMA_CHAN_SEL
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI3_DMA_CHAN_SEL
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: PRO_VECBASE_CTRL
          addressOffset: 1452
          size: 32
          fields:
            - name: PRO_OUT_VECBASE_SEL
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: PRO_VECBASE_SET
          addressOffset: 1456
          size: 32
          fields:
            - name: PRO_OUT_VECBASE
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: APP_VECBASE_CTRL
          addressOffset: 1460
          size: 32
          fields:
            - name: APP_OUT_VECBASE_SEL
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: APP_VECBASE_SET
          addressOffset: 1464
          size: 32
          fields:
            - name: APP_OUT_VECBASE
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: DATE
          addressOffset: 4092
          size: 32
          resetValue: 23089552
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: EFUSE
    description: eFuse Controller
    groupName: EFUSE
    baseAddress: 1073061888
    addressBlock:
      - offset: 0
        size: 292
        usage: registers
    interrupt:
      - name: EFUSE
        value: 44
    registers:
      - register:
          name: BLK0_RDATA0
          addressOffset: 0
          size: 32
          fields:
            - name: RD_EFUSE_WR_DIS
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: RD_EFUSE_RD_DIS
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: RD_FLASH_CRYPT_CNT
              bitOffset: 20
              bitWidth: 7
              access: read-only
            - name: RD_UART_DOWNLOAD_DIS
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: RESERVED_0_28
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: BLK0_RDATA1
          addressOffset: 4
          size: 32
          fields:
            - name: RD_MAC
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_RDATA2
          addressOffset: 8
          size: 32
          fields:
            - name: RD_MAC_1
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: RD_MAC_CRC
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: RD_RESERVE_0_88
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: BLK0_RDATA3
          addressOffset: 12
          size: 32
          fields:
            - name: RD_DISABLE_APP_CPU
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RD_DISABLE_BT
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RD_CHIP_PACKAGE_4BIT
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RD_DIS_CACHE
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RD_SPI_PAD_CONFIG_HD
              bitOffset: 4
              bitWidth: 5
              access: read-only
            - name: RD_CHIP_PACKAGE
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: RD_CHIP_CPU_FREQ_LOW
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RD_CHIP_CPU_FREQ_RATED
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RD_BLK3_PART_RESERVE
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RD_CHIP_VER_REV1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RD_RESERVE_0_112
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: BLK0_RDATA4
          addressOffset: 16
          size: 32
          fields:
            - name: RD_CLK8M_FREQ
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: RD_ADC_VREF
              bitOffset: 8
              bitWidth: 5
              access: read-write
            - name: RD_RESERVE_0_141
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RD_XPD_SDIO
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RD_XPD_SDIO_TIEH
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RD_XPD_SDIO_FORCE
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RD_RESERVE_0_145
              bitOffset: 17
              bitWidth: 15
              access: read-write
      - register:
          name: BLK0_RDATA5
          addressOffset: 20
          size: 32
          fields:
            - name: RD_SPI_PAD_CONFIG_CLK
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: RD_SPI_PAD_CONFIG_Q
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: RD_SPI_PAD_CONFIG_D
              bitOffset: 10
              bitWidth: 5
              access: read-only
            - name: RD_SPI_PAD_CONFIG_CS0
              bitOffset: 15
              bitWidth: 5
              access: read-only
            - name: RD_CHIP_VER_REV2
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: RD_RESERVE_0_181
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RD_VOL_LEVEL_HP_INV
              bitOffset: 22
              bitWidth: 2
              access: read-only
            - name: RD_WAFER_VERSION_MINOR
              bitOffset: 24
              bitWidth: 2
              access: read-only
            - name: RD_RESERVE_0_186
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: RD_FLASH_CRYPT_CONFIG
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: BLK0_RDATA6
          addressOffset: 24
          size: 32
          fields:
            - name: RD_CODING_SCHEME
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: RD_CONSOLE_DEBUG_DISABLE
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RD_DISABLE_SDIO_HOST
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RD_ABS_DONE_0
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: RD_ABS_DONE_1
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RD_JTAG_DISABLE
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: RD_DISABLE_DL_ENCRYPT
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RD_DISABLE_DL_DECRYPT
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: RD_DISABLE_DL_CACHE
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: RD_KEY_STATUS
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: RD_RESERVE_0_203
              bitOffset: 11
              bitWidth: 21
              access: read-write
      - register:
          name: BLK0_WDATA0
          addressOffset: 28
          size: 32
          fields:
            - name: WR_DIS
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: RD_DIS
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: FLASH_CRYPT_CNT
              bitOffset: 20
              bitWidth: 7
              access: read-write
      - register:
          name: BLK0_WDATA1
          addressOffset: 32
          size: 32
          fields:
            - name: WIFI_MAC_CRC_LOW
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK0_WDATA2
          addressOffset: 36
          size: 32
          fields:
            - name: WIFI_MAC_CRC_HIGH
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: BLK0_WDATA3
          addressOffset: 40
          size: 32
          fields:
            - name: DISABLE_APP_CPU
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DISABLE_BT
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CHIP_PACKAGE_4BIT
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: DIS_CACHE
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_PAD_CONFIG_HD
              bitOffset: 4
              bitWidth: 5
              access: read-only
            - name: CHIP_PACKAGE
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: CHIP_CPU_FREQ_LOW
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CHIP_CPU_FREQ_RATED
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: BLK3_PART_RESERVE
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CHIP_VER_REV1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RESERVE_0_112
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: BLK0_WDATA4
          addressOffset: 44
          size: 32
          fields:
            - name: CLK8M_FREQ
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: ADC_VREF
              bitOffset: 8
              bitWidth: 5
              access: read-write
            - name: RESERVE_0_141
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: XPD_SDIO
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: XPD_SDIO_TIEH
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: XPD_SDIO_FORCE
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RESERVE_0_145
              bitOffset: 17
              bitWidth: 15
              access: read-write
      - register:
          name: BLK0_WDATA5
          addressOffset: 48
          size: 32
          fields:
            - name: SPI_PAD_CONFIG_CLK
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: SPI_PAD_CONFIG_Q
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: SPI_PAD_CONFIG_D
              bitOffset: 10
              bitWidth: 5
              access: read-only
            - name: SPI_PAD_CONFIG_CS0
              bitOffset: 15
              bitWidth: 5
              access: read-only
            - name: CHIP_VER_REV2
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: RESERVE_0_181
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: VOL_LEVEL_HP_INV
              bitOffset: 22
              bitWidth: 2
              access: read-only
            - name: WAFER_VERSION_MINOR
              bitOffset: 24
              bitWidth: 2
              access: read-only
            - name: RESERVE_0_186
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: FLASH_CRYPT_CONFIG
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: BLK0_WDATA6
          addressOffset: 52
          size: 32
          fields:
            - name: CODING_SCHEME
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CONSOLE_DEBUG_DISABLE
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DISABLE_SDIO_HOST
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ABS_DONE_0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ABS_DONE_1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DISABLE_JTAG
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DISABLE_DL_ENCRYPT
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DISABLE_DL_DECRYPT
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DISABLE_DL_CACHE
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: KEY_STATUS
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: BLK1_RDATA0
          addressOffset: 56
          size: 32
          fields:
            - name: RD_BLOCK1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_RDATA1
          addressOffset: 60
          size: 32
          fields:
            - name: RD_BLOCK1_1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_RDATA2
          addressOffset: 64
          size: 32
          fields:
            - name: RD_BLOCK1_2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_RDATA3
          addressOffset: 68
          size: 32
          fields:
            - name: RD_BLOCK1_3
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_RDATA4
          addressOffset: 72
          size: 32
          fields:
            - name: RD_BLOCK1_4
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_RDATA5
          addressOffset: 76
          size: 32
          fields:
            - name: RD_BLOCK1_5
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_RDATA6
          addressOffset: 80
          size: 32
          fields:
            - name: RD_BLOCK1_6
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_RDATA7
          addressOffset: 84
          size: 32
          fields:
            - name: RD_BLOCK1_7
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_RDATA0
          addressOffset: 88
          size: 32
          fields:
            - name: RD_BLOCK2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_RDATA1
          addressOffset: 92
          size: 32
          fields:
            - name: RD_BLOCK2_1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_RDATA2
          addressOffset: 96
          size: 32
          fields:
            - name: RD_BLOCK2_2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_RDATA3
          addressOffset: 100
          size: 32
          fields:
            - name: RD_BLOCK2_3
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_RDATA4
          addressOffset: 104
          size: 32
          fields:
            - name: RD_BLOCK2_4
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_RDATA5
          addressOffset: 108
          size: 32
          fields:
            - name: RD_BLOCK2_5
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_RDATA6
          addressOffset: 112
          size: 32
          fields:
            - name: RD_BLOCK2_6
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_RDATA7
          addressOffset: 116
          size: 32
          fields:
            - name: RD_BLOCK2_7
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_RDATA0
          addressOffset: 120
          size: 32
          fields:
            - name: RD_CUSTOM_MAC_CRC
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: RD_CUSTOM_MAC
              bitOffset: 8
              bitWidth: 24
              access: read-only
      - register:
          name: BLK3_RDATA1
          addressOffset: 124
          size: 32
          fields:
            - name: RD_CUSTOM_MAC_1
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: RESERVED_3_56
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: BLK3_RDATA2
          addressOffset: 128
          size: 32
          fields:
            - name: RD_BLK3_RESERVED_2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_RDATA3
          addressOffset: 132
          size: 32
          fields:
            - name: RD_ADC1_TP_LOW
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: RD_ADC1_TP_HIGH
              bitOffset: 7
              bitWidth: 9
              access: read-write
            - name: RD_ADC2_TP_LOW
              bitOffset: 16
              bitWidth: 7
              access: read-write
            - name: RD_ADC2_TP_HIGH
              bitOffset: 23
              bitWidth: 9
              access: read-write
      - register:
          name: BLK3_RDATA4
          addressOffset: 136
          size: 32
          fields:
            - name: RD_SECURE_VERSION
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_RDATA5
          addressOffset: 140
          size: 32
          fields:
            - name: RESERVED_3_160
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: RD_MAC_VERSION
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: BLK3_RDATA6
          addressOffset: 144
          size: 32
          fields:
            - name: RD_BLK3_RESERVED_6
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_RDATA7
          addressOffset: 148
          size: 32
          fields:
            - name: RD_BLK3_RESERVED_7
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_WDATA0
          addressOffset: 152
          size: 32
          fields:
            - name: BLK1_DIN0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK1_WDATA1
          addressOffset: 156
          size: 32
          fields:
            - name: BLK1_DIN1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK1_WDATA2
          addressOffset: 160
          size: 32
          fields:
            - name: BLK1_DIN2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK1_WDATA3
          addressOffset: 164
          size: 32
          fields:
            - name: BLK1_DIN3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK1_WDATA4
          addressOffset: 168
          size: 32
          fields:
            - name: BLK1_DIN4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK1_WDATA5
          addressOffset: 172
          size: 32
          fields:
            - name: BLK1_DIN5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK1_WDATA6
          addressOffset: 176
          size: 32
          fields:
            - name: BLK1_DIN6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK1_WDATA7
          addressOffset: 180
          size: 32
          fields:
            - name: BLK1_DIN7
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK2_WDATA0
          addressOffset: 184
          size: 32
          fields:
            - name: BLK2_DIN0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK2_WDATA1
          addressOffset: 188
          size: 32
          fields:
            - name: BLK2_DIN1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK2_WDATA2
          addressOffset: 192
          size: 32
          fields:
            - name: BLK2_DIN2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK2_WDATA3
          addressOffset: 196
          size: 32
          fields:
            - name: BLK2_DIN3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK2_WDATA4
          addressOffset: 200
          size: 32
          fields:
            - name: BLK2_DIN4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK2_WDATA5
          addressOffset: 204
          size: 32
          fields:
            - name: BLK2_DIN5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK2_WDATA6
          addressOffset: 208
          size: 32
          fields:
            - name: BLK2_DIN6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK2_WDATA7
          addressOffset: 212
          size: 32
          fields:
            - name: BLK2_DIN7
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK3_WDATA0
          addressOffset: 216
          size: 32
          fields:
            - name: BLK3_DIN0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK3_WDATA1
          addressOffset: 220
          size: 32
          fields:
            - name: BLK3_DIN1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK3_WDATA2
          addressOffset: 224
          size: 32
          fields:
            - name: BLK3_DIN2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK3_WDATA3
          addressOffset: 228
          size: 32
          fields:
            - name: ADC1_TP_LOW
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: ADC1_TP_HIGH
              bitOffset: 7
              bitWidth: 9
              access: read-write
            - name: ADC2_TP_LOW
              bitOffset: 16
              bitWidth: 7
              access: read-write
            - name: ADC2_TP_HIGH
              bitOffset: 23
              bitWidth: 9
              access: read-write
      - register:
          name: BLK3_WDATA4
          addressOffset: 232
          size: 32
          fields:
            - name: SECURE_VERSION
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_WDATA5
          addressOffset: 236
          size: 32
          fields:
            - name: BLK3_DIN5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK3_WDATA6
          addressOffset: 240
          size: 32
          fields:
            - name: BLK3_DIN6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLK3_WDATA7
          addressOffset: 244
          size: 32
          fields:
            - name: BLK3_DIN7
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLK
          addressOffset: 248
          size: 32
          resetValue: 16466
          fields:
            - name: SEL0
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SEL1
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: EN
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CONF
          addressOffset: 252
          size: 32
          resetValue: 65536
          fields:
            - name: OP_CODE
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: FORCE_NO_WR_RD_DIS
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS
          addressOffset: 256
          size: 32
          fields:
            - name: DEBUG
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CMD
          addressOffset: 260
          size: 32
          fields:
            - name: READ_CMD
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_CMD
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          addressOffset: 264
          size: 32
          fields:
            - name: READ_DONE_INT_RAW
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_RAW
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          addressOffset: 268
          size: 32
          fields:
            - name: READ_DONE_INT_ST
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_ST
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          addressOffset: 272
          size: 32
          fields:
            - name: READ_DONE_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_DONE_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          addressOffset: 276
          size: 32
          fields:
            - name: READ_DONE_INT_CLR
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PGM_DONE_INT_CLR
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DAC_CONF
          addressOffset: 280
          size: 32
          resetValue: 40
          fields:
            - name: DAC_CLK_DIV
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DAC_CLK_PAD_SEL
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: DEC_STATUS
          addressOffset: 284
          size: 32
          fields:
            - name: DEC_WARNINGS
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: DATE
          addressOffset: 508
          size: 32
          resetValue: 369370624
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: EMAC_DMA
    description: Ethernet DMA configuration and control registers
    groupName: EMAC_DMA
    baseAddress: 1073123328
    addressBlock:
      - offset: 0
        size: 56
        usage: registers
    registers:
      - register:
          name: DMABUSMODE
          description: Bus mode configuration
          addressOffset: 0
          size: 32
          fields:
            - name: SW_RST
              description: When this bit is set  the MAC DMA Controller resets the logic and all internal registers of the MAC. It is cleared automatically after the reset operation is complete in all of the ETH_MAC clock domains. Before reprogramming any register of the ETH_MAC  you should read a zero (0) value in this bit.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_ARB_SCH
              description: "This bit specifies the arbitration scheme between the transmit and receive paths.1'b0: weighted round-robin with RX:TX or TX:RX  priority specified in PR (bit[15:14]). 1'b1 Fixed priority (Rx priority to Tx)."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DESC_SKIP_LEN
              description: This bit specifies the number of Word to skip between two unchained descriptors.The address skipping starts from the end of current descriptor to the start of next descriptor. When the DSL(DESC_SKIP_LEN) value is equal to zero  the descriptor table is taken as contiguous by the DMA in Ring mode.
              bitOffset: 2
              bitWidth: 5
              access: read-write
            - name: ALT_DESC_SIZE
              description: When set  the size of the alternate descriptor increases to 32 bytes.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PROG_BURST_LEN
              description: "These bits indicate the maximum number of beats to be transferred in one DMA transaction. If the number of beats to be transferred is more than 32  then perform the following steps: 1. Set the PBLx8 mode  2. Set the PBL(PROG_BURST_LEN)."
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: PRI_RATIO
              description: "These bits control the priority ratio in the weighted round-robin arbitration between the Rx DMA and Tx DMA. These bits are valid only when Bit 1 (DA) is reset. The priority ratio Rx:Tx represented by each bit:  2'b00 -- 1: 1    2'b01 -- 2: 0    2'b10 -- 3: 1    2'b11 -- 4: 1"
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: FIXED_BURST
              description: This bit controls whether the AHB master interface performs fixed burst transfers or not. When set  the AHB interface uses only SINGLE  INCR4  INCR8  or INCR16 during start of the normal burst transfers. When reset  the AHB interface uses SINGLE and INCR burst transfer Operations.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RX_DMA_PBL
              description: This field indicates the maximum number of beats to be transferred in one Rx DMA transaction. This is the maximum value that is used in a single block Read or Write.The Rx DMA always attempts to burst as specified in the RPBL(RX_DMA_PBL) bit each time it starts a burst transfer on the host bus. You can program RPBL with values of 1  2  4  8  16  and 32. Any other value results in undefined behavior. This field is valid and applicable only when USP(USE_SEP_PBL) is set high.
              bitOffset: 17
              bitWidth: 6
              access: read-write
            - name: USE_SEP_PBL
              description: "When set high  this bit configures the Rx DMA to use the value configured in Bits[22:17] as PBL. The PBL value in Bits[13:8] is applicable only to the Tx DMA operations. When reset to low  the PBL value in Bits[13:8] is applicable for both DMA engines."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PBLX8_MODE
              description: "When set high  this bit multiplies the programmed PBL value (Bits[22:17] and Bits[13:8]) eight times. Therefore  the DMA transfers the data in 8  16  32  64  128  and 256 beats depending on the PBL value."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: DMAADDRALIBEA
              description: When this bit is set high and the FIXED_BURST bit is 1  the AHB interface generates all bursts aligned to the start address LS bits. If the FIXED_BURST bit is 0  the first burst (accessing the start address of data buffer) is not aligned  but subsequent bursts are aligned to the address.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: DMAMIXEDBURST
              description: When this bit is set high and the FIXED_BURST bit is low  the AHB master interface starts all bursts of a length more than 16 with INCR (undefined burst)  whereas it reverts to fixed burst transfers (INCRx and SINGLE) for burst length of 16 and less.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: DMATXPOLLDEMAND
          description: "When these bits are written with any value  the DMA reads the current descriptor to which the Register (Current Host Transmit Descriptor Register) is pointing. If that descriptor is not available (owned by the Host)  the transmission returns to the suspend state and Bit[2] (TU) of Status Register is asserted. If the descriptor is available  the transmission resumes."
          addressOffset: 4
          size: 32
          access: read-only
      - register:
          name: DMARXPOLLDEMAND
          description: "When these bits are written with any value  the DMA reads the current descriptor to which the Current Host Receive Descriptor Register is pointing. If that descriptor is not available (owned by the Host)  the reception returns to the Suspended state and Bit[7] (RU) of Status Register is asserted. If the descriptor is available  the Rx DMA returns to the active state."
          addressOffset: 8
          size: 32
          access: read-only
      - register:
          name: DMARXBASEADDR
          description: "This field contains the base address of the first descriptor in the Receive Descriptor list. The LSB Bits[1:0] are ignored and internally taken as all-zero by the DMA. Therefore these LSB bits are read-only."
          addressOffset: 12
          size: 32
      - register:
          name: DMATXBASEADDR
          description: "This field contains the base address of the first descriptor in the Transmit Descriptor list. The LSB Bits[1:0] are ignored and are internally taken as all-zero by the DMA.Therefore  these LSB bits are read-only."
          addressOffset: 16
          size: 32
      - register:
          name: DMASTATUS
          description: "State of interrupts, errors and other events"
          addressOffset: 20
          size: 32
          fields:
            - name: TRANS_INT
              description: "This bit indicates that the frame transmission is complete. When transmission is complete  Bit[31] (OWN) of TDES0 is reset  and the specific frame status information is updated in the Descriptor."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TRANS_PROC_STOP
              description: This bit is set when the transmission is stopped.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TRANS_BUF_UNAVAIL
              description: "This bit indicates that the host owns the Next Descriptor in the Transmit List and the DMA cannot acquire it. Transmission is suspended. Bits[22:20] explain the Transmit Process state transitions. To resume processing Transmit descriptors  the host should change the ownership of the descriptor by setting TDES0[31] and then issue a Transmit Poll Demand Command."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TRANS_JABBER_TO
              description: "This bit indicates that the Transmit Jabber Timer expired  which happens when the frame size exceeds 2 048 (10 240 bytes when the Jumbo frame is enabled). When the Jabber Timeout occurs  the transmission process is aborted and placed in the Stopped state. This causes the Transmit Jabber Timeout TDES0[14] flag to assert."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RECV_OVFLOW
              description: "This bit indicates that the Receive Buffer had an Overflow during frame reception. If the partial frame is transferred to the application  the overflow status is set in RDES0[11]."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TRANS_UNDFLOW
              description: "This bit indicates that the Transmit Buffer had an Underflow during frame transmission. Transmission is suspended and an Underflow Error TDES0[1] is set."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RECV_INT
              description: "This bit indicates that the frame reception is complete. When reception is complete  the Bit[31] of RDES1 (Disable Interrupt on Completion) is reset in the last Descriptor  and the specific frame status information is updated in the descriptor. The reception remains in the Running state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RECV_BUF_UNAVAIL
              description: This bit indicates that the host owns the Next Descriptor in the Receive List and the DMA cannot acquire it. The Receive Process is suspended. To resume processing Receive descriptors  the host should change the ownership of the descriptor and issue a Receive Poll Demand command. If no Receive Poll Demand is issued  the Receive Process resumes when the next recognized incoming frame is received. This bit is set only when the previous Receive Descriptor is owned by the DMA.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RECV_PROC_STOP
              description: This bit is asserted when the Receive Process enters the Stopped state.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RECV_WDT_TO
              description: When set  this bit indicates that the Receive Watchdog Timer expired while receiving the current frame and the current frame is truncated after the watchdog timeout.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: EARLY_TRANS_INT
              description: This bit indicates that the frame to be transmitted is fully transferred to the MTL Transmit FIFO.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FATAL_BUS_ERR_INT
              description: "This bit indicates that a bus error occurred  as described in Bits [25:23]. When this bit is set  the corresponding DMA engine disables all of its bus accesses."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EARLY_RECV_INT
              description: "This bit indicates that the DMA filled the first data buffer of the packet. This bit is cleared when the software writes 1 to this bit or when Bit[6] (RI) of this register is set (whichever occurs earlier)."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: ABN_INT_SUMM
              description: "Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in Interrupt Enable Register:   Bit[1]: Transmit Process Stopped.  Bit[3]: Transmit Jabber Timeout.  Bit[4]: Receive FIFO Overflow.  Bit[5]: Transmit Underflow.  Bit[7]: Receive Buffer Unavailable. Bit[8]: Receive Process Stopped.  Bit[9]: Receive Watchdog Timeout.  Bit[10]: Early Transmit Interrupt.  Bit[13]: Fatal Bus Error. Only unmasked bits affect the Abnormal Interrupt Summary bit. This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit which causes AIS to be set  is cleared."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: NORM_INT_SUMM
              description: "Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in Interrupt Enable Register:  Bit[0]: Transmit Interrupt.  Bit[2]: Transmit Buffer Unavailable.  Bit[6]: Receive Interrupt.  Bit[14]: Early Receive Interrupt. Only unmasked bits affect the Normal Interrupt Summary bit.This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit which causes NIS to be set  is cleared."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RECV_PROC_STATE
              description: "This field indicates the Receive DMA FSM state. This field does not generate an interrupt.  3'b000: Stopped. Reset or Stop Receive Command issued.  3'b001: Running. Fetching Receive Transfer Descriptor.  3'b010: Reserved for future use.  3'b011: Running. Waiting for RX packets.  3'b100: Suspended. Receive Descriptor Unavailable.  3'b101: Running. Closing Receive Descriptor.  3'b110: TIME_STAMP write state.  3'b111: Running. Transferring the TX packets data from receive buffer to host memory."
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: TRANS_PROC_STATE
              description: "This field indicates the Transmit DMA FSM state. This field does not generate an interrupt.  3'b000: Stopped. Reset or Stop Transmit Command issued.  3'b001: Running. Fetching Transmit Transfer Descriptor.  3'b010: Reserved for future use.  3'b011: Running. Waiting for TX packets.  3'b100: Suspended. Receive Descriptor Unavailable.  3'b101: Running. Closing Transmit Descriptor.  3'b110: TIME_STAMP write state.  3'b111: Running. Transferring the TX packets data from transmit buffer to host memory."
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: ERROR_BITS
              description: "This field indicates the type of error that caused a Bus Error  for example  error response on the AHB interface. This field is valid only when Bit[13] (FBI) is set. This field does not generate an interrupt.  3'b000: Error during Rx DMA Write Data Transfer.  3'b011: Error during Tx DMA Read Data Transfer.  3'b100: Error during Rx DMA Descriptor Write Access.  3'b101: Error during Tx DMA Descriptor Write Access.  3'b110: Error during Rx DMA Descriptor Read Access.  3'b111: Error during Tx DMA Descriptor Read Access."
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: PMT_INT
              description: "This bit indicates an interrupt event in the PMT module of the ETH_MAC. The software must read the PMT Control and Status Register in the MAC to get the exact cause of interrupt and clear its source to reset this bit to 1'b0."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TS_TRI_INT
              description: "This bit indicates an interrupt event in the Timestamp Generator block of the ETH_MAC.The software must read the corresponding registers in the ETH_MAC to get the exact cause of the interrupt and clear its source to reset this bit to 1'b0."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: DMAOPERATION_MODE
          description: Receive and Transmit operating modes and command
          addressOffset: 24
          size: 32
          fields:
            - name: START_STOP_RX
              description: When this bit is set  the Receive process is placed in the Running state. The DMA attempts to acquire the descriptor from the Receive list and processes the incoming frames.When this bit is cleared  the Rx DMA operation is stopped after the transfer of the current frame.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OPT_SECOND_FRAME
              description: When this bit is set  it instructs the DMA to process the second frame of the Transmit data even before the status for the first frame is obtained.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_THRESH_CTRL
              description: "These two bits control the threshold level of the MTL Receive FIFO. Transfer (request) to DMA starts when the frame size within the MTL Receive FIFO is larger than the threshold. 2'b00: 64， 2'b01: 32， 2'b10: 96， 2'b11: 128 ."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: DROP_GFRM
              description: When set  the MAC drops the received giant frames in the Rx FIFO  that is frames that are larger than the computed giant frame limit.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FWD_UNDER_GF
              description: When set  the Rx FIFO forwards Undersized frames (that is  frames with no Error and length less than 64 bytes) including pad-bytes and CRC.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FWD_ERR_FRAME
              description: When this bit is reset  the Rx FIFO drops frames with error status (CRC error collision error   giant frame  watchdog timeout  or overflow).
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: START_STOP_TRANSMISSION_COMMAND
              description: When this bit is set  transmission is placed in the Running state  and the DMA checks the Transmit List at the current position for a frame to be transmitted.When this bit is reset  the transmission process is placed in the Stopped state after completing the transmission of the current frame.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_THRESH_CTRL
              description: "These bits control the threshold level of the MTL Transmit FIFO. Transmission starts when the frame size within the MTL Transmit FIFO is larger than the threshold. In addition  full frames with a length less than the threshold are also transmitted. These bits are used only when Tx_Str_fwd is reset. 3'b000: 64  3'b001: 128   3'b010: 192   3'b011: 256  3'b100: 40  3'b101: 32  3'b110: 24  3'b111: 16 ."
              bitOffset: 14
              bitWidth: 3
              access: read-write
            - name: FLUSH_TX_FIFO
              description: When this bit is set  the transmit FIFO controller logic is reset to its default values  and thus all data in the Tx FIFO is lost or flushed. This bit is cleared internally when the flushing operation is complete.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TX_STR_FWD
              description: When this bit is set  transmission starts when a full frame resides in the MTL Transmit FIFO. When this bit is set  the Tx_Thresh_Ctrl values specified in Tx_Thresh_Ctrl are ignored.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DIS_FLUSH_RECV_FRAMES
              description: When this bit is set  the Rx DMA does not flush any frames because of the unavailability of receive descriptors or buffers.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RX_STORE_FORWARD
              description: When this bit is set  the MTL reads a frame from the Rx FIFO only after the complete frame has been written to it.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: DIS_DROP_TCPIP_ERR_FRAM
              description: When this bit is set  the MAC does not drop the frames which only have errors detected by the Receive Checksum engine.When this bit is reset  all error frames are dropped if the Fwd_Err_Frame bit is reset.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: DMAIN_EN
          addressOffset: 28
          size: 32
          fields:
            - name: DMAIN_TIE
              description: "When this bit is set with Normal Interrupt Summary Enable (Bit[16])  the Transmit Interrupt is enabled. When this bit is reset  the Transmit Interrupt is disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMAIN_TSE
              description: "When this bit is set with Abnormal Interrupt Summary Enable (Bit[15])  the Transmission Stopped Interrupt is enabled. When this bit is reset  the Transmission Stopped Interrupt is disabled."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMAIN_TBUE
              description: When this bit is set with Normal Interrupt Summary Enable (Bit 16)  the Transmit Buffer Unavailable Interrupt is enabled. When this bit is reset  the Transmit Buffer Unavailable Interrupt is Disabled.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DMAIN_TJTE
              description: "When this bit is set with Abnormal Interrupt Summary Enable (Bit[15])  the Transmit Jabber Timeout Interrupt is enabled. When this bit is reset  the Transmit Jabber Timeout Interrupt is disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DMAIN_OIE
              description: "When this bit is set with Abnormal Interrupt Summary Enable (Bit[15])  the Receive Overflow Interrupt is enabled. When this bit is reset  the Overflow Interrupt is disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DMAIN_UIE
              description: "When this bit is set with Abnormal Interrupt Summary Enable (Bit[15])  the Transmit Underflow Interrupt is enabled. When this bit is reset  the Underflow Interrupt is disabled."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMAIN_RIE
              description: "When this bit is set with Normal Interrupt Summary Enable (Bit[16])  the Receive Interrupt is enabled. When this bit is reset  the Receive Interrupt is disabled."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DMAIN_RBUE
              description: "When this bit is set with Abnormal Interrupt Summary Enable (Bit[15])  the Receive Buffer Unavailable Interrupt is enabled. When this bit is reset  the Receive Buffer Unavailable Interrupt is disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DMAIN_RSE
              description: "When this bit is set with Abnormal Interrupt Summary Enable (Bit[15])  the Receive Stopped Interrupt is enabled. When this bit is reset  the Receive Stopped Interrupt is disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DMAIN_RWTE
              description: "When this bit is set with Abnormal Interrupt Summary Enable (Bit[15])  the Receive Watchdog Timeout Interrupt is enabled. When this bit is reset  the Receive Watchdog Timeout Interrupt is disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DMAIN_ETIE
              description: "When this bit is set with an Abnormal Interrupt Summary Enable (Bit[15])  the Early Transmit Interrupt is enabled. When this bit is reset  the Early Transmit Interrupt is disabled."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DMAIN_FBEE
              description: "When this bit is set with Abnormal Interrupt Summary Enable (Bit[15])  the Fatal Bus Error Interrupt is enabled. When this bit is reset  the Fatal Bus Error Enable Interrupt is disabled."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DMAIN_ERIE
              description: "When this bit is set with Normal Interrupt Summary Enable (Bit[16])  the Early Receive Interrupt is enabled. When this bit is reset  the Early Receive Interrupt is disabled."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DMAIN_AISE
              description: "When this bit is set  abnormal interrupt summary is enabled. When this bit is reset the abnormal interrupt summary is disabled. This bit enables the following interrupts in Status Register:  Bit[1]: Transmit Process Stopped.  Bit[3]: Transmit Jabber Timeout.  Bit[4]: Receive Overflow.  Bit[5]: Transmit Underflow.  Bit[7]: Receive Buffer Unavailable.  Bit[8]: Receive Process Stopped.  Bit[9]: Receive Watchdog Timeout.  Bit[10]: Early Transmit Interrupt.  Bit[13]: Fatal Bus Error."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DMAIN_NISE
              description: "When this bit is set  normal interrupt summary is enabled. When this bit is reset  normal interrupt summary is disabled. This bit enables the following interrupts in Status Register:  Bit[0]: Transmit Interrupt.  Bit[2]: Transmit Buffer Unavailable.  Bit[6]: Receive Interrupt.  Bit[14]: Early Receive Interrupt."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DMAMISSEDFR
          description: Missed Frame and Buffer Overflow Counter Register
          addressOffset: 32
          size: 32
          fields:
            - name: MISSED_FC
              description: This field indicates the number of frames missed by the controller because of the Host Receive Buffer being unavailable. This counter is incremented each time the DMA discards an incoming frame. The counter is cleared when this register is read.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: OVERFLOW_BMFC
              description: "This bit is set every time Missed Frame Counter (Bits[15:0]) overflows that is  the DMA discards an incoming frame because of the Host Receive  Buffer being unavailable with the missed frame counter at maximum value. In such a scenario  the Missed frame counter is reset to all-zeros and this bit indicates that the rollover happened."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OVERFLOW_FC
              description: This field indicates the number of frames missed by the application. This counter is incremented each time the MTL FIFO overflows. The counter is cleared when this register is read.
              bitOffset: 17
              bitWidth: 11
              access: read-write
            - name: OVERFLOW_BFOC
              description: "This bit is set every time the Overflow Frame Counter (Bits[27:17]) overflows  that is  the Rx FIFO overflows with the overflow frame counter at maximum value. In such a scenario  the overflow frame counter is reset to all-zeros and this bit indicates that the rollover happened."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: DMARINTWDTIMER
          description: Watchdog timer count on receive
          addressOffset: 36
          size: 32
          fields:
            - name: RIWTC
              description: "This bit indicates the number of system clock cycles multiplied by 256 for which the watchdog timer is set. The watchdog timer gets triggered with the programmed value after the Rx DMA completes the transfer of a frame for which the RI(RECV_INT) status bit is not set because of the setting in the corresponding descriptor RDES1[31]. When the watchdog timer runs out  the RI bit is set and the timer is stopped. The watchdog timer is reset when the RI bit is set high because of automatic setting of RI as per RDES1[31] of any received frame."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DMATXCURRDESC
          description: The address of the current receive descriptor list. Cleared on Reset.Pointer updated by the DMA during operation.
          addressOffset: 72
          size: 32
          access: read-only
      - register:
          name: DMARXCURRDESC
          description: The address of the current receive descriptor list. Cleared on Reset.Pointer updated by the DMA during operation.
          addressOffset: 76
          size: 32
          access: read-only
      - register:
          name: DMATXCURRADDR_BUF
          description: The address of the current receive descriptor list. Cleared on Reset.Pointer updated by the DMA during operation.
          addressOffset: 80
          size: 32
          access: read-only
      - register:
          name: DMARXCURRADDR_BUF
          description: The address of the current receive descriptor list. Cleared on Reset.Pointer updated by the DMA during operation.
          addressOffset: 84
          size: 32
          access: read-only
  - name: EMAC_EXT
    description: "Ethernet Clock, PHY type, and SRAM configuration registers"
    groupName: EMAC_EXT
    baseAddress: 1073125376
    addressBlock:
      - offset: 0
        size: 24
        usage: registers
    registers:
      - register:
          name: EX_CLKOUT_CONF
          description: RMII clock divider setting
          addressOffset: 0
          size: 32
          fields:
            - name: DIV_NUM
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: H_DIV_NUM
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DLY_NUM
              bitOffset: 8
              bitWidth: 2
              access: read-write
      - register:
          name: EX_OSCCLK_CONF
          description: RMII clock half and whole divider settings
          addressOffset: 4
          size: 32
          fields:
            - name: DIV_NUM_10M
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: H_DIV_NUM_10M
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: DIV_NUM_100M
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: H_DIV_NUM_100M
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: CLK_SEL
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: EX_CLK_CTRL
          description: Clock enable and external/internal clock selection
          addressOffset: 8
          size: 32
          fields:
            - name: EXT_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: INT_EN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_125_CLK_EN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MII_CLK_TX_EN
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MII_CLK_RX_EN
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: EX_PHYINF_CONF
          description: Selection of MII/RMII phy
          addressOffset: 12
          size: 32
          fields:
            - name: INT_REVMII_RX_CLK_SEL
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EXT_REVMII_RX_CLK_SEL
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SBD_FLOWCTRL
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_PHY_ADDR
              bitOffset: 3
              bitWidth: 5
              access: read-write
            - name: REVMII_PHY_ADDR
              bitOffset: 8
              bitWidth: 5
              access: read-write
            - name: PHY_INTF_SEL
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: SS_MODE
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SBD_CLK_GATING_EN
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: PMT_CTRL_EN
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SCR_SMI_DLY_RX_SYNC
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TX_ERR_OUT_EN
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: PD_SEL
          description: Ethernet RAM power-down enable
          addressOffset: 16
          size: 32
          fields:
            - name: RAM_PD_EN
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: EX_DATE
          addressOffset: 252
          size: 32
  - name: EMAC_MAC
    description: Ethernet MAC configuration and control registers
    groupName: EMAC_MAC
    baseAddress: 1073127424
    addressBlock:
      - offset: 0
        size: 120
        usage: registers
    registers:
      - register:
          name: EMACCONFIG
          description: MAC configuration
          addressOffset: 0
          size: 32
          fields:
            - name: PLTF
              description: "These bits control the number of preamble bytes that are added to the beginning of every Transmit frame. The preamble reduction occurs only when the MAC is operating in the full-duplex mode.2'b00: 7 bytes of preamble. 2'b01: 5 bytes of preamble. 2'b10: 3 bytes of preamble."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: RX
              description: When this bit is set  the receiver state machine of the MAC is enabled for receiving frames from the MII. When this bit is reset  the MAC receive state machine is disabled after the completion of the reception of the current frame  and does not receive any further frames from the MII.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX
              description: When this bit is set  the transmit state machine of the MAC is enabled for transmission on the MII. When this bit is reset  the MAC transmit state machine is disabled after the completion of the transmission of the current frame  and does not transmit any further frames.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DEFERRALCHECK
              description: Deferral Check.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: BACKOFFLIMIT
              description: "The Back-Off limit determines the random integer number (r) of slot time delays (512 bit times for 10/100 Mbps) for which the MAC waits before rescheduling a transmission attempt during retries after a collision. This bit is applicable only in the half-duplex mode.  00: k= min (n  10).  01: k = min (n  8).  10: k = min (n  4).  11: k = min (n  1)  n = retransmission attempt. The random integer r takes the value in the Range 0 ~ 2000."
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: PADCRCSTRIP
              description: When this bit is set  the MAC strips the Pad or FCS field on the incoming frames only if the value of the length field is less than 1 536 bytes. All received frames with length field greater than or equal to 1 536 bytes are passed to the application without stripping the Pad or FCS field. When this bit is reset  the MAC passes all incoming frames  without modifying them to the Host.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RETRY
              description: "When this bit is set  the MAC attempts only one transmission. When a collision occurs on the MII interface  the MAC ignores the current frame transmission and reports a Frame Abort with excessive collision error in the transmit frame status. When this bit is reset  the MAC attempts retries based on the settings of the BL field (Bits [6:5]). This bit is applicable only in the half-duplex Mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RXIPCOFFLOAD
              description: "When this bit is set  the MAC calculates the 16-bit one's complement of the one's complement sum of all received Ethernet frame payloads. It also checks whether the IPv4 Header checksum (assumed to be bytes 25/26 or 29/30 (VLAN-tagged) of the received Ethernet frame) is correct for the received frame and gives the status in the receive status word. The MAC also appends the 16-bit checksum calculated for the IP header datagram payload (bytes after the IPv4 header) and appends it to the Ethernet frame transferred to the application (when Type 2 COE is deselected). When this bit is reset  this function is disabled."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DUPLEX
              description: "When this bit is set  the MAC operates in the full-duplex mode where it can transmit and receive simultaneously. This bit is read only with default value of 1'b1 in the full-duplex-mode."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LOOPBACK
              description: When this bit is set  the MAC operates in the loopback mode MII. The MII Receive clock input (CLK_RX) is required for the loopback to work properly  because the transmit clock is not looped-back internally.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RXOWN
              description: When this bit is set  the MAC disables the reception of frames when the TX_EN is asserted in the half-duplex mode. When this bit is reset  the MAC receives all packets that are given by the PHY while transmitting. This bit is not applicable if the MAC is operating in the full duplex mode.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FESPEED
              description: "This bit selects the speed in the MII  RMII interface. 0: 10 Mbps. 1: 100 Mbps."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MII
              description: This bit selects the Ethernet line speed. It should be set to 1 for 10 or 100 Mbps operations.In 10 or 100 Mbps operations  this bit  along with FES(EMACFESPEED) bit  it selects the exact linespeed. In the 10/100 Mbps-only operations  the bit is always 1.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DISABLECRS
              description: When set high  this bit makes the MAC transmitter ignore the MII CRS signal during frame transmission in the half-duplex mode. This request results in no errors generated because of Loss of Carrier or No Carrier during such transmission. When this bit is low  the MAC transmitter generates such errors because of Carrier Sense and can even abort the transmissions.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: INTERFRAMEGAP
              description: "These bits control the minimum IFG between frames during transmission.  3'b000: 96 bit times.  3'b001: 88 bit times.  3'b010: 80 bit times.  3'b111: 40 bit times. In the half-duplex mode  the minimum IFG can be configured only for 64 bit times (IFG = 100). Lower values are not considered."
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: JUMBOFRAME
              description: When this bit is set  the MAC allows Jumbo frames of 9 018 bytes (9 022 bytes for VLAN tagged frames) without reporting a giant frame error in the receive frame status.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: JABBER
              description: When this bit is set  the MAC disables the jabber timer on the transmitter. The MAC can transfer frames of up to 16 383 bytes. When this bit is reset  the MAC cuts off the transmitter if the application sends out more than 2 048 bytes of data (10 240 if JE is set high) during Transmission.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: WATCHDOG
              description: When this bit is set  the MAC disables the watchdog timer on the receiver. The MAC can receive frames of up to 16 383 bytes. When this bit is reset  the MAC does not allow a receive frame which more than 2 048 bytes (10 240 if JE is set high) or the value programmed in Register (Watchdog Timeout Register). The MAC cuts off any bytes received after the watchdog limit number of bytes.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: ASS2KP
              description: "When set  the MAC considers all frames  with up to 2 000 bytes length  as normal packets.When Bit[20] (JE) is not set  the MAC considers all received frames of size more than 2K bytes as Giant frames. When this bit is reset and Bit[20] (JE) is not set  the MAC considers all received frames of size more than 1 518 bytes (1 522 bytes for tagged) as Giant frames. When Bit[20] is set  setting this bit has no effect on Giant Frame status."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SAIRC
              description: "This field controls the source address insertion or replacement for all transmitted frames.Bit[30] specifies which MAC Address register (0 or 1) is used for source address insertion or replacement based on the values of Bits [29:28]:  2'b0x: The input signals mti_sa_ctrl_i and ati_sa_ctrl_i control the SA field generation.  2'b10: If Bit[30] is set to 0  the MAC inserts the content of the MAC Address 0 registers in the SA field of all transmitted frames. If Bit[30] is set to 1 the MAC inserts the content of the MAC Address 1 registers in the SA field of all transmitted frames.  2'b11: If Bit[30] is set to 0  the MAC replaces the content of the MAC Address 0 registers in the SA field of all transmitted frames. If Bit[30] is set to 1  the MAC replaces the content of the MAC Address 1 registers in the SA field of all transmitted frames."
              bitOffset: 28
              bitWidth: 3
              access: read-write
      - register:
          name: EMACFF
          description: Frame filter settings
          addressOffset: 4
          size: 32
          fields:
            - name: PMODE
              description: When this bit is set  the Address Filter module passes all incoming frames irrespective of the destination or source address. The SA or DA Filter Fails status bits of the Receive Status Word are always cleared when PR(PRI_RATIO) is set.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DAIF
              description: When this bit is set  the Address Check block operates in inverse filtering mode for the DA address comparison for both unicast and multicast frames. When reset  normal filtering of frames is performed.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PAM
              description: "When set  this bit indicates that all received frames with a multicast destination address (first bit in the destination address field is '1') are passed."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DBF
              description: When this bit is set  the AFM(Address Filtering Module) module blocks all incoming broadcast frames. In addition  it overrides all other filter settings. When this bit is reset  the AFM module passes all received broadcast Frames.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PCF
              description: "These bits control the forwarding of all control frames (including unicast and multicast Pause frames).   2'b00: MAC filters all control frames from reaching the application.  2'b01: MAC forwards all control frames except Pause frames to application even if they fail the Address filter.  2'b10: MAC forwards all control frames to application even if they fail the Address Filter.  2'b11: MAC forwards control frames that pass the Address Filter.The following conditions should be true for the Pause frames processing:  Condition 1: The MAC is in the full-duplex mode and flow control is enabled by setting Bit 2 (RFE) of Register (Flow Control Register) to 1.  Condition 2: The destination address (DA) of the received frame matches the special multicast address or the MAC Address 0 when Bit 3 (UP) of the Register(Flow Control Register) is set.  Condition 3: The Type field of the received frame is 0x8808 and the OPCODE field is 0x0001."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SAIF
              description: When this bit is set  the Address Check block operates in inverse filtering mode for the SA address comparison. The frames whose SA matches the SA registers are marked as failing the SA Address filter. When this bit is reset  frames whose SA does not match the SA registers are marked as failing the SA Address filter.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SAFE
              description: When this bit is set  the MAC compares the SA field of the received frames with the values programmed in the enabled SA registers. If the comparison fails  the MAC drops the frame. When this bit is reset  the MAC forwards the received frame to the application with updated SAF bit of the Rx Status depending on the SA address comparison.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RECEIVE_ALL
              description: When this bit is set  the MAC Receiver module passes all received frames  irrespective of whether they pass the address filter or not  to the Application. The result of the SA or DA filtering is updated (pass or fail) in the corresponding bits in the Receive Status Word. When this bit is reset the Receiver module passes only those frames to the Application that pass the SA or DA address Filter.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EMACGMIIADDR
          description: PHY configuration access
          addressOffset: 16
          size: 32
          fields:
            - name: MIIBUSY
              description: "This bit should read logic 0 before writing to PHY Addr Register and PHY data Register.During a PHY register access  the software sets this bit to 1'b1 to indicate that a Read or Write access is in progress. PHY data Register is invalid until this bit is cleared by the MAC. Therefore PHY data Register (MII Data) should be kept valid until the MAC clears this bit during a PHY Write operation. Similarly for a read operation  the contents of Register 5 are not valid until this bit is cleared. The subsequent read or write operation should happen only after the previous operation is complete. Because there is no acknowledgment from the PHY to MAC after a read or write operation is completed  there is no change in the functionality of this bit even when the PHY is not Present."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MIIWRITE
              description: When set  this bit indicates to the PHY that this is a Write operation using the MII Data register. If this bit is not set  it indicates that this is a Read operation  that is  placing the data in the MII Data register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MIICSRCLK
              description: "CSR clock range: 1.0 MHz ~ 2.5 MHz.  4'b0000: When the APB clock frequency is 80 MHz  the MDC clock frequency is APB CLK/42  4'b0011: When the APB clock frequency is 40 MHz  the MDC clock frequency is APB CLK/26."
              bitOffset: 2
              bitWidth: 4
              access: read-write
            - name: MIIREG
              description: These bits select the desired MII register in the selected PHY device.
              bitOffset: 6
              bitWidth: 5
              access: read-write
            - name: MIIDEV
              description: This field indicates which of the 32 possible PHY devices are being accessed.
              bitOffset: 11
              bitWidth: 5
              access: read-write
      - register:
          name: EMACMIIDATA
          description: PHY data read write
          addressOffset: 20
          size: 32
          fields:
            - name: MII_DATA
              description: This field contains the 16-bit data value read from the PHY after a Management Read operation or the 16-bit data value to be written to the PHY before a Management Write operation.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: EMACFC
          description: Frame flow control
          addressOffset: 24
          size: 32
          fields:
            - name: FCBBA
              description: "This bit initiates a Pause frame in the full-duplex mode and activates the backpressure function in the half-duplex mode if the TFCE bit is set. In the full-duplex mode  this bit should be read as 1'b0 before writing to the Flow Control register. To initiate a Pause frame  the Application must set this bit to 1'b1. During a transfer of the Control Frame  this bit continues to be set to signify that a frame transmission is in progress. After the completion of Pause frame transmission  the MAC resets this bit to 1'b0. The Flow Control register should not be written to until this bit is cleared. In the half-duplex mode  when this bit is set (and TFCE is set)  then backpressure is asserted by the MAC. During backpressure  when the MAC receives a new frame  the transmitter starts sending a JAM pattern resulting in a collision. When the MAC is configured for the full-duplex mode  the BPA(backpressure activate) is automatically disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TFCE
              description: In the full-duplex mode  when this bit is set  the MAC enables the flow control operation to transmit Pause frames. When this bit is reset  the flow control operation in the MAC is disabled and the MAC does not transmit any Pause frames. In the half-duplex mode  when this bit is set the MAC enables the backpressure operation. When this bit is reset  the backpressure feature is Disabled.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RFCE
              description: When this bit is set  the MAC decodes the received Pause frame and disables its transmitter for a specified (Pause) time. When this bit is reset  the decode function of the Pause frame is disabled.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: UPFD
              description: A pause frame is processed when it has the unique multicast address specified in the IEEE Std 802.3. When this bit is set  the MAC can also detect Pause frames with unicast address of the station. This unicast address should be as specified in the EMACADDR0 High Register and EMACADDR0 Low Register. When this bit is reset  the MAC only detects Pause frames with unique multicast address.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PLT
              description: "This field configures the threshold of the Pause timer automatic retransmission of the Pause frame.The threshold values should be always less than the Pause Time configured in Bits[31:16]. For example  if PT = 100H (256 slot-times)  and PLT = 01  then a second Pause frame is automatically transmitted at 228 (256-28) slot times after the first Pause frame is transmitted. The following list provides the threshold values for different values:   2'b00: The threshold is Pause time minus 4 slot times (PT-4 slot times).  2'b01: The threshold is Pause time minus 28 slot times (PT-28 slot times).  2'b10: The threshold is Pause time minus 144 slot times (PT-144 slot times).  2'b11: The threshold is Pause time minus 256 slot times (PT-256 slot times). The slot time is defined as the time taken to transmit 512 bits (64 bytes) on the MII interface."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DZPQ
              description: When this bit is set  it disables the automatic generation of the Zero-Quanta Pause frames on the de-assertion of the flow-control signal from the FIFO layer. When this bit is reset  normal operation with automatic Zero-Quanta Pause frame generation is enabled.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PAUSE_TIME
              description: This field holds the value to be used in the Pause Time field in the transmit control frame. If the Pause Time bits is configured to be double-synchronized to the MII clock domain then consecutive writes to this register should be performed only after at least four clock cycles in the destination clock domain.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: EMACDEBUG
          description: Status debugging bits
          addressOffset: 36
          size: 32
          access: read-only
          fields:
            - name: MACRPES
              description: When high  this bit indicates that the MAC MII receive protocol engine is actively receiving data and not in IDLE state.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MACRFFCS
              description: "When high  this field indicates the active state of the FIFO Read and Write controllers of the MAC Receive Frame Controller Module. MACRFFCS[1] represents the status of FIFO Read controller. MACRFFCS[0] represents the status of small FIFO Write controller."
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: MTLRFWCAS
              description: When high  this bit indicates that the MTL Rx FIFO Write Controller is active and is transferring a received frame to the FIFO.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MTLRFRCS
              description: "This field gives the state of the Rx FIFO read Controller: 2'b00: IDLE state.2'b01: Reading frame data.2'b10: Reading frame status (or timestamp).2'b11: Flushing the frame data and status."
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: MTLRFFLS
              description: "This field gives the status of the fill-level of the Rx FIFO:   2'b00: Rx FIFO Empty.  2'b01: Rx FIFO fill-level below flow-control deactivate threshold.  2'b10: Rx FIFO fill-level above flow-control activate threshold.  2'b11: Rx FIFO Full."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: MACTPES
              description: When high  this bit indicates that the MAC MII transmit protocol engine is actively transmitting data and is not in the IDLE state.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MACTFCS
              description: "This field indicates the state of the MAC Transmit Frame Controller module:   2'b00: IDLE state.  2'b01: Waiting for status of previous frame or IFG or backoff period to be over.  2'b10: Generating and transmitting a Pause frame (in the full-duplex mode).  2'b11: Transferring input frame for transmission."
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MACTP
              description: When high  this bit indicates that the MAC transmitter is in the Pause condition (in the full-duplex-mode) and hence does not schedule any frame for transmission.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MTLTFRCS
              description: "This field indicates the state of the Tx FIFO Read Controller:   2'b00: IDLE state.  2'b01: READ state (transferring data to the MAC transmitter).  2'b10: Waiting for TxStatus from the MAC transmitter.  2'b11: Writing the received TxStatus or flushing the Tx FIFO."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: MTLTFWCS
              description: When high  this bit indicates that the MTL Tx FIFO Write Controller is active and is transferring data to the Tx FIFO.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: MTLTFNES
              description: When high  this bit indicates that the MTL Tx FIFO is not empty and some data is left for Transmission.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: MTLTSFFS
              description: When high  this bit indicates that the MTL TxStatus FIFO is full. Therefore  the MTL cannot accept any more frames for transmission.
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: PMT_RWUFFR
          description: "The MSB (31st bit) must be zero.Bit j[30:0] is the byte mask. If Bit 1/2/3/4 (byte number) of the byte mask is set  the CRC block processes the Filter 1/2/3/4 Offset + j of the incoming packet(PWKPTR is 0/1/2/3).RWKPTR is 0:Filter 0 Byte Mask .RWKPTR is 1:Filter 1 Byte Mask RWKPTR is 2:Filter 2 Byte Mask RWKPTR is 3:Filter 3 Byte Mask RWKPTR is 4:Bit 3/11/19/27 specifies the address type  defining the destination address type of the pattern.When the bit is set  the pattern applies to only multicast packets"
          addressOffset: 40
          size: 32
          access: read-only
      - register:
          name: PMT_CSR
          description: PMT Control and Status
          addressOffset: 44
          size: 32
          access: read-only
          fields:
            - name: PWRDWN
              description: When set  the MAC receiver drops all received frames until it receives the expected magic packet or remote wake-up frame.This bit must only be set when MGKPKTEN  GLBLUCAST  or RWKPKTEN bit is set high.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MGKPKTEN
              description: When set  enables generation of a power management event because of magic packet reception.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RWKPKTEN
              description: When set  enables generation of a power management event because of remote wake-up frame reception
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MGKPRCVD
              description: When set  this bit indicates that the power management event is generated because of the reception of a magic packet. This bit is cleared by a Read into this register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RWKPRCVD
              description: When set  this bit indicates the power management event is generated because of the reception of a remote wake-up frame. This bit is cleared by a Read into this register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GLBLUCAST
              description: When set  enables any unicast packet filtered by the MAC (DAFilter) address recognition to be a remote wake-up frame.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RWKPTR
              description: The maximum value of the pointer is 7  the detail information please refer to PMT_RWUFFR.
              bitOffset: 24
              bitWidth: 5
              access: read-write
            - name: RWKFILTRST
              description: When this bit is set  it resets the RWKPTR register to 3’b000.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EMACLPI_CRS
          description: LPI Control and Status
          addressOffset: 48
          size: 32
          access: read-only
          fields:
            - name: TLPIEN
              description: When set  this bit indicates that the MAC Transmitter has entered the LPI state because of the setting of the LPIEN bit. This bit is cleared by a read into this register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TLPIEX
              description: When set  this bit indicates that the MAC transmitter has exited the LPI state after the user has cleared the LPIEN bit and the LPI_TW_Timer has expired.This bit is cleared by a read into this register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RLPIEN
              description: When set  this bit indicates that the MAC Receiver has received an LPI pattern and entered the LPI state. This bit is cleared by a read into this register.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RLPIEX
              description: When set  this bit indicates that the MAC Receiver has stopped receiving the LPI pattern on the MII interface  exited the LPI state  and resumed the normal reception. This bit is cleared by a read into this register.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TLPIST
              description: When set  this bit indicates that the MAC is transmitting the LPI pattern on the MII interface.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RLPIST
              description: When set  this bit indicates that the MAC is receiving the LPI pattern on the MII interface.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LPIEN
              description: When set  this bit instructs the MAC Transmitter to enter the LPI state. When reset  this bit instructs the MAC to exit the LPI state and resume normal transmission.This bit is cleared when the LPITXA bit is set and the MAC exits the LPI state because of the arrival of a new packet for transmission.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PLS
              description: This bit indicates the link status of the PHY.When set  the link is considered to be okay (up) and when reset  the link is considered to be down.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: LPITXA
              description: This bit controls the behavior of the MAC when it is entering or coming out of the LPI mode on the transmit side.If the LPITXA and LPIEN bits are set to 1  the MAC enters the LPI mode only after all outstanding frames and pending frames have been transmitted. The MAC comes out of the LPI mode when the application sends any frame.When this bit is 0  the LPIEN bit directly controls behavior of the MAC when it is entering or coming out of the LPI mode.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: EMACLPITIMERSCONTROL
          description: LPI Timers Control
          addressOffset: 52
          size: 32
          access: read-only
          fields:
            - name: LPI_TW_TIMER
              description: This field specifies the minimum time (in microseconds) for which the MAC waits  after it stops transmitting the LPI pattern to the PHY and before it resumes the normal transmission. The TLPIEX status bit is set after the expiry of this timer.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: LPI_LS_TIMER
              description: This field specifies the minimum time (in milliseconds) for which the link status from the PHY should be up (OKAY) before the LPI pattern can be transmitted to the PHY. The MAC does not transmit the LPI pattern even when the LPIEN bit is set unless the LPI_LS_Timer reaches the programmed terminal count. The default value of the LPI_LS_Timer is 1000 (1 sec) as defined in the IEEE standard.
              bitOffset: 16
              bitWidth: 10
              access: read-write
      - register:
          name: EMACINTS
          description: Interrupt status
          addressOffset: 56
          size: 32
          access: read-only
          fields:
            - name: PMTINTS
              description: "This bit is set when a magic packet or remote wake-up frame is received in the power-down mode (see Bit[5] and Bit[6] in the PMT Control and Status Register). This bit is cleared when both Bits[6:5] are cleared because of a read operation to the PMT Control and Status register. This bit is valid only when you select the optional PMT module during core configuration."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LPIIS
              description: "When the Energy Efficient Ethernet feature is enabled  this bit is set for any LPI state entry or exit in the MAC Transmitter or Receiver. This bit is cleared on reading Bit[0] of Register (LPI Control and Status Register)."
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: EMACINTMASK
          description: Interrupt mask
          addressOffset: 60
          size: 32
          fields:
            - name: PMTINTMASK
              description: When set  this bit disables the assertion of the interrupt signal because of the setting of PMT Interrupt Status bit in Register (Interrupt Status Register).
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LPIINTMASK
              description: When set  this bit disables the assertion of the interrupt signal because of the setting of the LPI Interrupt Status bit in Register (Interrupt Status Register).
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: EMACADDR0HIGH
          description: Upper 16 bits of the first 6-byte MAC address
          addressOffset: 64
          size: 32
          fields:
            - name: ADDRESS0_HI
              description: "This field contains the upper 16 bits (47:32) of the first 6-byte MAC address.The MAC uses this field for filtering the received frames and inserting the MAC address in the Transmit Flow Control (Pause) Frames."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: ADDRESS_ENABLE0
              description: This bit is always set to 1.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EMACADDR0LOW
          description: This field contains the lower 32 bits of the first 6-byte MAC address. This is used by the MAC for filtering the received frames and inserting the MAC address in the Transmit Flow Control (Pause) Frames.
          addressOffset: 68
          size: 32
      - register:
          name: EMACADDR1HIGH
          description: Upper 16 bits of the second 6-byte MAC address
          addressOffset: 72
          size: 32
          fields:
            - name: MAC_ADDRESS1_HI
              description: "This field contains the upper 16 bits  Bits[47:32] of the second 6-byte MAC Address."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MASK_BYTE_CONTROL
              description: "These bits are mask control bits for comparison of each of the EMACADDR1 bytes. When set high  the MAC does not compare the corresponding byte of received DA or SA with the contents of EMACADDR1 registers. Each bit controls the masking of the bytes as follows:  Bit[29]: EMACADDR1 High [15:8].  Bit[28]: EMACADDR1 High [7:0].  Bit[27]: EMACADDR1 Low [31:24].  Bit[24]: EMACADDR1 Low [7:0].You can filter a group of addresses (known as group address filtering) by masking one or more bytes of the address."
              bitOffset: 24
              bitWidth: 6
              access: read-write
            - name: SOURCE_ADDRESS
              description: "When this bit is set  the EMACADDR1[47:0] is used to compare with the SA fields of the received frame. When this bit is reset  the EMACADDR1[47:0] is used to compare with the DA fields of the received frame."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADDRESS_ENABLE1
              description: When this bit is set  the address filter module uses the second MAC address for perfect filtering. When this bit is reset  the address filter module ignores the address for filtering.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EMACADDR1LOW
          description: This field contains the lower 32 bits of the second 6-byte MAC address.The content of this field is undefined  so the register needs to be configured after the initialization Process.
          addressOffset: 76
          size: 32
      - register:
          name: EMACADDR2HIGH
          description: Upper 16 bits of the third 6-byte MAC address
          addressOffset: 80
          size: 32
          fields:
            - name: MAC_ADDRESS2_HI
              description: "This field contains the upper 16 bits  Bits[47:32] of the third 6-byte MAC address."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MASK_BYTE_CONTROL2
              description: "These bits are mask control bits for comparison of each of the EMACADDR2 bytes. When set high  the MAC does not compare the corresponding byte of received DA or SA with the contents of EMACADDR2 registers. Each bit controls the masking of the bytes as follows:  Bit[29]: EMACADDR2 High [15:8].  Bit[28]: EMACADDR2 High [7:0].  Bit[27]: EMACADDR2 Low [31:24].  Bit[24]: EMACADDR2 Low [7:0].You can filter a group of addresses (known as group address filtering) by masking one or more bytes of the address."
              bitOffset: 24
              bitWidth: 6
              access: read-write
            - name: SOURCE_ADDRESS2
              description: "When this bit is set  the EMACADDR2[47:0] is used to compare with the SA fields of the received frame. When this bit is reset  the EMACADDR2[47:0] is used to compare with the DA fields of the received frame."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADDRESS_ENABLE2
              description: When this bit is set  the address filter module uses the third MAC address for perfect filtering. When this bit is reset  the address filter module ignores the address for filtering.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EMACADDR2LOW
          description: This field contains the lower 32 bits of the third 6-byte MAC address. The content of this field is undefined  so the register needs to be configured after the initialization process.
          addressOffset: 84
          size: 32
      - register:
          name: EMACADDR3HIGH
          description: Upper 16 bits of the fourth 6-byte MAC address
          addressOffset: 88
          size: 32
          fields:
            - name: MAC_ADDRESS3_HI
              description: "This field contains the upper 16 bits  Bits[47:32] of the fourth 6-byte MAC address."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MASK_BYTE_CONTROL3
              description: "These bits are mask control bits for comparison of each of the EMACADDR3 bytes. When set high  the MAC does not compare the corresponding byte of received DA or SA with the contents of EMACADDR3 registers. Each bit controls the masking of the bytes as follows:  Bit[29]: EMACADDR3 High [15:8].  Bit[28]: EMACADDR3 High [7:0].  Bit[27]: EMACADDR3 Low [31:24].  Bit[24]: EMACADDR3 Low [7:0].You can filter a group of addresses (known as group address filtering) by masking one or more bytes of the address."
              bitOffset: 24
              bitWidth: 6
              access: read-write
            - name: SOURCE_ADDRESS3
              description: "When this bit is set  the EMACADDR3[47:0] is used to compare with the SA fields of the received frame. When this bit is reset  the EMACADDR3[47:0] is used to compare with the DA fields of the received frame."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADDRESS_ENABLE3
              description: When this bit is set  the address filter module uses the fourth MAC address for perfect filtering. When this bit is reset  the address filter module ignores the address for filtering.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EMACADDR3LOW
          description: This field contains the lower 32 bits of the fourth 6-byte MAC address.The content of this field is undefined  so the register needs to be configured after the initialization Process.
          addressOffset: 92
          size: 32
      - register:
          name: EMACADDR4HIGH
          description: Upper 16 bits of the fifth 6-byte MAC address
          addressOffset: 96
          size: 32
          fields:
            - name: MAC_ADDRESS4_HI
              description: "This field contains the upper 16 bits  Bits[47:32] of the fifth 6-byte MAC address."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MASK_BYTE_CONTROL4
              description: "These bits are mask control bits for comparison of each of the EMACADDR4 bytes. When set high  the MAC does not compare the corresponding byte of received DA or SA with the contents of EMACADDR4 registers. Each bit controls the masking of the bytes as follows:  Bit[29]: EMACADDR4 High [15:8].  Bit[28]: EMACADDR4 High [7:0].  Bit[27]: EMACADDR4 Low [31:24].  Bit[24]: EMACADDR4 Low [7:0].You can filter a group of addresses (known as group address filtering) by masking one or more bytes of the address."
              bitOffset: 24
              bitWidth: 6
              access: read-write
            - name: SOURCE_ADDRESS4
              description: "When this bit is set  the EMACADDR4[47:0] is used to compare with the SA fields of the received frame. When this bit is reset  the EMACADDR4[47:0] is used to compare with the DA fields of the received frame."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADDRESS_ENABLE4
              description: When this bit is set  the address filter module uses the fifth MAC address for perfect filtering. When this bit is reset  the address filter module ignores the address for filtering.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EMACADDR4LOW
          description: This field contains the lower 32 bits of the fifth 6-byte MAC address. The content of this field is undefined  so the register needs to be configured after the initialization process.
          addressOffset: 100
          size: 32
      - register:
          name: EMACADDR5HIGH
          description: Upper 16 bits of the sixth 6-byte MAC address
          addressOffset: 104
          size: 32
          fields:
            - name: MAC_ADDRESS5_HI
              description: "This field contains the upper 16 bits  Bits[47:32] of the sixth 6-byte MAC address."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MASK_BYTE_CONTROL5
              description: "These bits are mask control bits for comparison of each of the EMACADDR5 bytes. When set high  the MAC does not compare the corresponding byte of received DA or SA with the contents of EMACADDR5 registers. Each bit controls the masking of the bytes as follows:  Bit[29]: EMACADDR5 High [15:8].  Bit[28]: EMACADDR5 High [7:0].  Bit[27]: EMACADDR5 Low [31:24].  Bit[24]: EMACADDR5 Low [7:0].You can filter a group of addresses (known as group address filtering) by masking one or more bytes of the address."
              bitOffset: 24
              bitWidth: 6
              access: read-write
            - name: SOURCE_ADDRESS5
              description: "When this bit is set  the EMACADDR5[47:0] is used to compare with the SA fields of the received frame. When this bit is reset  the EMACADDR5[47:0] is used to compare with the DA fields of the received frame."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADDRESS_ENABLE5
              description: When this bit is set  the address filter module uses the sixth MAC address for perfect filtering. When this bit is reset  the address filter module ignores the address for filtering.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EMACADDR5LOW
          description: This field contains the lower 32 bits of the sixth 6-byte MAC address. The content of this field is undefined  so the register needs to be configured after the initialization process.
          addressOffset: 108
          size: 32
      - register:
          name: EMACADDR6HIGH
          description: Upper 16 bits of the seventh 6-byte MAC address
          addressOffset: 112
          size: 32
          fields:
            - name: MAC_ADDRESS6_HI
              description: "This field contains the upper 16 bits  Bits[47:32] of the seventh 6-byte MAC Address."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MASK_BYTE_CONTROL6
              description: "These bits are mask control bits for comparison of each of the EMACADDR6 bytes. When set high  the MAC does not compare the corresponding byte of received DA or SA with the contents of EMACADDR6 registers. Each bit controls the masking of the bytes as follows:  Bit[29]: EMACADDR6 High [15:8].  Bit[28]: EMACADDR6 High [7:0].  Bit[27]: EMACADDR6 Low [31:24].  Bit[24]: EMACADDR6 Low [7:0].You can filter a group of addresses (known as group address filtering) by masking one or more bytes of the address."
              bitOffset: 24
              bitWidth: 6
              access: read-write
            - name: SOURCE_ADDRESS6
              description: "When this bit is set  the EMACADDR6[47:0] is used to compare with the SA fields of the received frame. When this bit is reset  the EMACADDR6[47:0] is used to compare with the DA fields of the received frame."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADDRESS_ENABLE6
              description: When this bit is set  the address filter module uses the seventh MAC address for perfect filtering. When this bit is reset  the address filter module ignores the address for filtering.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EMACADDR6LOW
          description: This field contains the lower 32 bits of the seventh 6-byte MAC address.The content of this field is undefined  so the register needs to be configured after the initialization Process.
          addressOffset: 116
          size: 32
      - register:
          name: EMACADDR7HIGH
          description: Upper 16 bits of the eighth 6-byte MAC address
          addressOffset: 120
          size: 32
          fields:
            - name: MAC_ADDRESS7_HI
              description: "This field contains the upper 16 bits  Bits[47:32] of the eighth 6-byte MAC Address."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MASK_BYTE_CONTROL7
              description: "These bits are mask control bits for comparison of each of the EMACADDR7 bytes. When set high  the MAC does not compare the corresponding byte of received DA or SA with the contents of EMACADDR7 registers. Each bit controls the masking of the bytes as follows:  Bit[29]: EMACADDR7 High [15:8].  Bit[28]: EMACADDR7 High [7:0].  Bit[27]: EMACADDR7 Low [31:24].  Bit[24]: EMACADDR7 Low [7:0].You can filter a group of addresses (known as group address filtering) by masking one or more bytes of the address."
              bitOffset: 24
              bitWidth: 6
              access: read-write
            - name: SOURCE_ADDRESS7
              description: "When this bit is set  the EMACADDR7[47:0] is used to compare with the SA fields of the received frame. When this bit is reset  the EMACADDR7[47:0] is used to compare with the DA fields of the received frame."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADDRESS_ENABLE7
              description: When this bit is set  the address filter module uses the eighth MAC address for perfect filtering. When this bit is reset  the address filter module ignores the address for filtering.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EMACADDR7LOW
          description: This field contains the lower 32 bits of the eighth 6-byte MAC address.The content of this field is undefined  so the register needs to be configured after the initialization Process.
          addressOffset: 124
          size: 32
      - register:
          name: EMACCSTATUS
          description: Link communication status
          addressOffset: 216
          size: 32
          access: read-only
          fields:
            - name: LINK_MODE
              description: "This bit indicates the current mode of operation of the link:   1'b0: Half-duplex mode.  1'b1: Full-duplex mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LINK_SPEED
              description: "This bit indicates the current speed of the link:   2'b00: 2.5 MHz.  2'b01: 25 MHz.  2'b10: 125 MHz."
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: JABBER_TIMEOUT
              description: "This bit indicates whether there is jabber timeout error (1'b1) in the received Frame."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: EMACWDOGTO
          description: Watchdog timeout control
          addressOffset: 220
          size: 32
          fields:
            - name: WDOGTO
              description: "When Bit[16] (PWE) is set and Bit[23] (WD) of EMACCONFIG_REG is reset  this field is used as watchdog timeout for a received frame. If the length of a received frame exceeds the value of this field  such frame is terminated and declared as an error frame."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: PWDOGEN
              description: "When this bit is set and Bit[23] (WD) of EMACCONFIG_REG is reset  the WTO field (Bits[13:0]) is used as watchdog timeout for a received frame. When this bit is cleared  the watchdog timeout for a received frame is controlled by the setting of Bit[23] (WD) and Bit[20] (JE) in EMACCONFIG_REG."
              bitOffset: 16
              bitWidth: 1
              access: read-write
  - name: FLASH_ENCRYPTION
    description: FLASH_ENCRYPTION Peripheral
    groupName: FLASH_ENCRYPTION
    baseAddress: 1072979968
    addressBlock:
      - offset: 0
        size: 44
        usage: registers
    registers:
      - register:
          dim: 8
          dimIncrement: 4
          name: BUFFER_%s
          addressOffset: 0
          size: 32
          fields:
            - name: BUFFER
              description: Data buffers for encryption.
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: START
          addressOffset: 32
          size: 32
          fields:
            - name: FLASH_START
              description: Set this bit to start encryption operation on data buffer.
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: ADDRESS
          addressOffset: 36
          size: 32
          fields:
            - name: ADDRESS
              description: The physical address on the off-chip flash must be 8-word boundary aligned.
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: DONE
          addressOffset: 40
          size: 32
          fields:
            - name: FLASH_DONE
              description: Set this bit when encryption operation is complete.
              bitOffset: 0
              bitWidth: 1
              access: read-only
  - name: FRC_TIMER
    description: FRC_TIMER Peripheral
    groupName: FRC
    baseAddress: 1072984064
    addressBlock:
      - offset: 0
        size: 20
        usage: registers
    registers:
      - register:
          name: TIMER_LOAD
          addressOffset: 0
          size: 32
          fields:
            - name: VALUE
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER_COUNT
          addressOffset: 4
          size: 32
          fields:
            - name: TIMER_COUNT
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER_CTRL
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER_PRESCALER
              bitOffset: 1
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER_INT
          addressOffset: 12
          size: 32
          fields:
            - name: CLR
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER_ALARM
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_ALARM
              bitOffset: 0
              bitWidth: 8
              access: read-write
  - name: GPIO
    description: General Purpose Input/Output
    groupName: GPIO
    baseAddress: 1072971776
    addressBlock:
      - offset: 0
        size: 1484
        usage: registers
    interrupt:
      - name: GPIO
        value: 22
      - name: GPIO_NMI
        value: 23
    registers:
      - register:
          name: BT_SELECT
          addressOffset: 0
          size: 32
          fields:
            - name: BT_SEL
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT
          addressOffset: 4
          size: 32
          fields:
            - name: DATA
              description: GPIO0~31 output value
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_W1TS
          addressOffset: 8
          size: 32
          fields:
            - name: OUT_DATA_W1TS
              description: GPIO0~31 output value write 1 to set
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_W1TC
          addressOffset: 12
          size: 32
          fields:
            - name: OUT_DATA_W1TC
              description: GPIO0~31 output value write 1 to clear
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT1
          addressOffset: 16
          size: 32
          fields:
            - name: DATA
              description: GPIO32~39 output value
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: OUT1_W1TS
          addressOffset: 20
          size: 32
          fields:
            - name: OUT1_DATA_W1TS
              description: GPIO32~39 output value write 1 to set
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: OUT1_W1TC
          addressOffset: 24
          size: 32
          fields:
            - name: OUT1_DATA_W1TC
              description: GPIO32~39 output value write 1 to clear
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: SDIO_SELECT
          addressOffset: 28
          size: 32
          fields:
            - name: SDIO_SEL
              description: SDIO PADS on/off control from outside
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: ENABLE
          addressOffset: 32
          size: 32
          fields:
            - name: DATA
              description: GPIO0~31 output enable
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ENABLE_W1TS
          addressOffset: 36
          size: 32
          fields:
            - name: ENABLE_DATA_W1TS
              description: GPIO0~31 output enable write 1 to set
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ENABLE_W1TC
          addressOffset: 40
          size: 32
          fields:
            - name: ENABLE_DATA_W1TC
              description: GPIO0~31 output enable write 1 to clear
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ENABLE1
          addressOffset: 44
          size: 32
          fields:
            - name: DATA
              description: GPIO32~39 output enable
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: ENABLE1_W1TS
          addressOffset: 48
          size: 32
          fields:
            - name: ENABLE1_DATA_W1TS
              description: GPIO32~39 output enable write 1 to set
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: ENABLE1_W1TC
          addressOffset: 52
          size: 32
          fields:
            - name: ENABLE1_DATA_W1TC
              description: GPIO32~39 output enable write 1 to clear
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: STRAP
          addressOffset: 56
          size: 32
          fields:
            - name: STRAPPING
              description: "{10'b0, MTDI, GPIO0, GPIO2, GPIO4, MTDO, GPIO5}"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IN
          addressOffset: 60
          size: 32
          fields:
            - name: DATA_NEXT
              description: GPIO0~31 input value
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IN1
          addressOffset: 64
          size: 32
          fields:
            - name: DATA_NEXT
              description: GPIO32~39 input value
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: STATUS
          addressOffset: 68
          size: 32
          fields:
            - name: INT
              description: GPIO0~31 interrupt status
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATUS_W1TS
          addressOffset: 72
          size: 32
          fields:
            - name: STATUS_INT_W1TS
              description: GPIO0~31 interrupt status write 1 to set
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATUS_W1TC
          addressOffset: 76
          size: 32
          fields:
            - name: STATUS_INT_W1TC
              description: GPIO0~31 interrupt status write 1 to clear
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATUS1
          addressOffset: 80
          size: 32
          fields:
            - name: INT
              description: GPIO32~39 interrupt status
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: STATUS1_W1TS
          addressOffset: 84
          size: 32
          fields:
            - name: STATUS1_INT_W1TS
              description: GPIO32~39 interrupt status write 1 to set
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: STATUS1_W1TC
          addressOffset: 88
          size: 32
          fields:
            - name: STATUS1_INT_W1TC
              description: GPIO32~39 interrupt status write 1 to clear
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: ACPU_INT
          addressOffset: 96
          size: 32
          fields:
            - name: APPCPU_INT
              description: GPIO0~31 APP CPU interrupt status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: ACPU_NMI_INT
          addressOffset: 100
          size: 32
          fields:
            - name: APPCPU_NMI_INT
              description: GPIO0~31 APP CPU non-maskable interrupt status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PCPU_INT
          addressOffset: 104
          size: 32
          fields:
            - name: PROCPU_INT
              description: GPIO0~31 PRO CPU interrupt status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PCPU_NMI_INT
          addressOffset: 108
          size: 32
          fields:
            - name: PROCPU_NMI_INT
              description: GPIO0~31 PRO CPU non-maskable interrupt status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPUSDIO_INT
          addressOffset: 112
          size: 32
          fields:
            - name: SDIO_INT
              description: "SDIO's extent GPIO0~31 interrupt"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: ACPU_INT1
          addressOffset: 116
          size: 32
          fields:
            - name: APPCPU_INT_H
              description: GPIO32~39 APP CPU interrupt status
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: ACPU_NMI_INT1
          addressOffset: 120
          size: 32
          fields:
            - name: APPCPU_NMI_INT_H
              description: GPIO32~39 APP CPU non-maskable interrupt status
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: PCPU_INT1
          addressOffset: 124
          size: 32
          fields:
            - name: PROCPU_INT_H
              description: GPIO32~39 PRO CPU interrupt status
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: PCPU_NMI_INT1
          addressOffset: 128
          size: 32
          fields:
            - name: PROCPU_NMI_INT_H
              description: GPIO32~39 PRO CPU non-maskable interrupt status
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: CPUSDIO_INT1
          addressOffset: 132
          size: 32
          fields:
            - name: SDIO_INT_H
              description: "SDIO's extent GPIO32~39 interrupt"
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: PIN_PAD_DRIVER
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PIN_INT_TYPE
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: PIN_WAKEUP_ENABLE
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PIN_CONFIG
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: PIN_INT_ENA
              bitOffset: 13
              bitWidth: 5
              access: read-write
      - register:
          dim: 40
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39"
          name: PIN%s
          addressOffset: 136
          size: 32
          fields:
            - name: PAD_DRIVER
              description: "if set to 0: normal output  if set to 1: open drain"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INT_TYPE
              description: "if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger"
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: GPIO wake up enable  only available in light sleep
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CONFIG
              description: NA
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: INT_ENA
              description: "bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable"
              bitOffset: 13
              bitWidth: 5
              access: read-write
      - register:
          name: cali_conf
          addressOffset: 296
          size: 32
          fields:
            - name: CALI_RTC_MAX
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: CALI_START
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: cali_data
          addressOffset: 300
          size: 32
          fields:
            - name: CALI_VALUE_SYNC2
              bitOffset: 0
              bitWidth: 20
              access: read-only
            - name: CALI_RDY_REAL
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: CALI_RDY_SYNC2
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          dim: 256
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255"
          name: FUNC%s_IN_SEL_CFG
          addressOffset: 304
          size: 32
          fields:
            - name: IN_SEL
              description: select one of the 256 inputs
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: IN_INV_SEL
              description: revert the value of the input if you want to revert  please set the value to 1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SEL
              description: if the slow signal bypass the io matrix or not if you want  setting the value to 1
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          dim: 40
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39"
          name: FUNC%s_OUT_SEL_CFG
          addressOffset: 1328
          size: 32
          fields:
            - name: OUT_SEL
              description: select one of the 256 output to 40 GPIO
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: INV_SEL
              description: invert the output value  if you want to revert the output value  setting the value to 1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OEN_SEL
              description: weather using the logical oen signal or not using the value setting by the register
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OEN_INV_SEL
              description: invert the output enable value  if you want to revert the output enable value  setting the value to 1
              bitOffset: 11
              bitWidth: 1
              access: read-write
  - name: GPIO_SD
    description: Sigma-Delta Modulation
    groupName: GPIO_SIGMADELTA
    baseAddress: 1072975616
    addressBlock:
      - offset: 0
        size: 44
        usage: registers
    registers:
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: SIGMADELTA%s
          addressOffset: 0
          size: 32
          resetValue: 65280
          fields:
            - name: SD0_IN
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SD0_PRESCALE
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: CG
          addressOffset: 32
          size: 32
          fields:
            - name: SD_CLK_EN
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: MISC
          addressOffset: 36
          size: 32
          fields:
            - name: SPI_SWAP
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: VERSION
          addressOffset: 40
          size: 32
          resetValue: 22045072
          fields:
            - name: SD_DATE
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: HINF
    description: HINF Peripheral
    groupName: HINF
    baseAddress: 1073000448
    addressBlock:
      - offset: 0
        size: 52
        usage: registers
    registers:
      - register:
          name: CFG_DATA0
          addressOffset: 0
          size: 32
          resetValue: 572679782
          fields:
            - name: USER_ID_FN1
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: DEVICE_ID_FN1
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: CFG_DATA1
          addressOffset: 4
          size: 32
          resetValue: 17891345
          fields:
            - name: SDIO_ENABLE
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SDIO_IOREADY1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HIGHSPEED_ENABLE
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HIGHSPEED_MODE
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SDIO_CD_ENABLE
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SDIO_IOREADY2
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SDIO_INT_MASK
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: IOENABLE2
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: CD_DISABLE
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FUNC1_EPS
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: EMP
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: IOENABLE1
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SDIO20_CONF0
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: SDIO_VER
              bitOffset: 16
              bitWidth: 12
              access: read-write
            - name: FUNC2_EPS
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SDIO20_CONF1
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: CFG_DATA7
          addressOffset: 28
          size: 32
          resetValue: 131072
          fields:
            - name: PIN_STATE
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHIP_STATE
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SDIO_RST
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SDIO_IOREADY0
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: CIS_CONF0
          addressOffset: 32
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF1
          addressOffset: 36
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF2
          addressOffset: 40
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF3
          addressOffset: 44
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF4
          addressOffset: 48
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF5
          addressOffset: 52
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF6
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF7
          addressOffset: 60
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W7
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CFG_DATA16
          addressOffset: 64
          size: 32
          resetValue: 859006566
          fields:
            - name: USER_ID_FN2
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: DEVICE_ID_FN2
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DATE
          addressOffset: 252
          size: 32
          resetValue: 352518656
          fields:
            - name: SDIO_DATE
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: I2C0
    description: I2C (Inter-Integrated Circuit) Controller 0
    groupName: I2C
    baseAddress: 1073033216
    addressBlock:
      - offset: 0
        size: 156
        usage: registers
    interrupt:
      - name: I2C_EXT0
        value: 49
    registers:
      - register:
          name: SCL_LOW_PERIOD
          addressOffset: 0
          size: 32
          fields:
            - name: SCL_LOW_PERIOD
              description: This register is used to configure the  low level width of SCL clock.
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: CTR
          addressOffset: 4
          size: 32
          resetValue: 3
          fields:
            - name: SDA_FORCE_OUT
              description: "1: normally ouput sda data   0: exchange the function of sda_o and sda_oe (sda_o is the original internal output sda signal sda_oe is the enable bit for the internal output sda signal)"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: "1: normally ouput scl clock  0: exchange the function of scl_o and scl_oe (scl_o is the original internal output scl signal  scl_oe is the enable bit for the internal output scl signal)"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAMPLE_SCL_LEVEL
              description: Set this bit to sample data in SCL low level. clear this bit to sample data in SCL high level.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MS_MODE
              description: Set this bit to configure the module as i2c master  clear this bit to configure the module as i2c slave.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: Set this bit to start sending data in txfifo.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_LSB_FIRST
              description: "This bit is used to control the sending mode for  data need to be send. 1: receive data from most significant bit    0: receive data from least significant bit"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: "This bit is used to control the storage mode for received datas. 1: receive data from most significant bit    0: receive data from least significant bit"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: This is the clock gating control bit for reading or writing registers.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SR
          addressOffset: 8
          size: 32
          fields:
            - name: ACK_REC
              description: This register stores the value of ACK bit.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLAVE_RW
              description: "when in slave mode  1: master read slave  0: master write slave."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIME_OUT
              description: when I2C takes more than time_out_reg clocks to receive a data then this register changes to high level.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: when I2C lost control of SDA line  this register changes to high level.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: "1:I2C bus is busy transferring data. 0:I2C bus is in idle state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDRESSED
              description: "when configured as i2c slave  and the address send by master is equal to slave's address  then this bit will be high level."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS
              description: This register changes to high level when one byte is transferred.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: RXFIFO_CNT
              description: This register represent the amount of data need to send.
              bitOffset: 8
              bitWidth: 6
              access: read-only
            - name: TXFIFO_CNT
              description: This register stores the amount of received data  in ram.
              bitOffset: 18
              bitWidth: 6
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: "This register stores the value of state machine for i2c module.  3'h0: SCL_MAIN_IDLE  3'h1: SCL_ADDRESS_SHIFT 3'h2: SCL_ACK_ADDRESS  3'h3: SCL_RX_DATA  3'h4 SCL_TX_DATA  3'h5:SCL_SEND_ACK 3'h6:SCL_WAIT_ACK"
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: "This register stores the value of state machine to produce SCL. 3'h0: SCL_IDLE  3'h1:SCL_START   3'h2:SCL_LOW_EDGE  3'h3: SCL_LOW   3'h4:SCL_HIGH_EDGE   3'h5:SCL_HIGH  3'h6:SCL_STOP"
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          addressOffset: 12
          size: 32
          fields:
            - name: TIME_OUT
              description: This register is used to configure the max clock number of receiving  a data.
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SLAVE_ADDR
          addressOffset: 16
          size: 32
          fields:
            - name: SLAVE_ADDR
              description: "when configured as i2c slave  this register is used to configure slave's address."
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: ADDR_10BIT_EN
              description: This register is used to enable slave 10bit address mode.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RXFIFO_ST
          addressOffset: 20
          size: 32
          fields:
            - name: RXFIFO_START_ADDR
              description: This is the offset address of the last receiving data as described in nonfifo_rx_thres_register.
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: RXFIFO_END_ADDR
              description: This is the offset address of the first receiving data as described in nonfifo_rx_thres_register.
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: TXFIFO_START_ADDR
              description: This is the offset address of the first  sending data as described in nonfifo_tx_thres register.
              bitOffset: 10
              bitWidth: 5
              access: read-only
            - name: TXFIFO_END_ADDR
              description: This is the offset address of the last  sending data as described in nonfifo_tx_thres register.
              bitOffset: 15
              bitWidth: 5
              access: read-only
      - register:
          name: FIFO_CONF
          addressOffset: 24
          size: 32
          resetValue: 22364299
          fields:
            - name: RXFIFO_FULL_THRHD
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TXFIFO_EMPTY_THRHD
              description: Config txfifo empty threhd value when using apb fifo access
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: NONFIFO_EN
              description: Set this bit to enble apb nonfifo access.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FIFO_ADDR_CFG_EN
              description: "When this bit is set to 1 then the byte after address represent the offset address of I2C Slave's ram."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RST
              description: Set this bit to reset rx fifo when using apb fifo access.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RST
              description: Set this bit to reset tx fifo when using apb fifo access.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NONFIFO_RX_THRES
              description: when I2C receives more than nonfifo_rx_thres data  it will produce rx_send_full_int_raw interrupt and update the current offset address of the receiving data.
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: NONFIFO_TX_THRES
              description: when I2C sends more than nonfifo_tx_thres data  it will produce tx_send_empty_int_raw interrupt and update the current offset address of the sending data.
              bitOffset: 20
              bitWidth: 6
              access: read-write
      - register:
          name: DATA
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_RDATA
              description: The register represent the byte  data read from rxfifo when use apb fifo access
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: INT_RAW
          addressOffset: 32
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_RAW
              description: The raw interrupt status bit for rxfifo full when use apb fifo access.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_RAW
              description: The raw interrupt status bit for txfifo empty when use apb fifo access.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: The raw interrupt status bit for receiving data overflow when use apb fifo access.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_RAW
              description: The raw interrupt status bit for end_detect_int interrupt. when I2C deals with  the END command  it will produce end_detect_int interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLAVE_TRAN_COMP_INT_RAW
              description: The raw interrupt status bit for slave_tran_comp_int interrupt. when I2C Slave detectsthe STOP bit  it will produce slave_tran_comp_int interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: The raw interrupt status bit for arbitration_lost_int interrupt.when I2C lost the usage right of I2C BUS it will produce arbitration_lost_int interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MASTER_TRAN_COMP_INT_RAW
              description: The raw interrupt status bit for master_tra_comp_int interrupt. when I2C Master sends or receives a byte it will produce master_tran_comp_int interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: The raw interrupt status bit for trans_complete_int interrupt. when I2C Master finished STOP command  it will produce trans_complete_int interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: The raw interrupt status bit for time_out_int interrupt. when I2C takes a lot of time to receive a data  it will produce  time_out_int interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_RAW
              description: The raw interrupt status bit for trans_start_int interrupt. when I2C sends the START bit it will produce trans_start_int interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ACK_ERR_INT_RAW
              description: The raw interrupt status bit for ack_err_int interrupt. when I2C receives a wrong ACK bit  it will produce ack_err_int interrupt..
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: RX_REC_FULL_INT_RAW
              description: The raw interrupt status bit for rx_rec_full_int interrupt. when I2C receives more data  than nonfifo_rx_thres  it will produce rx_rec_full_int interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_SEND_EMPTY_INT_RAW
              description: The raw interrupt status bit for tx_send_empty_int interrupt.when I2C sends more data than nonfifo_tx_thres  it will produce tx_send_empty_int interrupt..
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          addressOffset: 36
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_CLR
              description: Set this bit to clear the rxfifo_full_int interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_EMPTY_INT_CLR
              description: Set this bit to clear the txfifo_empty_int interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear the rxfifo_ovf_int interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: END_DETECT_INT_CLR
              description: Set this bit to clear the end_detect_int interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLAVE_TRAN_COMP_INT_CLR
              description: Set this bit to clear the slave_tran_comp_int interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: Set this bit to clear the arbitration_lost_int interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MASTER_TRAN_COMP_INT_CLR
              description: Set this bit to clear the master_tran_comp interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: Set this bit to clear the trans_complete_int interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: Set this bit to clear the time_out_int interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: TRANS_START_INT_CLR
              description: Set this bit to clear the trans_start_int interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: ACK_ERR_INT_CLR
              description: Set this bit to clear the ack_err_int interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: RX_REC_FULL_INT_CLR
              description: Set this bit to clear the rx_rec_full_int interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TX_SEND_EMPTY_INT_CLR
              description: Set this bit to clear the tx_send_empty_int interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          addressOffset: 40
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ENA
              description: The enable bit for rxfifo_full_int interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_ENA
              description: The enable bit for txfifo_empty_int interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: The enable bit for rxfifo_ovf_int interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: END_DETECT_INT_ENA
              description: The enable bit for end_detect_int interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLAVE_TRAN_COMP_INT_ENA
              description: The enable bit for slave_tran_comp_int interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: The enable bit for arbitration_lost_int interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASTER_TRAN_COMP_INT_ENA
              description: The enable bit for master_tran_comp_int interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: The enable bit for trans_complete_int interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: The enable bit for time_out_int interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TRANS_START_INT_ENA
              description: The enable bit for trans_start_int interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ACK_ERR_INT_ENA
              description: The enable bit for ack_err_int interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_REC_FULL_INT_ENA
              description: The enable bit for rx_rec_full_int interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_SEND_EMPTY_INT_ENA
              description: The enable bit for tx_send_empty_int interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: INT_STATUS
          addressOffset: 44
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ST
              description: The masked interrupt status for rxfifo_full_int interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_ST
              description: The masked interrupt status for txfifo_empty_int interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: The masked interrupt status for rxfifo_ovf_int interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_ST
              description: The masked interrupt status for end_detect_int interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLAVE_TRAN_COMP_INT_ST
              description: The masked interrupt status for slave_tran_comp_int interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: The masked interrupt status for arbitration_lost_int interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MASTER_TRAN_COMP_INT_ST
              description: The masked interrupt status for master_tran_comp_int interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: The masked interrupt status for trans_complete_int interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: The masked interrupt status for time_out_int interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_ST
              description: The masked interrupt status for trans_start_int interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ACK_ERR_INT_ST
              description: The masked interrupt status for ack_err_int interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: RX_REC_FULL_INT_ST
              description: The masked interrupt status for rx_rec_full_int interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_SEND_EMPTY_INT_ST
              description: The masked interrupt status for tx_send_empty_int interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: SDA_HOLD
          addressOffset: 48
          size: 32
          fields:
            - name: TIME
              description: This register is used to configure the clock num I2C used to hold the data after the negedge of SCL.
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SDA_SAMPLE
          addressOffset: 52
          size: 32
          fields:
            - name: TIME
              description: This register is used to configure the clock num I2C used to sample data on SDA after the posedge of SCL
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SCL_HIGH_PERIOD
          addressOffset: 56
          size: 32
          fields:
            - name: SCL_HIGH_PERIOD
              description: This register is used to configure the clock num during SCL is low level.
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: SCL_START_HOLD
          addressOffset: 64
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: This register is used to configure the clock num between the negedge of SDA and negedge of SCL for start mark.
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SCL_RSTART_SETUP
          addressOffset: 68
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: This register is used to configure the clock num between the posedge of SCL and the negedge of SDA for restart mark.
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SCL_STOP_HOLD
          addressOffset: 72
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure the clock num after the STOP bit's posedge."
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: SCL_STOP_SETUP
          addressOffset: 76
          size: 32
          fields:
            - name: TIME
              description: This register is used to configure the clock num between the posedge of SCL and the posedge of SDA.
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SCL_FILTER_CFG
          addressOffset: 80
          size: 32
          resetValue: 8
          fields:
            - name: SCL_FILTER_THRES
              description: "When input SCL's pulse width is smaller than this register value  I2C ignores this pulse."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SCL_FILTER_EN
              description: This is the filter enable bit for SCL.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: SDA_FILTER_CFG
          addressOffset: 84
          size: 32
          resetValue: 8
          fields:
            - name: SDA_FILTER_THRES
              description: "When input SCL's pulse width is smaller than this register value  I2C ignores this pulse."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SDA_FILTER_EN
              description: This is the filter enable bit for SDA.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          dim: 16
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
          name: COMD%s
          addressOffset: 88
          size: 32
          fields:
            - name: COMMAND
              description: "This is the content of command0. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND_DONE
              description: When command0 is done in I2C Master mode  this bit changes to high level.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          addressOffset: 248
          size: 32
          resetValue: 369369088
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FIFO_START_ADDR
          addressOffset: 256
          size: 32
  - name: I2C1
    description: I2C (Inter-Integrated Circuit) Controller 1
    baseAddress: 1073115136
    interrupt:
      - name: I2C_EXT1
        value: 50
    derivedFrom: I2C0
  - name: I2S0
    description: I2S (Inter-IC Sound) Controller 0
    groupName: I2S
    baseAddress: 1073016832
    addressBlock:
      - offset: 0
        size: 180
        usage: registers
    interrupt:
      - name: I2S0
        value: 32
    registers:
      - register:
          name: CONF
          addressOffset: 8
          size: 32
          resetValue: 197376
          fields:
            - name: TX_RESET
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_RESET
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RESET
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RESET
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_START
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_START
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_SLAVE_MOD
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_SLAVE_MOD
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_RIGHT_FIRST
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_RIGHT_FIRST
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_MSB_SHIFT
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_MSB_SHIFT
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_SHORT_SYNC
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_SHORT_SYNC
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_MONO
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RX_MONO
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_MSB_RIGHT
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RX_MSB_RIGHT
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SIG_LOOPBACK
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          addressOffset: 12
          size: 32
          fields:
            - name: RX_TAKE_DATA_INT_RAW
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_PUT_DATA_INT_RAW
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_WFULL_INT_RAW
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RX_REMPTY_INT_RAW
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TX_WFULL_INT_RAW
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TX_REMPTY_INT_RAW
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_RAW
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_RAW
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_RAW
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_RAW
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_RAW
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_RAW
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_RAW
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_INT_RAW
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_INT_RAW
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_INT_RAW
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_RAW
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          addressOffset: 16
          size: 32
          fields:
            - name: RX_TAKE_DATA_INT_ST
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_PUT_DATA_INT_ST
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_WFULL_INT_ST
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RX_REMPTY_INT_ST
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TX_WFULL_INT_ST
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TX_REMPTY_INT_ST
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_ST
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_ST
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_ST
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_ST
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_ST
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_INT_ST
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_INT_ST
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_INT_ST
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_ST
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          addressOffset: 20
          size: 32
          fields:
            - name: RX_TAKE_DATA_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_PUT_DATA_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_WFULL_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_REMPTY_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_WFULL_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_REMPTY_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DONE_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_DONE_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          addressOffset: 24
          size: 32
          fields:
            - name: TAKE_DATA_INT_CLR
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PUT_DATA_INT_CLR
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_WFULL_INT_CLR
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: RX_REMPTY_INT_CLR
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TX_WFULL_INT_CLR
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: TX_REMPTY_INT_CLR
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_DONE_INT_CLR
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: IN_SUC_EOF_INT_CLR
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: IN_ERR_EOF_INT_CLR
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: OUT_DONE_INT_CLR
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: OUT_EOF_INT_CLR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_ERR_INT_CLR
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_ERR_INT_CLR
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_EMPTY_INT_CLR
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: OUT_TOTAL_EOF_INT_CLR
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          name: TIMING
          addressOffset: 28
          size: 32
          fields:
            - name: TX_BCK_IN_DELAY
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: TX_WS_IN_DELAY
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: RX_BCK_IN_DELAY
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: RX_WS_IN_DELAY
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: RX_SD_IN_DELAY
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: TX_BCK_OUT_DELAY
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TX_WS_OUT_DELAY
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TX_SD_OUT_DELAY
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: RX_WS_OUT_DELAY
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: RX_BCK_OUT_DELAY
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: TX_DSYNC_SW
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_DSYNC_SW
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DATA_ENABLE_DELAY
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: TX_BCK_IN_INV
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_CONF
          addressOffset: 32
          size: 32
          resetValue: 6176
          fields:
            - name: RX_DATA_NUM
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: TX_DATA_NUM
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: DSCR_EN
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_MOD
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: RX_FIFO_MOD
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: TX_FIFO_MOD_FORCE_EN
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_MOD_FORCE_EN
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: RXEOF_NUM
          addressOffset: 36
          size: 32
          resetValue: 64
          fields:
            - name: RX_EOF_NUM
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONF_SIGLE_DATA
          addressOffset: 40
          size: 32
          fields:
            - name: SIGLE_DATA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONF_CHAN
          addressOffset: 44
          size: 32
          fields:
            - name: TX_CHAN_MOD
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: RX_CHAN_MOD
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: OUT_LINK
          addressOffset: 48
          size: 32
          fields:
            - name: OUTLINK_ADDR
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: OUTLINK_STOP
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: OUTLINK_PARK
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: IN_LINK
          addressOffset: 52
          size: 32
          fields:
            - name: INLINK_ADDR
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: INLINK_STOP
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: INLINK_START
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: INLINK_PARK
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_EOF_DES_ADDR
          addressOffset: 56
          size: 32
          fields:
            - name: OUT_EOF_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_EOF_DES_ADDR
          addressOffset: 60
          size: 32
          fields:
            - name: IN_SUC_EOF_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_EOF_BFR_DES_ADDR
          addressOffset: 64
          size: 32
          fields:
            - name: OUT_EOF_BFR_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: AHB_TEST
          addressOffset: 68
          size: 32
          fields:
            - name: AHB_TESTMODE
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: AHB_TESTADDR
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: INLINK_DSCR
          addressOffset: 72
          size: 32
          fields:
            - name: INLINK_DSCR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR_BF0
          addressOffset: 76
          size: 32
          fields:
            - name: INLINK_DSCR_BF0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR_BF1
          addressOffset: 80
          size: 32
          fields:
            - name: INLINK_DSCR_BF1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR
          addressOffset: 84
          size: 32
          fields:
            - name: OUTLINK_DSCR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR_BF0
          addressOffset: 88
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR_BF1
          addressOffset: 92
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LC_CONF
          addressOffset: 96
          size: 32
          resetValue: 256
          fields:
            - name: IN_RST
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_RST
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBM_FIFO_RST
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: AHBM_RST
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUT_LOOP_TEST
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_LOOP_TEST
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_AUTO_WRBACK
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_NO_RESTART_CLR
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: INDSCR_BURST_EN
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_DATA_BURST_EN
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CHECK_OWNER
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MEM_TRANS_EN
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: OUTFIFO_PUSH
          addressOffset: 100
          size: 32
          fields:
            - name: OUTFIFO_WDATA
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: OUTFIFO_PUSH
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: INFIFO_POP
          addressOffset: 104
          size: 32
          fields:
            - name: INFIFO_RDATA
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: INFIFO_POP
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: LC_STATE0
          addressOffset: 108
          size: 32
          fields:
            - name: LC_STATE0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LC_STATE1
          addressOffset: 112
          size: 32
          fields:
            - name: LC_STATE1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LC_HUNG_CONF
          addressOffset: 116
          size: 32
          resetValue: 2064
          fields:
            - name: LC_FIFO_TIMEOUT
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LC_FIFO_TIMEOUT_SHIFT
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: LC_FIFO_TIMEOUT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CVSD_CONF0
          addressOffset: 128
          size: 32
          resetValue: 2147516415
          fields:
            - name: CVSD_Y_MAX
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CVSD_Y_MIN
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: CVSD_CONF1
          addressOffset: 132
          size: 32
          resetValue: 656640
          fields:
            - name: CVSD_SIGMA_MAX
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CVSD_SIGMA_MIN
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: CVSD_CONF2
          addressOffset: 136
          size: 32
          resetValue: 328356
          fields:
            - name: CVSD_K
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CVSD_J
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CVSD_BETA
              bitOffset: 6
              bitWidth: 10
              access: read-write
            - name: CVSD_H
              bitOffset: 16
              bitWidth: 3
              access: read-write
      - register:
          name: PLC_CONF0
          addressOffset: 140
          size: 32
          resetValue: 145228601
          fields:
            - name: GOOD_PACK_MAX
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: N_ERR_SEG
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: SHIFT_RATE
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: MAX_SLIDE_SAMPLE
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: PACK_LEN_8K
              bitOffset: 20
              bitWidth: 5
              access: read-write
            - name: N_MIN_ERR
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: PLC_CONF1
          addressOffset: 144
          size: 32
          resetValue: 2685897221
          fields:
            - name: BAD_CEF_ATTEN_PARA
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: BAD_CEF_ATTEN_PARA_SHIFT
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: BAD_OLA_WIN2_PARA_SHIFT
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: BAD_OLA_WIN2_PARA
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLIDE_WIN_LEN
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: PLC_CONF2
          addressOffset: 148
          size: 32
          resetValue: 40
          fields:
            - name: CVSD_SEG_MOD
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: MIN_PERIOD
              bitOffset: 2
              bitWidth: 5
              access: read-write
      - register:
          name: ESCO_CONF0
          addressOffset: 152
          size: 32
          fields:
            - name: ESCO_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ESCO_CHAN_MOD
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ESCO_CVSD_DEC_PACK_ERR
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ESCO_CVSD_PACK_LEN_8K
              bitOffset: 3
              bitWidth: 5
              access: read-write
            - name: ESCO_CVSD_INF_EN
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CVSD_DEC_START
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CVSD_DEC_RESET
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PLC_EN
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PLC2DMA_EN
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: SCO_CONF0
          addressOffset: 156
          size: 32
          fields:
            - name: SCO_WITH_I2S_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCO_NO_I2S_EN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CVSD_ENC_START
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CVSD_ENC_RESET
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          addressOffset: 160
          size: 32
          resetValue: 137
          fields:
            - name: TX_PCM_CONF
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TX_PCM_BYPASS
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_PCM_CONF
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: RX_PCM_BYPASS
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_STOP_EN
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_ZEROS_RM_EN
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: PD_CONF
          addressOffset: 164
          size: 32
          resetValue: 10
          fields:
            - name: FIFO_FORCE_PD
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FIFO_FORCE_PU
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PLC_MEM_FORCE_PD
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PLC_MEM_FORCE_PU
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CONF2
          addressOffset: 168
          size: 32
          fields:
            - name: CAMERA_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LCD_TX_WRX2_EN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LCD_TX_SDX2_EN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DATA_ENABLE_TEST_EN
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DATA_ENABLE
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LCD_EN
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EXT_ADC_START_EN
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INTER_VALID_EN
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: CLKM_CONF
          addressOffset: 172
          size: 32
          resetValue: 4
          fields:
            - name: CLKM_DIV_NUM
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKM_DIV_B
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: CLKM_DIV_A
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: CLK_EN
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLKA_ENA
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: SAMPLE_RATE_CONF
          addressOffset: 176
          size: 32
          resetValue: 4260230
          fields:
            - name: TX_BCK_DIV_NUM
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: RX_BCK_DIV_NUM
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: TX_BITS_MOD
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: RX_BITS_MOD
              bitOffset: 18
              bitWidth: 6
              access: read-write
      - register:
          name: PDM_CONF
          addressOffset: 180
          size: 32
          resetValue: 22347808
          fields:
            - name: TX_PDM_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_PDM_EN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PCM2PDM_CONV_EN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PDM2PCM_CONV_EN
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_PDM_SINC_OSR2
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: TX_PDM_PRESCALE
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TX_PDM_HP_IN_SHIFT
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TX_PDM_LP_IN_SHIFT
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SINC_IN_SHIFT
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SIGMADELTA_IN_SHIFT
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: RX_PDM_SINC_DSR_16_EN
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TX_PDM_HP_BYPASS
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: PDM_FREQ_CONF
          addressOffset: 184
          size: 32
          resetValue: 983520
          fields:
            - name: TX_PDM_FS
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_PDM_FP
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: STATE
          addressOffset: 188
          size: 32
          resetValue: 7
          fields:
            - name: TX_IDLE
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_FIFO_RESET_BACK
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_FIFO_RESET_BACK
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          addressOffset: 252
          size: 32
          resetValue: 23085569
          fields:
            - name: I2SDATE
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: I2S1
    description: I2S (Inter-IC Sound) Controller 1
    baseAddress: 1073139712
    interrupt:
      - name: I2S1
        value: 33
    derivedFrom: I2S0
  - name: IO_MUX
    description: Input/Output Multiplexer
    groupName: IO_MUX
    baseAddress: 1072992256
    addressBlock:
      - offset: 0
        size: 148
        usage: registers
    registers:
      - register:
          name: PIN_CTRL
          addressOffset: 0
          size: 32
          fields:
            - name: CLK1
              description: "If you want to output clock for I2S0 to: CLK_OUT1, then set PIN_CTRL[3:0] = 0x0; CLK_OUT2, then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[7:4] = 0x0; CLK_OUT3, then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[11:8] = 0x0. If you want to output clock for I2S1 to: CLK_OUT1, then set PIN_CTRL[3:0] = 0xF; CLK_OUT2, then set PIN_CTRL[3:0] = 0xF and PIN_CTRL[7:4] = 0x0; CLK_OUT3, then set PIN_CTRL[3:0] = 0xF and PIN_CTRL[11:8] = 0x0."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CLK2
              description: "If you want to output clock for I2S0 to: CLK_OUT1, then set PIN_CTRL[3:0] = 0x0; CLK_OUT2, then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[7:4] = 0x0; CLK_OUT3, then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[11:8] = 0x0. If you want to output clock for I2S1 to: CLK_OUT1, then set PIN_CTRL[3:0] = 0xF; CLK_OUT2, then set PIN_CTRL[3:0] = 0xF and PIN_CTRL[7:4] = 0x0; CLK_OUT3, then set PIN_CTRL[3:0] = 0xF and PIN_CTRL[11:8] = 0x0."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CLK3
              description: "If you want to output clock for I2S0 to: CLK_OUT1, then set PIN_CTRL[3:0] = 0x0; CLK_OUT2, then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[7:4] = 0x0; CLK_OUT3, then set PIN_CTRL[3:0] = 0x0 and PIN_CTRL[11:8] = 0x0. If you want to output clock for I2S1 to: CLK_OUT1, then set PIN_CTRL[3:0] = 0xF; CLK_OUT2, then set PIN_CTRL[3:0] = 0xF and PIN_CTRL[7:4] = 0x0; CLK_OUT3, then set PIN_CTRL[3:0] = 0xF and PIN_CTRL[11:8] = 0x0."
              bitOffset: 8
              bitWidth: 4
              access: read-write
      - register:
          name: GPIO36
          addressOffset: 4
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO37
          addressOffset: 8
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO38
          addressOffset: 12
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO39
          addressOffset: 16
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO34
          addressOffset: 20
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO35
          addressOffset: 24
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO32
          addressOffset: 28
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO33
          addressOffset: 32
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO25
          addressOffset: 36
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO26
          addressOffset: 40
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO27
          addressOffset: 44
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO14
          addressOffset: 48
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO12
          addressOffset: 52
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO13
          addressOffset: 56
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO15
          addressOffset: 60
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO2
          addressOffset: 64
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO0
          addressOffset: 68
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO4
          addressOffset: 72
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO16
          addressOffset: 76
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO17
          addressOffset: 80
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO9
          addressOffset: 84
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO10
          addressOffset: 88
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO11
          addressOffset: 92
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO6
          addressOffset: 96
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO7
          addressOffset: 100
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO8
          addressOffset: 104
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO5
          addressOffset: 108
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO18
          addressOffset: 112
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO19
          addressOffset: 116
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO20
          addressOffset: 120
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO21
          addressOffset: 124
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO22
          addressOffset: 128
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO3
          addressOffset: 132
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO1
          addressOffset: 136
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO23
          addressOffset: 140
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO24
          addressOffset: 144
          size: 32
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: enable output; 0: disable output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad during sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: Select the drive strength of the pad during sleep mode. A higher value corresponds with a higher strength.
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled, 0: internal pull-down disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull-down circuitry, therefore, their FUN_WPD is always 0."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled. GPIO pins 34-39 are input-only. These pins do not feature an output driver or internal pull- up/pull- down circuitry, therefore, their FUN_WPU is always 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. A higher value corresponds with a higher strength. For GPIO34-39, FUN_DRV is always 0. For detailed drive strength, please see note 8 in Table ”Notes on ESP32 Pin Lists”, in ESP32 Datasheet."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select the IO_MUX function for this signal. 0 selects Function 0, 1 selects Function 1, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
  - name: LEDC
    description: LED Control PWM (Pulse Width Modulation)
    groupName: LEDC
    baseAddress: 1073057792
    addressBlock:
      - offset: 0
        size: 408
        usage: registers
    interrupt:
      - name: LEDC
        value: 43
      - name: TIMER1
        value: 56
      - name: TIMER2
        value: 57
    registers:
      - register:
          dim: 8
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5,6,7"
          name: HSCH%s_CONF0
          addressOffset: 0
          size: 32
          fields:
            - name: TIMER_SEL
              description: "There are four high speed timers  the two bits are used to select one of them for high speed channel0.  2'b00: seletc hstimer0.   2'b01: select hstimer1.  2'b10: select hstimer2.    2'b11: select hstimer3."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SIG_OUT_EN
              description: This is the output enable control bit for high speed channel0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IDLE_LV
              description: This bit is used to control the output value when high speed channel0 is off.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5,6,7"
          name: HSCH%s_HPOINT
          addressOffset: 4
          size: 32
          fields:
            - name: HPOINT
              description: "The output value changes to high when htimerx(x=[0 3]) selected by high speed channel0 has reached reg_hpoint_hsch0[19:0]"
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5,6,7"
          name: HSCH%s_DUTY
          addressOffset: 8
          size: 32
          fields:
            - name: DUTY
              description: This register represents the current duty of the output signal for high speed channel0.
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5,6,7"
          name: HSCH%s_CONF1
          addressOffset: 12
          size: 32
          resetValue: 1073741824
          fields:
            - name: DUTY_SCALE
              description: This register controls the increase or decrease step scale for high speed channel0.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: DUTY_CYCLE
              description: This register is used to increase or decrease the duty every reg_duty_cycle_hsch0 cycles for high speed channel0.
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: DUTY_NUM
              description: This register is used to control the num of increased or decreased times for high speed channel0.
              bitOffset: 20
              bitWidth: 10
              access: read-write
            - name: DUTY_INC
              description: This register is used to increase the duty of output signal or decrease the duty of output signal for high speed channel0.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DUTY_START
              description: "When reg_duty_num_hsch0 reg_duty_cycle_hsch0 and reg_duty_scale_hsch0 has been configured. these register won't take effect until set reg_duty_start_hsch0. this bit is automatically cleared by hardware."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5,6,7"
          name: HSCH%s_DUTY_R
          addressOffset: 16
          size: 32
          fields:
            - name: DUTY_R
              description: This register represents the current duty cycle of the output signal for high-speed channel %s
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          dim: 8
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5,6,7"
          name: LSCH%s_CONF0
          addressOffset: 160
          size: 32
          fields:
            - name: TIMER_SEL
              description: "There are four low speed timers  the two bits are used to select one of them for low speed channel0.  2'b00: seletc lstimer0.   2'b01: select lstimer1.  2'b10: select lstimer2.    2'b11: select lstimer3."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SIG_OUT_EN
              description: This is the output enable control bit for low speed channel0.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IDLE_LV
              description: This bit is used to control the output value when low speed channel0 is off.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: This bit is used to update register LEDC_LSCH0_HPOINT and LEDC_LSCH0_DUTY for low speed channel0.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5,6,7"
          name: LSCH%s_HPOINT
          addressOffset: 164
          size: 32
          fields:
            - name: HPOINT
              description: "The output value changes to high when lstimerx(x=[0 3]) selected by low speed channel0 has reached reg_hpoint_lsch0[19:0]"
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5,6,7"
          name: LSCH%s_DUTY
          addressOffset: 168
          size: 32
          access: read-write
          fields:
            - name: DUTY
              description: This register represents the current duty of the output signal for low speed channel0.
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5,6,7"
          name: LSCH%s_CONF1
          addressOffset: 172
          size: 32
          resetValue: 1073741824
          fields:
            - name: DUTY_SCALE
              description: This register controls the increase or decrease step scale for low speed channel0.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: DUTY_CYCLE
              description: This register is used to increase or decrease the duty every reg_duty_cycle_lsch0 cycles for low speed channel0.
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: DUTY_NUM
              description: This register is used to control the num of increased or decreased times for low speed channel6.
              bitOffset: 20
              bitWidth: 10
              access: read-write
            - name: DUTY_INC
              description: This register is used to increase the duty of output signal or decrease the duty of output signal for low speed channel6.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DUTY_START
              description: "When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1 has been configured. these register won't take effect until set reg_duty_start_hsch1. this bit is automatically cleared by hardware."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          dimIndex: "0,1,2,3,4,5,6,7"
          name: LSCH%s_DUTY_R
          addressOffset: 176
          size: 32
          fields:
            - name: DUTY_R
              description: This register represents the current duty cycle of the output signal for low-speed channel %s
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          dim: 4
          dimIncrement: 8
          dimIndex: "0,1,2,3"
          name: HSTIMER%s_CONF
          addressOffset: 320
          size: 32
          resetValue: 16777216
          fields:
            - name: DUTY_RES
              description: "This register controls the range of the counter in high speed timer0. the counter range is [0 2**reg_hstimer0_lim] the max bit width for counter is 20."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: DIV_NUM
              description: This register is used to configure parameter for divider in high speed timer0 the least significant eight bits represent the decimal part.
              bitOffset: 5
              bitWidth: 18
              access: read-write
            - name: PAUSE
              description: This bit is used to pause the counter in high speed timer0
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: RST
              description: This bit is used to reset high speed timer0 the counter will be 0 after reset.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TICK_SEL
              description: "This bit is used to choose apb_clk or ref_tick for high speed timer0. 1'b1:apb_clk  0:ref_tick"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 8
          dimIndex: "0,1,2,3"
          name: HSTIMER%s_VALUE
          addressOffset: 324
          size: 32
          fields:
            - name: CNT
              description: software can read this register to get the current counter value in high speed timer0
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          dim: 4
          dimIncrement: 8
          dimIndex: "0,1,2,3"
          name: LSTIMER%s_CONF
          addressOffset: 352
          size: 32
          resetValue: 16777216
          fields:
            - name: DUTY_RES
              description: "This register controls the range of the counter in low speed timer0. the counter range is [0 2**reg_lstimer0_lim] the max bit width for counter is 20."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: DIV_NUM
              description: This register is used to configure parameter for divider in low speed timer0 the least significant eight bits represent the decimal part.
              bitOffset: 5
              bitWidth: 18
              access: read-write
            - name: PAUSE
              description: This bit is used to pause the counter in low speed timer0.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: RST
              description: This bit is used to reset low speed timer0 the counter will be 0 after reset.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TICK_SEL
              description: "This bit is used to choose slow_clk or ref_tick for low speed timer0. 1'b1:slow_clk  0:ref_tick"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: Set this bit  to update  reg_div_num_lstime0 and  reg_lstimer0_lim.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 8
          dimIndex: "0,1,2,3"
          name: LSTIMER%s_VALUE
          addressOffset: 356
          size: 32
          fields:
            - name: CNT
              description: software can read this register to get the current counter value in low speed timer0.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: INT_RAW
          addressOffset: 384
          size: 32
          fields:
            - name: HSTIMER0_OVF_INT_RAW
              description: The interrupt raw bit for high speed channel0  counter overflow.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: HSTIMER1_OVF_INT_RAW
              description: The interrupt raw bit for high speed channel1  counter overflow.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: HSTIMER2_OVF_INT_RAW
              description: The interrupt raw bit for high speed channel2  counter overflow.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: HSTIMER3_OVF_INT_RAW
              description: The interrupt raw bit for high speed channel3  counter overflow.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: LSTIMER0_OVF_INT_RAW
              description: The interrupt raw bit for low speed channel0  counter overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: LSTIMER1_OVF_INT_RAW
              description: The interrupt raw bit for low speed channel1  counter overflow.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: LSTIMER2_OVF_INT_RAW
              description: The interrupt raw bit for low speed channel2  counter overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: LSTIMER3_OVF_INT_RAW
              description: The interrupt raw bit for low speed channel3  counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH0_INT_RAW
              description: The interrupt raw bit for high speed channel 0 duty change done.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH1_INT_RAW
              description: The interrupt raw bit for high speed channel 1 duty change done.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH2_INT_RAW
              description: The interrupt raw bit for high speed channel 2 duty change done.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH3_INT_RAW
              description: The interrupt raw bit for high speed channel 3 duty change done.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH4_INT_RAW
              description: The interrupt raw bit for high speed channel 4 duty change done.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH5_INT_RAW
              description: The interrupt raw bit for high speed channel 5 duty change done.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH6_INT_RAW
              description: The interrupt raw bit for high speed channel 6 duty change done.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH7_INT_RAW
              description: The interrupt raw bit for high speed channel 7 duty change done.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH0_INT_RAW
              description: The interrupt raw bit for low speed channel 0 duty change done.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH1_INT_RAW
              description: The interrupt raw bit for low speed channel 1 duty change done.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH2_INT_RAW
              description: The interrupt raw bit for low speed channel 2 duty change done.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH3_INT_RAW
              description: The interrupt raw bit for low speed channel 3 duty change done.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH4_INT_RAW
              description: The interrupt raw bit for low speed channel 4 duty change done.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH5_INT_RAW
              description: The interrupt raw bit for low speed channel 5 duty change done.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH6_INT_RAW
              description: The interrupt raw bit for low speed channel 6 duty change done.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH7_INT_RAW
              description: The interrupt raw bit for low speed channel 7 duty change done.
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          addressOffset: 388
          size: 32
          fields:
            - name: HSTIMER0_OVF_INT_ST
              description: The interrupt status bit for high speed channel0  counter overflow event.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: HSTIMER1_OVF_INT_ST
              description: The interrupt status bit for high speed channel1  counter overflow event.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: HSTIMER2_OVF_INT_ST
              description: The interrupt status bit for high speed channel2  counter overflow event.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: HSTIMER3_OVF_INT_ST
              description: The interrupt status bit for high speed channel3  counter overflow event.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: LSTIMER0_OVF_INT_ST
              description: The interrupt status bit for low speed channel0  counter overflow event.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: LSTIMER1_OVF_INT_ST
              description: The interrupt status bit for low speed channel1  counter overflow event.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: LSTIMER2_OVF_INT_ST
              description: The interrupt status bit for low speed channel2  counter overflow event.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: LSTIMER3_OVF_INT_ST
              description: The interrupt status bit for low speed channel3  counter overflow event.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH0_INT_ST
              description: The interrupt status bit for high speed channel 0 duty change done event.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH1_INT_ST
              description: The interrupt status bit for high speed channel 1 duty change done event.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH2_INT_ST
              description: The interrupt status bit for high speed channel 2 duty change done event.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH3_INT_ST
              description: The interrupt status bit for high speed channel 3 duty change done event.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH4_INT_ST
              description: The interrupt status bit for high speed channel 4 duty change done event.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH5_INT_ST
              description: The interrupt status bit for high speed channel 5 duty change done event.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH6_INT_ST
              description: The interrupt status bit for high speed channel 6 duty change done event.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_HSCH7_INT_ST
              description: The interrupt status bit for high speed channel 7 duty change done event.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH0_INT_ST
              description: The interrupt status bit for low speed channel 0 duty change done event.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH1_INT_ST
              description: The interrupt status bit for low speed channel 1 duty change done event.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH2_INT_ST
              description: The interrupt status bit for low speed channel 2 duty change done event.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH3_INT_ST
              description: The interrupt status bit for low speed channel 3 duty change done event.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH4_INT_ST
              description: The interrupt status bit for low speed channel 4 duty change done event.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH5_INT_ST
              description: The interrupt status bit for low speed channel 5 duty change done event.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH6_INT_ST
              description: The interrupt status bit for low speed channel 6 duty change done event.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_LSCH7_INT_ST
              description: The interrupt status bit for low speed channel 7 duty change done event
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          addressOffset: 392
          size: 32
          fields:
            - name: HSTIMER0_OVF_INT_ENA
              description: The interrupt enable bit for high speed channel0  counter overflow interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HSTIMER1_OVF_INT_ENA
              description: The interrupt enable bit for high speed channel1  counter overflow interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HSTIMER2_OVF_INT_ENA
              description: The interrupt enable bit for high speed channel2  counter overflow interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HSTIMER3_OVF_INT_ENA
              description: The interrupt enable bit for high speed channel3  counter overflow interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LSTIMER0_OVF_INT_ENA
              description: The interrupt enable bit for low speed channel0  counter overflow interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LSTIMER1_OVF_INT_ENA
              description: The interrupt enable bit for low speed channel1  counter overflow interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: LSTIMER2_OVF_INT_ENA
              description: The interrupt enable bit for low speed channel2  counter overflow interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LSTIMER3_OVF_INT_ENA
              description: The interrupt enable bit for low speed channel3  counter overflow interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_HSCH0_INT_ENA
              description: The interrupt enable bit for high speed channel 0 duty change done interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_HSCH1_INT_ENA
              description: The interrupt enable bit for high speed channel 1 duty change done interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_HSCH2_INT_ENA
              description: The interrupt enable bit for high speed channel 2 duty change done interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_HSCH3_INT_ENA
              description: The interrupt enable bit for high speed channel 3 duty change done interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_HSCH4_INT_ENA
              description: The interrupt enable bit for high speed channel 4 duty change done interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_HSCH5_INT_ENA
              description: The interrupt enable bit for high speed channel 5 duty change done interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_HSCH6_INT_ENA
              description: The interrupt enable bit for high speed channel 6 duty change done interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_HSCH7_INT_ENA
              description: The interrupt enable bit for high speed channel 7 duty change done interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH0_INT_ENA
              description: The interrupt enable bit for low speed channel 0 duty change done interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH1_INT_ENA
              description: The interrupt enable bit for low speed channel 1 duty change done interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH2_INT_ENA
              description: The interrupt enable bit for low speed channel 2 duty change done interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH3_INT_ENA
              description: The interrupt enable bit for low speed channel 3 duty change done interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH4_INT_ENA
              description: The interrupt enable bit for low speed channel 4 duty change done interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH5_INT_ENA
              description: The interrupt enable bit for low speed channel 5 duty change done interrupt.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH6_INT_ENA
              description: The interrupt enable bit for low speed channel 6 duty change done interrupt.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_LSCH7_INT_ENA
              description: The interrupt enable bit for low speed channel 7 duty change done interrupt.
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          addressOffset: 396
          size: 32
          fields:
            - name: HSTIMER0_OVF_INT_CLR
              description: Set this  bit to clear  high speed channel0  counter overflow interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: HSTIMER1_OVF_INT_CLR
              description: Set this  bit to clear  high speed channel1  counter overflow interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: HSTIMER2_OVF_INT_CLR
              description: Set this  bit to clear  high speed channel2  counter overflow interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: HSTIMER3_OVF_INT_CLR
              description: Set this  bit to clear  high speed channel3  counter overflow interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: LSTIMER0_OVF_INT_CLR
              description: Set this  bit to clear  low speed channel0  counter overflow interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: LSTIMER1_OVF_INT_CLR
              description: Set this  bit to clear  low speed channel1  counter overflow interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: LSTIMER2_OVF_INT_CLR
              description: Set this  bit to clear  low speed channel2  counter overflow interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: LSTIMER3_OVF_INT_CLR
              description: Set this  bit to clear  low speed channel3  counter overflow interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_HSCH0_INT_CLR
              description: Set this  bit to clear  high speed channel 0 duty change done interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_HSCH1_INT_CLR
              description: Set this  bit to clear  high speed channel 1 duty change done interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_HSCH2_INT_CLR
              description: Set this  bit to clear  high speed channel 2 duty change done interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_HSCH3_INT_CLR
              description: Set this  bit to clear  high speed channel 3 duty change done interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_HSCH4_INT_CLR
              description: Set this  bit to clear  high speed channel 4 duty change done interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_HSCH5_INT_CLR
              description: Set this  bit to clear  high speed channel 5 duty change done interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_HSCH6_INT_CLR
              description: Set this  bit to clear  high speed channel 6 duty change done interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_HSCH7_INT_CLR
              description: Set this  bit to clear  high speed channel 7 duty change done interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH0_INT_CLR
              description: Set this  bit to clear  low speed channel 0 duty change done interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH1_INT_CLR
              description: Set this  bit to clear  low speed channel 1 duty change done interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH2_INT_CLR
              description: Set this  bit to clear  low speed channel 2 duty change done interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH3_INT_CLR
              description: Set this  bit to clear  low speed channel 3 duty change done interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH4_INT_CLR
              description: Set this  bit to clear  low speed channel 4 duty change done interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH5_INT_CLR
              description: Set this  bit to clear  low speed channel 5 duty change done interrupt.
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH6_INT_CLR
              description: Set this  bit to clear  low speed channel 6 duty change done interrupt.
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_LSCH7_INT_CLR
              description: Set this  bit to clear  low speed channel 7 duty change done interrupt.
              bitOffset: 23
              bitWidth: 1
              access: write-only
      - register:
          name: CONF
          addressOffset: 400
          size: 32
          fields:
            - name: APB_CLK_SEL
              description: "This bit is used to set the frequency of slow_clk. 1'b1:80mhz  1'b0:8mhz"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          addressOffset: 508
          size: 32
          resetValue: 369301248
          fields:
            - name: DATE
              description: This register represents the version .
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: MCPWM0
    description: Motor Control Pulse-Width Modulation 0
    groupName: MCPWM
    baseAddress: 1073078272
    addressBlock:
      - offset: 0
        size: 296
        usage: registers
    interrupt:
      - name: MCPWM0
        value: 39
      - name: MCPWM1
        value: 40
      - name: MCPWM2
        value: 41
      - name: MCPWM3
        value: 42
    registers:
      - register:
          name: CLK_CFG
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_PRESCALE
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER0_CFG0
          addressOffset: 4
          size: 32
          resetValue: 65280
          fields:
            - name: TIMER0_PRESCALE
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TIMER0_PERIOD
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: TIMER0_PERIOD_UPMETHOD
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER0_CFG1
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER0_START
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER0_MOD
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER0_SYNC
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER0_SYNCI_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER0_SYNCO_SEL
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TIMER0_PHASE
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMER0_PHASE_DIRECTION
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER0_STATUS
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER0_VALUE
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TIMER0_DIRECTION
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: TIMER1_CFG0
          addressOffset: 20
          size: 32
          resetValue: 65280
          fields:
            - name: TIMER1_PRESCALE
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TIMER1_PERIOD
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: TIMER1_PERIOD_UPMETHOD
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER1_CFG1
          addressOffset: 24
          size: 32
          fields:
            - name: TIMER1_START
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER1_MOD
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER1_SYNC
          addressOffset: 28
          size: 32
          fields:
            - name: TIMER1_SYNCI_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER1_SYNCO_SEL
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TIMER1_PHASE
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMER1_PHASE_DIRECTION
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER1_STATUS
          addressOffset: 32
          size: 32
          fields:
            - name: TIMER1_VALUE
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TIMER1_DIRECTION
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: TIMER2_CFG0
          addressOffset: 36
          size: 32
          resetValue: 65280
          fields:
            - name: TIMER2_PRESCALE
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TIMER2_PERIOD
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: TIMER2_PERIOD_UPMETHOD
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER2_CFG1
          addressOffset: 40
          size: 32
          fields:
            - name: TIMER2_START
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER2_MOD
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER2_SYNC
          addressOffset: 44
          size: 32
          fields:
            - name: TIMER2_SYNCI_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_SYNCO_SEL
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TIMER2_PHASE
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMER2_PHASE_DIRECTION
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER2_STATUS
          addressOffset: 48
          size: 32
          fields:
            - name: TIMER2_VALUE
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TIMER2_DIRECTION
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: TIMER_SYNCI_CFG
          addressOffset: 52
          size: 32
          fields:
            - name: TIMER0_SYNCISEL
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER1_SYNCISEL
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: TIMER2_SYNCISEL
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: EXTERNAL_SYNCI0_INVERT
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: EXTERNAL_SYNCI1_INVERT
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: EXTERNAL_SYNCI2_INVERT
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: OPERATOR_TIMERSEL
          addressOffset: 56
          size: 32
          fields:
            - name: OPERATOR0_TIMERSEL
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: OPERATOR1_TIMERSEL
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: OPERATOR2_TIMERSEL
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: GEN0_STMP_CFG
          addressOffset: 60
          size: 32
          fields:
            - name: GEN0_A_UPMETHOD
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN0_B_UPMETHOD
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: GEN0_A_SHDW_FULL
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: GEN0_B_SHDW_FULL
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: GEN0_TSTMP_A
          addressOffset: 64
          size: 32
          fields:
            - name: GEN0_A
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN0_TSTMP_B
          addressOffset: 68
          size: 32
          fields:
            - name: GEN0_B
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN0_CFG0
          addressOffset: 72
          size: 32
          fields:
            - name: GEN0_CFG_UPMETHOD
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN0_T0_SEL
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: GEN0_T1_SEL
              bitOffset: 7
              bitWidth: 3
              access: read-write
      - register:
          name: GEN0_FORCE
          addressOffset: 76
          size: 32
          resetValue: 32
          fields:
            - name: GEN0_CNTUFORCE_UPMETHOD
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN0_A_CNTUFORCE_MODE
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN0_B_CNTUFORCE_MODE
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: GEN0_A_NCIFORCE
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN0_A_NCIFORCE_MODE
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: GEN0_B_NCIFORCE
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN0_B_NCIFORCE_MODE
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: GEN0_A
          addressOffset: 80
          size: 32
          fields:
            - name: UTEZ
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: GEN0_B
          addressOffset: 84
          size: 32
          fields:
            - name: UTEZ
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: DT0_CFG
          addressOffset: 88
          size: 32
          resetValue: 98304
          fields:
            - name: DT0_FED_UPMETHOD
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DT0_RED_UPMETHOD
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DT0_DEB_MODE
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DT0_A_OUTSWAP
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DT0_B_OUTSWAP
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DT0_RED_INSEL
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DT0_FED_INSEL
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DT0_RED_OUTINVERT
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DT0_FED_OUTINVERT
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DT0_A_OUTBYPASS
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DT0_B_OUTBYPASS
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DT0_CLK_SEL
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: DT0_FED_CFG
          addressOffset: 92
          size: 32
          fields:
            - name: DT0_FED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DT0_RED_CFG
          addressOffset: 96
          size: 32
          fields:
            - name: DT0_RED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CARRIER0_CFG
          addressOffset: 100
          size: 32
          fields:
            - name: CARRIER0_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CARRIER0_PRESCALE
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CARRIER0_DUTY
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: CARRIER0_OSHTWTH
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CARRIER0_OUT_INVERT
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CARRIER0_IN_INVERT
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: FH0_CFG0
          addressOffset: 104
          size: 32
          fields:
            - name: FH0_SW_CBC
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FH0_F2_CBC
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FH0_F1_CBC
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FH0_F0_CBC
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FH0_SW_OST
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FH0_F2_OST
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FH0_F1_OST
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FH0_F0_OST
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FH0_A_CBC_D
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: FH0_A_CBC_U
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: FH0_A_OST_D
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: FH0_A_OST_U
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: FH0_B_CBC_D
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: FH0_B_CBC_U
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: FH0_B_OST_D
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: FH0_B_OST_U
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: FH0_CFG1
          addressOffset: 108
          size: 32
          fields:
            - name: FH0_CLR_OST
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FH0_CBCPULSE
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: FH0_FORCE_CBC
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FH0_FORCE_OST
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: FH0_STATUS
          addressOffset: 112
          size: 32
          fields:
            - name: FH0_CBC_ON
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FH0_OST_ON
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: GEN1_STMP_CFG
          addressOffset: 116
          size: 32
          fields:
            - name: GEN1_A_UPMETHOD
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN1_B_UPMETHOD
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: GEN1_A_SHDW_FULL
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: GEN1_B_SHDW_FULL
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: GEN1_TSTMP_A
          addressOffset: 120
          size: 32
          fields:
            - name: GEN1_A
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN1_TSTMP_B
          addressOffset: 124
          size: 32
          fields:
            - name: GEN1_B
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN1_CFG0
          addressOffset: 128
          size: 32
          fields:
            - name: GEN1_CFG_UPMETHOD
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN1_T0_SEL
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: GEN1_T1_SEL
              bitOffset: 7
              bitWidth: 3
              access: read-write
      - register:
          name: GEN1_FORCE
          addressOffset: 132
          size: 32
          resetValue: 32
          fields:
            - name: GEN1_CNTUFORCE_UPMETHOD
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN1_A_CNTUFORCE_MODE
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN1_B_CNTUFORCE_MODE
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: GEN1_A_NCIFORCE
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN1_A_NCIFORCE_MODE
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: GEN1_B_NCIFORCE
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN1_B_NCIFORCE_MODE
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: GEN1_A
          addressOffset: 136
          size: 32
          fields:
            - name: UTEZ
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: GEN1_B
          addressOffset: 140
          size: 32
          fields:
            - name: UTEZ
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: DT1_CFG
          addressOffset: 144
          size: 32
          resetValue: 98304
          fields:
            - name: DT1_FED_UPMETHOD
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DT1_RED_UPMETHOD
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DT1_DEB_MODE
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DT1_A_OUTSWAP
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DT1_B_OUTSWAP
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DT1_RED_INSEL
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DT1_FED_INSEL
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DT1_RED_OUTINVERT
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DT1_FED_OUTINVERT
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DT1_A_OUTBYPASS
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DT1_B_OUTBYPASS
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DT1_CLK_SEL
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: DT1_FED_CFG
          addressOffset: 148
          size: 32
          fields:
            - name: DT1_FED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DT1_RED_CFG
          addressOffset: 152
          size: 32
          fields:
            - name: DT1_RED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CARRIER1_CFG
          addressOffset: 156
          size: 32
          fields:
            - name: CARRIER1_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CARRIER1_PRESCALE
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CARRIER1_DUTY
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: CARRIER1_OSHTWTH
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CARRIER1_OUT_INVERT
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CARRIER1_IN_INVERT
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: FH1_CFG0
          addressOffset: 160
          size: 32
          fields:
            - name: FH1_SW_CBC
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FH1_F2_CBC
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FH1_F1_CBC
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FH1_F0_CBC
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FH1_SW_OST
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FH1_F2_OST
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FH1_F1_OST
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FH1_F0_OST
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FH1_A_CBC_D
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: FH1_A_CBC_U
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: FH1_A_OST_D
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: FH1_A_OST_U
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: FH1_B_CBC_D
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: FH1_B_CBC_U
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: FH1_B_OST_D
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: FH1_B_OST_U
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: FH1_CFG1
          addressOffset: 164
          size: 32
          fields:
            - name: FH1_CLR_OST
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FH1_CBCPULSE
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: FH1_FORCE_CBC
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FH1_FORCE_OST
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: FH1_STATUS
          addressOffset: 168
          size: 32
          fields:
            - name: FH1_CBC_ON
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FH1_OST_ON
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: GEN2_STMP_CFG
          addressOffset: 172
          size: 32
          fields:
            - name: GEN2_A_UPMETHOD
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN2_B_UPMETHOD
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: GEN2_A_SHDW_FULL
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: GEN2_B_SHDW_FULL
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: GEN2_TSTMP_A
          addressOffset: 176
          size: 32
          fields:
            - name: GEN2_A
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN2_TSTMP_B
          addressOffset: 180
          size: 32
          fields:
            - name: GEN2_B
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN2_CFG0
          addressOffset: 184
          size: 32
          fields:
            - name: GEN2_CFG_UPMETHOD
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN2_T0_SEL
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: GEN2_T1_SEL
              bitOffset: 7
              bitWidth: 3
              access: read-write
      - register:
          name: GEN2_FORCE
          addressOffset: 188
          size: 32
          resetValue: 32
          fields:
            - name: GEN2_CNTUFORCE_UPMETHOD
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN2_A_CNTUFORCE_MODE
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN2_B_CNTUFORCE_MODE
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: GEN2_A_NCIFORCE
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN2_A_NCIFORCE_MODE
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: GEN2_B_NCIFORCE
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN2_B_NCIFORCE_MODE
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: GEN2_A
          addressOffset: 192
          size: 32
          fields:
            - name: UTEZ
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: GEN2_B
          addressOffset: 196
          size: 32
          fields:
            - name: UTEZ
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: DT2_CFG
          addressOffset: 200
          size: 32
          resetValue: 98304
          fields:
            - name: DT2_FED_UPMETHOD
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DT2_RED_UPMETHOD
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DT2_DEB_MODE
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DT2_A_OUTSWAP
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DT2_B_OUTSWAP
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DT2_RED_INSEL
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DT2_FED_INSEL
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DT2_RED_OUTINVERT
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DT2_FED_OUTINVERT
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DT2_A_OUTBYPASS
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DT2_B_OUTBYPASS
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DT2_CLK_SEL
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: DT2_FED_CFG
          addressOffset: 204
          size: 32
          fields:
            - name: DT2_FED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DT2_RED_CFG
          addressOffset: 208
          size: 32
          fields:
            - name: DT2_RED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CARRIER2_CFG
          addressOffset: 212
          size: 32
          fields:
            - name: CARRIER2_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CARRIER2_PRESCALE
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CARRIER2_DUTY
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: CARRIER2_OSHTWTH
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CARRIER2_OUT_INVERT
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CARRIER2_IN_INVERT
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: FH2_CFG0
          addressOffset: 216
          size: 32
          fields:
            - name: FH2_SW_CBC
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FH2_F2_CBC
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FH2_F1_CBC
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FH2_F0_CBC
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FH2_SW_OST
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FH2_F2_OST
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FH2_F1_OST
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FH2_F0_OST
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FH2_A_CBC_D
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: FH2_A_CBC_U
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: FH2_A_OST_D
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: FH2_A_OST_U
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: FH2_B_CBC_D
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: FH2_B_CBC_U
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: FH2_B_OST_D
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: FH2_B_OST_U
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: FH2_CFG1
          addressOffset: 220
          size: 32
          fields:
            - name: FH2_CLR_OST
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FH2_CBCPULSE
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: FH2_FORCE_CBC
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FH2_FORCE_OST
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: FH2_STATUS
          addressOffset: 224
          size: 32
          fields:
            - name: FH2_CBC_ON
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FH2_OST_ON
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: FAULT_DETECT
          addressOffset: 228
          size: 32
          fields:
            - name: F0_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: F1_EN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: F2_EN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: F0_POLE
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: F1_POLE
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: F2_POLE
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EVENT_F0
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: EVENT_F1
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: EVENT_F2
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: CAP_TIMER_CFG
          addressOffset: 232
          size: 32
          fields:
            - name: CAP_TIMER_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP_SYNCI_EN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CAP_SYNCI_SEL
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: CAP_SYNC_SW
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_TIMER_PHASE
          addressOffset: 236
          size: 32
          fields:
            - name: CAP_TIMER_PHASE
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CAP_CH0_CFG
          addressOffset: 240
          size: 32
          fields:
            - name: CAP0_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP0_MODE
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: CAP0_PRESCALE
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: CAP0_IN_INVERT
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CAP0_SW
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_CH1_CFG
          addressOffset: 244
          size: 32
          fields:
            - name: CAP1_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP1_MODE
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: CAP1_PRESCALE
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: CAP1_IN_INVERT
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CAP1_SW
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_CH2_CFG
          addressOffset: 248
          size: 32
          fields:
            - name: CAP2_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP2_MODE
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: CAP2_PRESCALE
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: CAP2_IN_INVERT
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CAP2_SW
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_CH0
          addressOffset: 252
          size: 32
          fields:
            - name: CAP0_VALUE
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAP_CH1
          addressOffset: 256
          size: 32
          fields:
            - name: CAP1_VALUE
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAP_CH2
          addressOffset: 260
          size: 32
          fields:
            - name: CAP2_VALUE
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAP_STATUS
          addressOffset: 264
          size: 32
          fields:
            - name: CAP0_EDGE
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CAP1_EDGE
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CAP2_EDGE
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: UPDATE_CFG
          addressOffset: 268
          size: 32
          resetValue: 85
          fields:
            - name: GLOBAL_UP_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GLOBAL_FORCE_UP
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OP0_UP_EN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OP0_FORCE_UP
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OP1_UP_EN
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OP1_FORCE_UP
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OP2_UP_EN
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OP2_FORCE_UP
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          addressOffset: 272
          size: 32
          fields:
            - name: TIMER0_STOP_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_STOP_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_STOP_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEZ_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEZ_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEZ_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEP_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEP_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEP_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FAULT0_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FAULT1_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FAULT2_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FAULT0_CLR_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FAULT1_CLR_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FAULT2_CLR_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OP0_TEA_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OP1_TEA_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OP2_TEA_INT_ENA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: OP0_TEB_INT_ENA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OP1_TEB_INT_ENA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: OP2_TEB_INT_ENA
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FH0_CBC_INT_ENA
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FH1_CBC_INT_ENA
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FH2_CBC_INT_ENA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FH0_OST_INT_ENA
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FH1_OST_INT_ENA
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: FH2_OST_INT_ENA
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAP0_INT_ENA
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAP1_INT_ENA
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAP2_INT_ENA
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          addressOffset: 276
          size: 32
          fields:
            - name: TIMER0_STOP_INT_RAW
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_STOP_INT_RAW
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_STOP_INT_RAW
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER0_TEZ_INT_RAW
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIMER1_TEZ_INT_RAW
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TIMER2_TEZ_INT_RAW
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TIMER0_TEP_INT_RAW
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TIMER1_TEP_INT_RAW
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIMER2_TEP_INT_RAW
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FAULT0_INT_RAW
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FAULT1_INT_RAW
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: FAULT2_INT_RAW
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: FAULT0_CLR_INT_RAW
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FAULT1_CLR_INT_RAW
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: FAULT2_CLR_INT_RAW
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: OP0_TEA_INT_RAW
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OP1_TEA_INT_RAW
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OP2_TEA_INT_RAW
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OP0_TEB_INT_RAW
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: OP1_TEB_INT_RAW
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: OP2_TEB_INT_RAW
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: FH0_CBC_INT_RAW
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: FH1_CBC_INT_RAW
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: FH2_CBC_INT_RAW
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: FH0_OST_INT_RAW
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: FH1_OST_INT_RAW
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: FH2_OST_INT_RAW
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: CAP0_INT_RAW
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: CAP1_INT_RAW
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: CAP2_INT_RAW
              bitOffset: 29
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          addressOffset: 280
          size: 32
          fields:
            - name: TIMER0_STOP_INT_ST
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_STOP_INT_ST
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_STOP_INT_ST
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER0_TEZ_INT_ST
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIMER1_TEZ_INT_ST
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TIMER2_TEZ_INT_ST
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TIMER0_TEP_INT_ST
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TIMER1_TEP_INT_ST
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIMER2_TEP_INT_ST
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FAULT0_INT_ST
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FAULT1_INT_ST
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: FAULT2_INT_ST
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: FAULT0_CLR_INT_ST
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FAULT1_CLR_INT_ST
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: FAULT2_CLR_INT_ST
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: OP0_TEA_INT_ST
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OP1_TEA_INT_ST
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OP2_TEA_INT_ST
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OP0_TEB_INT_ST
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: OP1_TEB_INT_ST
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: OP2_TEB_INT_ST
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: FH0_CBC_INT_ST
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: FH1_CBC_INT_ST
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: FH2_CBC_INT_ST
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: FH0_OST_INT_ST
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: FH1_OST_INT_ST
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: FH2_OST_INT_ST
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: CAP0_INT_ST
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: CAP1_INT_ST
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: CAP2_INT_ST
              bitOffset: 29
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          addressOffset: 284
          size: 32
          fields:
            - name: TIMER0_STOP_INT_CLR
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TIMER1_STOP_INT_CLR
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TIMER2_STOP_INT_CLR
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TIMER0_TEZ_INT_CLR
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TIMER1_TEZ_INT_CLR
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: TIMER2_TEZ_INT_CLR
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TIMER0_TEP_INT_CLR
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TIMER1_TEP_INT_CLR
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIMER2_TEP_INT_CLR
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: FAULT0_INT_CLR
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: FAULT1_INT_CLR
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: FAULT2_INT_CLR
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: FAULT0_CLR_INT_CLR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: FAULT1_CLR_INT_CLR
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: FAULT2_CLR_INT_CLR
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: OP0_TEA_INT_CLR
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: OP1_TEA_INT_CLR
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: OP2_TEA_INT_CLR
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: OP0_TEB_INT_CLR
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: OP1_TEB_INT_CLR
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: OP2_TEB_INT_CLR
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: FH0_CBC_INT_CLR
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: FH1_CBC_INT_CLR
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: FH2_CBC_INT_CLR
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: FH0_OST_INT_CLR
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: FH1_OST_INT_CLR
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: FH2_OST_INT_CLR
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: CAP0_INT_CLR
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: CAP1_INT_CLR
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: CAP2_INT_CLR
              bitOffset: 29
              bitWidth: 1
              access: write-only
      - register:
          name: CLK
          addressOffset: 288
          size: 32
          fields:
            - name: EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: VERSION
          addressOffset: 292
          size: 32
          resetValue: 34632240
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: MCPWM1
    description: Motor Control Pulse-Width Modulation 1
    baseAddress: 1073135616
    derivedFrom: MCPWM0
  - name: NRX
    description: NRX Peripheral
    groupName: NRX
    baseAddress: 1073073152
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: NRXPD_CTRL
          description: WiFi RX control register
          addressOffset: 212
          size: 32
          fields:
            - name: DEMAP_FORCE_PD
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DEMAP_FORCE_PU
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: VIT_FORCE_PD
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: VIT_FORCE_PU
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_ROT_FORCE_PD
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_ROT_FORCE_PU
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CHAN_EST_FORCE_PD
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CHAN_EST_FORCE_PU
              bitOffset: 7
              bitWidth: 1
              access: read-write
  - name: PCNT
    description: Pulse Count Controller
    groupName: PCNT
    baseAddress: 1073049600
    addressBlock:
      - offset: 0
        size: 184
        usage: registers
    interrupt:
      - name: PCNT
        value: 48
    registers:
      - register:
          dim: 8
          dimIncrement: 12
          dimIndex: "0,1,2,3,4,5,6,7"
          name: U%s_CONF0
          addressOffset: 0
          size: 32
          resetValue: 15376
          fields:
            - name: FILTER_THRES
              description: This register is used to filter pluse whose width is smaller than this value for unit0.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: FILTER_EN
              description: This is the enable bit for filtering input signals for unit0.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: THR_ZERO_EN
              description: "This is the enable bit for comparing unit0's count with 0 value."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: THR_H_LIM_EN
              description: "This is the enable bit for  comparing unit0's count with thr_h_lim value."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: THR_L_LIM_EN
              description: "This is the enable bit for comparing unit0's count with thr_l_lim  value."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: THR_THRES0_EN
              description: "This is the enable bit for comparing unit0's count with  thres0 value."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: THR_THRES1_EN
              description: "This is the enable bit for  comparing  unit0's count with thres1 value ."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH0_NEG_MODE
              description: "This register is used to control the mode of channel0's input negedge signal for unit0. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CH0_POS_MODE
              description: "This register is used to control the mode of channel0's input posedge signal for unit0. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CH0_HCTRL_MODE
              description: "This register is used to control the mode of channel0's high control signal for unit0. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CH0_LCTRL_MODE
              description: "This register is used to control the mode of channel0's low control signal for unit0. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden"
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CH1_NEG_MODE
              description: "This register is used to control the mode of channel1's input negedge signal for unit0. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CH1_POS_MODE
              description: "This register is used to control the mode of channel1's input posedge signal for unit0. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden"
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CH1_HCTRL_MODE
              description: "This register is used to control the mode of channel1's high control signal for unit0. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden"
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CH1_LCTRL_MODE
              description: "This register is used to control the mode of channel1's low control signal for unit0. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden"
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          dim: 8
          dimIncrement: 12
          dimIndex: "0,1,2,3,4,5,6,7"
          name: U%s_CONF1
          addressOffset: 4
          size: 32
          fields:
            - name: CNT_THRES0
              description: This register is used to configure thres0 value for unit0.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_THRES1
              description: This register is used to configure  thres1 value for unit0.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 8
          dimIncrement: 12
          dimIndex: "0,1,2,3,4,5,6,7"
          name: U%s_CONF2
          addressOffset: 8
          size: 32
          fields:
            - name: CNT_H_LIM
              description: This register is used to configure thr_h_lim value for unit0.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_L_LIM
              description: This register is used to confiugre thr_l_lim value for unit0.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: U%s_CNT
          addressOffset: 96
          size: 32
          fields:
            - name: CNT
              description: This register stores the current pulse count value for unit0.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: INT_RAW
          addressOffset: 128
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: This is the interrupt raw bit for channel0 event.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U1
              description: This is the interrupt raw bit for channel1 event.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U2
              description: This is the interrupt raw bit for channel2 event.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U3
              description: This is the interrupt raw bit for channel3 event.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U4
              description: This is the interrupt raw bit for channel4 event.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U5
              description: This is the interrupt raw bit for channel5 event.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U6
              description: This is the interrupt raw bit for channel6 event.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U7
              description: This is the interrupt raw bit for channel7 event.
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          addressOffset: 132
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: This is the  interrupt status bit for channel0 event.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U1
              description: This is the  interrupt status bit for channel1 event.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U2
              description: This is the  interrupt status bit for channel2 event.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U3
              description: This is the  interrupt status bit for channel3 event.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U4
              description: This is the  interrupt status bit for channel4 event.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U5
              description: This is the  interrupt status bit for channel5 event.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U6
              description: This is the  interrupt status bit for channel6 event.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U7
              description: This is the  interrupt status bit for channel7 event.
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          addressOffset: 136
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: This is the  interrupt enable bit for channel0 event.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U1
              description: This is the  interrupt enable bit for channel1 event.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U2
              description: This is the  interrupt enable bit for channel2 event.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U3
              description: This is the  interrupt enable bit for channel3 event.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U4
              description: This is the  interrupt enable bit for channel4 event.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U5
              description: This is the  interrupt enable bit for channel5 event.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U6
              description: This is the  interrupt enable bit for channel6 event.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U7
              description: This is the  interrupt enable bit for channel7 event.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          addressOffset: 140
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: Set this bit to clear channel0 event interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U1
              description: Set this bit to clear channel1 event interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U2
              description: Set this bit to clear channel2 event interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U3
              description: Set this bit to clear channel3 event interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U4
              description: Set this bit to clear channel4 event interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U5
              description: Set this bit to clear channel5 event interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U6
              description: Set this bit to clear channel6 event interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U7
              description: Set this bit to clear channel7 event interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: U%s_STATUS
          addressOffset: 144
          size: 32
          fields:
            - name: CORE_STATUS_U0
              bitOffset: 0
              bitWidth: 32
              access: read-only
            - name: ZERO_MODE
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: THRES1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: THRES0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: L_LIM
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_LIM
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ZERO
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL
          addressOffset: 176
          size: 32
          resetValue: 21845
          fields:
            - name: CNT_RST_U0
              description: "Set this bit to clear unit0's counter."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U0
              description: "Set this bit to pause unit0's counter."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U1
              description: "Set this bit to clear unit1's counter."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U1
              description: "Set this bit to pause unit1's counter."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U2
              description: "Set this bit to clear unit2's counter."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U2
              description: "Set this bit to pause unit2's counter."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U3
              description: "Set this bit to clear unit3's counter."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U3
              description: "Set this bit to pause unit3's counter."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U4
              description: "Set this bit to clear unit4's counter."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U4
              description: "Set this bit to pause unit4's counter."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U5
              description: "Set this bit to clear unit5's counter."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U5
              description: "Set this bit to pause unit5's counter."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U6
              description: "Set this bit to clear unit6's counter."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U6
              description: "Set this bit to pause unit6's counter."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U7
              description: "Set this bit to clear unit7's counter."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U7
              description: "Set this bit to pause unit7's counter."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          addressOffset: 252
          size: 32
          resetValue: 336733696
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: RMT
    description: Remote Control
    groupName: RMT
    baseAddress: 1073045504
    addressBlock:
      - offset: 0
        size: 248
        usage: registers
    interrupt:
      - name: RMT
        value: 47
    registers:
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: CH%sDATA
          addressOffset: 0
          size: 32
      - register:
          dim: 8
          dimIncrement: 8
          dimIndex: "0,1,2,3,4,5,6,7"
          name: CH%sCONF0
          addressOffset: 32
          size: 32
          resetValue: 823132162
          fields:
            - name: DIV_CNT
              description: "This register is used to configure the  frequency divider's factor in channel0."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: IDLE_THRES
              description: In receive mode when no edge is detected on the input signal for longer than reg_idle_thres_ch0 then the receive process is done.
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: MEM_SIZE
              description: This register is used to configure the the amount of memory blocks allocated to channel0.
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: CARRIER_EN
              description: This is the carrier modulation enable control bit for channel0.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CARRIER_OUT_LV
              description: "This bit is used to configure the way carrier wave is modulated for  channel0.1'b1:transmit on low output level  1'b0:transmit  on high output level."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MEM_PD
              description: "This bit is used to reduce power consumed by mem. 1:mem is in low power state."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: This bit  is used  to control clock.when software config RMT internal registers  it controls the register clock.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 8
          dimIndex: "0,1,2,3,4,5,6,7"
          name: CH%sCONF1
          addressOffset: 36
          size: 32
          resetValue: 3872
          fields:
            - name: TX_START
              description: Set this bit to start sending data for channel0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_EN
              description: Set this bit to enbale receving data for channel0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MEM_WR_RST
              description: Set this bit to reset write ram address for channel0 by receiver access.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MEM_RD_RST
              description: Set this bit to reset read ram address for channel0 by transmitter access.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: APB_MEM_RST
              description: Set this bit to reset W/R ram address for channel0 by apb fifo access
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MEM_OWNER
              description: "This is the mark of channel0's ram usage right.1'b1：receiver uses the ram  0：transmitter uses the ram"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_CONTI_MODE
              description: Set this bit to continue sending  from the first data to the last data in channel0 again and again.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_EN
              description: This is the receive filter enable bit for channel0.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_THRES
              description: in receive mode  channel0 ignore input pulse when the pulse width is smaller then this value.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: REF_CNT_RST
              description: This bit is used to reset divider in channel0.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: REF_ALWAYS_ON
              description: "This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_LV
              description: "This bit configures the output signal's level for channel0 in IDLE state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_EN
              description: This is the output enable control bit for channel0 in IDLE state.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: CH%sSTATUS
          addressOffset: 96
          size: 32
          fields:
            - name: STATUS
              description: The status for channel0
              bitOffset: 0
              bitWidth: 32
              access: read-only
            - name: MEM_WADDR_EX
              description: The current memory read address of channel0.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: MEM_RADDR_EX
              description: The current memory write address of channel0.
              bitOffset: 12
              bitWidth: 10
              access: read-only
            - name: STATE
              description: "The channel0 state machine status register.3'h0 : idle, 3'h1 : send, 3'h2 : read memory, 3'h3 : receive, 3'h4 : wait."
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: MEM_OWNER_ERR
              description: "When channel0 is configured for receive mode, this bit will turn to high level if rmt_mem_owner register is not set to 1."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: MEM_FULL
              description: The memory full status bit for channel0 turns to high level when mem_waddr_ex is greater than or equal to the configuration range.
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: MEM_EMPTY
              description: "The memory empty status bit for channel0. in acyclic mode, this bit turns to high level when mem_raddr_ex is greater than or equal to the configured range."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: APB_MEM_WR_ERR
              description: The apb write memory status bit for channel0 turns to high level when the apb write address exceeds the configuration range.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: APB_MEM_RD_ERR
              description: The apb read memory status bit for channel0 turns to high level when the apb read address exceeds the configuration range.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: CH%sADDR
          addressOffset: 128
          size: 32
          fields:
            - name: APB_MEM_ADDR
              description: The ram relative address in channel0 by apb fifo access
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INT_RAW
          addressOffset: 160
          size: 32
          fields:
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_TX_END
              description: The interrupt raw bit for channel %s turns to high level when the transmit process is done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_RX_END
              description: The interrupt raw bit for channel %s turns to high level when the receive process is done.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_ERR
              description: The interrupt raw bit for channel %s turns to high level when channle %s detects some errors.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - dim: 8
              dimIncrement: 1
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_TX_THR_EVENT
              description: The interrupt raw bit for channel %s turns to high level when transmitter in channle%s  have send datas more than  reg_rmt_tx_lim_ch%s  after detecting this interrupt  software can updata the old datas with new datas.
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          addressOffset: 164
          size: 32
          fields:
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_TX_END
              description: "The interrupt  state bit for channel %s's mt_ch%s_tx_end_int_raw when mt_ch%s_tx_end_int_ena is set to %s."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_RX_END
              description: "The interrupt  state bit for channel %s's rmt_ch%s_rx_end_int_raw when  rmt_ch%s_rx_end_int_ena is set to %s."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_ERR
              description: "The interrupt  state bit for channel %s's rmt_ch%s_err_int_raw when  rmt_ch%s_err_int_ena is set to %s."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - dim: 8
              dimIncrement: 1
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_TX_THR_EVENT
              description: "The interrupt state bit  for channel %s's rmt_ch%s_tx_thr_event_int_raw when mt_ch%s_tx_thr_event_int_ena is set to 1."
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          addressOffset: 168
          size: 32
          fields:
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_TX_END
              description: Set this bit to enable rmt_ch%s_tx_end_int_st.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_RX_END
              description: Set this bit to enable rmt_ch%s_rx_end_int_st.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_ERR
              description: Set this bit to enable rmt_ch%s_err_int_st.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - dim: 8
              dimIncrement: 1
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_TX_THR_EVENT
              description: Set this bit to enable rmt_ch%s_tx_thr_event_int_st.
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          addressOffset: 172
          size: 32
          fields:
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_TX_END
              description: Set this bit to clear the rmt_ch%s_rx_end_int_raw..
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_RX_END
              description: Set this bit to clear the rmt_ch%s_tx_end_int_raw.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - dim: 8
              dimIncrement: 3
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_ERR
              description: Set this bit to clear the  rmt_ch%s_err_int_raw.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - dim: 8
              dimIncrement: 1
              dimIndex: "0,1,2,3,4,5,6,7"
              name: CH%s_TX_THR_EVENT
              description: Set this bit to clear the  rmt_ch%s_tx_thr_event_int_raw interrupt.
              bitOffset: 24
              bitWidth: 1
              access: write-only
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: CH%sCARRIER_DUTY
          addressOffset: 176
          size: 32
          resetValue: 4194368
          fields:
            - name: CARRIER_LOW
              description: "This register is used to configure carrier wave's low level value for channel0."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH
              description: "This register is used to configure carrier wave's high level value for channel0."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: CH%s_TX_LIM
          addressOffset: 208
          size: 32
          resetValue: 128
          fields:
            - name: TX_LIM
              description: When channel0 sends more than reg_rmt_tx_lim_ch0 datas then channel0 produce the relative interrupt.
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: APB_CONF
          addressOffset: 240
          size: 32
          fields:
            - name: APB_FIFO_MASK
              description: Set this bit to disable apb fifo access
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_TX_WRAP_EN
              description: "when datas need to be send is more than channel's mem can store  then set this bit to enable reusage of mem this bit is used together with reg_rmt_tx_lim_chn."
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          addressOffset: 252
          size: 32
          resetValue: 369239552
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: RNG
    description: Hardware Random Number Generator
    groupName: RNG
    baseAddress: 1610829824
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: DATA
          description: Random number data
          addressOffset: 324
          size: 32
          access: read-only
  - name: RSA
    description: RSA (Rivest Shamir Adleman) Accelerator
    groupName: RSA
    baseAddress: 1072701440
    addressBlock:
      - offset: 0
        size: 28
        usage: registers
    interrupt:
      - name: RSA
        value: 51
    registers:
      - register:
          name: M_PRIME
          addressOffset: 2048
          size: 32
          fields:
            - name: M_PRIME
              description: This register contains M’.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: MODEXP_MODE
          addressOffset: 2052
          size: 32
          fields:
            - name: MODEXP_MODE
              description: This register contains the mode of modular exponentiation.
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: MODEXP_START
          addressOffset: 2056
          size: 32
          fields:
            - name: MODEXP_START
              description: Write 1 to start modular exponentiation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: MULT_MODE
          addressOffset: 2060
          size: 32
          fields:
            - name: MULT_MODE
              description: This register contains the mode of modular multiplication and multiplication.
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: MULT_START
          addressOffset: 2064
          size: 32
          fields:
            - name: MULT_START
              description: Write 1 to start modular multiplication or multiplication.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INTERRUPT
          addressOffset: 2068
          size: 32
          fields:
            - name: INTERRUPT
              description: RSA interrupt status register. Will read 1 once an operation has completed.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CLEAN
          addressOffset: 2072
          size: 32
          fields:
            - name: CLEAN
              description: This bit will read 1 once the memory initialization is completed.
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          dim: 32
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: Represents M
          addressOffset: 0
          size: 32
          access: read-write
      - register:
          dim: 32
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: Represents Z
          addressOffset: 512
          size: 32
          access: read-write
      - register:
          dim: 32
          dimIncrement: 4
          name: "Y_MEM[%s]"
          description: Represents Y
          addressOffset: 1024
          size: 32
          access: read-write
      - register:
          dim: 32
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: Represents X
          addressOffset: 1536
          size: 32
          access: read-write
  - name: RTC_CNTL
    description: Real-Time Clock Control
    groupName: RTC_CNTL
    baseAddress: 1072988160
    addressBlock:
      - offset: 0
        size: 220
        usage: registers
    interrupt:
      - name: RTC_CORE
        value: 46
    registers:
      - register:
          name: OPTIONS0
          addressOffset: 0
          size: 32
          resetValue: 474554368
          fields:
            - name: SW_STALL_APPCPU_C0
              description: "{reg_sw_stall_appcpu_c1[5:0]   reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SW_STALL_PROCPU_C0
              description: "{reg_sw_stall_procpu_c1[5:0]   reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SW_APPCPU_RST
              description: APP CPU SW reset
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SW_PROCPU_RST
              description: PRO CPU SW reset
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: BB_I2C_FORCE_PD
              description: BB_I2C force power down
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BB_I2C_FORCE_PU
              description: BB_I2C force power up
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: BBPLL_I2C_FORCE_PD
              description: BB_PLL _I2C force power down
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BBPLL_I2C_FORCE_PU
              description: BB_PLL_I2C force power up
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: BBPLL_FORCE_PD
              description: BB_PLL force power down
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: BBPLL_FORCE_PU
              description: BB_PLL force power up
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_PD
              description: crystall force power down
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_PU
              description: crystall force power up
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: BIAS_SLEEP_FOLW_8M
              description: BIAS_SLEEP follow CK8M
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: BIAS_FORCE_SLEEP
              description: BIAS_SLEEP force sleep
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BIAS_FORCE_NOSLEEP
              description: BIAS_SLEEP force no sleep
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: BIAS_I2C_FOLW_8M
              description: BIAS_I2C follow CK8M
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: BIAS_I2C_FORCE_PD
              description: BIAS_I2C force power down
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: BIAS_I2C_FORCE_PU
              description: BIAS_I2C force power up
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: BIAS_CORE_FOLW_8M
              description: BIAS_CORE follow CK8M
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: BIAS_CORE_FORCE_PD
              description: BIAS_CORE force power down
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: BIAS_CORE_FORCE_PU
              description: BIAS_CORE force power up
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_ISO
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PLL_FORCE_ISO
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ANALOG_FORCE_ISO
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_NOISO
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: PLL_FORCE_NOISO
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ANALOG_FORCE_NOISO
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_RST
              description: digital wrap force reset in deep sleep
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_NORST
              description: digital core force no reset in deep sleep
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SW_SYS_RST
              description: SW system reset
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SLP_TIMER0
          addressOffset: 4
          size: 32
          fields:
            - name: SLP_VAL_LO
              description: RTC sleep timer low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLP_TIMER1
          addressOffset: 8
          size: 32
          fields:
            - name: SLP_VAL_HI
              description: RTC sleep timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MAIN_TIMER_ALARM_EN
              description: timer alarm enable bit
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: TIME_UPDATE
          addressOffset: 12
          size: 32
          fields:
            - name: TIME_VALID
              description: To indicate the register is updated
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TIME_UPDATE
              description: "Set 1: to update register with RTC timer"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TIME0
          addressOffset: 16
          size: 32
          fields:
            - name: TIME_LO
              description: RTC timer low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TIME1
          addressOffset: 20
          size: 32
          fields:
            - name: TIME_HI
              description: RTC timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: STATE0
          addressOffset: 24
          size: 32
          resetValue: 3145728
          fields:
            - name: TOUCH_WAKEUP_FORCE_EN
              description: touch controller force wake up
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: ULP_CP_WAKEUP_FORCE_EN
              description: ULP-coprocessor force wake up
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: APB2RTC_BRIDGE_SEL
              description: "1: APB to RTC using bridge   0: APB to RTC using sync"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TOUCH_SLP_TIMER_EN
              description: touch timer enable bit
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: ULP_CP_SLP_TIMER_EN
              description: ULP-coprocessor timer enable bit
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SDIO_ACTIVE_IND
              description: SDIO active indication
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SLP_WAKEUP
              description: sleep wakeup bit
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT
              description: sleep reject bit
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP_EN
              description: sleep enable bit
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER1
          addressOffset: 28
          size: 32
          resetValue: 672400387
          fields:
            - name: CPU_STALL_EN
              description: CPU stall enable bit
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CPU_STALL_WAIT
              description: CPU stall wait cycles in fast_clk_rtc
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: CK8M_WAIT
              description: CK8M wait cycles in slow_clk_rtc
              bitOffset: 6
              bitWidth: 8
              access: read-write
            - name: XTL_BUF_WAIT
              description: XTAL wait cycles in slow_clk_rtc
              bitOffset: 14
              bitWidth: 10
              access: read-write
            - name: PLL_BUF_WAIT
              description: PLL wait cycles in slow_clk_rtc
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER2
          addressOffset: 32
          size: 32
          resetValue: 17301504
          fields:
            - name: ULPCP_TOUCH_START_WAIT
              description: wait cycles in slow_clk_rtc before ULP-coprocessor / touch controller start to work
              bitOffset: 15
              bitWidth: 9
              access: read-write
            - name: MIN_TIME_CK8M_OFF
              description: minimal cycles in slow_clk_rtc for CK8M in power down state
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER3
          addressOffset: 36
          size: 32
          resetValue: 336988680
          fields:
            - name: WIFI_WAIT_TIMER
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: WIFI_POWERUP_TIMER
              bitOffset: 9
              bitWidth: 7
              access: read-write
            - name: ROM_RAM_WAIT_TIMER
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: ROM_RAM_POWERUP_TIMER
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: TIMER4
          addressOffset: 40
          size: 32
          resetValue: 270535176
          fields:
            - name: WAIT_TIMER
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: POWERUP_TIMER
              bitOffset: 9
              bitWidth: 7
              access: read-write
            - name: DG_WRAP_WAIT_TIMER
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: DG_WRAP_POWERUP_TIMER
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: TIMER5
          addressOffset: 44
          size: 32
          resetValue: 303333377
          fields:
            - name: ULP_CP_SUBTIMER_PREDIV
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: MIN_SLP_VAL
              description: minimal sleep cycles in slow_clk_rtc
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: RTCMEM_WAIT_TIMER
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: RTCMEM_POWERUP_TIMER
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: ANA_CONF
          addressOffset: 48
          size: 32
          resetValue: 8388608
          fields:
            - name: PLLA_FORCE_PD
              description: PLLA force power down
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PLLA_FORCE_PU
              description: PLLA force power up
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_SLP_START
              description: start BBPLL calibration during sleep
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PVTMON_PU
              description: "1: PVTMON power up   otherwise power down"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TXRF_I2C_PU
              description: "1: TXRF_I2C power up   otherwise power down"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RFRX_PBUS_PU
              description: "1: RFRX_PBUS power up   otherwise power down"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CKGEN_I2C_PU
              description: "1: CKGEN_I2C power up   otherwise power down"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PLL_I2C_PU
              description: "1: PLL_I2C power up   otherwise power down"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RESET_STATE
          addressOffset: 52
          size: 32
          resetValue: 12288
          fields:
            - name: RESET_CAUSE_PROCPU
              description: reset cause of PRO CPU
              bitOffset: 0
              bitWidth: 6
              access: read-only
            - name: RESET_CAUSE_APPCPU
              description: reset cause of APP CPU
              bitOffset: 6
              bitWidth: 6
              access: read-only
            - name: APPCPU_STAT_VECTOR_SEL
              description: APP CPU state vector sel
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PROCPU_STAT_VECTOR_SEL
              description: PRO CPU state vector sel
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: WAKEUP_STATE
          addressOffset: 56
          size: 32
          resetValue: 24576
          fields:
            - name: WAKEUP_CAUSE
              description: wakeup cause
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: WAKEUP_ENA
              description: wakeup enable bitmap
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: GPIO_WAKEUP_FILTER
              description: enable filter for gpio wakeup event
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          addressOffset: 60
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA
              description: enable sleep wakeup interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT_INT_ENA
              description: enable sleep reject interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SDIO_IDLE_INT_ENA
              description: enable SDIO idle interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: enable RTC WDT interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIME_VALID_INT_ENA
              description: enable RTC time valid interrupt
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ULP_CP_INT_ENA
              description: enable ULP-coprocessor interrupt
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TOUCH_INT_ENA
              description: enable touch interrupt
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_ENA
              description: enable brown out interrupt
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_INT_ENA
              description: enable RTC main timer interrupt
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          addressOffset: 64
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_RAW
              description: sleep wakeup interrupt raw
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLP_REJECT_INT_RAW
              description: sleep reject interrupt raw
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SDIO_IDLE_INT_RAW
              description: SDIO idle interrupt raw
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: WDT_INT_RAW
              description: RTC WDT interrupt raw
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIME_VALID_INT_RAW
              description: RTC time valid interrupt raw
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ULP_CP_INT_RAW
              description: ULP-coprocessor interrupt raw
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TOUCH_INT_RAW
              description: touch interrupt raw
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BROWN_OUT_INT_RAW
              description: brown out interrupt raw
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: MAIN_TIMER_INT_RAW
              description: RTC main timer interrupt raw
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          addressOffset: 68
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ST
              description: sleep wakeup interrupt state
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLP_REJECT_INT_ST
              description: sleep reject interrupt state
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SDIO_IDLE_INT_ST
              description: SDIO idle interrupt state
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: RTC WDT interrupt state
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIME_VALID_INT_ST
              description: RTC time valid interrupt state
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SAR_INT_ST
              description: ULP-coprocessor interrupt state
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TOUCH_INT_ST
              description: touch interrupt state
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BROWN_OUT_INT_ST
              description: brown out interrupt state
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: MAIN_TIMER_INT_ST
              description: RTC main timer interrupt state
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          addressOffset: 72
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_CLR
              description: Clear sleep wakeup interrupt state
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_INT_CLR
              description: Clear sleep reject interrupt state
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SDIO_IDLE_INT_CLR
              description: Clear SDIO idle interrupt state
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: Clear RTC WDT interrupt state
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TIME_VALID_INT_CLR
              description: Clear RTC time valid interrupt state
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SAR_INT_CLR
              description: Clear ULP-coprocessor interrupt state
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TOUCH_INT_CLR
              description: Clear touch interrupt state
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_INT_CLR
              description: Clear brown out interrupt state
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_INT_CLR
              description: Clear RTC main timer interrupt state
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: STORE0
          addressOffset: 76
          size: 32
          fields:
            - name: SCRATCH0
              description: 32-bit general purpose retention register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE1
          addressOffset: 80
          size: 32
          fields:
            - name: SCRATCH1
              description: 32-bit general purpose retention register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE2
          addressOffset: 84
          size: 32
          fields:
            - name: SCRATCH2
              description: 32-bit general purpose retention register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE3
          addressOffset: 88
          size: 32
          fields:
            - name: SCRATCH3
              description: 32-bit general purpose retention register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT_XTL_CONF
          addressOffset: 92
          size: 32
          fields:
            - name: XTL_EXT_CTR_LV
              description: "0: power down XTAL at high level  1: power down XTAL at low level"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: XTL_EXT_CTR_EN
              description: enable control XTAL by external pads
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_WAKEUP_CONF
          addressOffset: 96
          size: 32
          fields:
            - name: EXT_WAKEUP0_LV
              description: "0: external wakeup at low level  1: external wakeup at high level"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EXT_WAKEUP1_LV
              description: "0: external wakeup at low level  1: external wakeup at high level"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_REJECT_CONF
          addressOffset: 100
          size: 32
          fields:
            - name: GPIO_REJECT_EN
              description: enable GPIO reject
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SDIO_REJECT_EN
              description: enable SDIO reject
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LIGHT_SLP_REJECT_EN
              description: enable reject for light sleep
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: DEEP_SLP_REJECT_EN
              description: enable reject for deep sleep
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: REJECT_CAUSE
              description: sleep reject cause
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: CPU_PERIOD_CONF
          addressOffset: 104
          size: 32
          fields:
            - name: CPUSEL_CONF
              description: CPU sel option
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CPUPERIOD_SEL
              description: CPU period sel
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SDIO_ACT_CONF
          addressOffset: 108
          size: 32
          fields:
            - name: SDIO_ACT_DNUM
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: CLK_CONF
          addressOffset: 112
          size: 32
          resetValue: 8720
          fields:
            - name: CK8M_DIV
              description: "CK8M_D256_OUT divider. 00: div128  01: div256  10: div512  11: div1024."
              bitOffset: 4
              bitWidth: 2
              access: read-write
              enumeratedValues:
                - name: CK8M_DIV
                  usage: read-write
                  values:
                    - name: DIV128
                      description: DIV128
                      value: 0
                    - name: DIV256
                      description: DIV256
                      value: 1
                    - name: DIV512
                      description: DIV512
                      value: 2
                    - name: DIV1024
                      description: DIV1024
                      value: 3
            - name: ENB_CK8M
              description: disable CK8M and CK8M_D256_OUT
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: ENB_CK8M_DIV
              description: "1: CK8M_D256_OUT is actually CK8M  0: CK8M_D256_OUT is CK8M divided by 256"
              bitOffset: 7
              bitWidth: 1
              access: read-write
              enumeratedValues:
                - name: ENB_CK8M_DIV
                  usage: read-write
                  values:
                    - name: CK8M_DIV_256
                      description: CK8M_DIV_256
                      value: 0
                    - name: CK8M
                      description: CK8M
                      value: 1
            - name: DIG_XTAL32K_EN
              description: enable CK_XTAL_32K for digital core (no relationship with RTC core)
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DIG_CLK8M_D256_EN
              description: enable CK8M_D256_OUT for digital core (no relationship with RTC core)
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DIG_CLK8M_EN
              description: enable CK8M for digital core (no relationship with RTC core)
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CK8M_DFREQ_FORCE
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV_SEL
              description: divider = reg_ck8m_div_sel + 1
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: XTAL_FORCE_NOGATING
              description: XTAL force no gating during sleep
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CK8M_FORCE_NOGATING
              description: CK8M force no gating during sleep
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CK8M_DFREQ
              description: CK8M_DFREQ
              bitOffset: 17
              bitWidth: 8
              access: read-write
            - name: CK8M_FORCE_PD
              description: CK8M force power down
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CK8M_FORCE_PU
              description: CK8M force power up
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SOC_CLK_SEL
              description: "SOC clock sel. 0: XTAL  1: PLL  2: CK8M  3: APLL"
              bitOffset: 27
              bitWidth: 2
              access: read-write
              enumeratedValues:
                - name: SOC_CLK_SEL
                  usage: read-write
                  values:
                    - name: XTAL
                      description: XTAL
                      value: 0
                    - name: PLL
                      description: PLL
                      value: 1
                    - name: CK8M
                      description: CK8M
                      value: 2
                    - name: APLL
                      description: APLL
                      value: 3
            - name: FAST_CLK_RTC_SEL
              description: "fast_clk_rtc sel. 0: XTAL div 4  1: CK8M"
              bitOffset: 29
              bitWidth: 1
              access: read-write
              enumeratedValues:
                - name: FAST_CLK_RTC_SEL
                  usage: read-write
                  values:
                    - name: XTAL_DIV_4
                      description: XTAL_DIV_4
                      value: 0
                    - name: CK8M
                      description: CK8M
                      value: 1
            - name: ANA_CLK_RTC_SEL
              description: "slow_clk_rtc sel. 0: SLOW_CK  1: CK_XTAL_32K  2: CK8M_D256_OUT"
              bitOffset: 30
              bitWidth: 2
              access: read-write
              enumeratedValues:
                - name: ANA_CLK_RTC_SEL
                  usage: read-write
                  values:
                    - name: SLOW_CK
                      description: SLOW_CK
                      value: 0
                    - name: CK_XTAL_32K
                      description: CK_XTAL_32K
                      value: 1
                    - name: CK8M_D256_OUT
                      description: CK8M_D256_OUT
                      value: 2
      - register:
          name: SDIO_CONF
          addressOffset: 116
          size: 32
          resetValue: 44040192
          fields:
            - name: SDIO_PD_EN
              description: power down SDIO_REG in sleep. Only active when reg_sdio_force = 0
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SDIO_FORCE
              description: "1: use SW option to control SDIO_REG  0: use state machine"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SDIO_TIEH
              description: SW option for SDIO_TIEH. Only active when reg_sdio_force = 1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: REG1P8_READY
              description: read only register for REG1P8_READY
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: DREFL_SDIO
              description: SW option for DREFL_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: DREFM_SDIO
              description: SW option for DREFM_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: DREFH_SDIO
              description: SW option for DREFH_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: XPD_SDIO
              description: SW option for XPD_SDIO_REG. Only active when reg_sdio_force = 1
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: BIAS_CONF
          addressOffset: 120
          size: 32
          fields:
            - name: DBG_ATTEN
              description: DBG_ATTEN
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: ENB_SCK_XTAL
              description: ENB_SCK_XTAL
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: INC_HEARTBEAT_REFRESH
              description: INC_HEARTBEAT_REFRESH
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DEC_HEARTBEAT_PERIOD
              description: DEC_HEARTBEAT_PERIOD
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: INC_HEARTBEAT_PERIOD
              description: INC_HEARTBEAT_PERIOD
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DEC_HEARTBEAT_WIDTH
              description: DEC_HEARTBEAT_WIDTH
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: RST_BIAS_I2C
              description: RST_BIAS_I2C
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: REG
          addressOffset: 124
          size: 32
          resetValue: 687875072
          fields:
            - name: SCK_DCAP_FORCE
              description: N/A
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DIG_DBIAS_SLP
              description: DIG_REG_DBIAS during sleep
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: DIG_DBIAS_WAK
              description: DIG_REG_DBIAS during wakeup
              bitOffset: 11
              bitWidth: 3
              access: read-write
            - name: SCK_DCAP
              description: SCK_DCAP
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: DBIAS_SLP
              description: RTC_DBIAS during sleep
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: DBIAS_WAK
              description: RTC_DBIAS during wakeup
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: DBOOST_FORCE_PD
              description: RTC_DBOOST force power down
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DBOOST_FORCE_PU
              description: RTC_DBOOST force power up
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: FORCE_PD
              description: RTC_REG force power down (for RTC_REG power down means decrease the voltage to 0.8v or lower )
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: FORCE_PU
              description: RTC_REG force power up
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PWC
          addressOffset: 128
          size: 32
          resetValue: 76069
          fields:
            - name: FASTMEM_FORCE_NOISO
              description: Fast RTC memory force no ISO
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_ISO
              description: Fast RTC memory force ISO
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_NOISO
              description: RTC memory force no ISO
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_ISO
              description: RTC memory force ISO
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_ISO
              description: rtc_peri force ISO
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_NOISO
              description: rtc_peri force no ISO
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FOLW_CPU
              description: "1: Fast RTC memory PD following CPU  0: fast RTC memory PD following RTC state machine"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_LPD
              description: Fast RTC memory force PD
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_LPU
              description: Fast RTC memory force no PD
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FOLW_CPU
              description: "1: RTC memory  PD following CPU  0: RTC memory PD following RTC state machine"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_LPD
              description: RTC memory force PD
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_LPU
              description: RTC memory force no PD
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_PD
              description: Fast RTC memory force power down
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_PU
              description: Fast RTC memory force power up
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FASTMEM_PD_EN
              description: enable power down fast RTC memory in sleep
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_PD
              description: RTC memory force power down
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_PU
              description: RTC memory force power up
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_PD_EN
              description: enable power down RTC memory in sleep
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: FORCE_PD
              description: rtc_peri force power down
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FORCE_PU
              description: rtc_peri force power up
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PD_EN
              description: enable power down rtc_peri in sleep
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_PWC
          addressOffset: 132
          size: 32
          resetValue: 1398096
          fields:
            - name: LSLP_MEM_FORCE_PD
              description: memories in digital core force PD in sleep
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LSLP_MEM_FORCE_PU
              description: memories in digital core force no PD in sleep
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ROM0_FORCE_PD
              description: ROM force power down
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ROM0_FORCE_PU
              description: ROM force power up
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INTER_RAM0_FORCE_PD
              description: internal SRAM 0 force power down
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: INTER_RAM0_FORCE_PU
              description: internal SRAM 0 force power up
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: INTER_RAM1_FORCE_PD
              description: internal SRAM 1 force power down
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: INTER_RAM1_FORCE_PU
              description: internal SRAM 1 force power up
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: INTER_RAM2_FORCE_PD
              description: internal SRAM 2 force power down
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: INTER_RAM2_FORCE_PU
              description: internal SRAM 2 force power up
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: INTER_RAM3_FORCE_PD
              description: internal SRAM 3 force power down
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: INTER_RAM3_FORCE_PU
              description: internal SRAM 3 force power up
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: INTER_RAM4_FORCE_PD
              description: internal SRAM 4 force power down
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: INTER_RAM4_FORCE_PU
              description: internal SRAM 4 force power up
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_PD
              description: wifi force power down
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_PU
              description: wifi force power up
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_PD
              description: digital core force power down
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_PU
              description: digital core force power up
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: ROM0_PD_EN
              description: enable power down ROM in sleep
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: INTER_RAM0_PD_EN
              description: enable power down internal SRAM 0 in sleep
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: INTER_RAM1_PD_EN
              description: enable power down internal SRAM 1 in sleep
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: INTER_RAM2_PD_EN
              description: enable power down internal SRAM 2 in sleep
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: INTER_RAM3_PD_EN
              description: enable power down internal SRAM 3 in sleep
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: INTER_RAM4_PD_EN
              description: enable power down internal SRAM 4 in sleep
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: WIFI_PD_EN
              description: enable power down wifi in sleep
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_PD_EN
              description: enable power down digital core in sleep
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_ISO
          addressOffset: 136
          size: 32
          resetValue: 2863288320
          fields:
            - name: FORCE_OFF
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ON
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DG_PAD_AUTOHOLD
              description: read only register to indicate digital pad auto-hold status
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CLR_DG_PAD_AUTOHOLD
              description: wtite only register to clear digital pad auto-hold
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DG_PAD_AUTOHOLD_EN
              description: digital pad enable auto-hold
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_NOISO
              description: digital pad force no ISO
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_ISO
              description: digital pad force ISO
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_UNHOLD
              description: digital pad force un-hold
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_HOLD
              description: digital pad force hold
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: ROM0_FORCE_ISO
              description: ROM force ISO
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ROM0_FORCE_NOISO
              description: ROM force no ISO
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: INTER_RAM0_FORCE_ISO
              description: internal SRAM 0 force ISO
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: INTER_RAM0_FORCE_NOISO
              description: internal SRAM 0 force no ISO
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: INTER_RAM1_FORCE_ISO
              description: internal SRAM 1 force ISO
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INTER_RAM1_FORCE_NOISO
              description: internal SRAM 1 force no ISO
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: INTER_RAM2_FORCE_ISO
              description: internal SRAM 2 force ISO
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: INTER_RAM2_FORCE_NOISO
              description: internal SRAM 2 force no ISO
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: INTER_RAM3_FORCE_ISO
              description: internal SRAM 3 force ISO
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: INTER_RAM3_FORCE_NOISO
              description: internal SRAM 3 force no ISO
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: INTER_RAM4_FORCE_ISO
              description: internal SRAM 4 force ISO
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: INTER_RAM4_FORCE_NOISO
              description: internal SRAM 4 force no ISO
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_ISO
              description: wifi force ISO
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_NOISO
              description: wifi force no ISO
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_ISO
              description: digital core force ISO
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_NOISO
              description: digital core force no ISO
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG0
          addressOffset: 140
          size: 32
          resetValue: 19584
          fields:
            - name: WDT_PAUSE_IN_SLP
              description: pause WDT in sleep
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: WDT_APPCPU_RESET_EN
              description: enable WDT reset APP CPU
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: enable WDT reset PRO CPU
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: enable WDT in flash boot
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: system reset counter length
              bitOffset: 11
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: CPU reset counter length
              bitOffset: 14
              bitWidth: 3
              access: read-write
            - name: WDT_LEVEL_INT_EN
              description: N/A
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: WDT_EDGE_INT_EN
              description: N/A
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WDT_STG3
              description: "1: interrupt stage en  2: CPU reset stage en  3: system reset stage en  4: RTC reset stage en"
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: WDT_STG2
              description: "1: interrupt stage en  2: CPU reset stage en  3: system reset stage en  4: RTC reset stage en"
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: WDT_STG1
              description: "1: interrupt stage en  2: CPU reset stage en  3: system reset stage en  4: RTC reset stage en"
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: WDT_STG0
              description: "1: interrupt stage en  2: CPU reset stage en  3: system reset stage en  4: RTC reset stage en"
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: WDT_EN
              description: enable RTC WDT
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          addressOffset: 144
          size: 32
          resetValue: 128000
          fields:
            - name: WDT_STG0_HOLD
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG2
          addressOffset: 148
          size: 32
          resetValue: 80000
          fields:
            - name: WDT_STG1_HOLD
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          addressOffset: 152
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG2_HOLD
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          addressOffset: 156
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG3_HOLD
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          addressOffset: 160
          size: 32
          fields:
            - name: WDT_FEED
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: WDTWPROTECT
          addressOffset: 164
          size: 32
          resetValue: 1356348065
          fields:
            - name: WDT_WKEY
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEST_MUX
          addressOffset: 168
          size: 32
          fields:
            - name: ENT_RTC
              description: ENT_RTC
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DTEST_RTC
              description: DTEST_RTC
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SW_CPU_STALL
          addressOffset: 172
          size: 32
          fields:
            - name: SW_STALL_APPCPU_C1
              description: "{reg_sw_stall_appcpu_c1[5:0]   reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU"
              bitOffset: 20
              bitWidth: 6
              access: read-write
            - name: SW_STALL_PROCPU_C1
              description: "{reg_sw_stall_procpu_c1[5:0]   reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU"
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: STORE4
          addressOffset: 176
          size: 32
          fields:
            - name: SCRATCH4
              description: 32-bit general purpose retention register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE5
          addressOffset: 180
          size: 32
          fields:
            - name: SCRATCH5
              description: 32-bit general purpose retention register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE6
          addressOffset: 184
          size: 32
          fields:
            - name: SCRATCH6
              description: 32-bit general purpose retention register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE7
          addressOffset: 188
          size: 32
          fields:
            - name: SCRATCH7
              description: 32-bit general purpose retention register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOW_POWER_ST
          addressOffset: 192
          size: 32
          fields:
            - name: LOW_POWER_DIAG0
              bitOffset: 0
              bitWidth: 32
              access: read-only
            - name: RDY_FOR_WAKEUP
              description: "1 if RTC controller is ready to execute WAKE instruction, 0 otherwise"
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: DIAG1
          addressOffset: 196
          size: 32
          fields:
            - name: LOW_POWER_DIAG1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HOLD_FORCE
          addressOffset: 200
          size: 32
          fields:
            - name: ADC1_HOLD_FORCE
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ADC2_HOLD_FORCE
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PDAC1_HOLD_FORCE
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PDAC2_HOLD_FORCE
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SENSE1_HOLD_FORCE
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SENSE2_HOLD_FORCE
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SENSE3_HOLD_FORCE
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SENSE4_HOLD_FORCE
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD0_HOLD_FORCE
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD1_HOLD_FORCE
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD2_HOLD_FORCE
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD3_HOLD_FORCE
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD4_HOLD_FORCE
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD5_HOLD_FORCE
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD6_HOLD_FORCE
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD7_HOLD_FORCE
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: X32P_HOLD_FORCE
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: X32N_HOLD_FORCE
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_WAKEUP1
          addressOffset: 204
          size: 32
          fields:
            - name: SEL
              description: Bitmap to select RTC pads for ext wakeup1
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: STATUS_CLR
              description: clear ext wakeup1 status
              bitOffset: 18
              bitWidth: 1
              access: write-only
      - register:
          name: EXT_WAKEUP1_STATUS
          addressOffset: 208
          size: 32
          fields:
            - name: EXT_WAKEUP1_STATUS
              description: ext wakeup1 status
              bitOffset: 0
              bitWidth: 18
              access: read-only
      - register:
          name: BROWN_OUT
          addressOffset: 212
          size: 32
          resetValue: 335478784
          fields:
            - name: RTC_MEM_PID_CONF
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RTC_MEM_CRC_START
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RTC_MEM_CRC_ADDR
              bitOffset: 9
              bitWidth: 11
              access: read-write
            - name: CLOSE_FLASH_ENA
              description: enable close flash when brown out happens
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PD_RF_ENA
              description: enable power down RF when brown out happens
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RST_WAIT
              description: brown out reset wait cycles
              bitOffset: 16
              bitWidth: 10
              access: read-write
            - name: RTC_MEM_CRC_LEN
              bitOffset: 20
              bitWidth: 11
              access: read-write
            - name: RST_ENA
              description: enable brown out reset
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: DBROWN_OUT_THRES
              description: brown out threshold
              bitOffset: 27
              bitWidth: 3
              access: read-write
            - name: ENA
              description: enable brown out
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DET
              description: brown out detect
              bitOffset: 31
              bitWidth: 1
              access: read-only
            - name: RTC_MEM_CRC_FINISH
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          addressOffset: 316
          size: 32
          resetValue: 23085696
          fields:
            - name: CNTL_DATE
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RTC_IO
    description: Low-power Input/Output
    groupName: RTC_GPIO
    baseAddress: 1072989184
    addressBlock:
      - offset: 0
        size: 204
        usage: registers
    registers:
      - register:
          name: OUT
          addressOffset: 0
          size: 32
          fields:
            - name: DATA
              description: GPIO0~17 output value
              bitOffset: 14
              bitWidth: 18
              access: read-write
      - register:
          name: OUT_W1TS
          addressOffset: 4
          size: 32
          fields:
            - name: OUT_DATA_W1TS
              description: GPIO0~17 output value write 1 to set
              bitOffset: 14
              bitWidth: 18
              access: write-only
      - register:
          name: OUT_W1TC
          addressOffset: 8
          size: 32
          fields:
            - name: OUT_DATA_W1TC
              description: GPIO0~17 output value write 1 to clear
              bitOffset: 14
              bitWidth: 18
              access: write-only
      - register:
          name: ENABLE
          addressOffset: 12
          size: 32
          fields:
            - name: ENABLE
              description: GPIO0~17 output enable
              bitOffset: 14
              bitWidth: 18
              access: read-write
      - register:
          name: ENABLE_W1TS
          addressOffset: 16
          size: 32
          fields:
            - name: ENABLE_W1TS
              description: GPIO0~17 output enable write 1 to set
              bitOffset: 14
              bitWidth: 18
              access: write-only
      - register:
          name: ENABLE_W1TC
          addressOffset: 20
          size: 32
          fields:
            - name: ENABLE_W1TC
              description: GPIO0~17 output enable write 1 to clear
              bitOffset: 14
              bitWidth: 18
              access: write-only
      - register:
          name: STATUS
          addressOffset: 24
          size: 32
          fields:
            - name: INT
              description: GPIO0~17 interrupt status
              bitOffset: 14
              bitWidth: 18
              access: read-write
      - register:
          name: STATUS_W1TS
          addressOffset: 28
          size: 32
          fields:
            - name: STATUS_INT_W1TS
              description: GPIO0~17 interrupt status write 1 to set
              bitOffset: 14
              bitWidth: 18
              access: write-only
      - register:
          name: STATUS_W1TC
          addressOffset: 32
          size: 32
          fields:
            - name: STATUS_INT_W1TC
              description: GPIO0~17 interrupt status write 1 to clear
              bitOffset: 14
              bitWidth: 18
              access: write-only
      - register:
          name: IN
          addressOffset: 36
          size: 32
          fields:
            - name: NEXT
              description: GPIO0~17 input value
              bitOffset: 14
              bitWidth: 18
              access: read-only
      - register:
          dim: 18
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17"
          name: PIN%s
          addressOffset: 40
          size: 32
          fields:
            - name: PAD_DRIVER
              description: "if set to 0: normal output  if set to 1: open drain"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INT_TYPE
              description: "if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger"
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: GPIO wake up enable  only available in light sleep
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: RTC_DEBUG_SEL
          addressOffset: 112
          size: 32
          fields:
            - name: DEBUG_SEL0
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL1
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL2
              bitOffset: 10
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL3
              bitOffset: 15
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL4
              bitOffset: 20
              bitWidth: 5
              access: read-write
            - name: DEBUG_12M_NO_GATING
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_PAD_HOLD
          addressOffset: 116
          size: 32
          fields:
            - name: DIG_PAD_HOLD
              description: select the digital pad hold value.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HALL_SENS
          addressOffset: 120
          size: 32
          fields:
            - name: HALL_PHASE
              description: Reverse phase of hall sensor
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: XPD_HALL
              description: Power on hall sensor and connect to VP and VN
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SENSOR_PADS
          addressOffset: 124
          size: 32
          fields:
            - name: SENSE4_FUN_IE
              description: the input enable of the pad
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SENSE4_SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SENSE4_SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SENSE4_FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 7
              bitWidth: 2
              access: read-write
            - name: SENSE3_FUN_IE
              description: the input enable of the pad
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SENSE3_SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SENSE3_SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SENSE3_FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: SENSE2_FUN_IE
              description: the input enable of the pad
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SENSE2_SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SENSE2_SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SENSE2_FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: SENSE1_FUN_IE
              description: the input enable of the pad
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SENSE1_SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SENSE1_SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SENSE1_FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: SENSE4_MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SENSE3_MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SENSE2_MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SENSE1_MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SENSE4_HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SENSE3_HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SENSE2_HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SENSE1_HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ADC_PAD
          addressOffset: 128
          size: 32
          fields:
            - name: ADC2_FUN_IE
              description: the input enable of the pad
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: ADC2_SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: ADC2_SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: ADC2_FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 21
              bitWidth: 2
              access: read-write
            - name: ADC1_FUN_IE
              description: the input enable of the pad
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: ADC1_SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ADC1_SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: ADC1_FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: ADC2_MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: ADC1_MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC2_HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADC1_HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PAD_DAC1
          addressOffset: 132
          size: 32
          resetValue: 2147483648
          fields:
            - name: PDAC1_DAC_XPD_FORCE
              description: Power on DAC1. Usually  we need to tristate PDAC1 if we power on the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PDAC1_FUN_IE
              description: the input enable of the pad
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PDAC1_SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PDAC1_SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PDAC1_SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PDAC1_FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 15
              bitWidth: 2
              access: read-write
            - name: PDAC1_MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: PDAC1_XPD_DAC
              description: Power on DAC1. Usually  we need to tristate PDAC1 if we power on the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PDAC1_DAC
              description: PAD DAC1 control code.
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: PDAC1_RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PDAC1_RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: PDAC1_HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: PDAC1_DRV
              description: the driver strength of the pad
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: PAD_DAC2
          addressOffset: 136
          size: 32
          resetValue: 2147483648
          fields:
            - name: PDAC2_DAC_XPD_FORCE
              description: Power on DAC2. Usually  we need to tristate PDAC2 if we power on the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PDAC2_FUN_IE
              description: the input enable of the pad
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PDAC2_SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PDAC2_SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PDAC2_SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PDAC2_FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 15
              bitWidth: 2
              access: read-write
            - name: PDAC2_MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: PDAC2_XPD_DAC
              description: Power on DAC2. Usually  we need to tristate PDAC1 if we power on the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PDAC2_DAC
              description: PAD DAC2 control code.
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: PDAC2_RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PDAC2_RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: PDAC2_HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: PDAC2_DRV
              description: the driver strength of the pad
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: XTAL_32K_PAD
          addressOffset: 140
          size: 32
          resetValue: 2215641104
          fields:
            - name: DBIAS_XTAL_32K
              description: 32K XTAL self-bias reference control.
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: DRES_XTAL_32K
              description: 32K XTAL resistor bias control.
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: X32P_FUN_IE
              description: the input enable of the pad
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: X32P_SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: X32P_SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: X32P_SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: X32P_FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: X32N_FUN_IE
              description: the input enable of the pad
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: X32N_SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: X32N_SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: X32N_SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: X32N_FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 15
              bitWidth: 2
              access: read-write
            - name: X32P_MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: X32N_MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: XPD_XTAL_32K
              description: Power up 32kHz crystal oscillator
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: DAC_XTAL_32K
              description: 32K XTAL bias current DAC.
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: X32P_RUE
              description: the pull up enable of the pad
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: X32P_RDE
              description: the pull down enable of the pad
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: X32P_HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: X32P_DRV
              description: the driver strength of the pad
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: X32N_RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: X32N_RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: X32N_HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: X32N_DRV
              description: the driver strength of the pad
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: TOUCH_CFG
          addressOffset: 144
          size: 32
          resetValue: 1711276032
          fields:
            - name: TOUCH_DCUR
              description: touch sensor bias current. Should have option to tie with BIAS_SLEEP(When BIAS_SLEEP  this setting is available
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: TOUCH_DRANGE
              description: touch sensor saw wave voltage range.
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: TOUCH_DREFL
              description: touch sensor saw wave bottom voltage.
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: TOUCH_DREFH
              description: touch sensor saw wave top voltage.
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: TOUCH_XPD_BIAS
              description: touch sensor bias power on.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_PAD0
          addressOffset: 148
          size: 32
          resetValue: 1375731712
          fields:
            - name: TO_GPIO
              description: connect the rtc pad input to digital pad input Ó0Ó is availbale GPIO4
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: the input enable of the pad
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "default touch sensor tie option. 0: tie low  1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: touch sensor slope control. 3-bit for each touch panel  default 100.
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: the driver strength of the pad
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_PAD1
          addressOffset: 152
          size: 32
          resetValue: 1241513984
          fields:
            - name: TO_GPIO
              description: connect the rtc pad input to digital pad input Ó0Ó is availbale.GPIO0
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: the input enable of the pad
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "default touch sensor tie option. 0: tie low  1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: touch sensor slope control. 3-bit for each touch panel  default 100.
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: the driver strength of the pad
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: HOLD
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_PAD2
          addressOffset: 156
          size: 32
          resetValue: 1375731712
          fields:
            - name: TO_GPIO
              description: connect the rtc pad input to digital pad input Ó0Ó is availbale.GPIO2
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: the input enable of the pad
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "default touch sensor tie option. 0: tie low  1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: touch sensor slope control. 3-bit for each touch panel  default 100.
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: the driver strength of the pad
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_PAD3
          addressOffset: 160
          size: 32
          resetValue: 1241513984
          fields:
            - name: TO_GPIO
              description: connect the rtc pad input to digital pad input Ó0Ó is availbale.MTDO
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: the input enable of the pad
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "default touch sensor tie option. 0: tie low  1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: touch sensor slope control. 3-bit for each touch panel  default 100.
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: the driver strength of the pad
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_PAD4
          addressOffset: 164
          size: 32
          resetValue: 1375731712
          fields:
            - name: TO_GPIO
              description: connect the rtc pad input to digital pad input Ó0Ó is availbale.MTCK
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: the input enable of the pad
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "default touch sensor tie option. 0: tie low  1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: touch sensor slope control. 3-bit for each touch panel  default 100.
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: the driver strength of the pad
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_PAD5
          addressOffset: 168
          size: 32
          resetValue: 1375731712
          fields:
            - name: TO_GPIO
              description: connect the rtc pad input to digital pad input Ó0Ó is availbale.MTDI
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: the input enable of the pad
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "default touch sensor tie option. 0: tie low  1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: touch sensor slope control. 3-bit for each touch panel  default 100.
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: the driver strength of the pad
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_PAD6
          addressOffset: 172
          size: 32
          resetValue: 1241513984
          fields:
            - name: TO_GPIO
              description: connect the rtc pad input to digital pad input Ó0Ó is availbale.MTMS
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: the input enable of the pad
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "default touch sensor tie option. 0: tie low  1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: touch sensor slope control. 3-bit for each touch panel  default 100.
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: the driver strength of the pad
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_PAD7
          addressOffset: 176
          size: 32
          resetValue: 1107296256
          fields:
            - name: TO_GPIO
              description: connect the rtc pad input to digital pad input Ó0Ó is availbale.GPIO27
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: the input enable of the pad
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: the output enable of the pad in sleep status
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: the input enable of the pad in sleep status
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: the sleep status selection signal of the pad
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: the functional selection signal of the pad
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: Ò1Ó select the digital function  Ó0Óslection the rtc function
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "default touch sensor tie option. 0: tie low  1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: touch sensor slope control. 3-bit for each touch panel  default 100.
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: RUE
              description: the pull up enable of the pad
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: the pull down enable of the pad
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: the driver strength of the pad
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: HOLD
              description: hold the current value of the output when setting the hold to Ò1Ó
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_PAD8
          addressOffset: 180
          size: 32
          resetValue: 33554432
          fields:
            - name: TO_GPIO
              description: connect the rtc pad input to digital pad input Ó0Ó is availbale
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "default touch sensor tie option. 0: tie low  1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: touch sensor slope control. 3-bit for each touch panel  default 100.
              bitOffset: 23
              bitWidth: 3
              access: read-write
      - register:
          name: TOUCH_PAD9
          addressOffset: 184
          size: 32
          resetValue: 33554432
          fields:
            - name: TO_GPIO
              description: connect the rtc pad input to digital pad input Ó0Ó is availbale
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "default touch sensor tie option. 0: tie low  1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: touch sensor slope control. 3-bit for each touch panel  default 100.
              bitOffset: 23
              bitWidth: 3
              access: read-write
      - register:
          name: EXT_WAKEUP0
          addressOffset: 188
          size: 32
          fields:
            - name: SEL
              description: select the wakeup source Ó0Ó select GPIO0 Ó1Ó select GPIO2 ...Ò17Ó select GPIO17
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: XTL_EXT_CTR
          addressOffset: 192
          size: 32
          fields:
            - name: SEL
              description: select the external xtl power source Ó0Ó select GPIO0 Ó1Ó select GPIO2 ...Ò17Ó select GPIO17
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: SAR_I2C_IO
          addressOffset: 196
          size: 32
          fields:
            - name: SAR_DEBUG_BIT_SEL
              bitOffset: 23
              bitWidth: 5
              access: read-write
            - name: SAR_I2C_SCL_SEL
              description: "Ò0Ó using TOUCH_PAD[0] as i2c clk Ò1Ó using TOUCH_PAD[2] as i2c clk"
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: SAR_I2C_SDA_SEL
              description: "Ò0Ó using TOUCH_PAD[1] as i2c sda Ò1Ó using TOUCH_PAD[3] as i2c sda"
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: DATE
          addressOffset: 200
          size: 32
          resetValue: 23081312
          fields:
            - name: IO_DATE
              description: date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RTC_I2C
    description: Low-power I2C (Inter-Integrated Circuit) Controller
    groupName: RTC_I2C
    baseAddress: 1072991232
    addressBlock:
      - offset: 0
        size: 60
        usage: registers
    registers:
      - register:
          name: SCL_LOW_PERIOD
          addressOffset: 0
          size: 32
          fields:
            - name: SCL_LOW_PERIOD
              description: number of cycles that scl == 0
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          name: CTRL
          addressOffset: 4
          size: 32
          fields:
            - name: SDA_FORCE_OUT
              description: SDA is push-pull (1) or open-drain (0)
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: SCL is push-pull (1) or open-drain (0)
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MS_MODE
              description: Master (1) or slave (0)
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: Force to generate start condition
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_LSB_FIRST
              description: Send LSB first
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: Receive LSB first
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: DEBUG_STATUS
          addressOffset: 8
          size: 32
          fields:
            - name: ACK_VAL
              description: The value of an acknowledge signal on the bus
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLAVE_RW
              description: "When working as a slave, the value of R/W bit received"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMED_OUT
              description: Transfer has timed out
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ARB_LOST
              description: "When working as a master, lost control of I2C bus"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BUS_BUSY
              description: operation is in progress
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLAVE_ADDR_MATCH
              description: "When working as a slave, whether address was matched"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BYTE_TRANS
              description: 8 bit transmit done
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MAIN_STATE
              description: state of the main state machine
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: SCL_STATE
              description: state of SCL state machine
              bitOffset: 28
              bitWidth: 3
              access: read-write
      - register:
          name: TIMEOUT
          addressOffset: 12
          size: 32
          fields:
            - name: TIMEOUT
              description: Maximum number of FAST_CLK cycles that the transmission can take
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SLAVE_ADDR
          addressOffset: 16
          size: 32
          fields:
            - name: SLAVE_ADDR
              description: local slave address
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: _10BIT
              description: Set if local slave address is 10-bit
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          addressOffset: 28
          size: 32
      - register:
          name: INT_RAW
          addressOffset: 32
          size: 32
          fields:
            - name: SLAVE_TRANS_COMPLETE_INT_RAW
              description: Slave accepted 1 byte and address matched
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_RAW
              description: Master lost arbitration
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MASTER_TRANS_COMPLETE_INT_RAW
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_RAW
              description: Stop condition has been detected interrupt raw status
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_RAW
              description: time out interrupt raw status
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          addressOffset: 36
          size: 32
          fields:
            - name: SLAVE_TRANS_COMPLETE_INT_CLR
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_CLR
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASTER_TRANS_COMPLETE_INT_CLR
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_CLR
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_CLR
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: INT_EN
          addressOffset: 40
          size: 32
      - register:
          name: INT_ST
          addressOffset: 44
          size: 32
      - register:
          name: SDA_DUTY
          addressOffset: 48
          size: 32
          fields:
            - name: SDA_DUTY
              description: Number of FAST_CLK cycles SDA will switch after falling edge of SCL
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SCL_HIGH_PERIOD
          addressOffset: 56
          size: 32
          fields:
            - name: SCL_HIGH_PERIOD
              description: Number of FAST_CLK cycles for SCL to be high
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SCL_START_PERIOD
          addressOffset: 64
          size: 32
          fields:
            - name: SCL_START_PERIOD
              description: Number of FAST_CLK cycles to wait before generating start condition
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SCL_STOP_PERIOD
          addressOffset: 68
          size: 32
          fields:
            - name: SCL_STOP_PERIOD
              description: Number of FAST_CLK cycles to wait before generating stop condition
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: CMD
          addressOffset: 72
          size: 32
          fields:
            - name: VAL
              description: Command content
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: DONE
              description: Bit is set by HW when command is done
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: SDHOST
    description: SD/MMC Host Controller
    groupName: SDHOST
    baseAddress: 1073119232
    addressBlock:
      - offset: 0
        size: 164
        usage: registers
    registers:
      - register:
          name: CTRL
          description: Control register
          addressOffset: 0
          size: 32
          fields:
            - name: CONTROLLER_RESET
              description: "To reset controller, firmware should set this bit. This bit is auto-cleared after two AHB and two sdhost_cclk_in clock cycles."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FIFO_RESET
              description: "To reset FIFO, firmware should set bit to 1. This bit is auto-cleared after completion of reset operation.\nNote: FIFO pointers will be out of reset after 2 cycles of system clocks in addition to synchronization delay (2 cycles of card clock), after the fifo_reset is cleared."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA_RESET
              description: "To reset DMA interface, firmware should set bit to 1. This bit is auto-cleared after two AHB clocks."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INT_ENABLE
              description: "Global interrupt enable/disable bit. 0: Disable; 1: Enable."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: READ_WAIT
              description: For sending read-wait to SDIO cards.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SEND_IRQ_RESPONSE
              description: "Bit automatically clears once response is sent. To wait for MMC card interrupts, host issues CMD40 and waits for interrupt response from MMC card(s). In the meantime, if host wants SD/MMC to exit waiting for interrupt state, it can set this bit, at which time SD/MMC command state-machine sends CMD40 response on bus and returns to idle state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ABORT_READ_DATA
              description: "After a suspend-command is issued during a read-operation, software polls the card to find when the suspend-event occurred. Once the suspend-event has occurred, software sets the bit which will reset the data state machine that is waiting for the next block of data. This bit is automatically cleared once the data state machine is reset to idle."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SEND_CCSD
              description: "When set, SD/MMC sends CCSD to the CE-ATA device. Software sets this bit only if the current command is expecting CCS (that is, RW_BLK), and if interrupts are enabled for the CE-ATA device. Once the CCSD pattern is sent to the device, SD/MMC automatically clears the SDHOST_SEND_CCSD bit. It also sets the Command Done (CD) bit  in the SDHOST_RINTSTS_REG register, and generates an interrupt for the host, in case the Command Done interrupt is not masked. \nNOTE: Once the SDHOST_SEND_CCSD bit is set, it takes two card clock cycles to drive the CCSD on the CMD line. Due to this, within the boundary conditions the CCSD may be sent to the CE-ATA device, even if the device has signalled CCS."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SEND_AUTO_STOP_CCSD
              description: "Always Set SDHOST_SEND_AUTO_STOP_CCSD and SDHOST_SEND_CCSD bits together; SDHOST_SEND_AUTO_STOP_CCSD should not be set independently of send_ccsd. When set, SD/MMC automatically sends an internally-generated STOP command (CMD12) to the CE-ATA device. After sending this internally-generated STOP command, the Auto Command Done (ACD) bit in SDHOST_RINTSTS_REG is set and an interrupt is generated for the host, in case the ACD interrupt is not masked. After sending the Command Completion Signal Disable (CCSD), SD/MMC automatically clears the  SDHOST_SEND_AUTO_STOP_CCSD bit."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CEATA_DEVICE_INTERRUPT_STATUS
              description: "Software should appropriately write to this bit after the power-on reset or any other reset to the CE-ATA device. After reset, the CE-ATA device's interrupt is usually disabled (nIEN = 1). If the host enables the CE-ATA device's interrupt, then software should set this bit."
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CLKDIV
          description: Clock divider configuration register
          addressOffset: 8
          size: 32
          fields:
            - name: CLK_DIVIDER0
              description: "Clock divider0 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLK_DIVIDER1
              description: "Clock divider1 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CLK_DIVIDER2
              description: "Clock divider2 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: CLK_DIVIDER3
              description: "Clock divider3 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CLKSRC
          description: Clock source selection register
          addressOffset: 12
          size: 32
          fields:
            - name: CLKSRC
              description: "Clock divider source for two SD cards is supported. Each card has two bits assigned to it. For example, bit[1:0] are assigned for card 0, bit[3:2] are assigned for card 1. Card 0 maps and internally routes clock divider[0:3] outputs to cclk_out[1:0] pins, depending on bit value.\n00 : Clock divider 0;\n01 : Clock divider 1;\n10 : Clock divider 2;\n11 : Clock divider 3."
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CLKENA
          description: Clock enable register
          addressOffset: 16
          size: 32
          fields:
            - name: CCLK_ENABLE
              description: "Clock-enable control for two SD card clocks and one MMC card clock is supported. One bit per card.\n0: Clock disabled;\n1: Clock enabled."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: LP_ENABLE
              description: "Disable clock when the card is in IDLE state. One bit per card.\n0: clock disabled;\n1: clock enabled."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: TMOUT
          description: Data and response timeout configuration register
          addressOffset: 20
          size: 32
          resetValue: 4294967104
          fields:
            - name: RESPONSE_TIMEOUT
              description: "Response timeout value. Value is specified in terms of number of card output clocks, i.e., sdhost_cclk_out."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DATA_TIMEOUT
              description: "Value for card data read timeout. This value is also used for data starvation by host timeout. The timeout counter is started only after the card clock is stopped. This value is specified in number of card output clocks, i.e. sdhost_cclk_out of the selected card.\nNOTE: The software timer should be used if the timeout value is in the order of 100 ms. In this case, read data timeout interrupt needs to be disabled."
              bitOffset: 8
              bitWidth: 24
              access: read-write
      - register:
          name: CTYPE
          description: Card bus width configuration register
          addressOffset: 24
          size: 32
          fields:
            - name: CARD_WIDTH4
              description: "One bit per card indicates if card is 1-bit or 4-bit mode.\n0: 1-bit mode;\n1: 4-bit mode.\nBit[1:0] correspond to card[1:0] respectively."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CARD_WIDTH8
              description: "One bit per card indicates if card is in 8-bit mode.\n0: Non 8-bit mode;\n1: 8-bit mode.\nBit[17:16] correspond to card[1:0] respectively."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: BLKSIZ
          description: Card data block size configuration register
          addressOffset: 28
          size: 32
          resetValue: 512
          fields:
            - name: BLOCK_SIZE
              description: Block size.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: BYTCNT
          description: Data transfer length configuration register
          addressOffset: 32
          size: 32
          resetValue: 512
          fields:
            - name: BYTE_COUNT
              description: "Number of bytes to be transferred, should be an integral multiple of Block Size for block transfers. For data transfers of undefined byte lengths, byte count should be set to 0. When byte count is set to 0, it is the responsibility of host to explicitly send stop/abort command to terminate data transfer."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INTMASK
          description: SDIO interrupt mask register
          addressOffset: 36
          size: 32
          fields:
            - name: INT_MASK
              description: "These bits used to mask unwanted interrupts. A value of 0 masks interrupt, and a value of 1 enables the interrupt.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): Rx Start Bit Error;\nBit 12 (HLE): Hardware locked write error;\nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation-by-host timeout;\nBit 9 (DRTO): Data read timeout;\nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request; \nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SDIO_INT_MASK
              description: "SDIO interrupt mask, one bit for each card. Bit[17:16] correspond to card[15:0] respectively. When masked, SDIO interrupt detection for that card is disabled. 0 masks an interrupt, and 1 enables an interrupt."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: CMDARG
          description: Command argument data register
          addressOffset: 40
          size: 32
          fields:
            - name: CMDARG
              description: Value indicates command argument to be passed to the card.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CMD
          description: Command and boot configuration register
          addressOffset: 44
          size: 32
          resetValue: 536870912
          fields:
            - name: INDEX
              description: Command index.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: RESPONSE_EXPECT
              description: "0: No response expected from card; 1: Response expected from card."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RESPONSE_LENGTH
              description: "0: Short response expected from card; 1: Long response expected from card."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CHECK_RESPONSE_CRC
              description: "0: Do not check; 1: Check response CRC.\nSome of command responses do not return valid CRC bits. Software should disable CRC checks for those commands in order to disable CRC checking by controller."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DATA_EXPECTED
              description: "0: No data transfer expected; 1: Data transfer expected."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: READ_WRITE
              description: "0: Read from card; 1: Write to card.\nDon't care if no data is expected from card."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TRANSFER_MODE
              description: "Block data transfer command; 1: Stream data transfer command.\nDon't care if no data expected."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SEND_AUTO_STOP
              description: "0: No stop command is sent at the end of data transfer; 1: Send stop command at the end of data transfer."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WAIT_PRVDATA_COMPLETE
              description: "0: Send command at once, even if previous data transfer has not completed; 1: Wait for previous data transfer to complete before sending Command.\nThe SDHOST_WAIT_PRVDATA_COMPLETE] = 0 option is typically used to query status of card during data transfer or to stop current data transfer. SDHOST_CARD_NUMBERr should be same as in previous command."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: STOP_ABORT_CMD
              description: "0: Neither stop nor abort command can stop current data transfer. If abort is sent to function-number currently selected or not in data-transfer mode, then bit should be set to 0; 1: Stop or abort command intended to stop current data transfer in progress.\nWhen open-ended or predefined data transfer is in progress, and host issues stop or abort command to stop data transfer, bit should be set so that command/data state-machines of CIU can return correctly to idle state."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SEND_INITIALIZATION
              description: "0: Do not send initialization sequence (80 clocks of 1) before sending this command; 1: Send initialization sequence before sending this command.\nAfter powered on, 80 clocks must be sent to card for initialization before sending any commands to card. Bit should be set while sending first command to card so that controller will initialize clocks before sending command to card."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CARD_NUMBER
              description: "Card number in use. Represents physical slot number of card being accessed. In SD-only mode, up to two cards are supported."
              bitOffset: 16
              bitWidth: 5
              access: read-write
            - name: UPDATE_CLOCK_REGISTERS_ONLY
              description: "0: Normal command sequence; 1: Do not send commands, just update clock register value into card clock domain.\nFollowing register values are transferred into card clock domain: CLKDIV, CLRSRC, and CLKENA.\nChanges card clocks (change frequency, truncate off or on, and set low-frequency mode). This is provided in order to change clock frequency or stop clock without having to send command to cards. During normal command sequence, when sdhost_update_clock_registers_only = 0, following control registers are transferred from BIU to CIU: CMD, CMDARG, TMOUT, CTYPE, BLKSIZ, and BYTCNT. CIU uses new register values for new command sequence to card(s). When bit is set, there are no Command Done interrupts because no command is sent to SD_MMC_CEATA cards."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: READ_CEATA_DEVICE
              description: "Read access flag.\n0: Host is not performing read access (RW_REG or RW_BLK)towards CE-ATA device;\n1: Host is performing read access (RW_REG or RW_BLK) towards CE-ATA device.\nSoftware should set this bit to indicate that CE-ATA device is being accessed for read transfer. This bit is used to disable read data timeout indication while performing CE-ATA read transfers. Maximum value of I/O transmission delay can be no less than 10 seconds. SD/MMC should not indicate read data timeout while waiting for data from CE-ATA device."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CCS_EXPECTED
              description: "Expected Command Completion Signal (CCS) configuration.\n0: Interrupts are not enabled in CE-ATA device (nIEN = 1 in ATA control register), or command does not expect CCS from device;\n1: Interrupts are enabled in CE-ATA device (nIEN = 0), and RW_BLK command expects command completion signal from CE-ATA device. \nIf the command expects Command Completion Signal (CCS) from the CE-ATA device, the software should set this control bit. SD/MMC sets Data Transfer Over (DTO) bit in RINTSTS register and generates interrupt to host if Data Transfer Over interrupt is not masked."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: USE_HOLE
              description: "Use Hold Register.\n0: CMD and DATA sent to card bypassing HOLD Register;\n1: CMD and DATA sent to card through the HOLD Register."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: START_CMD
              description: "Start command. Once command is served by the CIU, this bit is automatically cleared. When this bit is set, host should not attempt to write to any command registers. If a write is attempted, hardware lock error is set in raw interrupt register. Once command is sent and a response is received from SD_MMC_CEATA cards, Command Done bit is set in the raw interrupt Register."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RESP0
          description: Response data register
          addressOffset: 48
          size: 32
          fields:
            - name: RESPONSE0
              description: "Bit[31:0] of response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RESP1
          description: Long response data register
          addressOffset: 52
          size: 32
          fields:
            - name: RESPONSE1
              description: "Bit[63:32] of long response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RESP2
          description: Long response data register
          addressOffset: 56
          size: 32
          fields:
            - name: RESPONSE2
              description: "Bit[95:64] of long response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RESP3
          description: Long response data register
          addressOffset: 60
          size: 32
          fields:
            - name: RESPONSE3
              description: "Bit[127:96] of long response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MINTSTS
          description: Masked interrupt status register
          addressOffset: 64
          size: 32
          fields:
            - name: INT_STATUS_MSK
              description: "Interrupt enabled only if corresponding bit in interrupt mask register is set.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: SDIO_INTERRUPT_MSK
              description: "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. SDIO interrupt for card is enabled only if corresponding sdhost_sdio_int_mask bit is set in Interrupt mask register (Setting mask bit enables interrupt)."
              bitOffset: 16
              bitWidth: 2
              access: read-only
      - register:
          name: RINTSTS
          description: Raw interrupt status register
          addressOffset: 68
          size: 32
          fields:
            - name: INT_STATUS_RAW
              description: "Setting a bit clears the corresponding interrupt and writing 0 has no effect. Bits are logged regardless of interrupt mask status.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SDIO_INTERRUPT_RAW
              description: "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. Setting a bit clears the corresponding interrupt bit and writing 0 has no effect.\n0: No SDIO interrupt from card;\n1: SDIO interrupt from card."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: STATUS
          description: SD/MMC status register
          addressOffset: 72
          size: 32
          resetValue: 1814
          fields:
            - name: FIFO_RX_WATERMARK
              description: "FIFO reached Receive watermark level, not qualified with data transfer."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FIFO_TX_WATERMARK
              description: "FIFO reached Transmit watermark level, not qualified with data transfer."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: FIFO_EMPTY
              description: FIFO is empty status.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FIFO_FULL
              description: FIFO is full status.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: COMMAND_FSM_STATES
              description: "Command FSM states.\n0: Idle;\n1: Send init sequence; \n2: Send cmd start bit; \n3: Send cmd tx bit;\n4: Send cmd index + arg;\n5: Send cmd crc7;\n6: Send cmd end bit;\n7: Receive resp start bit;\n8: Receive resp IRQ response;\n9: Receive resp tx bit;\n10: Receive resp cmd idx;\n11: Receive resp data;\n12: Receive resp crc7;\n13: Receive resp end bit;\n14: Cmd path wait NCC;\n15: Wait, cmd-to-response turnaround."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: DATA_3_STATUS
              description: "Raw selected sdhost_card_data[3], checks whether card is present.\n0: card not present;\n1: card present."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DATA_BUSY
              description: "Inverted version of raw selected sdhost_card_data[0].\n0: Card data not busy;\n1: Card data busy."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DATA_STATE_MC_BUSY
              description: Data transmit or receive state-machine is busy.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: RESPONSE_INDEX
              description: "Index of previous response, including any auto-stop sent by core."
              bitOffset: 11
              bitWidth: 6
              access: read-only
            - name: FIFO_COUNT
              description: "FIFO count, number of filled locations in FIFO."
              bitOffset: 17
              bitWidth: 13
              access: read-only
      - register:
          name: FIFOTH
          description: FIFO configuration register
          addressOffset: 76
          size: 32
          fields:
            - name: TX_WMARK
              description: "FIFO threshold watermark level when transmitting data to card. When FIFO data count is less than or equal to this number, DMA/FIFO request is raised. If Interrupt is enabled, then interrupt  occurs. During end of packet, request or interrupt is generated, regardless of threshold programming.In non-DMA mode, when transmit FIFO threshold (TXDR) interrupt is enabled, then interrupt is generated instead of DMA request. During end of packet, on last interrupt, host is responsible for filling FIFO with only required remaining bytes (not before FIFO is full or after CIU completes data transfers, because FIFO may not be empty).  In DMA mode, at end of packet, if last transfer is less than burst  size, DMA controller does single cycles until required bytes are  transferred."
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: RX_WMARK
              description: "FIFO threshold watermark level when receiving data to card.When FIFO data count reaches greater than this number , DMA/FIFO request is raised. During end of packet, request is generated regardless of threshold programming in order to complete any remaining data.In non-DMA mode, when receiver FIFO threshold (RXDR) interrupt is enabled, then interrupt is generated instead of DMA request.During end of packet, interrupt is not generated if threshold programming is larger than any remaining data. It is responsibility of host to read remaining bytes on seeing Data Transfer Done interrupt.In DMA mode, at end of packet, even if remaining bytes are less than threshold, DMA request does single transfers to flush out any remaining bytes before Data Transfer Done interrupt is set."
              bitOffset: 16
              bitWidth: 11
              access: read-write
            - name: DMA_MULTIPLE_TRANSACTION_SIZE
              description: "Burst size of multiple transaction, should be programmed same as DMA controller multiple-transaction-size SDHOST_SRC/DEST_MSIZE.\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer."
              bitOffset: 28
              bitWidth: 3
              access: read-write
      - register:
          name: CDETECT
          description: Card detect register
          addressOffset: 80
          size: 32
          fields:
            - name: CARD_DETECT_N
              description: "Value on sdhost_card_detect_n input ports (1 bit per card), read-only bits. 0 represents presence of card. Only NUM_CARDS number of bits are implemented."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: WRTPRT
          description: Card write protection (WP) status register
          addressOffset: 84
          size: 32
          fields:
            - name: WRITE_PROTECT
              description: Value on sdhost_card_write_prt input ports (1 bit per card). 1 represents write protection. Only NUM_CARDS number of bits are implemented.
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: TCBCNT
          description: Transferred byte count register
          addressOffset: 92
          size: 32
          fields:
            - name: TCBCNT
              description: Number of bytes transferred by CIU unit to card.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TBBCNT
          description: Transferred byte count register
          addressOffset: 96
          size: 32
          fields:
            - name: TBBCNT
              description: Number of bytes transferred between Host/DMA memory and BIU FIFO.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEBNCE
          description: Debounce filter time configuration register
          addressOffset: 100
          size: 32
          fields:
            - name: DEBOUNCE_COUNT
              description: "Number of host clocks (clk) used by debounce filter logic. The typical debounce time is 5 \\verb+~+ 25 ms to prevent the card instability when the card is inserted or removed."
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: USRID
          description: User ID (scratchpad) register
          addressOffset: 104
          size: 32
          fields:
            - name: USRID
              description: "User identification register, value set by user. Can also be used as a scratchpad register by user."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: VERID
          description: Version ID (scratchpad) register
          addressOffset: 108
          size: 32
          resetValue: 1412572938
          fields:
            - name: VERSIONID
              description: Hardware version register. Can also be read by fireware.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCON
          description: Hardware feature register
          addressOffset: 112
          size: 32
          resetValue: 54807747
          fields:
            - name: CARD_TYPE
              description: Hardware support SDIO and MMC.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CARD_NUM
              description: Support card number is 2.
              bitOffset: 1
              bitWidth: 5
              access: read-only
            - name: BUS_TYPE
              description: Register config is APB bus.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DATA_WIDTH
              description: Regisger data widht is 32.
              bitOffset: 7
              bitWidth: 3
              access: read-only
            - name: ADDR_WIDTH
              description: Register address width is 32.
              bitOffset: 10
              bitWidth: 6
              access: read-only
            - name: DMA_WIDTH
              description: DMA data witdth is 32.
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: RAM_INDISE
              description: Inside RAM in SDMMC module.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: HOLD
              description: Have a hold regiser in data path .
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: NUM_CLK_DIV
              description: Have 4 clk divider in design .
              bitOffset: 24
              bitWidth: 2
              access: read-only
      - register:
          name: UHS
          description: UHS-1 register
          addressOffset: 116
          size: 32
          fields:
            - name: DDR
              description: "DDR mode selecton,1 bit for each card.\n0-Non-DDR mdoe.\n1-DDR mdoe."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: RST_N
          description: Card reset register
          addressOffset: 120
          size: 32
          resetValue: 1
          fields:
            - name: CARD_RESET
              description: "Hardware reset.\n1: Active mode; \n0: Reset. \nThese bits cause the cards to enter pre-idle state, which requires them to be re-initialized. SDHOST_RST_CARD_RESET[0] should be set to 1'b0 to reset card0, SDHOST_RST_CARD_RESET[1] should be set to 1'b0 to reset card1."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: BMOD
          description: Burst mode transfer configuration register
          addressOffset: 128
          size: 32
          fields:
            - name: SWR
              description: "Software Reset. When set, the DMA Controller resets all its internal registers. It is automatically cleared after one clock cycle."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FB
              description: "Fixed Burst. Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DE
              description: "IDMAC Enable. When set, the IDMAC is enabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PBL
              description: "Programmable Burst Length. These bits indicate the maximum number of beats to be performed in one IDMAC???Internal DMA Control???transaction. The IDMAC will always attempt to burst as specified in PBL each time it starts a burst transfer on the host bus. The permissible values are 1, 4, 8, 16, 32, 64, 128 and 256. This value is the mirror of MSIZE of FIFOTH register. In order to change this value, write the required value to FIFOTH register. This is an encode value as follows:\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer.\nPBL is a read-only value and is applicable only for data access, it does not apply to descriptor access."
              bitOffset: 8
              bitWidth: 3
              access: read-write
      - register:
          name: PLDMND
          description: Poll demand configuration register
          addressOffset: 132
          size: 32
          fields:
            - name: PD
              description: "Poll Demand. If the OWNER bit of a descriptor is not set, the FSM goes to the Suspend state. The host needs to write any value into this register for the IDMAC FSM to resume normal descriptor fetch operation. This is a write only ."
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: DBADDR
          description: Descriptor base address register
          addressOffset: 136
          size: 32
          fields:
            - name: DBADDR
              description: "Start of Descriptor List. Contains the base address of the First Descriptor. The LSB bits [1:0] are ignored and taken as all-zero by the IDMAC internally. Hence these LSB bits may be treated as read-only."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IDSTS
          description: IDMAC status register
          addressOffset: 140
          size: 32
          fields:
            - name: TI
              description: Transmit Interrupt. Indicates that data transmission is finished for a descriptor. Writing 1 clears this bit.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RI
              description: Receive Interrupt. Indicates the completion of data reception for a descriptor. Writing 1 clears this bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FBE
              description: "Fatal Bus Error Interrupt. Indicates that a Bus Error occurred (IDSTS[12:10]) . When this bit is set, the DMA disables all its bus accesses. Writing 1 clears this bit."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DU
              description: "Descriptor Unavailable Interrupt. This bit is set when the descriptor is unavailable due to OWNER bit = 0 (DES0[31] = 0). Writing 1 clears this bit."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CES
              description: "Card Error Summary. Indicates the status of the transaction to/from the card, also present in RINTSTS. Indicates the logical OR of the following bits:\nEBE : End Bit Error; \nRTO : Response Timeout/Boot Ack Timeout; \nRCRC : Response CRC; \nSBE : Start Bit Error; \nDRTO : Data Read Timeout/BDS timeout; \nDCRC : Data CRC for Receive; \nRE : Response Error.\nWriting 1 clears this bit. The abort condition of the IDMAC depends on the setting of this CES bit. If the CES bit is enabled, then the IDMAC aborts on a response error."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: NIS
              description: "Normal Interrupt Summary. Logical OR of the following: IDSTS[0] : Transmit Interrupt, IDSTS[1] : Receive Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Writing 1 clears this bit."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: AIS
              description: "Abnormal Interrupt Summary. Logical OR of the following: IDSTS[2] : Fatal Bus Interrupt, IDSTS[4] : DU bit Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Writing 1 clears this bit."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FBE_CODE
              description: "Fatal Bus Error Code. Indicates the type of error that caused a Bus Error. Valid only when the Fatal Bus Error bit IDSTS[2] is set. This field does not generate an interrupt.\n001: Host Abort received during transmission;\n010: Host Abort received during reception;\nOthers: Reserved."
              bitOffset: 10
              bitWidth: 3
              access: read-write
            - name: FSM
              description: "DMAC FSM present state.\n0: DMA_IDLE (idle state); \n1: DMA_SUSPEND (suspend state); \n2: DESC_RD (descriptor reading state); \n3: DESC_CHK (descriptor checking state); \n4: DMA_RD_REQ_WAIT (read-data request waiting state);\n5: DMA_WR_REQ_WAIT (write-data request waiting state); \n6: DMA_RD (data-read state); \n7: DMA_WR (data-write state); \n8: DESC_CLOSE (descriptor close state)."
              bitOffset: 13
              bitWidth: 4
              access: read-write
      - register:
          name: IDINTEN
          description: IDMAC interrupt enable register
          addressOffset: 144
          size: 32
          fields:
            - name: TI
              description: "Transmit Interrupt Enable. When set with Normal Interrupt Summary Enable, Transmit Interrupt is enabled. When reset, Transmit Interrupt is disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RI
              description: "Receive Interrupt Enable. When set with Normal Interrupt Summary Enable, Receive Interrupt is enabled. When reset, Receive Interrupt is disabled."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FBE
              description: "Fatal Bus Error Enable. When set with Abnormal Interrupt Summary Enable, the Fatal Bus Error Interrupt is enabled. When reset, Fatal Bus Error Enable Interrupt is disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DU
              description: "Descriptor Unavailable Interrupt. When set along with Abnormal Interrupt Summary Enable, the DU interrupt is enabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CES
              description: "Card Error summary Interrupt Enable. When set, it enables the Card Interrupt summary."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: NI
              description: "Normal Interrupt Summary Enable. When set, a normal interrupt is enabled. When reset, a normal interrupt is disabled. This bit enables the following bits:\nIDINTEN[0]: Transmit Interrupt;\nIDINTEN[1]: Receive Interrupt."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: AI
              description: "Abnormal Interrupt Summary Enable. When set, an abnormal interrupt is enabled. This bit enables the following bits:\nIDINTEN[2]: Fatal Bus Error Interrupt;\nIDINTEN[4]: DU Interrupt."
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: DSCADDR
          description: Host descriptor address pointer
          addressOffset: 148
          size: 32
          fields:
            - name: DSCADDR
              description: "Host Descriptor Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the start address of the current descriptor read by the IDMAC."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BUFADDR
          description: Host buffer address pointer register
          addressOffset: 152
          size: 32
          fields:
            - name: BUFADDR
              description: "Host Buffer Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the current Data Buffer Address being accessed by the IDMAC."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CARDTHRCTL
          description: Card Threshold Control register
          addressOffset: 256
          size: 32
          fields:
            - name: CARDRDTHREN
              description: "Card read threshold enable.\n1'b0-Card read threshold disabled.\n1'b1-Card read threshold enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CARDCLRINTEN
              description: "Busy clear interrupt generation:\n1'b0-Busy clear interrypt disabled.\n1'b1-Busy clear interrypt enabled."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CARDWRTHREN
              description: "Applicable when HS400 mode is enabled.\n1'b0-Card write Threshold disabled.\n1'b1-Card write Threshold enabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CARDTHRESHOLD
              description: "The inside FIFO size is 512,This register is applicable when SDHOST_CARDERTHREN_REG is set to 1 or SDHOST_CARDRDTHREN_REG set to 1."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: EMMCDDR
          description: eMMC DDR register
          addressOffset: 268
          size: 32
          fields:
            - name: HALFSTARTBIT
              description: "Control for start bit detection mechanism duration of start bit.Each bit refers to one slot.Set this bit to 1 for eMMC4.5 and above,set to 0 for SD applications.For eMMC4.5,start bit can be:\n1'b0-Full cycle.\n1'b1-less than one full cycle."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: HS400_MODE
              description: Set 1 to enable HS400 mode.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ENSHIFT
          description: Enable Phase Shift register
          addressOffset: 272
          size: 32
          fields:
            - name: ENABLE_SHIFT
              description: "Control for the amount of phase shift provided on the default enables in the design.Two bits assigned for each card.\n2'b00-Default phase shift.\n2'b01-Enables shifted to next immediate positive edge.\n2'b10-Enables shifted to next immediate negative edge.\n2'b11-Reserved."
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: BUFFIFO
          description: CPU write and read transmit data by FIFO
          addressOffset: 512
          size: 32
          fields:
            - name: BUFFIFO
              description: CPU write and read transmit data by FIFO. This register points to the current Data FIFO .
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLK_EDGE_SEL
          description: SDIO control register.
          addressOffset: 2048
          size: 32
          resetValue: 8520192
          fields:
            - name: CCLKIN_EDGE_DRV_SEL
              description: "It's used to select the clock phase of the output signal from phase 0, phase 90, phase 180, phase 270."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CCLKIN_EDGE_SAM_SEL
              description: "It's used to select the clock phase of the input signal from phase 0, phase 90, phase 180, phase 270."
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CCLKIN_EDGE_SLF_SEL
              description: "It's used to select the clock phase of the internal signal from phase 0, phase 90, phase 180, phase 270."
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CCLLKIN_EDGE_H
              description: The high level of the divider clock. The value should be smaller than CCLKIN_EDGE_L.
              bitOffset: 9
              bitWidth: 4
              access: read-write
            - name: CCLLKIN_EDGE_L
              description: The low level of the divider clock. The value should be  larger than CCLKIN_EDGE_H.
              bitOffset: 13
              bitWidth: 4
              access: read-write
            - name: CCLLKIN_EDGE_N
              description: The value should be equal to CCLKIN_EDGE_L.
              bitOffset: 17
              bitWidth: 4
              access: read-write
            - name: ESDIO_MODE
              description: Enable esdio mode.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: ESD_MODE
              description: Enable esd mode.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CCLK_EN
              description: Sdio clock enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
  - name: SENS
    description: SENS Peripheral
    groupName: SENS
    baseAddress: 1072990208
    addressBlock:
      - offset: 0
        size: 168
        usage: registers
    registers:
      - register:
          name: SAR_READ_CTRL
          addressOffset: 0
          size: 32
          resetValue: 461058
          fields:
            - name: SAR1_CLK_DIV
              description: clock divider
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SAR1_SAMPLE_CYCLE
              description: sample cycles for SAR ADC1
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SAR1_SAMPLE_BIT
              description: "00: for 9-bit width  01: for 10-bit width  10: for 11-bit width  11: for 12-bit width"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: SAR1_CLK_GATED
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR1_SAMPLE_NUM
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: SAR1_DIG_FORCE
              description: "1: SAR ADC1 controlled by DIG ADC1 CTRL  0: SAR ADC1 controlled by RTC ADC1 CTRL"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SAR1_DATA_INV
              description: Invert SAR ADC1 data
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_READ_STATUS1
          addressOffset: 4
          size: 32
          fields:
            - name: SAR1_READER_STATUS
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR_MEAS_WAIT1
          addressOffset: 8
          size: 32
          resetValue: 655370
          fields:
            - name: SAR_AMP_WAIT1
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SAR_AMP_WAIT2
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SAR_MEAS_WAIT2
          addressOffset: 12
          size: 32
          resetValue: 2097162
          fields:
            - name: FORCE_XPD_SAR_SW
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SAR_AMP_WAIT3
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: FORCE_XPD_AMP
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: FORCE_XPD_SAR
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: SAR2_RSTB_WAIT
              bitOffset: 20
              bitWidth: 8
              access: read-write
      - register:
          name: SAR_MEAS_CTRL
          addressOffset: 16
          size: 32
          resetValue: 117912463
          fields:
            - name: XPD_SAR_AMP_FSM
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: AMP_RST_FB_FSM
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: AMP_SHORT_REF_FSM
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: AMP_SHORT_REF_GND_FSM
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: XPD_SAR_FSM
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: SAR_RSTB_FSM
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: SAR2_XPD_WAIT
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SAR_READ_STATUS2
          addressOffset: 20
          size: 32
          fields:
            - name: SAR2_READER_STATUS
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: ULP_CP_SLEEP_CYC0
          addressOffset: 24
          size: 32
          resetValue: 200
          fields:
            - name: SLEEP_CYCLES_S0
              description: sleep cycles for ULP-coprocessor timer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ULP_CP_SLEEP_CYC1
          addressOffset: 28
          size: 32
          resetValue: 100
          fields:
            - name: SLEEP_CYCLES_S1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ULP_CP_SLEEP_CYC2
          addressOffset: 32
          size: 32
          resetValue: 50
          fields:
            - name: SLEEP_CYCLES_S2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ULP_CP_SLEEP_CYC3
          addressOffset: 36
          size: 32
          resetValue: 40
          fields:
            - name: SLEEP_CYCLES_S3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ULP_CP_SLEEP_CYC4
          addressOffset: 40
          size: 32
          resetValue: 20
          fields:
            - name: SLEEP_CYCLES_S4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR_START_FORCE
          addressOffset: 44
          size: 32
          resetValue: 15
          fields:
            - name: SAR1_BIT_WIDTH
              description: "00: 9 bit  01: 10 bits  10: 11bits  11: 12bits"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SAR2_BIT_WIDTH
              description: "00: 9 bit  01: 10 bits  10: 11bits  11: 12bits"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SAR2_EN_TEST
              description: SAR2_EN_TEST  only active when reg_sar2_dig_force = 0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SAR2_PWDET_CCT
              description: SAR2_PWDET_CCT  PA power detector capacitance tuning.
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: ULP_CP_FORCE_START_TOP
              description: "1: ULP-coprocessor is started by SW  0: ULP-coprocessor is started by timer"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ULP_CP_START_TOP
              description: Write 1 to start ULP-coprocessor  only active when reg_ulp_cp_force_start_top = 1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SARCLK_EN
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PC_INIT
              description: initialized PC for ULP-coprocessor
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: SAR2_STOP
              description: stop SAR ADC2 conversion
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SAR1_STOP
              description: stop SAR ADC1 conversion
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SAR2_PWDET_EN
              description: N/A
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_MEM_WR_CTRL
          addressOffset: 48
          size: 32
          resetValue: 1049088
          fields:
            - name: MEM_WR_ADDR_INIT
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: MEM_WR_ADDR_SIZE
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: RTC_MEM_WR_OFFST_CLR
              bitOffset: 22
              bitWidth: 1
              access: write-only
      - register:
          name: SAR_ATTEN1
          addressOffset: 52
          size: 32
          resetValue: 4294967295
          fields:
            - name: SAR1_ATTEN
              description: "2-bit attenuation for each pad  11:1dB  10:6dB  01:3dB  00:0dB"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR_ATTEN2
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: SAR2_ATTEN
              description: "2-bit attenuation for each pad  11:1dB  10:6dB  01:3dB  00:0dB"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR_SLAVE_ADDR1
          addressOffset: 60
          size: 32
          fields:
            - name: I2C_SLAVE_ADDR1
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: I2C_SLAVE_ADDR0
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: MEAS_STATUS
              bitOffset: 22
              bitWidth: 8
              access: read-only
      - register:
          name: SAR_SLAVE_ADDR2
          addressOffset: 64
          size: 32
          fields:
            - name: I2C_SLAVE_ADDR3
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: I2C_SLAVE_ADDR2
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: SAR_SLAVE_ADDR3
          addressOffset: 68
          size: 32
          fields:
            - name: I2C_SLAVE_ADDR5
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: I2C_SLAVE_ADDR4
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: TSENS_OUT
              description: temperature sensor data out
              bitOffset: 22
              bitWidth: 8
              access: read-only
            - name: TSENS_RDY_OUT
              description: indicate temperature sensor out ready
              bitOffset: 30
              bitWidth: 1
              access: read-only
      - register:
          name: SAR_SLAVE_ADDR4
          addressOffset: 72
          size: 32
          fields:
            - name: I2C_SLAVE_ADDR7
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: I2C_SLAVE_ADDR6
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: I2C_RDATA
              description: I2C read data
              bitOffset: 22
              bitWidth: 8
              access: read-only
            - name: I2C_DONE
              description: indicate I2C done
              bitOffset: 30
              bitWidth: 1
              access: read-only
      - register:
          name: SAR_TSENS_CTRL
          addressOffset: 76
          size: 32
          resetValue: 417794
          fields:
            - name: TSENS_XPD_WAIT
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: TSENS_XPD_FORCE
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_INV
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_GATED
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TSENS_IN_INV
              description: invert temperature sensor data
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_DIV
              description: temperature sensor clock divider
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: TSENS_POWER_UP
              description: temperature sensor power up
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TSENS_POWER_UP_FORCE
              description: "1: dump out & power up controlled by SW  0: by FSM"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TSENS_DUMP_OUT
              description: temperature sensor dump out  only active when reg_tsens_power_up_force = 1
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_I2C_CTRL
          addressOffset: 80
          size: 32
          fields:
            - name: SAR_I2C_CTRL
              description: I2C control data  only active when reg_sar_i2c_start_force = 1
              bitOffset: 0
              bitWidth: 28
              access: read-write
            - name: SAR_I2C_START
              description: start I2C  only active when reg_sar_i2c_start_force = 1
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SAR_I2C_START_FORCE
              description: "1: I2C started by SW  0: I2C started by FSM"
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_MEAS_START1
          addressOffset: 84
          size: 32
          fields:
            - name: MEAS1_DATA_SAR
              description: SAR ADC1 data
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MEAS1_DONE_SAR
              description: SAR ADC1 conversion done indication
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MEAS1_START_SAR
              description: SAR ADC1 controller (in RTC) starts conversion  only active when reg_meas1_start_force = 1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MEAS1_START_FORCE
              description: "1: SAR ADC1 controller (in RTC) is started by SW  0: SAR ADC1 controller is started by ULP-coprocessor"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR1_EN_PAD
              description: SAR ADC1 pad enable bitmap  only active when reg_sar1_en_pad_force = 1
              bitOffset: 19
              bitWidth: 12
              access: read-write
            - name: SAR1_EN_PAD_FORCE
              description: "1: SAR ADC1 pad enable bitmap is controlled by SW  0: SAR ADC1 pad enable bitmap is controlled by ULP-coprocessor"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_TOUCH_CTRL1
          addressOffset: 88
          size: 32
          resetValue: 33820672
          fields:
            - name: TOUCH_MEAS_DELAY
              description: the meas length (in 8MHz)
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TOUCH_XPD_WAIT
              description: the waiting cycles (in 8MHz) between TOUCH_START and TOUCH_XPD
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: TOUCH_OUT_SEL
              description: "1: when the counter is greater then the threshold  the touch pad is considered as \"touched\"  0: when the counter is less than the threshold  the touch pad is considered as \"touched\""
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TOUCH_OUT_1EN
              description: "1: wakeup interrupt is generated if SET1 is \"touched\"  0: wakeup interrupt is generated only if SET1 & SET2 is both \"touched\""
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: XPD_HALL_FORCE
              description: "1: XPD HALL is controlled by SW. 0: XPD HALL is controlled by FSM in ULP-coprocessor"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HALL_PHASE_FORCE
              description: "1: HALL PHASE is controlled by SW  0: HALL PHASE is controlled by FSM in ULP-coprocessor"
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_TOUCH_THRES1
          addressOffset: 92
          size: 32
          fields:
            - name: TOUCH_OUT_TH1
              description: the threshold for touch pad 1
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TOUCH_OUT_TH0
              description: the threshold for touch pad 0
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SAR_TOUCH_THRES2
          addressOffset: 96
          size: 32
          fields:
            - name: TOUCH_OUT_TH3
              description: the threshold for touch pad 3
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TOUCH_OUT_TH2
              description: the threshold for touch pad 2
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SAR_TOUCH_THRES3
          addressOffset: 100
          size: 32
          fields:
            - name: TOUCH_OUT_TH5
              description: the threshold for touch pad 5
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TOUCH_OUT_TH4
              description: the threshold for touch pad 4
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SAR_TOUCH_THRES4
          addressOffset: 104
          size: 32
          fields:
            - name: TOUCH_OUT_TH7
              description: the threshold for touch pad 7
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TOUCH_OUT_TH6
              description: the threshold for touch pad 6
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SAR_TOUCH_THRES5
          addressOffset: 108
          size: 32
          fields:
            - name: TOUCH_OUT_TH9
              description: the threshold for touch pad 9
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TOUCH_OUT_TH8
              description: the threshold for touch pad 8
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SAR_TOUCH_OUT1
          addressOffset: 112
          size: 32
          fields:
            - name: TOUCH_MEAS_OUT1
              description: the counter for touch pad 1
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TOUCH_MEAS_OUT0
              description: the counter for touch pad 0
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: SAR_TOUCH_OUT2
          addressOffset: 116
          size: 32
          fields:
            - name: TOUCH_MEAS_OUT3
              description: the counter for touch pad 3
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TOUCH_MEAS_OUT2
              description: the counter for touch pad 2
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: SAR_TOUCH_OUT3
          addressOffset: 120
          size: 32
          fields:
            - name: TOUCH_MEAS_OUT5
              description: the counter for touch pad 5
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TOUCH_MEAS_OUT4
              description: the counter for touch pad 4
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: SAR_TOUCH_OUT4
          addressOffset: 124
          size: 32
          fields:
            - name: TOUCH_MEAS_OUT7
              description: the counter for touch pad 7
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TOUCH_MEAS_OUT6
              description: the counter for touch pad 6
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: SAR_TOUCH_OUT5
          addressOffset: 128
          size: 32
          fields:
            - name: TOUCH_MEAS_OUT9
              description: the counter for touch pad 9
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TOUCH_MEAS_OUT8
              description: the counter for touch pad 8
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: SAR_TOUCH_CTRL2
          addressOffset: 132
          size: 32
          resetValue: 4196352
          fields:
            - name: TOUCH_MEAS_EN
              description: "10-bit register to indicate which pads are \"touched\""
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: TOUCH_MEAS_DONE
              description: fsm set 1 to indicate touch touch meas is done
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TOUCH_START_FSM_EN
              description: "1: TOUCH_START & TOUCH_XPD is controlled by touch fsm  0: TOUCH_START & TOUCH_XPD is controlled by registers"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TOUCH_START_EN
              description: "1: start touch fsm  valid when reg_touch_start_force is set"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TOUCH_START_FORCE
              description: "1: to start touch fsm by SW  0: to start touch fsm by timer"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TOUCH_SLEEP_CYCLES
              description: sleep cycles for timer
              bitOffset: 14
              bitWidth: 16
              access: read-write
            - name: TOUCH_MEAS_EN_CLR
              description: to clear reg_touch_meas_en
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: SAR_TOUCH_ENABLE
          addressOffset: 140
          size: 32
          resetValue: 1073741823
          fields:
            - name: TOUCH_PAD_WORKEN
              description: Bitmap defining the working set during the measurement.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TOUCH_PAD_OUTEN2
              description: "Bitmap defining SET2 for generating wakeup interrupt. SET2 is \"touched\" only if at least one of touch pad in SET2 is \"touched\"."
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: TOUCH_PAD_OUTEN1
              description: "Bitmap defining SET1 for generating wakeup interrupt. SET1 is \"touched\" only if at least one of touch pad in SET1 is \"touched\"."
              bitOffset: 20
              bitWidth: 10
              access: read-write
      - register:
          name: SAR_READ_CTRL2
          addressOffset: 144
          size: 32
          resetValue: 461058
          fields:
            - name: SAR2_CLK_DIV
              description: clock divider
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SAR2_SAMPLE_CYCLE
              description: sample cycles for SAR ADC2
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SAR2_SAMPLE_BIT
              description: "00: for 9-bit width  01: for 10-bit width  10: for 11-bit width  11: for 12-bit width"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: SAR2_CLK_GATED
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR2_SAMPLE_NUM
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: SAR2_PWDET_FORCE
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SAR2_DIG_FORCE
              description: "1: SAR ADC2 controlled by DIG ADC2 CTRL or PWDET CTRL  0: SAR ADC2 controlled by RTC ADC2 CTRL"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SAR2_DATA_INV
              description: Invert SAR ADC2 data
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_MEAS_START2
          addressOffset: 148
          size: 32
          fields:
            - name: MEAS2_DATA_SAR
              description: SAR ADC2 data
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MEAS2_DONE_SAR
              description: SAR ADC2 conversion done indication
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MEAS2_START_SAR
              description: SAR ADC2 controller (in RTC) starts conversion  only active when reg_meas2_start_force = 1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MEAS2_START_FORCE
              description: "1: SAR ADC2 controller (in RTC) is started by SW  0: SAR ADC2 controller is started by ULP-coprocessor"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR2_EN_PAD
              description: SAR ADC2 pad enable bitmap  only active when reg_sar2_en_pad_force = 1
              bitOffset: 19
              bitWidth: 12
              access: read-write
            - name: SAR2_EN_PAD_FORCE
              description: "1: SAR ADC2 pad enable bitmap is controlled by SW  0: SAR ADC2 pad enable bitmap is controlled by ULP-coprocessor"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_DAC_CTRL1
          addressOffset: 152
          size: 32
          fields:
            - name: SW_FSTEP
              description: frequency step for CW generator  can be used to adjust the frequency
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SW_TONE_EN
              description: "1: enable CW generator  0: disable CW generator"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DEBUG_BIT_SEL
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: DAC_DIG_FORCE
              description: "1: DAC1 & DAC2 use DMA  0: DAC1 & DAC2 do not use DMA"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC_CLK_FORCE_LOW
              description: "1: force PDAC_CLK to low"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DAC_CLK_FORCE_HIGH
              description: "1: force PDAC_CLK to high"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: DAC_CLK_INV
              description: "1: invert PDAC_CLK"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_DAC_CTRL2
          addressOffset: 156
          size: 32
          resetValue: 50331648
          fields:
            - name: DAC_DC1
              description: DC offset for DAC1 CW generator
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DAC_DC2
              description: DC offset for DAC2 CW generator
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: DAC_SCALE1
              description: "00: no scale  01: scale to 1/2  10: scale to 1/4  scale to 1/8"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DAC_SCALE2
              description: "00: no scale  01: scale to 1/2  10: scale to 1/4  scale to 1/8"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DAC_INV1
              description: "00: do not invert any bits  01: invert all bits  10: invert MSB  11: invert all bits except MSB"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DAC_INV2
              description: "00: do not invert any bits  01: invert all bits  10: invert MSB  11: invert all bits except MSB"
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: DAC_CW_EN1
              description: "1: to select CW generator as source to PDAC1_DAC[7:0]  0: to select register reg_pdac1_dac[7:0] as source to PDAC1_DAC[7:0]"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: DAC_CW_EN2
              description: "1: to select CW generator as source to PDAC2_DAC[7:0]  0: to select register reg_pdac2_dac[7:0] as source to PDAC2_DAC[7:0]"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_MEAS_CTRL2
          addressOffset: 160
          size: 32
          resetValue: 3
          fields:
            - name: SAR1_DAC_XPD_FSM
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SAR1_DAC_XPD_FSM_IDLE
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: XPD_SAR_AMP_FSM_IDLE
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: AMP_RST_FB_FSM_IDLE
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: AMP_SHORT_REF_FSM_IDLE
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: AMP_SHORT_REF_GND_FSM_IDLE
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: XPD_SAR_FSM_IDLE
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SAR_RSTB_FSM_IDLE
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SAR2_RSTB_FORCE
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: AMP_RST_FB_FORCE
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: AMP_SHORT_REF_FORCE
              bitOffset: 15
              bitWidth: 2
              access: read-write
            - name: AMP_SHORT_REF_GND_FORCE
              bitOffset: 17
              bitWidth: 2
              access: read-write
      - register:
          name: SAR_NOUSE
          addressOffset: 248
          size: 32
          fields:
            - name: SAR_NOUSE
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SARDATE
          addressOffset: 252
          size: 32
          resetValue: 23089536
          fields:
            - name: SAR_DATE
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SHA
    description: SHA (Secure Hash Algorithm) Accelerator
    groupName: SHA
    baseAddress: 1072705536
    addressBlock:
      - offset: 0
        size: 192
        usage: registers
    registers:
      - register:
          dim: 32
          dimIncrement: 4
          name: TEXT%s
          addressOffset: 0
          size: 32
          fields:
            - name: TEXT
              description: SHA Message block and hash result register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SHA1_START
          addressOffset: 128
          size: 32
          fields:
            - name: SHA1_START
              description: Write 1 to start an SHA-1 operation on the first message block.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA1_CONTINUE
          addressOffset: 132
          size: 32
          fields:
            - name: SHA1_CONTINUE
              description: Write 1 to continue the SHA-1 operation with subsequent blocks.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA1_LOAD
          addressOffset: 136
          size: 32
          fields:
            - name: SHA1_LOAD
              description: Write 1 to finish the SHA-1 operation to calculate the final message hash.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA1_BUSY
          addressOffset: 140
          size: 32
          fields:
            - name: SHA1_BUSY
              description: "SHA-1 operation status: 1 if the SHA accelerator is processing data, 0 if it is idle."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: SHA256_START
          addressOffset: 144
          size: 32
          fields:
            - name: SHA256_START
              description: Write 1 to start an SHA-256 operation on the first message block.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA256_LOAD
          addressOffset: 152
          size: 32
          fields:
            - name: SHA256_LOAD
              description: Write 1 to finish the SHA-256 operation to calculate the final message hash.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA256_CONTINUE
          addressOffset: 148
          size: 32
          fields:
            - name: SHA256_CONTINUE
              description: Write 1 to continue the SHA-256 operation with subsequent blocks.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA256_BUSY
          addressOffset: 156
          size: 32
          fields:
            - name: SHA256_BUSY
              description: "SHA-256 operation status: 1 if the SHA accelerator is processing data, 0 if it is idle."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: SHA384_START
          addressOffset: 160
          size: 32
          fields:
            - name: SHA384_START
              description: Write 1 to start an SHA-384 operation on the first message block.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA384_CONTINUE
          addressOffset: 164
          size: 32
          fields:
            - name: SHA384_CONTINUE
              description: Write 1 to continue the SHA-384 operation with subsequent blocks.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA384_LOAD
          addressOffset: 168
          size: 32
          fields:
            - name: SHA384_LOAD
              description: Write 1 to finish the SHA-384 operation to calculate the final message hash.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA384_BUSY
          addressOffset: 172
          size: 32
          fields:
            - name: SHA384_BUSY
              description: "SHA-384 operation status: 1 if the SHA accelerator is processing data, 0 if it is idle."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: SHA512_START
          addressOffset: 176
          size: 32
          fields:
            - name: SHA512_START
              description: Write 1 to start an SHA-512 operation on the first message block.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA512_CONTINUE
          addressOffset: 180
          size: 32
          fields:
            - name: SHA512_CONTINUE
              description: Write 1 to continue the SHA-512 operation with subsequent blocks.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA512_LOAD
          addressOffset: 184
          size: 32
          fields:
            - name: SHA512_LOAD
              description: Write 1 to finish the SHA-512 operation to calculate the final message hash.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA512_BUSY
          addressOffset: 188
          size: 32
          fields:
            - name: SHA512_BUSY
              description: "SHA-512 operation status: 1 if the SHA accelerator is processing data, 0 if it is idle."
              bitOffset: 0
              bitWidth: 1
              access: read-only
  - name: SLC
    description: SLC Peripheral
    groupName: SLC
    baseAddress: 1073053696
    addressBlock:
      - offset: 0
        size: 332
        usage: registers
    registers:
      - register:
          name: CONF0
          addressOffset: 0
          size: 32
          resetValue: 4282187568
          fields:
            - name: SLC0_TX_RST
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_RST
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBM_FIFO_RST
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: AHBM_RST
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_LOOP_TEST
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_LOOP_TEST
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_AUTO_WRBACK
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_NO_RESTART_CLR
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC0_RXDSCR_BURST_EN
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC0_RXDATA_BURST_EN
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC0_RXLINK_AUTO_RET
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC0_TXLINK_AUTO_RET
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC0_TXDSCR_BURST_EN
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC0_TXDATA_BURST_EN
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN_AUTO_CLR
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN_SEL
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_RST
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_RST
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC0_WR_RETRY_MASK_EN
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC1_WR_RETRY_MASK_EN
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_LOOP_TEST
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_LOOP_TEST
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_AUTO_WRBACK
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_NO_RESTART_CLR
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC1_RXDSCR_BURST_EN
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SLC1_RXDATA_BURST_EN
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SLC1_RXLINK_AUTO_RET
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SLC1_TXLINK_AUTO_RET
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SLC1_TXDSCR_BURST_EN
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SLC1_TXDATA_BURST_EN
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN_AUTO_CLR
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN_SEL
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: _0INT_RAW
          addressOffset: 4
          size: 32
          fields:
            - name: FRHOST_BIT0_INT_RAW
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT1_INT_RAW
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT2_INT_RAW
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT3_INT_RAW
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT4_INT_RAW
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT5_INT_RAW
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT6_INT_RAW
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT7_INT_RAW
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_START_INT_RAW
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_START_INT_RAW
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_UDF_INT_RAW
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_OVF_INT_RAW
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SLC0_TOKEN0_1TO0_INT_RAW
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SLC0_TOKEN1_1TO0_INT_RAW
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_DONE_INT_RAW
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_SUC_EOF_INT_RAW
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_DONE_INT_RAW
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_EOF_INT_RAW
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLC0_TOHOST_INT_RAW
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_DSCR_ERR_INT_RAW
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_DSCR_ERR_INT_RAW
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_DSCR_EMPTY_INT_RAW
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SLC0_HOST_RD_ACK_INT_RAW
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SLC0_WR_RETRY_DONE_INT_RAW
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_ERR_EOF_INT_RAW
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CMD_DTC_INT_RAW
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_QUICK_EOF_INT_RAW
              bitOffset: 26
              bitWidth: 1
              access: read-only
      - register:
          name: _0INT_ST
          addressOffset: 8
          size: 32
          fields:
            - name: FRHOST_BIT0_INT_ST
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT1_INT_ST
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT2_INT_ST
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT3_INT_ST
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT4_INT_ST
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT5_INT_ST
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT6_INT_ST
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT7_INT_ST
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_START_INT_ST
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_START_INT_ST
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_UDF_INT_ST
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_OVF_INT_ST
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SLC0_TOKEN0_1TO0_INT_ST
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SLC0_TOKEN1_1TO0_INT_ST
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_DONE_INT_ST
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_SUC_EOF_INT_ST
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_DONE_INT_ST
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_EOF_INT_ST
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLC0_TOHOST_INT_ST
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_DSCR_ERR_INT_ST
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_DSCR_ERR_INT_ST
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_DSCR_EMPTY_INT_ST
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SLC0_HOST_RD_ACK_INT_ST
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SLC0_WR_RETRY_DONE_INT_ST
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_ERR_EOF_INT_ST
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CMD_DTC_INT_ST
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_QUICK_EOF_INT_ST
              bitOffset: 26
              bitWidth: 1
              access: read-only
      - register:
          name: _0INT_ENA
          addressOffset: 12
          size: 32
          fields:
            - name: FRHOST_BIT0_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT1_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT2_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT3_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT4_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT5_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT6_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT7_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_START_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_START_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_UDF_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_OVF_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN0_1TO0_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN1_1TO0_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_DONE_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_SUC_EOF_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_DONE_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_EOF_INT_ENA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_INT_ENA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_DSCR_ERR_INT_ENA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_DSCR_ERR_INT_ENA
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_DSCR_EMPTY_INT_ENA
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC0_HOST_RD_ACK_INT_ENA
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC0_WR_RETRY_DONE_INT_ENA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_ERR_EOF_INT_ENA
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CMD_DTC_INT_ENA
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_QUICK_EOF_INT_ENA
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: _0INT_CLR
          addressOffset: 16
          size: 32
          fields:
            - name: FRHOST_BIT0_INT_CLR
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT1_INT_CLR
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT2_INT_CLR
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT3_INT_CLR
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT4_INT_CLR
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT5_INT_CLR
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT6_INT_CLR
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT7_INT_CLR
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_START_INT_CLR
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLC0_TX_START_INT_CLR
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_UDF_INT_CLR
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLC0_TX_OVF_INT_CLR
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN0_1TO0_INT_CLR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN1_1TO0_INT_CLR
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SLC0_TX_DONE_INT_CLR
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLC0_TX_SUC_EOF_INT_CLR
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_DONE_INT_CLR
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_EOF_INT_CLR
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: SLC0_TOHOST_INT_CLR
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: SLC0_TX_DSCR_ERR_INT_CLR
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_DSCR_ERR_INT_CLR
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: SLC0_TX_DSCR_EMPTY_INT_CLR
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: SLC0_HOST_RD_ACK_INT_CLR
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: SLC0_WR_RETRY_DONE_INT_CLR
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: SLC0_TX_ERR_EOF_INT_CLR
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: CMD_DTC_INT_CLR
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_QUICK_EOF_INT_CLR
              bitOffset: 26
              bitWidth: 1
              access: write-only
      - register:
          name: _1INT_RAW
          addressOffset: 20
          size: 32
          fields:
            - name: FRHOST_BIT8_INT_RAW
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT9_INT_RAW
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT10_INT_RAW
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT11_INT_RAW
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT12_INT_RAW
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT13_INT_RAW
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT14_INT_RAW
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT15_INT_RAW
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_START_INT_RAW
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_START_INT_RAW
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_UDF_INT_RAW
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_OVF_INT_RAW
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SLC1_TOKEN0_1TO0_INT_RAW
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SLC1_TOKEN1_1TO0_INT_RAW
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_DONE_INT_RAW
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_SUC_EOF_INT_RAW
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_DONE_INT_RAW
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_EOF_INT_RAW
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLC1_TOHOST_INT_RAW
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_DSCR_ERR_INT_RAW
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_DSCR_ERR_INT_RAW
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_DSCR_EMPTY_INT_RAW
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SLC1_HOST_RD_ACK_INT_RAW
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SLC1_WR_RETRY_DONE_INT_RAW
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_ERR_EOF_INT_RAW
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: _1INT_ST
          addressOffset: 24
          size: 32
          fields:
            - name: FRHOST_BIT8_INT_ST
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT9_INT_ST
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT10_INT_ST
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT11_INT_ST
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT12_INT_ST
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT13_INT_ST
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT14_INT_ST
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT15_INT_ST
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_START_INT_ST
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_START_INT_ST
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_UDF_INT_ST
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_OVF_INT_ST
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SLC1_TOKEN0_1TO0_INT_ST
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SLC1_TOKEN1_1TO0_INT_ST
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_DONE_INT_ST
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_SUC_EOF_INT_ST
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_DONE_INT_ST
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_EOF_INT_ST
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLC1_TOHOST_INT_ST
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_DSCR_ERR_INT_ST
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_DSCR_ERR_INT_ST
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_DSCR_EMPTY_INT_ST
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SLC1_HOST_RD_ACK_INT_ST
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SLC1_WR_RETRY_DONE_INT_ST
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_ERR_EOF_INT_ST
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: _1INT_ENA
          addressOffset: 28
          size: 32
          fields:
            - name: FRHOST_BIT8_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT9_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT10_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT11_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT12_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT13_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT14_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT15_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_START_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_START_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_UDF_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_OVF_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN0_1TO0_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN1_1TO0_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_DONE_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_SUC_EOF_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_DONE_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_EOF_INT_ENA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_INT_ENA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_DSCR_ERR_INT_ENA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_DSCR_ERR_INT_ENA
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_DSCR_EMPTY_INT_ENA
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC1_HOST_RD_ACK_INT_ENA
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC1_WR_RETRY_DONE_INT_ENA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_ERR_EOF_INT_ENA
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: _1INT_CLR
          addressOffset: 32
          size: 32
          fields:
            - name: FRHOST_BIT8_INT_CLR
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT9_INT_CLR
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT10_INT_CLR
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT11_INT_CLR
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT12_INT_CLR
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT13_INT_CLR
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT14_INT_CLR
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: FRHOST_BIT15_INT_CLR
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLC1_RX_START_INT_CLR
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLC1_TX_START_INT_CLR
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLC1_RX_UDF_INT_CLR
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLC1_TX_OVF_INT_CLR
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN0_1TO0_INT_CLR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN1_1TO0_INT_CLR
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SLC1_TX_DONE_INT_CLR
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLC1_TX_SUC_EOF_INT_CLR
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLC1_RX_DONE_INT_CLR
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: SLC1_RX_EOF_INT_CLR
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: SLC1_TOHOST_INT_CLR
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: SLC1_TX_DSCR_ERR_INT_CLR
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SLC1_RX_DSCR_ERR_INT_CLR
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: SLC1_TX_DSCR_EMPTY_INT_CLR
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: SLC1_HOST_RD_ACK_INT_CLR
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: SLC1_WR_RETRY_DONE_INT_CLR
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: SLC1_TX_ERR_EOF_INT_CLR
              bitOffset: 24
              bitWidth: 1
              access: write-only
      - register:
          name: RX_STATUS
          addressOffset: 36
          size: 32
          resetValue: 131074
          fields:
            - name: SLC0_RX_FULL
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_EMPTY
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_FULL
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_EMPTY
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: _0RXFIFO_PUSH
          addressOffset: 40
          size: 32
          fields:
            - name: SLC0_RXFIFO_WDATA
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SLC0_RXFIFO_PUSH
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: _1RXFIFO_PUSH
          addressOffset: 44
          size: 32
          fields:
            - name: SLC1_RXFIFO_WDATA
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SLC1_RXFIFO_PUSH
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: TX_STATUS
          addressOffset: 48
          size: 32
          resetValue: 131074
          fields:
            - name: SLC0_TX_FULL
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_EMPTY
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_FULL
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_EMPTY
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: _0TXFIFO_POP
          addressOffset: 52
          size: 32
          fields:
            - name: SLC0_TXFIFO_RDATA
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: SLC0_TXFIFO_POP
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: _1TXFIFO_POP
          addressOffset: 56
          size: 32
          fields:
            - name: SLC1_TXFIFO_RDATA
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: SLC1_TXFIFO_POP
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: _0RX_LINK
          addressOffset: 60
          size: 32
          fields:
            - name: SLC0_RXLINK_ADDR
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: SLC0_RXLINK_STOP
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SLC0_RXLINK_START
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SLC0_RXLINK_RESTART
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLC0_RXLINK_PARK
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: _0TX_LINK
          addressOffset: 64
          size: 32
          fields:
            - name: SLC0_TXLINK_ADDR
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: SLC0_TXLINK_STOP
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SLC0_TXLINK_START
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SLC0_TXLINK_RESTART
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLC0_TXLINK_PARK
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: _1RX_LINK
          addressOffset: 68
          size: 32
          resetValue: 1048576
          fields:
            - name: SLC1_RXLINK_ADDR
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: SLC1_BT_PACKET
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC1_RXLINK_STOP
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SLC1_RXLINK_START
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SLC1_RXLINK_RESTART
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLC1_RXLINK_PARK
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: _1TX_LINK
          addressOffset: 72
          size: 32
          fields:
            - name: SLC1_TXLINK_ADDR
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: SLC1_TXLINK_STOP
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SLC1_TXLINK_START
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SLC1_TXLINK_RESTART
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLC1_TXLINK_PARK
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INTVEC_TOHOST
          addressOffset: 76
          size: 32
          fields:
            - name: SLC0_TOHOST_INTVEC
              bitOffset: 0
              bitWidth: 8
              access: write-only
            - name: SLC1_TOHOST_INTVEC
              bitOffset: 16
              bitWidth: 8
              access: write-only
      - register:
          name: _0TOKEN0
          addressOffset: 80
          size: 32
          fields:
            - name: SLC0_TOKEN0_WDATA
              bitOffset: 0
              bitWidth: 12
              access: write-only
            - name: SLC0_TOKEN0_WR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN0_INC
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN0_INC_MORE
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN0
              bitOffset: 16
              bitWidth: 12
              access: read-only
      - register:
          name: _0TOKEN1
          addressOffset: 84
          size: 32
          fields:
            - name: SLC0_TOKEN1_WDATA
              bitOffset: 0
              bitWidth: 12
              access: write-only
            - name: SLC0_TOKEN1_WR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN1_INC
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN1_INC_MORE
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN1
              bitOffset: 16
              bitWidth: 12
              access: read-only
      - register:
          name: _1TOKEN0
          addressOffset: 88
          size: 32
          fields:
            - name: SLC1_TOKEN0_WDATA
              bitOffset: 0
              bitWidth: 12
              access: write-only
            - name: SLC1_TOKEN0_WR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN0_INC
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN0_INC_MORE
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN0
              bitOffset: 16
              bitWidth: 12
              access: read-only
      - register:
          name: _1TOKEN1
          addressOffset: 92
          size: 32
          fields:
            - name: SLC1_TOKEN1_WDATA
              bitOffset: 0
              bitWidth: 12
              access: write-only
            - name: SLC1_TOKEN1_WR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN1_INC
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN1_INC_MORE
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN1
              bitOffset: 16
              bitWidth: 12
              access: read-only
      - register:
          name: CONF1
          addressOffset: 96
          size: 32
          resetValue: 3145848
          fields:
            - name: SLC0_CHECK_OWNER
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_CHECK_SUM_EN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_CHECK_SUM_EN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CMD_HOLD_EN
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLC0_LEN_AUTO_CLR
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_STITCH_EN
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_STITCH_EN
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLC1_CHECK_OWNER
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_CHECK_SUM_EN
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_CHECK_SUM_EN
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HOST_INT_LEVEL_SEL
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_STITCH_EN
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_STITCH_EN
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: _0_STATE0
          addressOffset: 100
          size: 32
          fields:
            - name: SLC0_STATE0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_STATE1
          addressOffset: 104
          size: 32
          fields:
            - name: SLC0_STATE1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_STATE0
          addressOffset: 108
          size: 32
          fields:
            - name: SLC1_STATE0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_STATE1
          addressOffset: 112
          size: 32
          fields:
            - name: SLC1_STATE1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BRIDGE_CONF
          addressOffset: 116
          size: 32
          resetValue: 685856
          fields:
            - name: TXEOF_ENA
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: FIFO_MAP_ENA
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: SLC0_TX_DUMMY_MODE
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HDA_MAP_128K
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_DUMMY_MODE
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_PUSH_IDLE_NUM
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: _0_TO_EOF_DES_ADDR
          addressOffset: 120
          size: 32
          fields:
            - name: SLC0_TO_EOF_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_TX_EOF_DES_ADDR
          addressOffset: 124
          size: 32
          fields:
            - name: SLC0_TX_SUC_EOF_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_TO_EOF_BFR_DES_ADDR
          addressOffset: 128
          size: 32
          fields:
            - name: SLC0_TO_EOF_BFR_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_TO_EOF_DES_ADDR
          addressOffset: 132
          size: 32
          fields:
            - name: SLC1_TO_EOF_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_TX_EOF_DES_ADDR
          addressOffset: 136
          size: 32
          fields:
            - name: SLC1_TX_SUC_EOF_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_TO_EOF_BFR_DES_ADDR
          addressOffset: 140
          size: 32
          fields:
            - name: SLC1_TO_EOF_BFR_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: AHB_TEST
          addressOffset: 144
          size: 32
          fields:
            - name: AHB_TESTMODE
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: AHB_TESTADDR
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: SDIO_ST
          addressOffset: 148
          size: 32
          fields:
            - name: CMD_ST
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: FUNC_ST
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: SDIO_WAKEUP
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: BUS_ST
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: FUNC1_ACC_STATE
              bitOffset: 16
              bitWidth: 5
              access: read-only
            - name: FUNC2_ACC_STATE
              bitOffset: 24
              bitWidth: 5
              access: read-only
      - register:
          name: RX_DSCR_CONF
          addressOffset: 152
          size: 32
          resetValue: 270209050
          fields:
            - name: SLC0_TOKEN_NO_REPLACE
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLC0_INFOR_NO_REPLACE
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_FILL_MODE
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_EOF_MODE
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_FILL_EN
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLC0_RD_RETRY_THRESHOLD
              bitOffset: 5
              bitWidth: 11
              access: read-write
            - name: SLC1_TOKEN_NO_REPLACE
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC1_INFOR_NO_REPLACE
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_FILL_MODE
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_EOF_MODE
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_FILL_EN
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC1_RD_RETRY_THRESHOLD
              bitOffset: 21
              bitWidth: 11
              access: read-write
      - register:
          name: _0_TXLINK_DSCR
          addressOffset: 156
          size: 32
          fields:
            - name: SLC0_TXLINK_DSCR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_TXLINK_DSCR_BF0
          addressOffset: 160
          size: 32
          fields:
            - name: SLC0_TXLINK_DSCR_BF0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_TXLINK_DSCR_BF1
          addressOffset: 164
          size: 32
          fields:
            - name: SLC0_TXLINK_DSCR_BF1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_RXLINK_DSCR
          addressOffset: 168
          size: 32
          fields:
            - name: SLC0_RXLINK_DSCR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_RXLINK_DSCR_BF0
          addressOffset: 172
          size: 32
          fields:
            - name: SLC0_RXLINK_DSCR_BF0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_RXLINK_DSCR_BF1
          addressOffset: 176
          size: 32
          fields:
            - name: SLC0_RXLINK_DSCR_BF1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_TXLINK_DSCR
          addressOffset: 180
          size: 32
          fields:
            - name: SLC1_TXLINK_DSCR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_TXLINK_DSCR_BF0
          addressOffset: 184
          size: 32
          fields:
            - name: SLC1_TXLINK_DSCR_BF0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_TXLINK_DSCR_BF1
          addressOffset: 188
          size: 32
          fields:
            - name: SLC1_TXLINK_DSCR_BF1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_RXLINK_DSCR
          addressOffset: 192
          size: 32
          fields:
            - name: SLC1_RXLINK_DSCR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_RXLINK_DSCR_BF0
          addressOffset: 196
          size: 32
          fields:
            - name: SLC1_RXLINK_DSCR_BF0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_RXLINK_DSCR_BF1
          addressOffset: 200
          size: 32
          fields:
            - name: SLC1_RXLINK_DSCR_BF1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_TX_ERREOF_DES_ADDR
          addressOffset: 204
          size: 32
          fields:
            - name: SLC0_TX_ERR_EOF_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _1_TX_ERREOF_DES_ADDR
          addressOffset: 208
          size: 32
          fields:
            - name: SLC1_TX_ERR_EOF_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TOKEN_LAT
          addressOffset: 212
          size: 32
          fields:
            - name: SLC0_TOKEN
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: SLC1_TOKEN
              bitOffset: 16
              bitWidth: 12
              access: read-only
      - register:
          name: TX_DSCR_CONF
          addressOffset: 216
          size: 32
          resetValue: 128
          fields:
            - name: WR_RETRY_THRESHOLD
              bitOffset: 0
              bitWidth: 11
              access: read-write
      - register:
          name: CMD_INFOR0
          addressOffset: 220
          size: 32
          fields:
            - name: CMD_CONTENT0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CMD_INFOR1
          addressOffset: 224
          size: 32
          fields:
            - name: CMD_CONTENT1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_LEN_CONF
          addressOffset: 228
          size: 32
          fields:
            - name: SLC0_LEN_WDATA
              bitOffset: 0
              bitWidth: 20
              access: write-only
            - name: SLC0_LEN_WR
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: SLC0_LEN_INC
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: SLC0_LEN_INC_MORE
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_PACKET_LOAD_EN
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_PACKET_LOAD_EN
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_GET_USED_DSCR
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: SLC0_TX_GET_USED_DSCR
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_NEW_PKT_IND
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_NEW_PKT_IND
              bitOffset: 28
              bitWidth: 1
              access: read-only
      - register:
          name: _0_LENGTH
          addressOffset: 232
          size: 32
          fields:
            - name: SLC0_LEN
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: _0_TXPKT_H_DSCR
          addressOffset: 236
          size: 32
          fields:
            - name: SLC0_TX_PKT_H_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: _0_TXPKT_E_DSCR
          addressOffset: 240
          size: 32
          fields:
            - name: SLC0_TX_PKT_E_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: _0_RXPKT_H_DSCR
          addressOffset: 244
          size: 32
          fields:
            - name: SLC0_RX_PKT_H_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: _0_RXPKT_E_DSCR
          addressOffset: 248
          size: 32
          fields:
            - name: SLC0_RX_PKT_E_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: _0_TXPKTU_H_DSCR
          addressOffset: 252
          size: 32
          fields:
            - name: SLC0_TX_PKT_START_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_TXPKTU_E_DSCR
          addressOffset: 256
          size: 32
          fields:
            - name: SLC0_TX_PKT_END_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_RXPKTU_H_DSCR
          addressOffset: 260
          size: 32
          fields:
            - name: SLC0_RX_PKT_START_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_RXPKTU_E_DSCR
          addressOffset: 264
          size: 32
          fields:
            - name: SLC0_RX_PKT_END_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SEQ_POSITION
          addressOffset: 276
          size: 32
          resetValue: 1289
          fields:
            - name: SLC0_SEQ_POSITION
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLC1_SEQ_POSITION
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: _0_DSCR_REC_CONF
          addressOffset: 280
          size: 32
          resetValue: 1023
          fields:
            - name: SLC0_RX_DSCR_REC_LIM
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SDIO_CRC_ST0
          addressOffset: 284
          size: 32
          fields:
            - name: DAT0_CRC_ERR_CNT
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: DAT1_CRC_ERR_CNT
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: DAT2_CRC_ERR_CNT
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: DAT3_CRC_ERR_CNT
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: SDIO_CRC_ST1
          addressOffset: 288
          size: 32
          fields:
            - name: CMD_CRC_ERR_CNT
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: ERR_CNT_CLR
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: _0_EOF_START_DES
          addressOffset: 292
          size: 32
          fields:
            - name: SLC0_EOF_START_DES_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_PUSH_DSCR_ADDR
          addressOffset: 296
          size: 32
          fields:
            - name: SLC0_RX_PUSH_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_DONE_DSCR_ADDR
          addressOffset: 300
          size: 32
          fields:
            - name: SLC0_RX_DONE_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_SUB_START_DES
          addressOffset: 304
          size: 32
          fields:
            - name: SLC0_SUB_PAC_START_DSCR_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: _0_DSCR_CNT
          addressOffset: 308
          size: 32
          fields:
            - name: SLC0_RX_DSCR_CNT_LAT
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: SLC0_RX_GET_EOF_OCC
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: _0_LEN_LIM_CONF
          addressOffset: 312
          size: 32
          resetValue: 21504
          fields:
            - name: SLC0_LEN_LIM
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: _0INT_ST1
          addressOffset: 316
          size: 32
          fields:
            - name: FRHOST_BIT0_INT_ST1
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT1_INT_ST1
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT2_INT_ST1
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT3_INT_ST1
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT4_INT_ST1
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT5_INT_ST1
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT6_INT_ST1
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT7_INT_ST1
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_START_INT_ST1
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_START_INT_ST1
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_UDF_INT_ST1
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_OVF_INT_ST1
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SLC0_TOKEN0_1TO0_INT_ST1
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SLC0_TOKEN1_1TO0_INT_ST1
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_DONE_INT_ST1
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_SUC_EOF_INT_ST1
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_DONE_INT_ST1
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_EOF_INT_ST1
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLC0_TOHOST_INT_ST1
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_DSCR_ERR_INT_ST1
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_DSCR_ERR_INT_ST1
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_DSCR_EMPTY_INT_ST1
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SLC0_HOST_RD_ACK_INT_ST1
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SLC0_WR_RETRY_DONE_INT_ST1
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_ERR_EOF_INT_ST1
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CMD_DTC_INT_ST1
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_QUICK_EOF_INT_ST1
              bitOffset: 26
              bitWidth: 1
              access: read-only
      - register:
          name: _0INT_ENA1
          addressOffset: 320
          size: 32
          fields:
            - name: FRHOST_BIT0_INT_ENA1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT1_INT_ENA1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT2_INT_ENA1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT3_INT_ENA1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT4_INT_ENA1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT5_INT_ENA1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT6_INT_ENA1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT7_INT_ENA1
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_START_INT_ENA1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_START_INT_ENA1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_UDF_INT_ENA1
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_OVF_INT_ENA1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN0_1TO0_INT_ENA1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN1_1TO0_INT_ENA1
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_DONE_INT_ENA1
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_SUC_EOF_INT_ENA1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_DONE_INT_ENA1
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_EOF_INT_ENA1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_INT_ENA1
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_DSCR_ERR_INT_ENA1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_DSCR_ERR_INT_ENA1
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_DSCR_EMPTY_INT_ENA1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC0_HOST_RD_ACK_INT_ENA1
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC0_WR_RETRY_DONE_INT_ENA1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_ERR_EOF_INT_ENA1
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CMD_DTC_INT_ENA1
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_QUICK_EOF_INT_ENA1
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: _1INT_ST1
          addressOffset: 324
          size: 32
          fields:
            - name: FRHOST_BIT8_INT_ST1
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT9_INT_ST1
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT10_INT_ST1
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT11_INT_ST1
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT12_INT_ST1
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT13_INT_ST1
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT14_INT_ST1
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: FRHOST_BIT15_INT_ST1
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_START_INT_ST1
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_START_INT_ST1
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_UDF_INT_ST1
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_OVF_INT_ST1
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SLC1_TOKEN0_1TO0_INT_ST1
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SLC1_TOKEN1_1TO0_INT_ST1
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_DONE_INT_ST1
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_SUC_EOF_INT_ST1
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_DONE_INT_ST1
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_EOF_INT_ST1
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLC1_TOHOST_INT_ST1
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_DSCR_ERR_INT_ST1
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_DSCR_ERR_INT_ST1
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_DSCR_EMPTY_INT_ST1
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SLC1_HOST_RD_ACK_INT_ST1
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SLC1_WR_RETRY_DONE_INT_ST1
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_ERR_EOF_INT_ST1
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: _1INT_ENA1
          addressOffset: 328
          size: 32
          fields:
            - name: FRHOST_BIT8_INT_ENA1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT9_INT_ENA1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT10_INT_ENA1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT11_INT_ENA1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT12_INT_ENA1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT13_INT_ENA1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT14_INT_ENA1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FRHOST_BIT15_INT_ENA1
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_START_INT_ENA1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_START_INT_ENA1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_UDF_INT_ENA1
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_OVF_INT_ENA1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN0_1TO0_INT_ENA1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN1_1TO0_INT_ENA1
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_DONE_INT_ENA1
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_SUC_EOF_INT_ENA1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_DONE_INT_ENA1
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_EOF_INT_ENA1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_INT_ENA1
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_DSCR_ERR_INT_ENA1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_DSCR_ERR_INT_ENA1
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_DSCR_EMPTY_INT_ENA1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC1_HOST_RD_ACK_INT_ENA1
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC1_WR_RETRY_DONE_INT_ENA1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_ERR_EOF_INT_ENA1
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          addressOffset: 504
          size: 32
          resetValue: 369239296
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ID
          addressOffset: 508
          size: 32
          resetValue: 256
          fields:
            - name: ID
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: SLCHOST
    description: SLCHOST Peripheral
    groupName: SLCHOST
    baseAddress: 1073041408
    addressBlock:
      - offset: 0
        size: 260
        usage: registers
    registers:
      - register:
          name: HOST_SLCHOST_FUNC2_0
          addressOffset: 16
          size: 32
          fields:
            - name: HOST_SLC_FUNC2_INT
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLCHOST_FUNC2_1
          addressOffset: 20
          size: 32
          fields:
            - name: HOST_SLC_FUNC2_INT_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLCHOST_FUNC2_2
          addressOffset: 32
          size: 32
          resetValue: 1
          fields:
            - name: HOST_SLC_FUNC1_MDSTAT
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLCHOST_GPIO_STATUS0
          addressOffset: 52
          size: 32
          fields:
            - name: HOST_GPIO_SDIO_INT0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HOST_SLCHOST_GPIO_STATUS1
          addressOffset: 56
          size: 32
          fields:
            - name: HOST_GPIO_SDIO_INT1
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: HOST_SLCHOST_GPIO_IN0
          addressOffset: 60
          size: 32
          fields:
            - name: HOST_GPIO_SDIO_IN0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HOST_SLCHOST_GPIO_IN1
          addressOffset: 64
          size: 32
          fields:
            - name: HOST_GPIO_SDIO_IN1
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: HOST_SLC0HOST_TOKEN_RDATA
          addressOffset: 68
          size: 32
          fields:
            - name: HOST_SLC0_TOKEN0
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: HOST_SLC0_RX_PF_VALID
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HOST_HOSTSLC0_TOKEN1
              bitOffset: 16
              bitWidth: 12
              access: read-only
            - name: HOST_SLC0_RX_PF_EOF
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: HOST_SLC0_HOST_PF
          addressOffset: 72
          size: 32
          fields:
            - name: HOST_SLC0_PF_DATA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HOST_SLC1_HOST_PF
          addressOffset: 76
          size: 32
          fields:
            - name: HOST_SLC1_PF_DATA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HOST_SLC0HOST_INT_RAW
          addressOffset: 80
          size: 32
          fields:
            - name: HOST_SLC0_TOHOST_BIT0_INT_RAW
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT1_INT_RAW
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT2_INT_RAW
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT3_INT_RAW
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT4_INT_RAW
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT5_INT_RAW
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT6_INT_RAW
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT7_INT_RAW
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOKEN0_1TO0_INT_RAW
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOKEN1_1TO0_INT_RAW
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOKEN0_0TO1_INT_RAW
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOKEN1_0TO1_INT_RAW
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0HOST_RX_SOF_INT_RAW
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0HOST_RX_EOF_INT_RAW
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0HOST_RX_START_INT_RAW
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0HOST_TX_START_INT_RAW
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_RX_UDF_INT_RAW
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TX_OVF_INT_RAW
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_RX_PF_VALID_INT_RAW
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_EXT_BIT0_INT_RAW
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_EXT_BIT1_INT_RAW
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_EXT_BIT2_INT_RAW
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_EXT_BIT3_INT_RAW
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_RX_NEW_PACKET_INT_RAW
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_HOST_RD_RETRY_INT_RAW
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: HOST_GPIO_SDIO_INT_RAW
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: HOST_SLC1HOST_INT_RAW
          addressOffset: 84
          size: 32
          fields:
            - name: HOST_SLC1_TOHOST_BIT0_INT_RAW
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT1_INT_RAW
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT2_INT_RAW
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT3_INT_RAW
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT4_INT_RAW
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT5_INT_RAW
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT6_INT_RAW
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT7_INT_RAW
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOKEN0_1TO0_INT_RAW
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOKEN1_1TO0_INT_RAW
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOKEN0_0TO1_INT_RAW
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOKEN1_0TO1_INT_RAW
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1HOST_RX_SOF_INT_RAW
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1HOST_RX_EOF_INT_RAW
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1HOST_RX_START_INT_RAW
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1HOST_TX_START_INT_RAW
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_RX_UDF_INT_RAW
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TX_OVF_INT_RAW
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_RX_PF_VALID_INT_RAW
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_EXT_BIT0_INT_RAW
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_EXT_BIT1_INT_RAW
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_EXT_BIT2_INT_RAW
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_EXT_BIT3_INT_RAW
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_HOST_RD_RETRY_INT_RAW
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: HOST_SLC0HOST_INT_ST
          addressOffset: 88
          size: 32
          fields:
            - name: HOST_SLC0_TOHOST_BIT0_INT_ST
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT1_INT_ST
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT2_INT_ST
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT3_INT_ST
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT4_INT_ST
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT5_INT_ST
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT6_INT_ST
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOHOST_BIT7_INT_ST
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOKEN0_1TO0_INT_ST
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOKEN1_1TO0_INT_ST
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOKEN0_0TO1_INT_ST
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TOKEN1_0TO1_INT_ST
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0HOST_RX_SOF_INT_ST
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0HOST_RX_EOF_INT_ST
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0HOST_RX_START_INT_ST
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0HOST_TX_START_INT_ST
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_RX_UDF_INT_ST
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_TX_OVF_INT_ST
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_RX_PF_VALID_INT_ST
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_EXT_BIT0_INT_ST
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_EXT_BIT1_INT_ST
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_EXT_BIT2_INT_ST
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_EXT_BIT3_INT_ST
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_RX_NEW_PACKET_INT_ST
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: HOST_SLC0_HOST_RD_RETRY_INT_ST
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: HOST_GPIO_SDIO_INT_ST
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: HOST_SLC1HOST_INT_ST
          addressOffset: 92
          size: 32
          fields:
            - name: HOST_SLC1_TOHOST_BIT0_INT_ST
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT1_INT_ST
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT2_INT_ST
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT3_INT_ST
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT4_INT_ST
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT5_INT_ST
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT6_INT_ST
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOHOST_BIT7_INT_ST
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOKEN0_1TO0_INT_ST
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOKEN1_1TO0_INT_ST
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOKEN0_0TO1_INT_ST
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TOKEN1_0TO1_INT_ST
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1HOST_RX_SOF_INT_ST
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1HOST_RX_EOF_INT_ST
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1HOST_RX_START_INT_ST
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1HOST_TX_START_INT_ST
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_RX_UDF_INT_ST
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_TX_OVF_INT_ST
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_RX_PF_VALID_INT_ST
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_EXT_BIT0_INT_ST
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_EXT_BIT1_INT_ST
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_EXT_BIT2_INT_ST
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_EXT_BIT3_INT_ST
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_HOST_RD_RETRY_INT_ST
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: HOST_SLC1_BT_RX_NEW_PACKET_INT_ST
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: HOST_SLCHOST_PKT_LEN
          addressOffset: 96
          size: 32
          fields:
            - name: HOST_HOSTSLC0_LEN
              bitOffset: 0
              bitWidth: 20
              access: read-only
            - name: HOST_HOSTSLC0_LEN_CHECK
              bitOffset: 20
              bitWidth: 12
              access: read-only
      - register:
          name: HOST_SLCHOST_STATE_W0
          addressOffset: 100
          size: 32
          fields:
            - name: HOST_SLCHOST_STATE0
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: HOST_SLCHOST_STATE1
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: HOST_SLCHOST_STATE2
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: HOST_SLCHOST_STATE3
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: HOST_SLCHOST_STATE_W1
          addressOffset: 104
          size: 32
          fields:
            - name: HOST_SLCHOST_STATE4
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: HOST_SLCHOST_STATE5
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: HOST_SLCHOST_STATE6
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: HOST_SLCHOST_STATE7
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: HOST_SLCHOST_CONF_W0
          addressOffset: 108
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF0
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF1
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF2
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF3
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W1
          addressOffset: 112
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF4
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF5
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF6
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF7
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W2
          addressOffset: 116
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF8
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF9
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF10
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF11
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W3
          addressOffset: 120
          size: 32
          resetValue: 192
          fields:
            - name: HOST_SLCHOST_CONF12
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF13
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF14
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF15
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W4
          addressOffset: 124
          size: 32
          resetValue: 511
          fields:
            - name: HOST_SLCHOST_CONF16
              description: SLC timeout value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF17
              description: SLC timeout enable
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF18
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF19
              description: Interrupt to target CPU
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W5
          addressOffset: 128
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF20
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF21
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF22
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF23
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_WIN_CMD
          addressOffset: 132
          size: 32
      - register:
          name: HOST_SLCHOST_CONF_W6
          addressOffset: 136
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF24
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF25
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF26
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF27
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W7
          addressOffset: 140
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF28
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF29
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF30
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF31
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_PKT_LEN0
          addressOffset: 144
          size: 32
          fields:
            - name: HOST_HOSTSLC0_LEN0
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: HOST_SLCHOST_PKT_LEN1
          addressOffset: 148
          size: 32
          fields:
            - name: HOST_HOSTSLC0_LEN1
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: HOST_SLCHOST_PKT_LEN2
          addressOffset: 152
          size: 32
          fields:
            - name: HOST_HOSTSLC0_LEN2
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: HOST_SLCHOST_CONF_W8
          addressOffset: 156
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF32
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF33
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF34
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF35
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W9
          addressOffset: 160
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF36
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF37
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF38
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF39
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W10
          addressOffset: 164
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF40
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF41
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF42
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF43
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W11
          addressOffset: 168
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF44
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF45
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF46
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF47
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W12
          addressOffset: 172
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF48
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF49
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF50
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF51
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W13
          addressOffset: 176
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF52
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF53
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF54
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF55
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W14
          addressOffset: 180
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF56
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF57
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF58
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF59
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF_W15
          addressOffset: 184
          size: 32
          fields:
            - name: HOST_SLCHOST_CONF60
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF61
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF62
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HOST_SLCHOST_CONF63
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HOST_SLCHOST_CHECK_SUM0
          addressOffset: 188
          size: 32
          fields:
            - name: HOST_SLCHOST_CHECK_SUM0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HOST_SLCHOST_CHECK_SUM1
          addressOffset: 192
          size: 32
          fields:
            - name: HOST_SLCHOST_CHECK_SUM1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HOST_SLC1HOST_TOKEN_RDATA
          addressOffset: 196
          size: 32
          fields:
            - name: HOST_SLC1_TOKEN0
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: HOST_SLC1_RX_PF_VALID
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HOST_HOSTSLC1_TOKEN1
              bitOffset: 16
              bitWidth: 12
              access: read-only
            - name: HOST_SLC1_RX_PF_EOF
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: HOST_SLC0HOST_TOKEN_WDATA
          addressOffset: 200
          size: 32
          fields:
            - name: HOST_SLC0HOST_TOKEN0_WD
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: HOST_SLC0HOST_TOKEN1_WD
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: HOST_SLC1HOST_TOKEN_WDATA
          addressOffset: 204
          size: 32
          fields:
            - name: HOST_SLC1HOST_TOKEN0_WD
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: HOST_SLC1HOST_TOKEN1_WD
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: HOST_SLCHOST_TOKEN_CON
          addressOffset: 208
          size: 32
          fields:
            - name: HOST_SLC0HOST_TOKEN0_DEC
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0HOST_TOKEN1_DEC
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0HOST_TOKEN0_WR
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0HOST_TOKEN1_WR
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1HOST_TOKEN0_DEC
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1HOST_TOKEN1_DEC
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1HOST_TOKEN0_WR
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1HOST_TOKEN1_WR
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0HOST_LEN_WR
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: HOST_SLC0HOST_INT_CLR
          addressOffset: 212
          size: 32
          fields:
            - name: HOST_SLC0_TOHOST_BIT0_INT_CLR
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOHOST_BIT1_INT_CLR
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOHOST_BIT2_INT_CLR
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOHOST_BIT3_INT_CLR
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOHOST_BIT4_INT_CLR
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOHOST_BIT5_INT_CLR
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOHOST_BIT6_INT_CLR
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOHOST_BIT7_INT_CLR
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOKEN0_1TO0_INT_CLR
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOKEN1_1TO0_INT_CLR
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOKEN0_0TO1_INT_CLR
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TOKEN1_0TO1_INT_CLR
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0HOST_RX_SOF_INT_CLR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0HOST_RX_EOF_INT_CLR
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0HOST_RX_START_INT_CLR
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0HOST_TX_START_INT_CLR
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_RX_UDF_INT_CLR
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_TX_OVF_INT_CLR
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_RX_PF_VALID_INT_CLR
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_EXT_BIT0_INT_CLR
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_EXT_BIT1_INT_CLR
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_EXT_BIT2_INT_CLR
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_EXT_BIT3_INT_CLR
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_RX_NEW_PACKET_INT_CLR
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: HOST_SLC0_HOST_RD_RETRY_INT_CLR
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: HOST_GPIO_SDIO_INT_CLR
              bitOffset: 25
              bitWidth: 1
              access: write-only
      - register:
          name: HOST_SLC1HOST_INT_CLR
          addressOffset: 216
          size: 32
          fields:
            - name: HOST_SLC1_TOHOST_BIT0_INT_CLR
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOHOST_BIT1_INT_CLR
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOHOST_BIT2_INT_CLR
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOHOST_BIT3_INT_CLR
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOHOST_BIT4_INT_CLR
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOHOST_BIT5_INT_CLR
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOHOST_BIT6_INT_CLR
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOHOST_BIT7_INT_CLR
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOKEN0_1TO0_INT_CLR
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOKEN1_1TO0_INT_CLR
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOKEN0_0TO1_INT_CLR
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TOKEN1_0TO1_INT_CLR
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1HOST_RX_SOF_INT_CLR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1HOST_RX_EOF_INT_CLR
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1HOST_RX_START_INT_CLR
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1HOST_TX_START_INT_CLR
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_RX_UDF_INT_CLR
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_TX_OVF_INT_CLR
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_RX_PF_VALID_INT_CLR
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_EXT_BIT0_INT_CLR
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_EXT_BIT1_INT_CLR
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_EXT_BIT2_INT_CLR
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_EXT_BIT3_INT_CLR
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_HOST_RD_RETRY_INT_CLR
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR
              bitOffset: 25
              bitWidth: 1
              access: write-only
      - register:
          name: HOST_SLC0HOST_FUNC1_INT_ENA
          addressOffset: 220
          size: 32
          fields:
            - name: HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0HOST_RX_SOF_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0HOST_RX_EOF_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0HOST_RX_START_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0HOST_TX_START_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_RX_UDF_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_TX_OVF_INT_ENA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_RX_PF_VALID_INT_ENA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_EXT_BIT0_INT_ENA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_EXT_BIT1_INT_ENA
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_EXT_BIT2_INT_ENA
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_EXT_BIT3_INT_ENA
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_GPIO_SDIO_INT_ENA
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLC1HOST_FUNC1_INT_ENA
          addressOffset: 224
          size: 32
          fields:
            - name: HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1HOST_RX_SOF_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1HOST_RX_EOF_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1HOST_RX_START_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1HOST_TX_START_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_RX_UDF_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_TX_OVF_INT_ENA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_RX_PF_VALID_INT_ENA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_EXT_BIT0_INT_ENA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_EXT_BIT1_INT_ENA
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_EXT_BIT2_INT_ENA
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_EXT_BIT3_INT_ENA
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLC0HOST_FUNC2_INT_ENA
          addressOffset: 228
          size: 32
          fields:
            - name: HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0HOST_RX_SOF_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0HOST_RX_EOF_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0HOST_RX_START_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0HOST_TX_START_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_RX_UDF_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_TX_OVF_INT_ENA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_RX_PF_VALID_INT_ENA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_EXT_BIT0_INT_ENA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_EXT_BIT1_INT_ENA
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_EXT_BIT2_INT_ENA
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_EXT_BIT3_INT_ENA
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_GPIO_SDIO_INT_ENA
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLC1HOST_FUNC2_INT_ENA
          addressOffset: 232
          size: 32
          fields:
            - name: HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1HOST_RX_SOF_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1HOST_RX_EOF_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1HOST_RX_START_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1HOST_TX_START_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_RX_UDF_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_TX_OVF_INT_ENA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_RX_PF_VALID_INT_ENA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_EXT_BIT0_INT_ENA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_EXT_BIT1_INT_ENA
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_EXT_BIT2_INT_ENA
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_EXT_BIT3_INT_ENA
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLC0HOST_INT_ENA
          addressOffset: 236
          size: 32
          fields:
            - name: HOST_SLC0_TOHOST_BIT0_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT1_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT2_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT3_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT4_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT5_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT6_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT7_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOKEN0_1TO0_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOKEN1_1TO0_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOKEN0_0TO1_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOKEN1_0TO1_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0HOST_RX_SOF_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0HOST_RX_EOF_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0HOST_RX_START_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0HOST_TX_START_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_RX_UDF_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TX_OVF_INT_ENA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_RX_PF_VALID_INT_ENA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_EXT_BIT0_INT_ENA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_EXT_BIT1_INT_ENA
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_EXT_BIT2_INT_ENA
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_EXT_BIT3_INT_ENA
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_RX_NEW_PACKET_INT_ENA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_HOST_RD_RETRY_INT_ENA
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HOST_GPIO_SDIO_INT_ENA
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLC1HOST_INT_ENA
          addressOffset: 240
          size: 32
          fields:
            - name: HOST_SLC1_TOHOST_BIT0_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT1_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT2_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT3_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT4_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT5_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT6_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT7_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOKEN0_1TO0_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOKEN1_1TO0_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOKEN0_0TO1_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOKEN1_0TO1_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1HOST_RX_SOF_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1HOST_RX_EOF_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1HOST_RX_START_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1HOST_TX_START_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_RX_UDF_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TX_OVF_INT_ENA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_RX_PF_VALID_INT_ENA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_EXT_BIT0_INT_ENA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_EXT_BIT1_INT_ENA
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_EXT_BIT2_INT_ENA
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_EXT_BIT3_INT_ENA
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_HOST_RD_RETRY_INT_ENA
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLC0HOST_RX_INFOR
          addressOffset: 244
          size: 32
          fields:
            - name: HOST_SLC0HOST_RX_INFOR
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: HOST_SLC1HOST_RX_INFOR
          addressOffset: 248
          size: 32
          fields:
            - name: HOST_SLC1HOST_RX_INFOR
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: HOST_SLC0HOST_LEN_WD
          addressOffset: 252
          size: 32
          fields:
            - name: HOST_SLC0HOST_LEN_WD
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HOST_SLC_APBWIN_WDATA
          addressOffset: 256
          size: 32
          fields:
            - name: HOST_SLC_APBWIN_WDATA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HOST_SLC_APBWIN_CONF
          addressOffset: 260
          size: 32
          fields:
            - name: HOST_SLC_APBWIN_ADDR
              bitOffset: 0
              bitWidth: 28
              access: read-write
            - name: HOST_SLC_APBWIN_WR
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HOST_SLC_APBWIN_START
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLC_APBWIN_RDATA
          addressOffset: 264
          size: 32
          fields:
            - name: HOST_SLC_APBWIN_RDATA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HOST_SLCHOST_RDCLR0
          addressOffset: 268
          size: 32
          resetValue: 245828
          fields:
            - name: HOST_SLCHOST_SLC0_BIT7_CLRADDR
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: HOST_SLCHOST_SLC0_BIT6_CLRADDR
              bitOffset: 9
              bitWidth: 9
              access: read-write
      - register:
          name: HOST_SLCHOST_RDCLR1
          addressOffset: 272
          size: 32
          resetValue: 246240
          fields:
            - name: HOST_SLCHOST_SLC1_BIT7_CLRADDR
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: HOST_SLCHOST_SLC1_BIT6_CLRADDR
              bitOffset: 9
              bitWidth: 9
              access: read-write
      - register:
          name: HOST_SLC0HOST_INT_ENA1
          addressOffset: 276
          size: 32
          fields:
            - name: HOST_SLC0_TOHOST_BIT0_INT_ENA1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT1_INT_ENA1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT2_INT_ENA1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT3_INT_ENA1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT4_INT_ENA1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT5_INT_ENA1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT6_INT_ENA1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOHOST_BIT7_INT_ENA1
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOKEN0_1TO0_INT_ENA1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOKEN1_1TO0_INT_ENA1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOKEN0_0TO1_INT_ENA1
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TOKEN1_0TO1_INT_ENA1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0HOST_RX_SOF_INT_ENA1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0HOST_RX_EOF_INT_ENA1
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0HOST_RX_START_INT_ENA1
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0HOST_TX_START_INT_ENA1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_RX_UDF_INT_ENA1
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_TX_OVF_INT_ENA1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_RX_PF_VALID_INT_ENA1
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_EXT_BIT0_INT_ENA1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_EXT_BIT1_INT_ENA1
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_EXT_BIT2_INT_ENA1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_EXT_BIT3_INT_ENA1
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_RX_NEW_PACKET_INT_ENA1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HOST_SLC0_HOST_RD_RETRY_INT_ENA1
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HOST_GPIO_SDIO_INT_ENA1
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLC1HOST_INT_ENA1
          addressOffset: 280
          size: 32
          fields:
            - name: HOST_SLC1_TOHOST_BIT0_INT_ENA1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT1_INT_ENA1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT2_INT_ENA1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT3_INT_ENA1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT4_INT_ENA1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT5_INT_ENA1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT6_INT_ENA1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOHOST_BIT7_INT_ENA1
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOKEN0_1TO0_INT_ENA1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOKEN1_1TO0_INT_ENA1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOKEN0_0TO1_INT_ENA1
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TOKEN1_0TO1_INT_ENA1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1HOST_RX_SOF_INT_ENA1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1HOST_RX_EOF_INT_ENA1
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1HOST_RX_START_INT_ENA1
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1HOST_TX_START_INT_ENA1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_RX_UDF_INT_ENA1
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_TX_OVF_INT_ENA1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_RX_PF_VALID_INT_ENA1
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_EXT_BIT0_INT_ENA1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_EXT_BIT1_INT_ENA1
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_EXT_BIT2_INT_ENA1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_EXT_BIT3_INT_ENA1
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_HOST_RD_RETRY_INT_ENA1
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLCHOSTDATE
          addressOffset: 376
          size: 32
          resetValue: 369239296
          fields:
            - name: HOST_SLCHOST_DATE
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HOST_SLCHOSTID
          addressOffset: 380
          size: 32
          resetValue: 1536
          fields:
            - name: HOST_SLCHOST_ID
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HOST_SLCHOST_CONF
          addressOffset: 496
          size: 32
          fields:
            - name: HOST_FRC_SDIO11
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: HOST_FRC_SDIO20
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: HOST_FRC_NEG_SAMP
              bitOffset: 10
              bitWidth: 5
              access: read-write
            - name: HOST_FRC_POS_SAMP
              bitOffset: 15
              bitWidth: 5
              access: read-write
            - name: HOST_FRC_QUICK_IN
              bitOffset: 20
              bitWidth: 5
              access: read-write
            - name: HOST_SDIO20_INT_DELAY
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HOST_SDIO_PAD_PULLUP
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HOST_HSPEED_CON_EN
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_SLCHOST_INF_ST
          addressOffset: 500
          size: 32
          fields:
            - name: HOST_SDIO20_MODE
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: HOST_SDIO_NEG_SAMP
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: HOST_SDIO_QUICK_IN
              bitOffset: 10
              bitWidth: 5
              access: read-only
  - name: SPI0
    description: SPI (Serial Peripheral Interface) Controller 0
    groupName: SPI
    baseAddress: 1072967680
    addressBlock:
      - offset: 0
        size: 272
        usage: registers
    interrupt:
      - name: SPI0
        value: 28
    registers:
      - register:
          name: CMD
          addressOffset: 0
          size: 32
          fields:
            - name: FLASH_PER
              description: "program erase resume bit  program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FLASH_PES
              description: "program erase suspend bit  program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FLASH_HPM
              description: "Drive Flash into high performance mode.  The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FLASH_RES
              description: "This bit combined with reg_resandres bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FLASH_DP
              description: "Drive Flash into power down.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FLASH_CE
              description: "Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FLASH_BE
              description: "Block erase enable. A 64KB block is erased via SPI command D8H.  Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FLASH_SE
              description: "Sector erase enable. A 4KB sector is erased via SPI command 20H. Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FLASH_PP
              description: "Page program enable(1 byte ~256 bytes data to be programmed). Page program operation  will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: FLASH_WRSR
              description: "Write status register enable.   Write status operation  will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: FLASH_RDSR
              description: "Read status register-1.  Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: FLASH_RDID
              description: "Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: FLASH_WRDI
              description: "Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: FLASH_WREN
              description: "Write flash enable.  Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: FLASH_READ
              description: "Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ADDR
          addressOffset: 4
          size: 32
      - register:
          name: CTRL
          addressOffset: 8
          size: 32
          resetValue: 2139136
          fields:
            - name: FCS_CRC_EN
              description: For SPI1  initialize crc32 module before writing encrypted data to flash. Active low.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TX_CRC_EN
              description: "For SPI1  enable crc32 when writing encrypted data to flash. 1: enable  0:disable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: WAIT_FLASH_IDLE_EN
              description: "wait flash idle when program flash or erase flash. 1: enable 0: disable."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FASTRD_MODE
              description: "This bit enable the bits: spi_fread_qio  spi_fread_dio  spi_fread_qout and spi_fread_dout. 1: enable 0: disable."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FREAD_DUAL
              description: "In the read operations  read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RESANDRES
              description: "The Device ID is read out to SPI_RD_STATUS register, this bit combine with spi_flash_res bit. 1: enable 0: disable."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP
              description: "Write protect signal output when SPI is idle.  1: output high  0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: WRSR_2B
              description: "two bytes data will be written to status register when it is set. 1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FREAD_DIO
              description: "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FREAD_QIO
              description: "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RD_BIT_ORDER
              description: "In read-data (MISO) phase 1: LSB first 0: MSB first"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: WR_BIT_ORDER
              description: "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first"
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL1
          addressOffset: 12
          size: 32
          resetValue: 1610547200
          fields:
            - name: CS_HOLD_DELAY_RES
              description: Delay cycles of resume Flash when resume Flash is enable by spi clock.
              bitOffset: 16
              bitWidth: 12
              access: read-write
            - name: CS_HOLD_DELAY
              description: SPI cs signal is delayed by spi clock cycles
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: RD_STATUS
          addressOffset: 16
          size: 32
          fields:
            - name: STATUS
              description: "In the slave mode, it is the status for master to read out."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: WB_MODE
              description: "Mode bits in the flash fast read mode, it is combined with spi_fastrd_mode bit."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: STATUS_EXT
              description: "In the slave mode,it is the status for master to read out."
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CTRL2
          addressOffset: 20
          size: 32
          resetValue: 17
          fields:
            - name: SETUP_TIME
              description: "(cycles-1) of ¡°prepare¡± phase by spi clock, this bits combined with spi_cs_setup bit."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: HOLD_TIME
              description: "delay cycles of cs pin by spi clock, this bits combined with spi_cs_hold bit."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CK_OUT_LOW_MODE
              description: "modify spi clock duty ratio when the value is lager than 8, the bits are combined with spi_clkcnt_N bits and spi_clkcnt_L bits."
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CK_OUT_HIGH_MODE
              description: "modify spi clock duty ratio when the value is lager than 8, the bits are combined with spi_clkcnt_N bits and spi_clkcnt_H bits."
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: MISO_DELAY_MODE
              description: "MISO signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed by half cycle  3: delayed one cycle"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: MISO_DELAY_NUM
              description: MISO signals are delayed by system clock cycles
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: MOSI_DELAY_MODE
              description: "MOSI signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed by half cycle  3: delayed one cycle"
              bitOffset: 21
              bitWidth: 2
              access: read-write
            - name: MOSI_DELAY_NUM
              description: MOSI signals are delayed by system clock cycles
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: CS_DELAY_MODE
              description: "spi_cs signal is delayed by spi_clk . 0: zero  1: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle   else delayed by half cycle  3: delayed one cycle"
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CS_DELAY_NUM
              description: spi_cs signal is delayed by system clock cycles
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: CLOCK
          addressOffset: 24
          size: 32
          resetValue: 2147496003
          fields:
            - name: CLKCNT_L
              description: In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: CLKCNT_H
              description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: CLKCNT_N
              description: In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1)
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: CLKDIV_PRE
              description: In the master mode it is pre-divider of spi_clk.
              bitOffset: 18
              bitWidth: 13
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          addressOffset: 28
          size: 32
          resetValue: 2147483712
          fields:
            - name: DOUTDIN
              description: "Set the bit to enable full duplex communication. 1: enable 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CS_HOLD
              description: "spi cs keep low when spi is in ¡°done¡± phase. 1: enable 0: disable."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CS_SETUP
              description: "spi cs is enable when spi is in ¡°prepare¡± phase. 1: enable 0: disable."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CK_I_EDGE
              description: In the slave mode  the bit is same as spi_ck_out_edge in master mode. It is combined with  spi_miso_delay_mode bits.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CK_OUT_EDGE
              description: the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RD_BYTE_ORDER
              description: "In read-data (MISO) phase 1: big-endian 0: little_endian"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: WR_BYTE_ORDER
              description: "In command address write-data (MOSI) phases 1: big-endian 0: litte_endian"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FWRITE_DIO
              description: In the write operations address phase and read-data phase apply 2 signals.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FWRITE_QIO
              description: In the write operations address phase and read-data phase apply 4 signals.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SIO
              description: "Set the bit to enable 3-line half duplex communication  mosi and miso signals share the same pin. 1: enable 0: disable."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: USR_HOLD_POL
              description: "It is combined with hold bits to set the polarity of spi hold line  1: spi will be held when spi hold line is high  0: spi will be held when spi hold line is low"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USR_DOUT_HOLD
              description: spi is hold at data out state  the bit combined with spi_usr_hold_pol bit.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: USR_DIN_HOLD
              description: spi is hold at data in state  the bit combined with spi_usr_hold_pol bit.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_HOLD
              description: spi is hold at dummy state  the bit combined with spi_usr_hold_pol bit.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: USR_ADDR_HOLD
              description: spi is hold at address state  the bit combined with spi_usr_hold_pol bit.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: USR_CMD_HOLD
              description: spi is hold at command state  the bit combined with spi_usr_hold_pol bit.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: USR_PREP_HOLD
              description: spi is hold at prepare state  the bit combined with spi_usr_hold_pol bit.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_MOSI
              description: This bit enable the write-data phase of an operation.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_MISO
              description: This bit enable the read-data phase of an operation.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the dummy phase of an operation.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: USR_ADDR
              description: This bit enable the address phase of an operation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND
              description: This bit enable the command phase of an operation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          addressOffset: 32
          size: 32
          resetValue: 1543503879
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1).
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-only
      - register:
          name: USER2
          addressOffset: 36
          size: 32
          resetValue: 1879048192
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of  command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: MOSI_DLEN
          addressOffset: 40
          size: 32
          fields:
            - name: USR_MOSI_DBITLEN
              description: The length in bits of write-data. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: MISO_DLEN
          addressOffset: 44
          size: 32
          fields:
            - name: USR_MISO_DBITLEN
              description: The length in bits of  read-data. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SLV_WR_STATUS
          addressOffset: 48
          size: 32
          fields:
            - name: SLV_WR_ST
              description: In the slave mode this register are the status register for the master to write into. In the master mode this register are the higher 32bits in the 64 bits address condition.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PIN
          addressOffset: 52
          size: 32
          resetValue: 6
          fields:
            - name: CS0_DIS
              description: "SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CS1_DIS
              description: "SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CS2_DIS
              description: "SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CK_DIS
              description: "1: spi clk out disable  0: spi clk out enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASTER_CS_POL
              description: In the master mode  the bits are the polarity of spi cs line  the value is equivalent to spi_cs ^ spi_master_cs_pol.
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: MASTER_CK_SEL
              description: In the master mode  spi cs line is enable as spi clk  it is combined with spi_cs0_dis spi_cs1_dis spi_cs2_dis.
              bitOffset: 11
              bitWidth: 3
              access: read-write
            - name: CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set.
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE
          addressOffset: 56
          size: 32
          resetValue: 32
          fields:
            - name: SLV_RD_BUF_DONE
              description: The interrupt raw bit for the completion of read-buffer operation in the slave mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLV_WR_BUF_DONE
              description: The interrupt raw bit for the completion of write-buffer operation in the slave mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLV_RD_STA_DONE
              description: The interrupt raw bit for the completion of read-status operation in the slave mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_WR_STA_DONE
              description: The interrupt raw bit for the completion of write-status operation in the slave mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TRANS_DONE
              description: The interrupt raw bit for the completion of any operation in both the master mode and the slave mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INT_EN
              description: Interrupt enable bits for the below 5 sources
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: CS_I_MODE
              description: In the slave mode  this bits used to synchronize the input spi cs signal and eliminate spi cs  jitter.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: SLV_LAST_COMMAND
              description: In the slave mode it is the value of command.
              bitOffset: 17
              bitWidth: 3
              access: read-only
            - name: SLV_LAST_STATE
              description: In the slave mode it is the state of spi state machine.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: TRANS_CNT
              description: "The operations counter in both the master mode and the slave mode. 4: read-status"
              bitOffset: 23
              bitWidth: 4
              access: read-only
            - name: SLV_CMD_DEFINE
              description: "1: slave mode commands are defined in SPI_SLAVE3.  0: slave mode commands are fixed as: 1: write-status 2: write-buffer and 3: read-buffer."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SLV_WR_RD_STA_EN
              description: write and read status enable  in the slave mode
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SLV_WR_RD_BUF_EN
              description: write and read buffer enable in the slave mode
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MODE
              description: "1: slave mode 0: master mode."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SYNC_RESET
              description: "Software reset enable, reset the spi clock line cs line and data lines."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE1
          addressOffset: 60
          size: 32
          resetValue: 33554432
          fields:
            - name: SLV_RDBUF_DUMMY_EN
              description: In the slave mode it is the enable bit of dummy phase for read-buffer operations.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLV_WRBUF_DUMMY_EN
              description: In the slave mode it is the enable bit of dummy phase for write-buffer operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLV_RDSTA_DUMMY_EN
              description: In the slave mode it is the enable bit of dummy phase for read-status operations.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_WRSTA_DUMMY_EN
              description: In the slave mode it is the enable bit of dummy phase for write-status operations.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_WR_ADDR_BITLEN
              description: In the slave mode it is the address length in bits for write-buffer operation. The register value shall be (bit_num-1).
              bitOffset: 4
              bitWidth: 6
              access: read-write
            - name: SLV_RD_ADDR_BITLEN
              description: In the slave mode it is the address length in bits for read-buffer operation. The register value shall be (bit_num-1).
              bitOffset: 10
              bitWidth: 6
              access: read-write
            - name: SLV_STATUS_READBACK
              description: "In the slave mode  1:read register of SPI_SLV_WR_STATUS  0: read register of SPI_RD_STATUS."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SLV_STATUS_FAST_EN
              description: In the slave mode enable fast read status.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SLV_STATUS_BITLEN
              description: In the slave mode it is the length of status bit.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: SLAVE2
          addressOffset: 64
          size: 32
          fields:
            - name: SLV_RDSTA_DUMMY_CYCLELEN
              description: In the slave mode it is the length in spi_clk cycles of dummy phase for read-status operations. The register value shall be (cycle_num-1).
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLV_WRSTA_DUMMY_CYCLELEN
              description: In the slave mode it is the length in spi_clk cycles of dummy phase for write-status operations. The register value shall be (cycle_num-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLV_RDBUF_DUMMY_CYCLELEN
              description: In the slave mode it is the length in spi_clk cycles of dummy phase for read-buffer operations. The register value shall be (cycle_num-1).
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLV_WRBUF_DUMMY_CYCLELEN
              description: In the slave mode it is the length in spi_clk cycles of dummy phase for write-buffer operations. The register value shall be (cycle_num-1).
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SLAVE3
          addressOffset: 68
          size: 32
          fields:
            - name: SLV_RDBUF_CMD_VALUE
              description: In the slave mode it is the value of read-buffer command.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLV_WRBUF_CMD_VALUE
              description: In the slave mode it is the value of write-buffer command.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLV_RDSTA_CMD_VALUE
              description: In the slave mode it is the value of read-status command.
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLV_WRSTA_CMD_VALUE
              description: In the slave mode it is the value of write-status command.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SLV_WRBUF_DLEN
          addressOffset: 72
          size: 32
          fields:
            - name: SLV_WRBUF_DBITLEN
              description: In the slave mode it is the length in bits for write-buffer operations. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SLV_RDBUF_DLEN
          addressOffset: 76
          size: 32
          fields:
            - name: SLV_RDBUF_DBITLEN
              description: In the slave mode it is the length in bits for read-buffer operations. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: CACHE_FCTRL
          addressOffset: 80
          size: 32
          fields:
            - name: CACHE_REQ_EN
              description: "For SPI0  Cache access enable  1: enable  0:disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_USR_CMD_4BYTE
              description: "For SPI0  cache  read flash with 4 bytes command  1: enable  0:disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_FLASH_USR_CMD
              description: "For SPI0  cache  read flash for user define command  1: enable  0:disable."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CACHE_FLASH_PES_EN
              description: "For SPI0  spi1 send suspend command before cache read flash 1: enable  0:disable."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_SCTRL
          addressOffset: 84
          size: 32
          resetValue: 364922928
          fields:
            - name: USR_SRAM_DIO
              description: "For SPI0  In the spi sram mode  spi dual I/O mode enable  1: enable  0:disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: USR_SRAM_QIO
              description: "For SPI0  In the spi sram mode  spi quad I/O mode enable  1: enable  0:disable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: USR_WR_SRAM_DUMMY
              description: For SPI0  In the spi sram mode  it is the enable bit of dummy phase for write operations.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: USR_RD_SRAM_DUMMY
              description: For SPI0  In the spi sram mode  it is the enable bit of dummy phase for read operations.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CACHE_SRAM_USR_RCMD
              description: For SPI0  In the spi sram mode cache read sram for user define command.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SRAM_BYTES_LEN
              description: For SPI0  In the sram mode  it is the byte length of spi read sram data.
              bitOffset: 6
              bitWidth: 8
              access: read-write
            - name: SRAM_DUMMY_CYCLELEN
              description: For SPI0  In the sram mode  it is the length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: SRAM_ADDR_BITLEN
              description: For SPI0  In the sram mode  it is the length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 22
              bitWidth: 6
              access: read-write
            - name: CACHE_SRAM_USR_WCMD
              description: For SPI0  In the spi sram mode cache write sram for user define command
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: SRAM_CMD
          addressOffset: 88
          size: 32
          fields:
            - name: SRAM_DIO
              description: For SPI0 SRAM DIO mode enable .  SRAM DIO enable command will be send when the bit is set. The bit will be cleared once the operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SRAM_QIO
              description: For SPI0 SRAM QIO mode enable .  SRAM QIO enable command will be send when the bit is set. The bit will be cleared once the operation done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SRAM_RSTIO
              description: For SPI0 SRAM IO mode reset enable. SRAM IO mode reset operation will be triggered when the bit is set. The bit will be cleared once the operation done
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: SRAM_DRD_CMD
          addressOffset: 92
          size: 32
          fields:
            - name: CACHE_SRAM_USR_RD_CMD_VALUE
              description: For SPI0 When cache mode is enable it is the read command value of command phase for SRAM.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CACHE_SRAM_USR_RD_CMD_BITLEN
              description: For SPI0 When cache mode is enable it is the length in bits of command phase for SRAM. The register value shall be (bit_num-1).
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SRAM_DWR_CMD
          addressOffset: 96
          size: 32
          fields:
            - name: CACHE_SRAM_USR_WR_CMD_VALUE
              description: For SPI0 When cache mode is enable it is the write command value of command phase for SRAM.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CACHE_SRAM_USR_WR_CMD_BITLEN
              description: For SPI0 When cache mode is enable it is the in bits of command phase  for SRAM. The register value shall be (bit_num-1).
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SLV_RD_BIT
          addressOffset: 100
          size: 32
          fields:
            - name: SLV_RDATA_BIT
              description: In the slave mode it is the bit length of read data. The value is the length - 1.
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: W0
          addressOffset: 128
          size: 32
          fields:
            - name: BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W1
          addressOffset: 132
          size: 32
          fields:
            - name: BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W2
          addressOffset: 136
          size: 32
          fields:
            - name: BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W3
          addressOffset: 140
          size: 32
          fields:
            - name: BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W4
          addressOffset: 144
          size: 32
          fields:
            - name: BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W5
          addressOffset: 148
          size: 32
          fields:
            - name: BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W6
          addressOffset: 152
          size: 32
          fields:
            - name: BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W7
          addressOffset: 156
          size: 32
          fields:
            - name: BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W8
          addressOffset: 160
          size: 32
          fields:
            - name: BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W9
          addressOffset: 164
          size: 32
          fields:
            - name: BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W10
          addressOffset: 168
          size: 32
          fields:
            - name: BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W11
          addressOffset: 172
          size: 32
          fields:
            - name: BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W12
          addressOffset: 176
          size: 32
          fields:
            - name: BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W13
          addressOffset: 180
          size: 32
          fields:
            - name: BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W14
          addressOffset: 184
          size: 32
          fields:
            - name: BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W15
          addressOffset: 188
          size: 32
          fields:
            - name: BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TX_CRC
          addressOffset: 192
          size: 32
          fields:
            - name: DATA
              description: For SPI1  the value of crc32 for 256 bits data.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT0
          addressOffset: 240
          size: 32
          resetValue: 2148139088
          fields:
            - name: T_PP_TIME
              description: page program delay time  by system clock.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: T_PP_SHIFT
              description: page program delay time shift .
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: T_PP_ENA
              description: page program delay enable.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT1
          addressOffset: 244
          size: 32
          resetValue: 2148466688
          fields:
            - name: T_ERASE_TIME
              description: erase flash delay time by system clock.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: T_ERASE_SHIFT
              description: erase flash delay time shift.
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: T_ERASE_ENA
              description: erase flash delay enable.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT2
          addressOffset: 248
          size: 32
          fields:
            - name: ST
              description: The status of spi state machine .
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: EXT3
          addressOffset: 252
          size: 32
          fields:
            - name: INT_HOLD_ENA
              description: "This register is for two SPI masters to share the same cs clock and data signals. The bits of one SPI are set  if the other SPI is busy  the SPI will be hold. 1(3): hold at ¡°idle¡± phase 2: hold at ¡°prepare¡± phase."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_CONF
          addressOffset: 256
          size: 32
          resetValue: 512
          fields:
            - name: IN_RST
              description: The bit is used to reset in dma fsm and in data fifo pointer.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_RST
              description: The bit is used to reset out dma fsm and out data fifo pointer.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: AHBM_FIFO_RST
              description: reset spi dma ahb master fifo pointer.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: AHBM_RST
              description: reset spi dma ahb master.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: IN_LOOP_TEST
              description: Set bit to test in link.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_LOOP_TEST
              description: Set bit to test out link.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_AUTO_WRBACK
              description: when the link is empty   jump to next automatically.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE
              description: "out eof flag generation mode . 1: when dma pop all data from fifo  0:when ahb push all data to fifo."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN
              description: read descriptor use burst mode when read data for memory.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: INDSCR_BURST_EN
              description: read descriptor use burst mode when write data to memory.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OUT_DATA_BURST_EN
              description: spi dma read data from memory in burst mode.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA_RX_STOP
              description: spi dma read data stop  when in continue tx/rx mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DMA_TX_STOP
              description: spi dma write data stop when in continue tx/rx mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DMA_CONTINUE
              description: spi dma continue tx/rx data.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_OUT_LINK
          addressOffset: 260
          size: 32
          fields:
            - name: OUTLINK_ADDR
              description: The address of the first outlink descriptor.
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: OUTLINK_STOP
              description: Set the bit to stop to use outlink descriptor.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START
              description: Set the bit to start to use outlink descriptor.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART
              description: Set the bit to mount on new outlink descriptors.
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_IN_LINK
          addressOffset: 264
          size: 32
          fields:
            - name: INLINK_ADDR
              description: The address of the first inlink descriptor.
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: INLINK_AUTO_RET
              description: when the bit is set  inlink descriptor returns to the next descriptor while a packet is wrong
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INLINK_STOP
              description: Set the bit to stop to use inlink descriptor.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: INLINK_START
              description: Set the bit to start to use inlink descriptor.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART
              description: Set the bit to mount on new inlink descriptors.
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_STATUS
          addressOffset: 268
          size: 32
          fields:
            - name: DMA_RX_EN
              description: spi dma read data status bit.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_TX_EN
              description: spi dma write data status bit.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_INT_ENA
          addressOffset: 272
          size: 32
          fields:
            - name: INLINK_DSCR_EMPTY_INT_ENA
              description: The enable bit for lack of enough inlink descriptors.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUTLINK_DSCR_ERROR_INT_ENA
              description: The enable bit for outlink descriptor error.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: INLINK_DSCR_ERROR_INT_ENA
              description: The enable bit for inlink descriptor error.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DONE_INT_ENA
              description: The enable bit for completing usage of a inlink descriptor.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_INT_ENA
              description: The enable bit for receiving error.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_INT_ENA
              description: The enable bit for completing receiving all the packets from host.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_DONE_INT_ENA
              description: The enable bit for completing usage of a outlink descriptor .
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_ENA
              description: The enable bit for sending a packet to host done.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_INT_ENA
              description: The enable bit for sending all the packets to host done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_RAW
          addressOffset: 276
          size: 32
          fields:
            - name: INLINK_DSCR_EMPTY_INT_RAW
              description: The raw bit for lack of enough inlink descriptors.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUTLINK_DSCR_ERROR_INT_RAW
              description: The raw bit for outlink descriptor error.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INLINK_DSCR_ERROR_INT_RAW
              description: The raw bit for inlink descriptor error.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_RAW
              description: The raw bit for completing usage of a inlink descriptor.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_RAW
              description: The raw bit for receiving error.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_RAW
              description: The raw bit for completing receiving all the packets from host.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_RAW
              description: The raw bit for completing usage of a outlink descriptor.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_RAW
              description: The raw bit for sending a packet to host done.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_RAW
              description: The raw bit for sending all the packets to host done.
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_INT_ST
          addressOffset: 280
          size: 32
          fields:
            - name: INLINK_DSCR_EMPTY_INT_ST
              description: The status bit for lack of enough inlink descriptors.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUTLINK_DSCR_ERROR_INT_ST
              description: The status bit for outlink descriptor error.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INLINK_DSCR_ERROR_INT_ST
              description: The status bit for inlink descriptor error.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_ST
              description: The status bit for completing usage of a inlink descriptor.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_ST
              description: The status bit for receiving error.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_ST
              description: The status bit for completing receiving all the packets from host.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_ST
              description: The status bit for completing usage of a outlink descriptor.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_ST
              description: The status bit for sending a packet to host done.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_ST
              description: The status bit for sending all the packets to host done.
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_INT_CLR
          addressOffset: 284
          size: 32
          fields:
            - name: INLINK_DSCR_EMPTY_INT_CLR
              description: The clear bit for lack of enough inlink descriptors.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUTLINK_DSCR_ERROR_INT_CLR
              description: The clear bit for outlink descriptor error.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: INLINK_DSCR_ERROR_INT_CLR
              description: The clear bit for inlink descriptor error.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DONE_INT_CLR
              description: The clear bit for completing usage of a inlink descriptor.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_INT_CLR
              description: The clear bit for receiving error.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_INT_CLR
              description: The clear bit for completing receiving all the packets from host.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_DONE_INT_CLR
              description: The clear bit for completing usage of a outlink descriptor.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_CLR
              description: The clear bit for sending a packet to host done.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_INT_CLR
              description: The clear bit for sending all the packets to host done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: IN_ERR_EOF_DES_ADDR
          addressOffset: 288
          size: 32
          fields:
            - name: DMA_IN_ERR_EOF_DES_ADDR
              description: The inlink descriptor address when spi dma produce receiving error.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_SUC_EOF_DES_ADDR
          addressOffset: 292
          size: 32
          fields:
            - name: DMA_IN_SUC_EOF_DES_ADDR
              description: The last inlink descriptor address when spi dma produce from_suc_eof.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR
          addressOffset: 296
          size: 32
          fields:
            - name: DMA_INLINK_DSCR
              description: The content of current in descriptor pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR_BF0
          addressOffset: 300
          size: 32
          fields:
            - name: DMA_INLINK_DSCR_BF0
              description: The content of next in descriptor pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR_BF1
          addressOffset: 304
          size: 32
          fields:
            - name: DMA_INLINK_DSCR_BF1
              description: The content of current in descriptor data buffer pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_EOF_BFR_DES_ADDR
          addressOffset: 308
          size: 32
          fields:
            - name: DMA_OUT_EOF_BFR_DES_ADDR
              description: The address of buffer relative to the outlink descriptor that produce eof.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_EOF_DES_ADDR
          addressOffset: 312
          size: 32
          fields:
            - name: DMA_OUT_EOF_DES_ADDR
              description: The last outlink descriptor address when spi dma produce to_eof.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR
          addressOffset: 316
          size: 32
          fields:
            - name: DMA_OUTLINK_DSCR
              description: The content of current out descriptor pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR_BF0
          addressOffset: 320
          size: 32
          fields:
            - name: DMA_OUTLINK_DSCR_BF0
              description: The content of next out descriptor pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR_BF1
          addressOffset: 324
          size: 32
          fields:
            - name: DMA_OUTLINK_DSCR_BF1
              description: The content of current out descriptor data buffer pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_RSTATUS
          addressOffset: 328
          size: 32
          fields:
            - name: DMA_OUT_STATUS
              description: spi dma read data from memory status.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_TSTATUS
          addressOffset: 332
          size: 32
          fields:
            - name: DMA_IN_STATUS
              description: spi dma write data to memory status.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DATE
          addressOffset: 1020
          size: 32
          resetValue: 23085680
          fields:
            - name: DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-only
  - name: SPI1
    description: SPI (Serial Peripheral Interface) Controller 1
    baseAddress: 1072963584
    interrupt:
      - name: SPI1
        value: 29
      - name: SPI1_DMA
        value: 52
    derivedFrom: SPI0
  - name: SPI2
    description: SPI (Serial Peripheral Interface) Controller 2
    baseAddress: 1073102848
    interrupt:
      - name: SPI2
        value: 30
      - name: SPI2_DMA
        value: 53
    derivedFrom: SPI0
  - name: SPI3
    description: SPI (Serial Peripheral Interface) Controller 3
    baseAddress: 1073106944
    interrupt:
      - name: SPI3
        value: 31
      - name: SPI3_DMA
        value: 54
    derivedFrom: SPI0
  - name: TIMG0
    description: Timer Group 0
    groupName: TIMG
    baseAddress: 1073082368
    addressBlock:
      - offset: 0
        size: 176
        usage: registers
    interrupt:
      - name: TG0_T0_LEVEL
        value: 14
      - name: TG0_T1_LEVEL
        value: 15
      - name: TG0_WDT_LEVEL
        value: 16
      - name: TG0_LACT_LEVEL
        value: 17
      - name: TG0_T0_EDGE
        value: 58
      - name: TG0_T1_EDGE
        value: 59
      - name: TG0_WDT_EDGE
        value: 60
      - name: TG0_LACT_EDGE
        value: 61
    registers:
      - register:
          name: T0CONFIG
          addressOffset: 0
          size: 32
          resetValue: 1610620928
          fields:
            - name: ALARM_EN
              description: When set  alarm is enabled
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEVEL_INT_EN
              description: When set  level type interrupt will be generated during alarm
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: EDGE_INT_EN
              description: When set  edge type interrupt will be generated during alarm
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DIVIDER
              description: Timer 0 clock (T0_clk) prescale value.
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: AUTORELOAD
              description: When set  timer 0 auto-reload at alarming is enabled
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INCREASE
              description: When set  timer 0 time-base counter increment. When cleared timer 0 time-base counter decrement.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EN
              description: When set  timer 0 time-base counter is enabled
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: T0LO
          addressOffset: 4
          size: 32
          fields:
            - name: LO
              description: Register to store timer 0 time-base counter current value lower 32 bits.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: T0HI
          addressOffset: 8
          size: 32
          fields:
            - name: HI
              description: Register to store timer 0 time-base counter current value higher 32 bits.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: T0UPDATE
          addressOffset: 12
          size: 32
          fields:
            - name: UPDATE
              description: Write any value will trigger a timer 0 time-base counter value update (timer 0 current value will be stored in registers above)
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: T0ALARMLO
          addressOffset: 16
          size: 32
          fields:
            - name: ALARM_LO
              description: Timer 0 time-base counter value lower 32 bits that will trigger the alarm
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T0ALARMHI
          addressOffset: 20
          size: 32
          fields:
            - name: ALARM_HI
              description: Timer 0 time-base counter value higher 32 bits that will trigger the alarm
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T0LOADLO
          addressOffset: 24
          size: 32
          fields:
            - name: LOAD_LO
              description: Lower 32 bits of the value that will load into timer 0 time-base counter
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T0LOADHI
          addressOffset: 28
          size: 32
          fields:
            - name: LOAD_HI
              description: higher 32 bits of the value that will load into timer 0 time-base counter
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T0LOAD
          addressOffset: 32
          size: 32
          fields:
            - name: LOAD
              description: Write any value will trigger timer 0 time-base counter reload
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: T1CONFIG
          addressOffset: 36
          size: 32
          resetValue: 1610620928
          fields:
            - name: ALARM_EN
              description: When set  alarm is enabled
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEVEL_INT_EN
              description: When set  level type interrupt will be generated during alarm
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: EDGE_INT_EN
              description: When set  edge type interrupt will be generated during alarm
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DIVIDER
              description: Timer 1 clock (T1_clk) prescale value.
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: AUTORELOAD
              description: When set  timer 1 auto-reload at alarming is enabled
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INCREASE
              description: When set  timer 1 time-base counter increment. When cleared timer 1 time-base counter decrement.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EN
              description: When set  timer 1 time-base counter is enabled
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: T1LO
          addressOffset: 40
          size: 32
          fields:
            - name: LO
              description: Register to store timer 1 time-base counter current value lower 32 bits.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: T1HI
          addressOffset: 44
          size: 32
          fields:
            - name: HI
              description: Register to store timer 1 time-base counter current value higher 32 bits.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: T1UPDATE
          addressOffset: 48
          size: 32
          fields:
            - name: UPDATE
              description: Write any value will trigger a timer 1 time-base counter value update (timer 1 current value will be stored in registers above)
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: T1ALARMLO
          addressOffset: 52
          size: 32
          fields:
            - name: ALARM_LO
              description: Timer 1 time-base counter value lower 32 bits that will trigger the alarm
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T1ALARMHI
          addressOffset: 56
          size: 32
          fields:
            - name: ALARM_HI
              description: Timer 1 time-base counter value higher 32 bits that will trigger the alarm
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T1LOADLO
          addressOffset: 60
          size: 32
          fields:
            - name: LOAD_LO
              description: Lower 32 bits of the value that will load into timer 1 time-base counter
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T1LOADHI
          addressOffset: 64
          size: 32
          fields:
            - name: LOAD_HI
              description: higher 32 bits of the value that will load into timer 1 time-base counter
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T1LOAD
          addressOffset: 68
          size: 32
          fields:
            - name: LOAD
              description: Write any value will trigger timer 1 time-base counter reload
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTCONFIG0
          addressOffset: 72
          size: 32
          resetValue: 311296
          fields:
            - name: WDT_FLASHBOOT_MOD_EN
              description: When set  flash boot protection is enabled
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: "length of system reset selection. 0: 100ns  1: 200ns  2: 300ns  3: 400ns  4: 500ns  5: 800ns  6: 1.6us  7: 3.2us"
              bitOffset: 15
              bitWidth: 3
              access: read-write
              enumeratedValues:
                - name: WDT_SYS_RESET_LENGTH
                  usage: read-write
                  values:
                    - name: NS100
                      description: 100ns
                      value: 0
                    - name: NS200
                      description: 200ns
                      value: 1
                    - name: NS300
                      description: 300ns
                      value: 2
                    - name: NS400
                      description: 400ns
                      value: 3
                    - name: NS500
                      description: 500ns
                      value: 4
                    - name: NS800
                      description: 800ns
                      value: 5
                    - name: NS1600
                      description: 1.6us
                      value: 6
                    - name: NS3200
                      description: 3.2us
                      value: 7
            - name: WDT_CPU_RESET_LENGTH
              description: "length of CPU reset selection. 0: 100ns  1: 200ns  2: 300ns 3: 400ns  4: 500ns  5: 800ns  6: 1.6us  7: 3.2us"
              bitOffset: 18
              bitWidth: 3
              access: read-write
              enumeratedValues:
                - name: WDT_CPU_RESET_LENGTH
                  usage: read-write
                  values:
                    - name: NS100
                      description: 100ns
                      value: 0
                    - name: NS200
                      description: 200ns
                      value: 1
                    - name: NS300
                      description: 300ns
                      value: 2
                    - name: NS400
                      description: 400ns
                      value: 3
                    - name: NS500
                      description: 500ns
                      value: 4
                    - name: NS800
                      description: 800ns
                      value: 5
                    - name: NS1600
                      description: 1.6us
                      value: 6
                    - name: NS3200
                      description: 3.2us
                      value: 7
            - name: WDT_LEVEL_INT_EN
              description: When set  level type interrupt generation is enabled
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: WDT_EDGE_INT_EN
              description: When set  edge type interrupt generation is enabled
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: WDT_STG3
              description: "Stage 3 configuration. 0: off  1: interrupt  2: reset CPU  3: reset system"
              bitOffset: 23
              bitWidth: 2
              access: read-write
              enumeratedValues:
                - name: WDT_STG3
                  usage: read-write
                  values:
                    - name: "OFF"
                      description: "Off"
                      value: 0
                    - name: INTERRUPT
                      description: Interrupt
                      value: 1
                    - name: RESET
                      description: Reset CPU
                      value: 2
                    - name: RESET_SYS
                      description: Reset system
                      value: 3
            - name: WDT_STG2
              description: "Stage 2 configuration. 0: off  1: interrupt  2: reset CPU  3: reset system"
              bitOffset: 25
              bitWidth: 2
              access: read-write
              enumeratedValues:
                - derived_from: WDT_STG3
            - name: WDT_STG1
              description: "Stage 1 configuration. 0: off  1: interrupt  2: reset CPU  3: reset system"
              bitOffset: 27
              bitWidth: 2
              access: read-write
              enumeratedValues:
                - derived_from: WDT_STG3
            - name: WDT_STG0
              description: "Stage 0 configuration. 0: off  1: interrupt  2: reset CPU  3: reset system"
              bitOffset: 29
              bitWidth: 2
              access: read-write
              enumeratedValues:
                - derived_from: WDT_STG3
            - name: WDT_EN
              description: When set  SWDT is enabled
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          addressOffset: 76
          size: 32
          resetValue: 65536
          fields:
            - name: WDT_CLK_PRESCALE
              description: SWDT clock prescale value. Period = 12.5ns * value stored in this register
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WDTCONFIG2
          addressOffset: 80
          size: 32
          resetValue: 26000000
          fields:
            - name: WDT_STG0_HOLD
              description: Stage 0 timeout value in SWDT clock cycles
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          addressOffset: 84
          size: 32
          resetValue: 134217727
          fields:
            - name: WDT_STG1_HOLD
              description: Stage 1 timeout value in SWDT clock cycles
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          addressOffset: 88
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG2_HOLD
              description: Stage 2 timeout value in SWDT clock cycles
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG5
          addressOffset: 92
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG3_HOLD
              description: Stage 3 timeout value in SWDT clock cycles
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          addressOffset: 96
          size: 32
          fields:
            - name: WDT_FEED
              description: Write any value will feed SWDT
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTWPROTECT
          addressOffset: 100
          size: 32
          resetValue: 1356348065
          fields:
            - name: WDT_WKEY
              description: If change its value from default  then write protection is on.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RTCCALICFG
          addressOffset: 104
          size: 32
          resetValue: 77824
          fields:
            - name: RTC_CALI_START_CYCLING
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RTC_CALI_CLK_SEL
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RTC_CALI_RDY
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_MAX
              bitOffset: 16
              bitWidth: 15
              access: read-write
            - name: RTC_CALI_START
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RTCCALICFG1
          addressOffset: 108
          size: 32
          fields:
            - name: RTC_CALI_VALUE
              bitOffset: 7
              bitWidth: 25
              access: read-only
      - register:
          name: LACTCONFIG
          addressOffset: 112
          size: 32
          resetValue: 1610621696
          fields:
            - name: LACT_RTC_ONLY
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LACT_CPST_EN
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LACT_LAC_EN
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LACT_ALARM_EN
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LACT_LEVEL_INT_EN
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LACT_EDGE_INT_EN
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: LACT_DIVIDER
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: LACT_AUTORELOAD
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LACT_INCREASE
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LACT_EN
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LACTRTC
          addressOffset: 116
          size: 32
          fields:
            - name: LACT_RTC_STEP_LEN
              bitOffset: 6
              bitWidth: 26
              access: read-write
      - register:
          name: LACTLO
          addressOffset: 120
          size: 32
          fields:
            - name: LACT_LO
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LACTHI
          addressOffset: 124
          size: 32
          fields:
            - name: LACT_HI
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LACTUPDATE
          addressOffset: 128
          size: 32
          fields:
            - name: LACT_UPDATE
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: LACTALARMLO
          addressOffset: 132
          size: 32
          fields:
            - name: LACT_ALARM_LO
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LACTALARMHI
          addressOffset: 136
          size: 32
          fields:
            - name: LACT_ALARM_HI
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LACTLOADLO
          addressOffset: 140
          size: 32
          fields:
            - name: LACT_LOAD_LO
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LACTLOADHI
          addressOffset: 144
          size: 32
          fields:
            - name: LACT_LOAD_HI
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LACTLOAD
          addressOffset: 148
          size: 32
          fields:
            - name: LACT_LOAD
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: INT_ENA_TIMERS
          addressOffset: 152
          size: 32
          fields:
            - name: T0_INT_ENA
              description: interrupt when timer0 alarm
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: T1_INT_ENA
              description: interrupt when timer1 alarm
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: Interrupt when an interrupt stage timeout
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LACT_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW_TIMERS
          addressOffset: 156
          size: 32
          fields:
            - name: T0_INT_RAW
              description: interrupt when timer0 alarm
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: T1_INT_RAW
              description: interrupt when timer1 alarm
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WDT_INT_RAW
              description: Interrupt when an interrupt stage timeout
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LACT_INT_RAW
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST_TIMERS
          addressOffset: 160
          size: 32
          fields:
            - name: T0_INT_ST
              description: interrupt when timer0 alarm
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: T1_INT_ST
              description: interrupt when timer1 alarm
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: Interrupt when an interrupt stage timeout
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LACT_INT_ST
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR_TIMERS
          addressOffset: 164
          size: 32
          fields:
            - name: T0_INT_CLR
              description: interrupt when timer0 alarm
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: T1_INT_CLR
              description: interrupt when timer1 alarm
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: Interrupt when an interrupt stage timeout
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: LACT_INT_CLR
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: NTIMERS_DATE
          addressOffset: 248
          size: 32
          resetValue: 23085712
          fields:
            - name: NTIMERS_DATE
              description: Version of this regfile
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: TIMGCLK
          addressOffset: 252
          size: 32
          fields:
            - name: CLK_EN
              description: Force clock enable for this regfile
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: TIMG1
    description: Timer Group 1
    baseAddress: 1073086464
    interrupt:
      - name: TG1_T0_LEVEL
        value: 18
      - name: TG1_T1_LEVEL
        value: 19
      - name: TG1_WDT_LEVEL
        value: 20
      - name: TG1_LACT_LEVEL
        value: 21
      - name: TG1_T0_EDGE
        value: 62
      - name: TG1_T1_EDGE
        value: 63
      - name: TG1_WDT_EDGE
        value: 64
      - name: TG1_LACT_EDGE
        value: 65
    derivedFrom: TIMG0
  - name: TWAI0
    description: Two-Wire Automotive Interface
    groupName: TWAI
    baseAddress: 1073131520
    addressBlock:
      - offset: 0
        size: 108
        usage: registers
    interrupt:
      - name: TWAI0
        value: 45
    registers:
      - register:
          name: MODE
          description: Mode Register
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: RESET_MODE
              description: "This bit is used to configure the operating mode of the TWAI Controller. 1: Reset mode; 0: Operating mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LISTEN_ONLY_MODE
              description: "1: Listen only mode. In this mode the nodes will only receive messages from the bus, without generating the acknowledge signal nor updating the RX error counter."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SELF_TEST_MODE
              description: "1: Self test mode. In this mode the TX nodes can perform a successful transmission without receiving the acknowledge signal. This mode is often used to test a single node with the self reception request command."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_MODE
              description: "This bit is used to configure the filter mode. 0: Dual filter mode; 1: Single filter mode."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CMD
          description: Command Register
          addressOffset: 4
          size: 32
          fields:
            - name: TX_REQ
              description: Set the bit to 1 to allow the driving nodes start transmission.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ABORT_TX
              description: Set the bit to 1 to cancel a pending transmission request.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RELEASE_BUF
              description: Set the bit to 1 to release the RX buffer.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CLR_OVERRUN
              description: Set the bit to 1 to clear the data overrun status bit.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SELF_RX_REQ
              description: Self reception request command. Set the bit to 1 to allow a message be transmitted and received simultaneously.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: STATUS
          description: Status register
          addressOffset: 8
          size: 32
          fields:
            - name: RX_BUF_ST
              description: "1: The data in the RX buffer is not empty, with at least one received data packet."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OVERRUN_ST
              description: "1: The RX FIFO is full and data overrun has occurred."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TX_BUF_ST
              description: "1: The TX buffer is empty, the CPU may write a message into it."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_COMPLETE
              description: "1: The TWAI controller has successfully received a packet from the bus."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RX_ST
              description: "1: The TWAI Controller is receiving a message from the bus."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TX_ST
              description: "1: The TWAI Controller is transmitting a message to the bus."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ERR_ST
              description: "1: At least one of the RX/TX error counter has reached or exceeded the value set in register TWAI_ERR_WARNING_LIMIT_REG."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_OFF_ST
              description: "1: In bus-off status, the TWAI Controller is no longer involved in bus activities."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: MISS_ST
              description: "This bit reflects whether the data packet in the RX FIFO is complete. 1: The current packet is missing; 0: The current packet is complete"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt Register
          addressOffset: 12
          size: 32
          fields:
            - name: RX_INT_ST
              description: "Receive interrupt. If this bit is set to 1, it indicates there are messages to be handled in the RX FIFO."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_INT_ST
              description: "Transmit interrupt. If this bit is set to 1, it indicates the message transmitting mis- sion is finished and a new transmission is able to execute."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ERR_WARN_INT_ST
              description: "Error warning interrupt. If this bit is set to 1, it indicates the error status signal and the bus-off status signal of Status register have changed (e.g., switched from 0 to 1 or from 1 to 0)."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: OVERRUN_INT_ST
              description: "Data overrun interrupt. If this bit is set to 1, it indicates a data overrun interrupt is generated in the RX FIFO."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ERR_PASSIVE_INT_ST
              description: "Error passive interrupt. If this bit is set to 1, it indicates the TWAI Controller is switched between error active status and error passive status due to the change of error counters."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ARB_LOST_INT_ST
              description: "Arbitration lost interrupt. If this bit is set to 1, it indicates an arbitration lost interrupt is generated."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_ERR_INT_ST
              description: "Error interrupt. If this bit is set to 1, it indicates an error is detected on the bus."
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt Enable Register
          addressOffset: 16
          size: 32
          fields:
            - name: RX_INT_ENA
              description: Set this bit to 1 to enable receive interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_INT_ENA
              description: Set this bit to 1 to enable transmit interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ERR_WARN_INT_ENA
              description: Set this bit to 1 to enable error warning interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OVERRUN_INT_ENA
              description: Set this bit to 1 to enable data overrun interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ERR_PASSIVE_INT_ENA
              description: Set this bit to 1 to enable error passive interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ARB_LOST_INT_ENA
              description: Set this bit to 1 to enable arbitration lost interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BUS_ERR_INT_ENA
              description: Set this bit to 1 to enable error interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: BUS_TIMING_0
          description: Bus Timing Register 0
          addressOffset: 24
          size: 32
          fields:
            - name: BAUD_PRESC
              description: "Baud Rate Prescaler, determines the frequency dividing ratio."
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SYNC_JUMP_WIDTH
              description: "Synchronization Jump Width (SJW), 1 \\verb+~+ 14 Tq wide."
              bitOffset: 6
              bitWidth: 2
              access: read-write
      - register:
          name: BUS_TIMING_1
          description: Bus Timing Register 1
          addressOffset: 28
          size: 32
          fields:
            - name: TIME_SEG1
              description: The width of PBS1.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: TIME_SEG2
              description: The width of PBS2.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: TIME_SAMP
              description: "The number of sample points. 0: the bus is sampled once; 1: the bus is sampled three times"
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: ARB_LOST_CAP
          description: Arbitration Lost Capture Register
          addressOffset: 44
          size: 32
          fields:
            - name: ARB_LOST_CAP
              description: This register contains information about the bit position of lost arbitration.
              bitOffset: 0
              bitWidth: 5
              access: read-only
      - register:
          name: ERR_CODE_CAP
          description: Error Code Capture Register
          addressOffset: 48
          size: 32
          fields:
            - name: ECC_SEGMENT
              description: "This register contains information about the location of errors, see Table 181 for details."
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: ECC_DIRECTION
              description: "This register contains information about transmission direction of the node when error occurs. 1: Error occurs when receiving a message; 0: Error occurs when transmitting a message"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ECC_TYPE
              description: "This register contains information about error types: 00: bit error; 01: form error; 10: stuff error; 11: other type of error"
              bitOffset: 6
              bitWidth: 2
              access: read-only
      - register:
          name: ERR_WARNING_LIMIT
          description: Error Warning Limit Register
          addressOffset: 52
          size: 32
          resetValue: 96
          fields:
            - name: ERR_WARNING_LIMIT
              description: "Error warning threshold. In the case when any of a error counter value exceeds the threshold, or all the error counter values are below the threshold, an error warning interrupt will be triggered (given the enable signal is valid)."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_ERR_CNT
          description: Receive Error Counter Register
          addressOffset: 56
          size: 32
          fields:
            - name: RX_ERR_CNT
              description: "The RX error counter register, reflects value changes under reception status."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TX_ERR_CNT
          description: Transmit Error Counter Register
          addressOffset: 60
          size: 32
          fields:
            - name: TX_ERR_CNT
              description: "The TX error counter register, reflects value changes under transmission status."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_0
          description: Data register 0
          addressOffset: 64
          size: 32
          fields:
            - name: TX_BYTE_0
              description: "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, it stores the 0th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_1
          description: Data register 1
          addressOffset: 68
          size: 32
          fields:
            - name: TX_BYTE_1
              description: "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, it stores the 1st byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_2
          description: Data register 2
          addressOffset: 72
          size: 32
          fields:
            - name: TX_BYTE_2
              description: "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, it stores the 2nd byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_3
          description: Data register 3
          addressOffset: 76
          size: 32
          fields:
            - name: TX_BYTE_3
              description: "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, it stores the 3rd byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_4
          description: Data register 4
          addressOffset: 80
          size: 32
          fields:
            - name: TX_BYTE_4
              description: "In reset mode, it is acceptance mask register 0 with R/W Permission. In operation mode, it stores the 4th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_5
          description: Data register 5
          addressOffset: 84
          size: 32
          fields:
            - name: TX_BYTE_5
              description: "In reset mode, it is acceptance mask register 1 with R/W Permission. In operation mode, it stores the 5th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_6
          description: Data register 6
          addressOffset: 88
          size: 32
          fields:
            - name: TX_BYTE_6
              description: "In reset mode, it is acceptance mask register 2 with R/W Permission. In operation mode, it stores the 6th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_7
          description: Data register 7
          addressOffset: 92
          size: 32
          fields:
            - name: TX_BYTE_7
              description: "In reset mode, it is acceptance mask register 3 with R/W Permission. In operation mode, it stores the 7th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_8
          description: Data register 8
          addressOffset: 96
          size: 32
          fields:
            - name: TX_BYTE_8
              description: Stored the 8th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_9
          description: Data register 9
          addressOffset: 100
          size: 32
          fields:
            - name: TX_BYTE_9
              description: Stored the 9th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_10
          description: Data register 10
          addressOffset: 104
          size: 32
          fields:
            - name: TX_BYTE_10
              description: Stored the 10th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_11
          description: Data register 11
          addressOffset: 108
          size: 32
          fields:
            - name: TX_BYTE_11
              description: Stored the 11th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_12
          description: Data register 12
          addressOffset: 112
          size: 32
          fields:
            - name: TX_BYTE_12
              description: Stored the 12th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_MESSAGE_CNT
          description: Receive Message Counter Register
          addressOffset: 116
          size: 32
          fields:
            - name: RX_MESSAGE_COUNTER
              description: This register reflects the number of messages available within the RX FIFO.
              bitOffset: 0
              bitWidth: 7
              access: read-only
      - register:
          name: CLOCK_DIVIDER
          description: Clock Divider register
          addressOffset: 124
          size: 32
          fields:
            - name: CD
              description: These bits are used to configure frequency dividing coefficients of the external CLKOUT pin.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLOCK_OFF
              description: "This bit can be configured under reset mode. 1: Disable the external CLKOUT pin; 0: Enable the external CLKOUT pin"
              bitOffset: 8
              bitWidth: 1
              access: read-write
  - name: UART0
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 0
    groupName: UART
    baseAddress: 1072955392
    addressBlock:
      - offset: 0
        size: 124
        usage: registers
    interrupt:
      - name: UART0
        value: 34
    registers:
      - register:
          name: FIFO
          addressOffset: 0
          size: 32
          fields:
            - name: RXFIFO_RD_BYTE
              description: This register stores one byte data  read by rx fifo.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          addressOffset: 4
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than (rx_flow_thrhd_h3 rx_flow_thrhd).
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_RAW
              description: "This interrupt raw bit turns to high level when the amount of data in transmitter's fifo is less than ((tx_mem_cnttxfifo_cnt) ."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the parity error of data.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_RAW
              description: "This interrupt raw bit turns to high level when receiver detects data's frame error ."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than the fifo can store.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of dsrn signal.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of ctsn signal.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the 0 after the stop bit.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_RAW
              description: This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives xoff char with uart_sw_flow_con_en is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives xon char with uart_sw_flow_con_en is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the start bit.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_RAW
              description: "This interrupt raw bit turns to high level when transmitter completes  sendding  0 after all the datas in transmitter's fifo are send."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has kept the shortest duration after the  last data has been send.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has send all the data in fifo.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RS485_PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when rs485 detects the parity error.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RS485_FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when rs485 detects the data frame error.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RS485_CLASH_INT_RAW
              description: This interrupt raw bit turns to high level when rs485 detects the clash between transmitter and receiver.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the configured at_cmd chars.
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          addressOffset: 8
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ST
              description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_ST
              description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_ST
              description: This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_ST
              description: This is the status bit for frm_err_int_raw when fm_err_int_ena is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_ST
              description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_ST
              description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_ST
              description: This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_ST
              description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_ST
              description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_ST
              description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_ST
              description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_ST
              description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RS485_PARITY_ERR_INT_ST
              description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RS485_FRM_ERR_INT_ST
              description: This is the status bit for rs485_fm_err_int_raw when rs485_fm_err_int_ena is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RS485_CLASH_INT_ST
              description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_ST
              description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          addressOffset: 12
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ENA
              description: This is the enable bit for rxfifo_full_int_st register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_ENA
              description: This is the enable bit for rxfifo_full_int_st register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_ENA
              description: This is the enable bit for parity_err_int_st register.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_ENA
              description: This is the enable bit for frm_err_int_st register.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: This is the enable bit for rxfifo_ovf_int_st register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_ENA
              description: This is the enable bit for dsr_chg_int_st register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_ENA
              description: This is the enable bit for cts_chg_int_st register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_ENA
              description: This is the enable bit for brk_det_int_st register.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_ENA
              description: This is the enable bit for rxfifo_tout_int_st register.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_ENA
              description: This is the enable bit for sw_xon_int_st register.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_ENA
              description: This is the enable bit for sw_xoff_int_st register.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: This is the enable bit for glitch_det_int_st register.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_ENA
              description: This is the enable bit for tx_brk_done_int_st register.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_ENA
              description: This is the enable bit for tx_brk_idle_done_int_st register.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: This is the enable bit for tx_done_int_st register.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_ENA
              description: This is the enable bit for rs485_clash_int_st register.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_ENA
              description: This is the enable bit for at_cmd_char_det_int_st register.
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          addressOffset: 16
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_CLR
              description: Set this bit to clear the rxfifo_full_int_raw interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_EMPTY_INT_CLR
              description: Set this bit to clear txfifo_empty_int_raw interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PARITY_ERR_INT_CLR
              description: Set this bit to clear parity_err_int_raw interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRM_ERR_INT_CLR
              description: Set this bit to clear frm_err_int_raw interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DSR_CHG_INT_CLR
              description: Set this bit to clear the dsr_chg_int_raw interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CTS_CHG_INT_CLR
              description: Set this bit to clear the cts_chg_int_raw interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BRK_DET_INT_CLR
              description: Set this bit to clear the brk_det_int_raw interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: RXFIFO_TOUT_INT_CLR
              description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SW_XON_INT_CLR
              description: Set this bit to clear the sw_xon_int_raw interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SW_XOFF_INT_CLR
              description: Set this bit to clear the sw_xon_int_raw interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Set this bit to clear the glitch_det_int_raw interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TX_BRK_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_done_int_raw interrupt..
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TX_BRK_IDLE_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the tx_done_int_raw interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: RS485_PARITY_ERR_INT_CLR
              description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: RS485_FRM_ERR_INT_CLR
              description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: RS485_CLASH_INT_CLR
              description: Set this bit to clear the rs485_clash_int_raw interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: AT_CMD_CHAR_DET_INT_CLR
              description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
      - register:
          name: CLKDIV
          addressOffset: 20
          size: 32
          resetValue: 694
          fields:
            - name: CLKDIV
              description: "The register value is  the  integer part of the frequency divider's factor."
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: FRAG
              description: "The register  value is the decimal part of the frequency divider's factor."
              bitOffset: 20
              bitWidth: 4
              access: read-write
      - register:
          name: AUTOBAUD
          addressOffset: 24
          size: 32
          resetValue: 4096
          fields:
            - name: EN
              description: This is the enable bit for detecting baudrate.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GLITCH_FILT
              description: when input pulse width is lower then this value igore this pulse.this register is used in autobaud detect process.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: STATUS
          addressOffset: 28
          size: 32
          fields:
            - name: RXFIFO_CNT
              description: "(rx_mem_cnt rxfifo_cnt) stores the byte num of valid datas in receiver's fifo. rx_mem_cnt register stores the 3 most significant bits  rxfifo_cnt stores the 8 least significant bits."
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: ST_URX_OUT
              description: "This register stores the value of receiver's finite state machine. 0:RX_IDLE  1:RX_STRT  2:RX_DAT0  3:RX_DAT1  4:RX_DAT2  5:RX_DAT3  6:RX_DAT4  7:RX_DAT5  8:RX_DAT6  9:RX_DAT7   10:RX_PRTY   11:RX_STP1  12:RX_STP2 13:RX_DL1"
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: DSRN
              description: This register stores the level value of the internal uart dsr signal.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: CTSN
              description: This register stores the level value of the internal uart cts signal.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RXD
              description: This register stores the level value of the internal uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TXFIFO_CNT
              description: "(tx_mem_cnt txfifo_cnt) stores the byte num of valid datas in transmitter's fifo.tx_mem_cnt stores the 3 most significant bits  txfifo_cnt stores the 8 least significant bits."
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: ST_UTX_OUT
              description: "This register stores the value of transmitter's finite state machine. 0:TX_IDLE  1:TX_STRT  2:TX_DAT0  3:TX_DAT1  4:TX_DAT2   5:TX_DAT3 6:TX_DAT4  7:TX_DAT5  8:TX_DAT6 9:TX_DAT7  10:TX_PRTY   11:TX_STP1  12:TX_STP2  13:TX_DL0   14:TX_DL1"
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: DTRN
              description: The register represent the level value of the internal uart dsr signal.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RTSN
              description: This register represent the level value of the internal uart cts signal.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TXD
              description: This register represent the  level value of the internal uart rxd signal.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF0
          addressOffset: 32
          size: 32
          resetValue: 134217756
          fields:
            - name: PARITY
              description: "This register is used to configure the parity check mode.  0:even 1:odd"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PARITY_EN
              description: Set this bit to enable uart parity check.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BIT_NUM
              description: "This registe is used to set the length of data:  0:5bits 1:6bits 2:7bits 3:8bits"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: STOP_BIT_NUM
              description: "This register is used to set the length of  stop bit. 1:1bit  2:1.5bits  3:2bits"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SW_RTS
              description: This register is used to configure the software rts signal which is used in software flow control.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SW_DTR
              description: This register is used to configure the software dtr signal which is used in software flow control..
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TXD_BRK
              description: Set this bit to enbale transmitter to  send 0 when the process of sending data is done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IRDA_DPLX
              description: Set this bit to enable irda loopback mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_EN
              description: This is the start enable bit for irda transmitter.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IRDA_WCTL
              description: "1.the irda transmitter's 11th bit is the same to the 10th bit. 0.set irda transmitter's 11th bit to 0."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_INV
              description: "Set this bit to inverse the level value of  irda transmitter's level."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IRDA_RX_INV
              description: "Set this bit to inverse the level value of irda receiver's level."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LOOPBACK
              description: Set this bit to enable uart loopback test mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_FLOW_EN
              description: "Set this bit to enable transmitter's flow control function."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: IRDA_EN
              description: Set this bit to enable irda protocol.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RXFIFO_RST
              description: "Set this bit to reset uart receiver's fifo."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TXFIFO_RST
              description: "Set this bit to reset uart transmitter's fifo."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RXD_INV
              description: Set this bit to inverse the level value of uart rxd signal.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CTS_INV
              description: Set this bit to inverse the level value of uart cts signal.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: DSR_INV
              description: Set this bit to inverse the level value of uart dsr signal.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TXD_INV
              description: Set this bit to inverse the level value of uart txd signal.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RTS_INV
              description: Set this bit to inverse the level value of uart rts signal.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DTR_INV
              description: Set this bit to inverse the level value of uart dtr signal.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: 1.force clock on for registers.support clock only when write registers
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: ERR_WR_MASK
              description: 1.receiver stops storing data int fifo when data is wrong. 0.receiver stores the data even if the  received data is wrong.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TICK_REF_ALWAYS_ON
              description: "This register is used to select the clock.1.apb clock 0:ref_tick"
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          addressOffset: 36
          size: 32
          resetValue: 24672
          fields:
            - name: RXFIFO_FULL_THRHD
              description: When receiver receives more data than its threshold value.receiver will produce rxfifo_full_int_raw interrupt.the threshold value is (rx_flow_thrhd_h3 rxfifo_full_thrhd).
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: TXFIFO_EMPTY_THRHD
              description: when the data amount in transmitter fifo is less than its threshold value. it will produce txfifo_empty_int_raw interrupt. the threshold value is (tx_mem_empty_thrhd txfifo_empty_thrhd)
              bitOffset: 8
              bitWidth: 7
              access: read-write
            - name: RX_FLOW_THRHD
              description: when receiver receives more data than its threshold value. receiver produce signal to tell the transmitter stop transferring data. the threshold value is (rx_flow_thrhd_h3 rx_flow_thrhd).
              bitOffset: 16
              bitWidth: 7
              access: read-write
            - name: RX_FLOW_EN
              description: "This is the flow enable bit for uart receiver. 1:choose software flow control with configuring sw_rts signal"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_THRHD
              description: This register is used to configure the timeout value for uart receiver receiving a byte.
              bitOffset: 24
              bitWidth: 7
              access: read-write
            - name: RX_TOUT_EN
              description: "This is the enble bit for uart receiver's timeout function."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LOWPULSE
          addressOffset: 40
          size: 32
          resetValue: 1048575
          fields:
            - name: MIN_CNT
              description: This register stores the value of the minimum duration time for the low level pulse. it is used in baudrate-detect process.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: HIGHPULSE
          addressOffset: 44
          size: 32
          resetValue: 1048575
          fields:
            - name: MIN_CNT
              description: This register stores  the value of the maxinum duration time for the high level pulse. it is used in baudrate-detect process.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: RXD_CNT
          addressOffset: 48
          size: 32
          fields:
            - name: RXD_EDGE_CNT
              description: This register stores the count of rxd edge change. it is used in baudrate-detect process.
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: FLOW_CONF
          addressOffset: 52
          size: 32
          fields:
            - name: SW_FLOW_CON_EN
              description: Set this bit to enable software  flow control. it is used with register sw_xon or sw_xoff .
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: XONOFF_DEL
              description: Set this bit to remove flow control char from the received data.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_XON
              description: Set this bit to clear ctsn to stop the  transmitter from sending data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_XOFF
              description: Set this bit to set ctsn to enable the transmitter to go on sending data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_XON
              description: Set this bit to send xon char. it is cleared by hardware automatically.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_XOFF
              description: Set this bit to send xoff char. it is cleared by hardware automatically.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SLEEP_CONF
          addressOffset: 56
          size: 32
          resetValue: 240
          fields:
            - name: ACTIVE_THRESHOLD
              description: When the input rxd edge changes more than this register value. the uart is active from light sleeping mode.
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SWFC_CONF
          addressOffset: 60
          size: 32
          resetValue: 319938560
          fields:
            - name: XON_THRESHOLD
              description: "when the data amount in receiver's fifo is more than this register value. it will send a xoff char with uart_sw_flow_con_en set to 1."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: XOFF_THRESHOLD
              description: "When the data amount in receiver's fifo is less than this register value. it will send a xon char with uart_sw_flow_con_en set to 1."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: XON_CHAR
              description: This register stores the xon flow control char.
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: XOFF_CHAR
              description: This register stores the xoff flow control char.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: IDLE_CONF
          addressOffset: 64
          size: 32
          resetValue: 10748160
          fields:
            - name: RX_IDLE_THRHD
              description: when receiver takes more time than this register value to receive a byte data. it will produce frame end signal for uhci to stop receiving data.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_IDLE_NUM
              description: This register is used to configure the duration time between transfers.
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: TX_BRK_NUM
              description: This register is used to configure the num of 0 send after the process of sending data is done. it is active when txd_brk is set to 1.
              bitOffset: 20
              bitWidth: 8
              access: read-write
      - register:
          name: RS485_CONF
          addressOffset: 68
          size: 32
          fields:
            - name: RS485_EN
              description: Set this bit to choose rs485 mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DL0_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DL1_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RS485TX_RX_EN
              description: "Set this bit to enable loopback transmitter's output data signal to receiver's input data signal."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RS485RXBY_TX_EN
              description: "1: enable rs485's transmitter to send data when rs485's receiver is busy. 0:rs485's transmitter should not send data when its receiver is busy."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RS485_RX_DLY_NUM
              description: "This register is used to delay the receiver's internal data signal."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RS485_TX_DLY_NUM
              description: "This register is used to delay the transmitter's internal data signal."
              bitOffset: 6
              bitWidth: 4
              access: read-write
      - register:
          name: AT_CMD_PRECNT
          addressOffset: 72
          size: 32
          resetValue: 1600000
          fields:
            - name: PRE_IDLE_NUM
              description: This register is used to configure the idle duration time before the first at_cmd is received by receiver. when the the duration is less than this register value it will not take the next data received as at_cmd char.
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: AT_CMD_POSTCNT
          addressOffset: 76
          size: 32
          resetValue: 1600000
          fields:
            - name: POST_IDLE_NUM
              description: This register is used to configure the duration time between the last at_cmd and the next data. when the duration is less than this register value  it will not take the previous data as at_cmd char.
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: AT_CMD_GAPTOUT
          addressOffset: 80
          size: 32
          resetValue: 7680
          fields:
            - name: RX_GAP_TOUT
              description: This register is used to configure the duration time between the at_cmd chars. when the duration time is less than this register value it will not take the datas as continous at_cmd chars.
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: AT_CMD_CHAR
          addressOffset: 84
          size: 32
          resetValue: 811
          fields:
            - name: AT_CMD_CHAR
              description: This register is used to configure the content of at_cmd char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHAR_NUM
              description: This register is used to configure the num of continous at_cmd chars received by receiver.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: MEM_CONF
          addressOffset: 88
          size: 32
          resetValue: 136
          fields:
            - name: MEM_PD
              description: Set this bit to power down mem.when reg_mem_pd registers in the 3 uarts are all set to 1  mem will enter low power mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_SIZE
              description: "This register is used to configure the amount of mem allocated to receiver's fifo. the default byte num is 128."
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: TX_SIZE
              description: "This register is used to configure the amount of mem allocated to transmitter's fifo.the default byte num is 128."
              bitOffset: 7
              bitWidth: 4
              access: read-write
            - name: RX_FLOW_THRHD_H3
              description: "Refer to the rx_flow_thrhd's description."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: RX_TOUT_THRHD_H3
              description: "Refer to the rx_tout_thrhd's description."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: XON_THRESHOLD_H2
              description: "Refer to the uart_xon_threshold's description."
              bitOffset: 21
              bitWidth: 2
              access: read-write
            - name: XOFF_THRESHOLD_H2
              description: "Refer to the uart_xoff_threshold's description."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: RX_MEM_FULL_THRHD
              description: "Refer to the rxfifo_full_thrhd's description."
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: TX_MEM_EMPTY_THRHD
              description: "Refer to txfifo_empty_thrhd's description."
              bitOffset: 28
              bitWidth: 3
              access: read-write
      - register:
          name: MEM_TX_STATUS
          addressOffset: 92
          size: 32
          fields:
            - name: MEM_TX_STATUS
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: MEM_RX_STATUS
          addressOffset: 96
          size: 32
          fields:
            - name: MEM_RX_STATUS
              description: This register stores the current uart rx mem read address  and rx mem write address
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: MEM_RX_RD_ADDR
              description: This register stores the rx mem read address
              bitOffset: 2
              bitWidth: 11
              access: read-only
            - name: MEM_RX_WR_ADDR
              description: This register stores the rx mem write address
              bitOffset: 13
              bitWidth: 11
              access: read-only
      - register:
          name: MEM_CNT_STATUS
          addressOffset: 100
          size: 32
          fields:
            - name: RX_MEM_CNT
              description: "Refer to the rxfifo_cnt's description."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: TX_MEM_CNT
              description: "Refer to the txfifo_cnt's description."
              bitOffset: 3
              bitWidth: 3
              access: read-only
      - register:
          name: POSPULSE
          addressOffset: 104
          size: 32
          resetValue: 1048575
          fields:
            - name: POSEDGE_MIN_CNT
              description: This register stores the count of rxd posedge edge. it is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: NEGPULSE
          addressOffset: 108
          size: 32
          resetValue: 1048575
          fields:
            - name: NEGEDGE_MIN_CNT
              description: This register stores the count of rxd negedge edge. it is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: DATE
          addressOffset: 120
          size: 32
          resetValue: 353510656
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ID
          addressOffset: 124
          size: 32
          resetValue: 1280
          fields:
            - name: ID
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: UART1
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 1
    baseAddress: 1073020928
    interrupt:
      - name: UART1
        value: 35
    derivedFrom: UART0
  - name: UART2
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 2
    baseAddress: 1073143808
    interrupt:
      - name: UART2
        value: 36
    derivedFrom: UART0
  - name: UHCI0
    description: Universal Host Controller Interface 0
    groupName: UHCI
    baseAddress: 1073037312
    addressBlock:
      - offset: 0
        size: 200
        usage: registers
    interrupt:
      - name: UHCI0
        value: 12
    registers:
      - register:
          name: CONF0
          addressOffset: 0
          size: 32
          resetValue: 3604736
          fields:
            - name: IN_RST
              description: Set this bit to reset in link operations.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_RST
              description: Set this bit to reset out link operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBM_FIFO_RST
              description: Set this bit to reset dma ahb fifo.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: AHBM_RST
              description: Set this bit to reset dma  ahb interface.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_LOOP_TEST
              description: Set this bit to enable loop test for in links.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUT_LOOP_TEST
              description: Set this bit to enable loop test for out links.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_AUTO_WRBACK
              description: "when in link's length is 0  go on to use the next in link automatically."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_NO_RESTART_CLR
              description: "don't use"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE
              description: Set this bit to produce eof after DMA pops all data  clear this bit to produce eof after DMA pushes all data
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: UART0_CE
              description: Set this bit to use UART to transmit or receive data.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: UART1_CE
              description: Set this bit to use UART1 to transmit or receive data.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: UART2_CE
              description: Set this bit to use UART2 to transmit or receive data.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN
              description: Set this bit to enable DMA in links to use burst mode.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: INDSCR_BURST_EN
              description: Set this bit to enable DMA out links to use burst mode.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OUT_DATA_BURST_EN
              description: Set this bit to enable DMA burst MODE
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MEM_TRANS_EN
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SEPER_EN
              description: Set this bit to use special char to separate the data frame.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HEAD_EN
              description: Set this bit to enable to use head packet  before the data frame.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CRC_REC_EN
              description: "Set this bit to enable receiver''s ability of crc calculation  when crc_en bit in head packet is 1 then there will be crc bytes after data_frame"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: UART_IDLE_EOF_EN
              description: Set this bit to enable to use idle time  when the idle time after data frame is satisfied  this means the end of a data frame.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LEN_EOF_EN
              description: Set this bit to enable to use packet_len in packet head  when the received data is equal to packet_len  this means the end of a data frame.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: ENCODE_CRC_EN
              description: Set this bit to enable crc calculation for data frame when bit6 in the head packet is 1.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Set this bit to enable clock-gating for read or write registers.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: UART_RX_BRK_EOF_EN
              description: Set this bit to enable to use brk char as the end of a data frame.
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          addressOffset: 4
          size: 32
          fields:
            - name: RX_START_INT_RAW
              description: when a separator char has been send  it will produce uhci_rx_start_int interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_START_INT_RAW
              description: when DMA detects a separator char it will produce uhci_tx_start_int interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_RAW
              description: when DMA takes a lot of time to receive a data   it will produce uhci_rx_hung_int interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_RAW
              description: when DMA takes a lot of time to read a data from RAM  it will produce uhci_tx_hung_int interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_RAW
              description: when a in link descriptor has been completed it will produce uhci_in_done_int interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_RAW
              description: when a data packet has been received  it will produce uhci_in_suc_eof_int interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_RAW
              description: when there are some errors about eof in in link descriptor  it will produce uhci_in_err_eof_int interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_RAW
              description: when a out link descriptor is completed  it will produce uhci_out_done_int interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_RAW
              description: "when the current descriptor's eof bit is 1  it will produce uhci_out_eof_int interrupt."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_INT_RAW
              description: when there are some errors about the out link descriptor  it will produce uhci_in_dscr_err_int interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_INT_RAW
              description: when there are some errors about the in link descriptor  it will produce uhci_out_dscr_err_int interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_INT_RAW
              description: when there are not enough in links for DMA it will produce uhci_in_dscr_err_int interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OUTLINK_EOF_ERR_INT_RAW
              description: when there are some errors about eof in outlink descriptor  it will produce uhci_outlink_eof_err_int interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_RAW
              description: When all data have been send  it will produce uhci_out_total_eof_int interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SEND_S_Q_INT_RAW
              description: When use single send registers to send a short packets it will produce this interrupt when dma has send the short packet.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SEND_A_Q_INT_RAW
              description: When use always_send registers to send a series of short packets it will produce this interrupt when dma has send the short packet.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DMA_INFIFO_FULL_WM_INT_RAW
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          addressOffset: 8
          size: 32
          fields:
            - name: RX_START_INT_ST
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_START_INT_ST
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_ST
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_ST
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_ST
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_ST
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_ST
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_INT_ST
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_INT_ST
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_INT_ST
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OUTLINK_EOF_ERR_INT_ST
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_ST
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SEND_S_Q_INT_ST
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SEND_A_Q_INT_ST
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DMA_INFIFO_FULL_WM_INT_ST
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          addressOffset: 12
          size: 32
          fields:
            - name: RX_START_INT_ENA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_START_INT_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_DONE_INT_ENA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_INT_ENA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_INT_ENA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_DONE_INT_ENA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_ENA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_INT_ENA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_INT_ENA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_INT_ENA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OUTLINK_EOF_ERR_INT_ENA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_INT_ENA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SEND_S_Q_INT_ENA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SEND_A_Q_INT_ENA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DMA_INFIFO_FULL_WM_INT_ENA
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          addressOffset: 16
          size: 32
          fields:
            - name: RX_START_INT_CLR
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_START_INT_CLR
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: IN_DONE_INT_CLR
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: IN_SUC_EOF_INT_CLR
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: IN_ERR_EOF_INT_CLR
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: OUT_DONE_INT_CLR
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: OUT_EOF_INT_CLR
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_ERR_INT_CLR
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_ERR_INT_CLR
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_EMPTY_INT_CLR
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: OUTLINK_EOF_ERR_INT_CLR
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: OUT_TOTAL_EOF_INT_CLR
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SEND_S_Q_INT_CLR
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SEND_A_Q_INT_CLR
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: DMA_INFIFO_FULL_WM_INT_CLR
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_OUT_STATUS
          addressOffset: 20
          size: 32
          resetValue: 2
          fields:
            - name: OUT_FULL
              description: "1:DMA out link descriptor's fifo is full."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUT_EMPTY
              description: "1:DMA in link descriptor's fifo is empty."
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_OUT_PUSH
          addressOffset: 24
          size: 32
          fields:
            - name: OUTFIFO_WDATA
              description: "This is the data need to be pushed into out link descriptor's fifo."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: OUTFIFO_PUSH
              description: "Set this bit to push data in out link descriptor's fifo."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_IN_STATUS
          addressOffset: 28
          size: 32
          resetValue: 2
          fields:
            - name: IN_FULL
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IN_EMPTY
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_ERR_CAUSE
              description: "This register stores the errors caused in out link descriptor's data packet."
              bitOffset: 4
              bitWidth: 3
              access: read-only
      - register:
          name: DMA_IN_POP
          addressOffset: 32
          size: 32
          fields:
            - name: INFIFO_RDATA
              description: "This register stores the data pop from in link descriptor's fifo."
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: INFIFO_POP
              description: "Set this bit to pop data in in link descriptor's fifo."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_OUT_LINK
          addressOffset: 36
          size: 32
          fields:
            - name: OUTLINK_ADDR
              description: "This register stores the least 20 bits of the first out link descriptor's address."
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: OUTLINK_STOP
              description: Set this bit to stop dealing with the out link descriptors.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START
              description: Set this bit to start dealing with the out link descriptors.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART
              description: Set this bit to mount on new out link descriptors
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: OUTLINK_PARK
              description: "1£º the out link descriptor's fsm is in idle state. 0:the out link descriptor's fsm is working."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_IN_LINK
          addressOffset: 40
          size: 32
          resetValue: 1048576
          fields:
            - name: INLINK_ADDR
              description: "This register stores the least 20 bits of the first in link descriptor's address."
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: INLINK_AUTO_RET
              description: "1:when a packet is wrong in link descriptor returns to the descriptor which is lately used."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INLINK_STOP
              description: Set this bit to stop dealing with the in link descriptors.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: INLINK_START
              description: Set this bit to start dealing with the in link descriptors.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART
              description: Set this bit to mount on new in link descriptors
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: INLINK_PARK
              description: "1:the in link descriptor's fsm is in idle state.   0:the in link descriptor's fsm is working"
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF1
          addressOffset: 44
          size: 32
          resetValue: 51
          fields:
            - name: CHECK_SUM_EN
              description: Set this bit to enable decoder to check  check_sum in packet header.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHECK_SEQ_EN
              description: Set this bit to enable decoder to check seq num in packet header.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRC_DISABLE
              description: Set this bit to disable crc calculation.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SAVE_HEAD
              description: Set this bit to save packet header .
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_CHECK_SUM_RE
              description: Set this bit to enable hardware replace check_sum in packet header automatically.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_ACK_NUM_RE
              description: Set this bit to enable hardware replace ack num in packet header automatically.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CHECK_OWNER
              description: Set this bit to check the owner bit in link descriptor.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: WAIT_SW_START
              description: Set this bit to enable software way to add packet header.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SW_START
              description: Set this bit to start inserting the packet header.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DMA_INFIFO_FULL_THRS
              description: "when data amount in link descriptor's fifo is more than this register value  it will produce uhci_dma_infifo_full_wm_int interrupt."
              bitOffset: 9
              bitWidth: 12
              access: read-write
      - register:
          name: STATE0
          addressOffset: 48
          size: 32
          fields:
            - name: STATE0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: STATE1
          addressOffset: 52
          size: 32
          fields:
            - name: STATE1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_OUT_EOF_DES_ADDR
          addressOffset: 56
          size: 32
          fields:
            - name: OUT_EOF_DES_ADDR
              description: This register stores the address of out link descriptoir when eof bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_IN_SUC_EOF_DES_ADDR
          addressOffset: 60
          size: 32
          fields:
            - name: IN_SUC_EOF_DES_ADDR
              description: This register stores the address of in link descriptor when eof bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_IN_ERR_EOF_DES_ADDR
          addressOffset: 64
          size: 32
          fields:
            - name: IN_ERR_EOF_DES_ADDR
              description: This register stores the address of in link descriptor when there are some errors in this descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_OUT_EOF_BFR_DES_ADDR
          addressOffset: 68
          size: 32
          fields:
            - name: OUT_EOF_BFR_DES_ADDR
              description: This register stores the address of out link descriptor when there are some errors in this descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: AHB_TEST
          addressOffset: 72
          size: 32
          fields:
            - name: AHB_TESTMODE
              description: "bit2 is ahb bus test enable ,bit1 is used to choose wrtie(1) or read(0) mode. bit0 is used to choose test only once(1) or continue(0)"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: AHB_TESTADDR
              description: "The two bits represent ahb bus address bit[20:19]"
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_IN_DSCR
          addressOffset: 76
          size: 32
          fields:
            - name: INLINK_DSCR
              description: "The content of current in link descriptor's third dword"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_IN_DSCR_BF0
          addressOffset: 80
          size: 32
          fields:
            - name: INLINK_DSCR_BF0
              description: "The content of current in link descriptor's first dword"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_IN_DSCR_BF1
          addressOffset: 84
          size: 32
          fields:
            - name: INLINK_DSCR_BF1
              description: "The content of current in link descriptor's second dword"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_OUT_DSCR
          addressOffset: 88
          size: 32
          fields:
            - name: OUTLINK_DSCR
              description: "The content of current out link descriptor's third dword"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_OUT_DSCR_BF0
          addressOffset: 92
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF0
              description: "The content of current out link descriptor's first dword"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_OUT_DSCR_BF1
          addressOffset: 96
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF1
              description: "The content of current out link descriptor's second dword"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: ESCAPE_CONF
          addressOffset: 100
          size: 32
          resetValue: 51
          fields:
            - name: TX_C0_ESC_EN
              description: Set this bit to enable  0xc0 char decode when DMA receives data.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DB_ESC_EN
              description: Set this bit to enable  0xdb char decode when DMA receives data.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_11_ESC_EN
              description: Set this bit to enable  flow control char 0x11 decode when DMA receives data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_13_ESC_EN
              description: Set this bit to enable flow control char 0x13 decode when DMA receives data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_C0_ESC_EN
              description: Set this bit to enable  0xc0 char replace when DMA sends data.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_DB_ESC_EN
              description: Set this bit to enable  0xdb char replace when DMA sends data.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_11_ESC_EN
              description: Set this bit to enable  flow control char 0x11 replace when DMA sends data.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_13_ESC_EN
              description: Set this bit to enable  flow control char 0x13 replace when DMA sends data.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: HUNG_CONF
          addressOffset: 104
          size: 32
          resetValue: 8456208
          fields:
            - name: TXFIFO_TIMEOUT
              description: This register stores the timeout value.when DMA takes more time than this register value to receive a data  it will produce  uhci_tx_hung_int interrupt.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TXFIFO_TIMEOUT_SHIFT
              description: "The tick count is cleared when its value >=(17'd8000>>reg_txfifo_timeout_shift)"
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: TXFIFO_TIMEOUT_ENA
              description: The enable bit for txfifo receive data  timeout
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TIMEOUT
              description: This register stores the timeout value.when DMA takes more time than this register value to read a data from RAM  it will produce  uhci_rx_hung_int interrupt.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: RXFIFO_TIMEOUT_SHIFT
              description: "The tick count is cleared when its value >=(17'd8000>>reg_rxfifo_timeout_shift)"
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: RXFIFO_TIMEOUT_ENA
              description: This is the enable bit for DMA  send data timeout
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: ACK_NUM
          addressOffset: 108
          size: 32
      - register:
          name: RX_HEAD
          addressOffset: 112
          size: 32
          fields:
            - name: RX_HEAD
              description: This register stores the packet header received by DMA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: QUICK_SENT
          addressOffset: 116
          size: 32
          fields:
            - name: SINGLE_SEND_NUM
              description: The bits are used to choose which short packet
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SINGLE_SEND_EN
              description: Set this bit to enable  send a short packet
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ALWAYS_SEND_NUM
              description: The bits are used to choose which short packet
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: ALWAYS_SEND_EN
              description: Set this bit to enable continuously send the same short packet
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: Q0_WORD0
          addressOffset: 120
          size: 32
          fields:
            - name: SEND_Q0_WORD0
              description: "This register stores the content of short packet's first dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q0_WORD1
          addressOffset: 124
          size: 32
          fields:
            - name: SEND_Q0_WORD1
              description: "This register stores the content of short packet's second dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q1_WORD0
          addressOffset: 128
          size: 32
          fields:
            - name: SEND_Q1_WORD0
              description: "This register stores the content of short packet's first dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q1_WORD1
          addressOffset: 132
          size: 32
          fields:
            - name: SEND_Q1_WORD1
              description: "This register stores the content of short packet's second dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q2_WORD0
          addressOffset: 136
          size: 32
          fields:
            - name: SEND_Q2_WORD0
              description: "This register stores the content of short packet's first dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q2_WORD1
          addressOffset: 140
          size: 32
          fields:
            - name: SEND_Q2_WORD1
              description: "This register stores the content of short packet's second dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q3_WORD0
          addressOffset: 144
          size: 32
          fields:
            - name: SEND_Q3_WORD0
              description: "This register stores the content of short packet's first dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q3_WORD1
          addressOffset: 148
          size: 32
          fields:
            - name: SEND_Q3_WORD1
              description: "This register stores the content of short packet's second dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q4_WORD0
          addressOffset: 152
          size: 32
          fields:
            - name: SEND_Q4_WORD0
              description: "This register stores the content of short packet's first dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q4_WORD1
          addressOffset: 156
          size: 32
          fields:
            - name: SEND_Q4_WORD1
              description: "This register stores the content of short packet's second dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q5_WORD0
          addressOffset: 160
          size: 32
          fields:
            - name: SEND_Q5_WORD0
              description: "This register stores the content of short packet's first dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q5_WORD1
          addressOffset: 164
          size: 32
          fields:
            - name: SEND_Q5_WORD1
              description: "This register stores the content of short packet's second dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q6_WORD0
          addressOffset: 168
          size: 32
          fields:
            - name: SEND_Q6_WORD0
              description: "This register stores the content of short packet's first dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q6_WORD1
          addressOffset: 172
          size: 32
          fields:
            - name: SEND_Q6_WORD1
              description: "This register stores the content of short packet's second dword"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ESC_CONF0
          addressOffset: 176
          size: 32
          resetValue: 14474176
          fields:
            - name: SEPER_CHAR
              description: This register stores the seperator char  seperator char is used to seperate the data frame.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR0
              description: This register stores thee first char used to replace seperator char in data.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR1
              description: This register stores the second char used to replace seperator char in data . 0xdc 0xdb replace 0xc0 by default.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF1
          addressOffset: 180
          size: 32
          resetValue: 14539739
          fields:
            - name: ESC_SEQ0
              description: This register stores the first substitute char used to replace the seperator char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR0
              description: This register stores the first char used to replace reg_esc_seq0 in data.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR1
              description: This register stores the second char used to replace the reg_esc_seq0 in data
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF2
          addressOffset: 184
          size: 32
          resetValue: 14605073
          fields:
            - name: ESC_SEQ1
              description: This register stores the flow control char to turn on the flow_control
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR0
              description: This register stores the first char used to replace the reg_esc_seq1 in data.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR1
              description: This register stores the second char used to replace the reg_esc_seq1 in data.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF3
          addressOffset: 188
          size: 32
          resetValue: 14670611
          fields:
            - name: ESC_SEQ2
              description: This register stores the flow_control char to turn off the flow_control
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR0
              description: This register stores the first char used to replace the reg_esc_seq2 in data.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR1
              description: This register stores  the second char used to replace the reg_esc_seq2 in data.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: PKT_THRES
          addressOffset: 192
          size: 32
          resetValue: 128
          fields:
            - name: PKT_THRS
              description: when the amount of packet payload is greater than this value the process of receiving data is done.
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: DATE
          addressOffset: 252
          size: 32
          resetValue: 369364993
          fields:
            - name: DATE
              description: version information
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: UHCI1
    description: Universal Host Controller Interface 1
    baseAddress: 1073004544
    interrupt:
      - name: UHCI1
        value: 13
    derivedFrom: UHCI0
