// Seed: 3333795136
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input wor id_3,
    input wire id_4,
    output tri0 id_5
);
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd2
) (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    output uwire id_4,
    output uwire id_5,
    output wand id_6,
    output tri1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri0 _id_12,
    output tri0 id_13
);
  wire [-1 : id_12] id_15;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_9,
      id_9,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
