var struct_f_m_c20___l_l_l___c_p_s =
[
    [ "BACKPLANE_LLL_CHANNEL", "struct_f_m_c20___l_l_l___c_p_s.html#a20a16a0ed8153573583a8af6ce59d605", [
      [ "AMC12", "struct_f_m_c20___l_l_l___c_p_s.html#a20a16a0ed8153573583a8af6ce59d605a1cd78a21e4795d1d48910d0d3d5fc1af", null ],
      [ "AMC13", "struct_f_m_c20___l_l_l___c_p_s.html#a20a16a0ed8153573583a8af6ce59d605ac41de8e5025f25bdf2ccb816c4cba915", null ],
      [ "AMC14", "struct_f_m_c20___l_l_l___c_p_s.html#a20a16a0ed8153573583a8af6ce59d605a66174f5958b5befa6d01801e7931810a", null ],
      [ "AMC15", "struct_f_m_c20___l_l_l___c_p_s.html#a20a16a0ed8153573583a8af6ce59d605a22152d321de6e07c6ff4a7278be22f52", null ],
      [ "AMC_EMPTY", "struct_f_m_c20___l_l_l___c_p_s.html#a20a16a0ed8153573583a8af6ce59d605ae211b17a4526a33c90e8beacac3c0983", null ]
    ] ],
    [ "FPGA_LLL_CHANNEL", "struct_f_m_c20___l_l_l___c_p_s.html#a867d9a14f62a5b83bc503995c8acfd11", [
      [ "LLL0", "struct_f_m_c20___l_l_l___c_p_s.html#a867d9a14f62a5b83bc503995c8acfd11a4dc21be0da20bb056e4d8cac30e1888b", null ],
      [ "LLL1", "struct_f_m_c20___l_l_l___c_p_s.html#a867d9a14f62a5b83bc503995c8acfd11a01dc16abef665a784338cbe6ddd42ca1", null ],
      [ "LLL2", "struct_f_m_c20___l_l_l___c_p_s.html#a867d9a14f62a5b83bc503995c8acfd11accbb237f89b6d10cc55a6dde25859fe5", null ]
    ] ]
];