

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Oct 21 13:15:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   331268|   331268|  3.313 ms|  3.313 ms|  331269|  331269|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_11_1_fu_86  |dft_Pipeline_VITIS_LOOP_11_1  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94  |dft_Pipeline_VITIS_LOOP_17_3  |     1289|     1289|  12.890 us|  12.890 us|  1289|  1289|       no|
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |   331008|   331008|      1293|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%temp = alloca i64 1" [dft_256/dft.cpp:9]   --->   Operation 8 'alloca' 'temp' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_11_1, i32 %real_sample, i32 %temp"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln15 = store i9 0, i9 %k" [dft_256/dft.cpp:15]   --->   Operation 10 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [dft_256/dft.cpp:5]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_output"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_output"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_11_1, i32 %real_sample, i32 %temp"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_17_3" [dft_256/dft.cpp:15]   --->   Operation 21 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%k_1 = load i9 %k" [dft_256/dft.cpp:18]   --->   Operation 22 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.66ns)   --->   "%icmp_ln15 = icmp_eq  i9 %k_1, i9 256" [dft_256/dft.cpp:15]   --->   Operation 23 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %k_1, i9 1" [dft_256/dft.cpp:15]   --->   Operation 25 'add' 'add_ln15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %VITIS_LOOP_17_3.split, void %for.end29" [dft_256/dft.cpp:15]   --->   Operation 26 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i9 %k_1" [dft_256/dft.cpp:15]   --->   Operation 27 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i9 %k_1" [dft_256/dft.cpp:18]   --->   Operation 28 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%real_output_addr = getelementptr i32 %real_output, i64 0, i64 %zext_ln15" [dft_256/dft.cpp:19]   --->   Operation 29 'getelementptr' 'real_output_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%real_output_load = load i8 %real_output_addr" [dft_256/dft.cpp:19]   --->   Operation 30 'load' 'real_output_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %zext_ln15" [dft_256/dft.cpp:20]   --->   Operation 31 'getelementptr' 'imag_output_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%imag_output_load = load i8 %imag_output_addr" [dft_256/dft.cpp:20]   --->   Operation 32 'load' 'imag_output_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln15 = store i9 %add_ln15, i9 %k" [dft_256/dft.cpp:15]   --->   Operation 33 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [dft_256/dft.cpp:23]   --->   Operation 34 'ret' 'ret_ln23' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%real_output_load = load i8 %real_output_addr" [dft_256/dft.cpp:19]   --->   Operation 35 'load' 'real_output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 36 [1/2] (3.25ns)   --->   "%imag_output_load = load i8 %imag_output_addr" [dft_256/dft.cpp:20]   --->   Operation 36 'load' 'imag_output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %real_output_load" [dft_256/dft.cpp:19]   --->   Operation 37 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %imag_output_load" [dft_256/dft.cpp:20]   --->   Operation 38 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (3.50ns)   --->   "%call_ln20 = call void @dft_Pipeline_VITIS_LOOP_17_3, i32 %bitcast_ln20, i32 %bitcast_ln19, i32 %imag_output, i8 %trunc_ln18, i32 %real_output, i8 %trunc_ln18, i32 %temp, i32 %cos_coefficients_table, i32 %sin_coefficients_table" [dft_256/dft.cpp:20]   --->   Operation 39 'call' 'call_ln20' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dft_256/dft.cpp:7]   --->   Operation 40 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln20 = call void @dft_Pipeline_VITIS_LOOP_17_3, i32 %bitcast_ln20, i32 %bitcast_ln19, i32 %imag_output, i8 %trunc_ln18, i32 %real_output, i8 %trunc_ln18, i32 %temp, i32 %cos_coefficients_table, i32 %sin_coefficients_table" [dft_256/dft.cpp:20]   --->   Operation 41 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_17_3" [dft_256/dft.cpp:15]   --->   Operation 42 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_sample]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imag_sample]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ real_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ imag_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cos_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                 (alloca           ) [ 0111111]
temp              (alloca           ) [ 0011111]
store_ln15        (store            ) [ 0000000]
spectopmodule_ln5 (spectopmodule    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
call_ln0          (call             ) [ 0000000]
br_ln15           (br               ) [ 0000000]
k_1               (load             ) [ 0000000]
icmp_ln15         (icmp             ) [ 0001111]
empty             (speclooptripcount) [ 0000000]
add_ln15          (add              ) [ 0000000]
br_ln15           (br               ) [ 0000000]
zext_ln15         (zext             ) [ 0000000]
trunc_ln18        (trunc            ) [ 0000111]
real_output_addr  (getelementptr    ) [ 0000100]
imag_output_addr  (getelementptr    ) [ 0000100]
store_ln15        (store            ) [ 0000000]
ret_ln23          (ret              ) [ 0000000]
real_output_load  (load             ) [ 0000010]
imag_output_load  (load             ) [ 0000010]
bitcast_ln19      (bitcast          ) [ 0000001]
bitcast_ln20      (bitcast          ) [ 0000001]
specloopname_ln7  (specloopname     ) [ 0000000]
call_ln20         (call             ) [ 0000000]
br_ln15           (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_sample">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_sample"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag_sample">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_sample"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_output">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imag_output">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cos_coefficients_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_coefficients_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_VITIS_LOOP_11_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_VITIS_LOOP_17_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="temp_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="real_output_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="0"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_output_load/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="imag_output_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="9" slack="0"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imag_output_load/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_dft_Pipeline_VITIS_LOOP_11_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="32" slack="0"/>
<pin id="99" dir="0" index="4" bw="8" slack="2"/>
<pin id="100" dir="0" index="5" bw="32" slack="0"/>
<pin id="101" dir="0" index="6" bw="8" slack="2"/>
<pin id="102" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="8" bw="32" slack="0"/>
<pin id="104" dir="0" index="9" bw="32" slack="0"/>
<pin id="105" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln15_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="k_1_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="2"/>
<pin id="118" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln15_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln15_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln15_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln18_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln15_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="9" slack="2"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bitcast_ln19_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bitcast_ln20_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/5 "/>
</bind>
</comp>

<comp id="154" class="1005" name="k_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="164" class="1005" name="trunc_ln18_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="2"/>
<pin id="166" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="170" class="1005" name="real_output_addr_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_output_addr "/>
</bind>
</comp>

<comp id="175" class="1005" name="imag_output_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imag_output_addr "/>
</bind>
</comp>

<comp id="180" class="1005" name="real_output_load_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_output_load "/>
</bind>
</comp>

<comp id="185" class="1005" name="imag_output_load_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_output_load "/>
</bind>
</comp>

<comp id="190" class="1005" name="bitcast_ln19_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19 "/>
</bind>
</comp>

<comp id="195" class="1005" name="bitcast_ln20_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="44" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="56" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="94" pin=9"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="116" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="140"><net_src comp="116" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="125" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="153"><net_src comp="150" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="157"><net_src comp="52" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="167"><net_src comp="137" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="173"><net_src comp="60" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="178"><net_src comp="73" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="183"><net_src comp="67" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="188"><net_src comp="80" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="193"><net_src comp="146" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="198"><net_src comp="150" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_output | {5 6 }
	Port: imag_output | {5 6 }
 - Input state : 
	Port: dft : real_sample | {1 2 }
	Port: dft : real_output | {3 4 }
	Port: dft : imag_output | {3 4 }
	Port: dft : cos_coefficients_table | {5 6 }
	Port: dft : sin_coefficients_table | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln15 : 1
	State 2
	State 3
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		zext_ln15 : 1
		trunc_ln18 : 1
		real_output_addr : 2
		real_output_load : 3
		imag_output_addr : 2
		imag_output_load : 3
		store_ln15 : 2
	State 4
	State 5
		call_ln20 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_dft_Pipeline_VITIS_LOOP_11_1_fu_86 |    0    |  1.588  |    81   |    34   |
|          | grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94 |    5    |  9.7666 |   727   |   827   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln15_fu_125            |    0    |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   icmp   |            icmp_ln15_fu_119            |    0    |    0    |    0    |    11   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   zext   |            zext_ln15_fu_131            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln18_fu_137           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    5    | 11.3546 |   808   |   886   |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|cos_coefficients_table|    1   |    0   |    0   |    -   |
|sin_coefficients_table|    1   |    0   |    0   |    -   |
|         temp         |    1   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |    3   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  bitcast_ln19_reg_190  |   32   |
|  bitcast_ln20_reg_195  |   32   |
|imag_output_addr_reg_175|    8   |
|imag_output_load_reg_185|   32   |
|        k_reg_154       |    9   |
|real_output_addr_reg_170|    8   |
|real_output_load_reg_180|   32   |
|   trunc_ln18_reg_164   |    8   |
+------------------------+--------+
|          Total         |   161  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_67            |  p0  |   2  |   8  |   16   ||    9    |
|            grp_access_fu_80            |  p0  |   2  |   8  |   16   ||    9    |
| grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
| grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94 |  p2  |   2  |  32  |   64   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   160  ||  6.352  ||    36   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   11   |   808  |   886  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   161  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   17   |   969  |   922  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
