// SYCL port of the CUDA implementation; layouts and reduction order are retained.
// src/kernels/cuda/qsa_decode_attn.cu - see include/strata/kernels/qsa_decode_attn.hpp.
#include "strata/kernels/qsa_decode_attn.hpp"
#include "strata/kernels/kv_q4.hpp"
#include "strata/kernels/kv_q8.hpp"

#include "kv_helpers.hpp"
#include <cuda_runtime.h>

#include <cfloat>
#include <cstdio>
#include <cstdlib>

namespace strata::kernels {
namespace {
using namespace sycl_kv;

constexpr int HD = 256;   // head_dim
constexpr int G = 12;     // query heads per KV head (24 / 2)
constexpr int CHUNK = 64; // cells per block
constexpr int THREADS = 256;
constexpr int WARPS = THREADS / 32;

inline float warp_sum(sycl::nd_item<1> it, float v) {
#pragma unroll
    for (int o = 16; o > 0; o >>= 1)
        v += xor_lane(it, v, o);
    return v;
}
inline float warp_max(sycl::nd_item<1> it, float v) {
#pragma unroll
    for (int o = 16; o > 0; o >>= 1)
        v = sycl::fmax(v, xor_lane(it, v, o));
    return v;
}

// 8 consecutive values of one cell's key or value row for KV head `kvh`, dimensions [d0, d0+8).
// Per-format bodies; `load8` below is the KV_MODE dispatcher. value=false is the K side, true the V side.
inline void load8_f16(const QsaAttnPools &p, bool value, long long row, int d0, float *out) {
    const uint16_t *base = (value ? p.v_pool : p.k_pool) + row * HD + d0;
    for (int j = 0; j < 8; ++j)
        out[j] = f32_from_f16(base[j]);
}
inline void load8_q8(const QsaAttnPools &p, bool value, long long row, int d0, float *out) {
    const int8_t *codes = (value ? p.v_q : p.k_q) + row * HD + d0;
    const uint16_t sbits = (value ? p.v_scale : p.k_scale)[row * (HD / KV_Q8_GROUP) + d0 / KV_Q8_GROUP];
    const float sc = f32_from_f16(sbits);
    const uint2 raw = *reinterpret_cast<const uint2 *>(codes);
    const int8_t *c = reinterpret_cast<const int8_t *>(&raw);
#pragma unroll
    for (int j = 0; j < 8; ++j)
        out[j] = (float)c[j] * sc;
}
inline void load8_q4(const QsaAttnPools &p, bool value, long long row, int d0, float *out) {
    constexpr int bytes_per_head = (HD / QK4_0) * sizeof(block_q4_0);
    const int b = d0 / QK4_0;
    const int rem = d0 % QK4_0;
    const block_q4_0 *blk =
        reinterpret_cast<const block_q4_0 *>((value ? p.v_q4 : p.k_q4) + row * bytes_per_head) + b;
    const float d = f32_from_f16(blk->d);
    const int j = (rem == 0 || rem == 16) ? 0 : 8;
    const uint8_t *bytes = blk->qs + j;
    if (rem < 16) {
#pragma unroll
        for (int k = 0; k < 8; ++k)
            out[k] = (float)((int)(bytes[k] & 0x0F) - 8) * d;
    } else {
#pragma unroll
        for (int k = 0; k < 8; ++k)
            out[k] = (float)((int)(bytes[k] >> 4) - 8) * d;
    }
}
template <int KV_MODE>
inline void load8(const QsaAttnPools &p, bool value, long long row, int d0, float *out) {
    if constexpr (KV_MODE == 0)
        load8_f16(p, value, row, d0, out);
    else if constexpr (KV_MODE == 1)
        load8_q8(p, value, row, d0, out);
    else if constexpr (KV_MODE == 3) {
        // hybrid K8V4: both sides are defined - K unrotated INT8, V rotated Q4_0 - so a value=true call
        // reads the Q4_0 pool instead of dereferencing the null v_q (no call site does today; PR review)
        if (value)
            load8_q4(p, value, row, d0, out);
        else
            load8_q8(p, value, row, d0, out);
    } else
        load8_q4(p, value, row, d0, out);
}

template <int KV_MODE>
void attn_chunk_kernel_impl(sycl::nd_item<1> it, Grid grid, Grid block, const float *__restrict__ q,
                            QsaAttnPools p, const int32_t *__restrict__ ids, const int32_t *__restrict__ step,
                            int n_kv_heads, int page_size, float scale, float *__restrict__ part_acc,
                            float *__restrict__ part_m, float *__restrict__ part_l, int n_chunks, int cap,
                            long long scratch_stride, float *ptr_sq, float *ptr_sp, long long *ptr_srow) {
    auto sq = reinterpret_cast<float (*)[HD]>(ptr_sq);
    auto sp = reinterpret_cast<float (*)[CHUNK]>(ptr_sp);
    long long *srow = ptr_srow;
    // batched form: query group_z(it, grid), with its own q row, selection, step and scratch
    q += (size_t)group_z(it, grid) * (size_t)(n_kv_heads * G) * HD;
    ids += (size_t)group_z(it, grid) * (size_t)cap;
    step += (size_t)group_z(it, grid) * kStepCount;
    part_acc += (size_t)group_z(it, grid) * (size_t)scratch_stride;
    part_m += (size_t)group_z(it, grid) * (size_t)scratch_stride;
    part_l += (size_t)group_z(it, grid) * (size_t)scratch_stride;
    // 12 KB: this KV head's query heads
    // scores, then probabilities
    // pool row of each cell (page, kv head, slot)
    const int n_ids = (*(step + kStepWidth));
    const int chunk = group_x(it, grid), kvh = group_y(it, grid);
    const int t = local_x(it, block), lane = t & 31, warp = t >> 5;
    const int c0 = chunk * CHUNK;
    const int n_here = sycl::min(CHUNK, n_ids - c0);
    const int slot = kvh * n_chunks + chunk;
    if (n_here <= 0) {
        if (t < G) {
            part_m[slot * G + t] = -FLT_MAX;
            part_l[slot * G + t] = 0.0f;
        }
        return;
    }
    for (int i = t; i < G * HD; i += THREADS)
        sq[i / HD][i % HD] = q[(size_t)(kvh * G) * HD + i];
    if (t < CHUNK) {
        long long r = -1;
        if (t < n_here) {
            const int cell = ids[c0 + t];
            const long long page = (long long)p.page_table[cell / page_size];
            // a block the KV streaming could not make resident keeps page -1 (ctl[3]); its cells are masked
            // (score -FLT_MAX, weight 0) instead of being read from before the pool.
            if (page >= 0)
                r = (page * n_kv_heads + kvh) * page_size + (cell % page_size);
        }
        srow[t] = r;
    }
    it.barrier(sycl::access::fence_space::local_space);
    // scores: each warp takes cells warp, warp+8, ...; each lane holds 8 of the 256 dimensions.
    for (int c = warp; c < CHUNK; c += WARPS) {
        if (c >= n_here || srow[c] < 0) {
            if (lane < G)
                sp[lane][c] = -FLT_MAX;
            continue;
        }
        float k8[8];
        load8<KV_MODE>(p, false, srow[c], lane * 8, k8);
#pragma unroll
        for (int h = 0; h < G; ++h) {
            const float4 qa = *reinterpret_cast<const float4 *>(&sq[h][lane * 8]);
            const float4 qb = *reinterpret_cast<const float4 *>(&sq[h][lane * 8 + 4]);
            float s = k8[0] * qa.x + k8[1] * qa.y + k8[2] * qa.z + k8[3] * qa.w + k8[4] * qb.x +
                      k8[5] * qb.y + k8[6] * qb.z + k8[7] * qb.w;
            s = warp_sum(it, s);
            if (lane == 0)
                sp[h][c] = s * scale;
        }
    }
    it.barrier(sycl::access::fence_space::local_space);
    // per-head chunk max and exp-sum: warp w handles heads w and w+8.
    for (int h = warp; h < G; h += WARPS) {
        const float a = sp[h][lane], b = sp[h][lane + 32];
        const float m = warp_max(it, sycl::fmax(a, b));
        const float ea = (lane < n_here && srow[lane] >= 0) ? sycl::exp(a - m) : 0.0f;
        const float eb = (lane + 32 < n_here && srow[lane + 32] >= 0) ? sycl::exp(b - m) : 0.0f;
        sp[h][lane] = ea;
        sp[h][lane + 32] = eb;
        const float l = warp_sum(it, ea + eb);
        if (lane == 0) {
            part_m[slot * G + h] = m;
            part_l[slot * G + h] = l;
        }
    }
    it.barrier(sycl::access::fence_space::local_space);
    // values: thread t owns dimension t for all 12 heads.
    float acc[G];
#pragma unroll
    for (int h = 0; h < G; ++h)
        acc[h] = 0.0f;
    for (int c = 0; c < n_here; ++c) {
        if (srow[c] < 0)
            continue; // masked above, weight 0
        float v;
        if constexpr (KV_MODE == 0) {
            v = f32_from_f16(p.v_pool[srow[c] * HD + t]);
        } else if constexpr (KV_MODE == 1) {
            const float sc = f32_from_f16(p.v_scale[srow[c] * (HD / KV_Q8_GROUP) + t / KV_Q8_GROUP]);
            v = (float)p.v_q[srow[c] * HD + t] * sc;
        } else { // modes 2 and 3: V is rotated Q4_0 (kv_q4.hpp); the caller rotates the output back
            constexpr int bytes_per_head = (HD / QK4_0) * sizeof(block_q4_0);
            const int b = t / QK4_0;
            const int rem = t % QK4_0;
            const block_q4_0 *blk =
                reinterpret_cast<const block_q4_0 *>(p.v_q4 + srow[c] * bytes_per_head) + b;
            const float d = f32_from_f16(blk->d);
            const int j = rem < 16 ? rem : (rem - 16);
            const uint8_t byte = blk->qs[j];
            const int nibble = (rem < 16) ? ((byte & 0x0F) - 8) : ((byte >> 4) - 8);
            v = (float)nibble * d;
        }
#pragma unroll
        for (int h = 0; h < G; ++h)
            acc[h] = sycl::fma(sp[h][c], v, acc[h]);
    }
#pragma unroll
    for (int h = 0; h < G; ++h)
        part_acc[((size_t)slot * G + h) * HD + t] = acc[h];
}

template <int KV_MODE>
void attn_chunk_kernel(Grid grid, Grid block, void *stream, const float *__restrict__ q, QsaAttnPools p,
                       const int32_t *__restrict__ ids, const int32_t *__restrict__ step, int n_kv_heads,
                       int page_size, float scale, float *__restrict__ part_acc, float *__restrict__ part_m,
                       float *__restrict__ part_l, int n_chunks, int cap = 0, long long scratch_stride = 0) {
    strata::sycl_runtime::queue_from_stream(stream).submit([&](sycl::handler &h) {
        sycl::local_accessor<float, 1> l_sq(sycl::range<1>((G) * (HD)), h);
        sycl::local_accessor<float, 1> l_sp(sycl::range<1>((G) * (CHUNK)), h);
        sycl::local_accessor<long long, 1> l_srow(sycl::range<1>((CHUNK)), h);
        h.parallel_for(sycl::nd_range<1>(grid.size() * block.size(), block.size()),
                       [=](sycl::nd_item<1> it) [[sycl::reqd_sub_group_size(32)]] {
                           attn_chunk_kernel_impl<KV_MODE>(
                               it, grid, block, q, p, ids, step, n_kv_heads, page_size, scale, part_acc,
                               part_m, part_l, n_chunks, cap, scratch_stride,
                               l_sq.template get_multi_ptr<sycl::access::decorated::no>().get(),
                               l_sp.template get_multi_ptr<sycl::access::decorated::no>().get(),
                               l_srow.template get_multi_ptr<sycl::access::decorated::no>().get());
                       });
    });
}

void attn_merge_kernel_impl(sycl::nd_item<1> it, Grid grid, Grid block, const float *__restrict__ part_acc,
                            const float *__restrict__ part_m, const float *__restrict__ part_l, int n_chunks,
                            float *__restrict__ attn, long long scratch_stride) {

    part_acc += (size_t)group_y(it, grid) * (size_t)scratch_stride;
    part_m += (size_t)group_y(it, grid) * (size_t)scratch_stride;
    part_l += (size_t)group_y(it, grid) * (size_t)scratch_stride;
    attn += (size_t)group_y(it, grid) * (size_t)grid.x * HD;
    const int h = group_x(it, grid); // global query head
    const int kvh = h / G, hl = h % G;
    const int d = local_x(it, block);
    float M = -FLT_MAX;
    for (int c = 0; c < n_chunks; ++c)
        M = sycl::fmax(M, part_m[(kvh * n_chunks + c) * G + hl]);
    float L = 0.0f, acc = 0.0f;
    for (int c = 0; c < n_chunks; ++c) {
        const int slot = kvh * n_chunks + c;
        const float m = part_m[slot * G + hl];
        if (m == -FLT_MAX)
            continue;
        const float w = sycl::exp(m - M);
        L = sycl::fma(part_l[slot * G + hl], w, L);
        acc = sycl::fma(part_acc[((size_t)slot * G + hl) * HD + d], w, acc);
    }
    attn[(size_t)h * HD + d] = L > 0.0f ? acc / L : 0.0f;
}

void attn_merge_kernel(Grid grid, Grid block, void *stream, const float *__restrict__ part_acc,
                       const float *__restrict__ part_m, const float *__restrict__ part_l, int n_chunks,
                       float *__restrict__ attn, long long scratch_stride = 0) {
    strata::sycl_runtime::queue_from_stream(stream).submit([&](sycl::handler &h) {
        h.parallel_for(sycl::nd_range<1>(grid.size() * block.size(), block.size()),
                       [=](sycl::nd_item<1> it) [[sycl::reqd_sub_group_size(32)]] {
                           attn_merge_kernel_impl(it, grid, block, part_acc, part_m, part_l, n_chunks, attn,
                                                  scratch_stride);
                       });
    });
}

} // namespace

void qsa_decode_attn_batch(const float *q, const QsaAttnPools &pools, const int32_t *ids,
                           const int32_t *steps, int64_t cap, const QsaShapes &s, float *scratch, float *attn,
                           int64_t n_q, void *stream) {
    if (n_q <= 0)
        return;
    if (s.head_dim != HD || s.n_head != (int64_t)G * s.n_head_kv || cap <= 0 || !scratch || !ids || !steps ||
        !pools.page_table || n_q > 65535) {
        std::fprintf(stderr, "qsa_decode_attn_batch: unsupported geometry or missing buffers\n");
        std::exit(1);
    }
    const int kv_mode =
        pools.k_q4 != nullptr
            ? 2
            : (pools.k_q != nullptr && pools.v_q4 != nullptr ? 3 : (pools.k_q != nullptr ? 1 : 0));
    const int n_chunks = (int)((cap + CHUNK - 1) / CHUNK);
    // per query: [acc: n_chunks*n_head*HD][m: n_chunks*n_head][l: n_chunks*n_head], all offsets from one
    // stride
    const long long stride = (long long)qsa_decode_attn_scratch_floats(cap, s);
    float *part_acc = scratch;
    float *part_m = scratch + (size_t)n_chunks * s.n_head * HD;
    float *part_l = part_m + (size_t)n_chunks * s.n_head;
    const float scale = 1.0f / 16.0f;
    const Grid grid((unsigned)n_chunks, (unsigned)s.n_head_kv, (unsigned)n_q);
    cudaStream_t st = (cudaStream_t)stream;
    if (kv_mode == 3)
        attn_chunk_kernel<3>(grid, THREADS, st, q, pools, ids, steps, (int)s.n_head_kv, (int)s.page_size,
                             scale, part_acc, part_m, part_l, n_chunks, (int)cap, stride);
    else if (kv_mode == 2)
        attn_chunk_kernel<2>(grid, THREADS, st, q, pools, ids, steps, (int)s.n_head_kv, (int)s.page_size,
                             scale, part_acc, part_m, part_l, n_chunks, (int)cap, stride);
    else if (kv_mode == 1)
        attn_chunk_kernel<1>(grid, THREADS, st, q, pools, ids, steps, (int)s.n_head_kv, (int)s.page_size,
                             scale, part_acc, part_m, part_l, n_chunks, (int)cap, stride);
    else
        attn_chunk_kernel<0>(grid, THREADS, st, q, pools, ids, steps, (int)s.n_head_kv, (int)s.page_size,
                             scale, part_acc, part_m, part_l, n_chunks, (int)cap, stride);
    attn_merge_kernel(Grid((unsigned)s.n_head, (unsigned)n_q), HD, st, part_acc, part_m, part_l, n_chunks,
                      attn, stride);
    const cudaError_t e = cudaGetLastError();
    if (e != cudaSuccess) {
        std::fprintf(stderr, "qsa_decode_attn_batch: %s\n", cudaGetErrorString(e));
        std::exit(1);
    }
}

uint64_t qsa_decode_attn_scratch_floats(int64_t cap, const QsaShapes &s) {
    const int64_t chunks = (cap + CHUNK - 1) / CHUNK;
    return (uint64_t)chunks * (uint64_t)s.n_head * (HD + 2) + 64;
}

void qsa_decode_attn_step(const float *q, const QsaAttnPools &pools, const int32_t *ids, const int32_t *step,
                          int64_t cap, const QsaShapes &s, float *scratch, float *attn, void *stream) {
    if (s.head_dim != HD || s.n_head != (int64_t)G * s.n_head_kv || cap <= 0 || !scratch || !ids || !step ||
        !pools.page_table) {
        std::fprintf(stderr, "qsa_decode_attn: unsupported geometry or missing buffers\n");
        std::exit(1);
    }
    const int kv_mode =
        pools.k_q4 != nullptr
            ? 2
            : (pools.k_q != nullptr && pools.v_q4 != nullptr ? 3 : (pools.k_q != nullptr ? 1 : 0));
    if (kv_mode == 3 ? (!pools.k_scale || !pools.v_q4)
                     : (kv_mode == 2 ? (!pools.v_q4)
                                     : (kv_mode == 1 ? (!pools.v_q || !pools.k_scale || !pools.v_scale)
                                                     : (!pools.k_pool || !pools.v_pool)))) {
        std::fprintf(stderr, "qsa_decode_attn: incomplete KV pools\n");
        std::exit(1);
    }
    const int n_chunks = (int)((cap + CHUNK - 1) / CHUNK);
    float *part_acc = scratch;
    float *part_m = scratch + (size_t)n_chunks * s.n_head * HD;
    float *part_l = part_m + (size_t)n_chunks * s.n_head;
    const float scale = 1.0f / 16.0f;
    const Grid grid((unsigned)n_chunks, (unsigned)s.n_head_kv);
    cudaStream_t st = (cudaStream_t)stream;
    if (kv_mode == 3)
        attn_chunk_kernel<3>(grid, THREADS, st, q, pools, ids, step, (int)s.n_head_kv, (int)s.page_size,
                             scale, part_acc, part_m, part_l, n_chunks);
    else if (kv_mode == 2)
        attn_chunk_kernel<2>(grid, THREADS, st, q, pools, ids, step, (int)s.n_head_kv, (int)s.page_size,
                             scale, part_acc, part_m, part_l, n_chunks);
    else if (kv_mode == 1)
        attn_chunk_kernel<1>(grid, THREADS, st, q, pools, ids, step, (int)s.n_head_kv, (int)s.page_size,
                             scale, part_acc, part_m, part_l, n_chunks);
    else
        attn_chunk_kernel<0>(grid, THREADS, st, q, pools, ids, step, (int)s.n_head_kv, (int)s.page_size,
                             scale, part_acc, part_m, part_l, n_chunks);
    attn_merge_kernel((unsigned)s.n_head, HD, st, part_acc, part_m, part_l, n_chunks, attn);
    const cudaError_t e = cudaGetLastError();
    if (e != cudaSuccess) {
        std::fprintf(stderr, "qsa_decode_attn: %s\n", cudaGetErrorString(e));
        std::exit(1);
    }
}

} // namespace strata::kernels
