git clone --depth 1 --no-tags https://github.com/sduaz/dsdlab5.git f:/verilog_sva_gh_scraper/data/full_repos/767058787
git clone --depth 1 --no-tags https://github.com/Gorruy/lifo.git f:/verilog_sva_gh_scraper/data/full_repos/765260143
git clone --depth 1 --no-tags https://github.com/andresuriza/auriza_digital_design_lab_2023.git f:/verilog_sva_gh_scraper/data/full_repos/755595805
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/retry_environment.git f:/verilog_sva_gh_scraper/data/full_repos/765884828
git clone --depth 1 --no-tags https://github.com/nicval2/nvalverdea_digital_design_lab_2024.git f:/verilog_sva_gh_scraper/data/full_repos/757489780
git clone --depth 1 --no-tags https://github.com/cecilianomeibel/mceciliano_digital_design_lab_2024.git f:/verilog_sva_gh_scraper/data/full_repos/755721663
git clone --depth 1 --no-tags https://github.com/embedded-explorer/UVM_Learning.git f:/verilog_sva_gh_scraper/data/full_repos/762412557
git clone --depth 1 --no-tags https://github.com/CucuAntonia/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/759684835
git clone --depth 1 --no-tags https://github.com/DavBudau/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761051422
git clone --depth 1 --no-tags https://github.com/phuvg/ahblite.git f:/verilog_sva_gh_scraper/data/full_repos/754456145
git clone --depth 1 --no-tags https://github.com/ZelGusev/asyncFifo.git f:/verilog_sva_gh_scraper/data/full_repos/748734458
git clone --depth 1 --no-tags https://github.com/nathanheck255/PongLab.git f:/verilog_sva_gh_scraper/data/full_repos/750077158
git clone --depth 1 --no-tags https://github.com/Kavi91/16-bit_Processor_Core.git f:/verilog_sva_gh_scraper/data/full_repos/750854227
git clone --depth 1 --no-tags https://github.com/satwikkamath/SPI_Master_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/751952967
git clone --depth 1 --no-tags https://github.com/RahmatNaeem/DSD-2022ee135.git f:/verilog_sva_gh_scraper/data/full_repos/753162546
git clone --depth 1 --no-tags https://github.com/leduchuybk/up_down_counter.git f:/verilog_sva_gh_scraper/data/full_repos/753124540
git clone --depth 1 --no-tags https://github.com/yoon123seul/CastLab_project.git f:/verilog_sva_gh_scraper/data/full_repos/751133418
git clone --depth 1 --no-tags https://github.com/Aledpl5/Rock-Paper-Scissors-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/754033867
git clone --depth 1 --no-tags https://github.com/darsh612/LC3_Chip_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/755232915
git clone --depth 1 --no-tags https://github.com/Abdullah-61/UET_RV_PCORE.git f:/verilog_sva_gh_scraper/data/full_repos/755876400
git clone --depth 1 --no-tags https://github.com/Omar-farhan1084/coverage.git f:/verilog_sva_gh_scraper/data/full_repos/757910095
git clone --depth 1 --no-tags https://github.com/SamiIonesi/Memory_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/758660822
git clone --depth 1 --no-tags https://github.com/michaelskyf/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/759517614
git clone --depth 1 --no-tags https://github.com/sduaz/DSDLAB3.git f:/verilog_sva_gh_scraper/data/full_repos/760097817
git clone --depth 1 --no-tags https://github.com/QamarRaja/lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/759913453
git clone --depth 1 --no-tags https://github.com/Johkson23/startercode_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/760180080
git clone --depth 1 --no-tags https://github.com/eldanielh31/dbrenes_digital_design_lab_2024.git f:/verilog_sva_gh_scraper/data/full_repos/755318731
git clone --depth 1 --no-tags https://github.com/a-dailey/333_Otter.git f:/verilog_sva_gh_scraper/data/full_repos/752868340
git clone --depth 1 --no-tags https://github.com/axyrai/sudokuSolver.git f:/verilog_sva_gh_scraper/data/full_repos/762717224
git clone --depth 1 --no-tags https://github.com/nbannur2/LLC-.git f:/verilog_sva_gh_scraper/data/full_repos/763260594
git clone --depth 1 --no-tags https://github.com/mohit-verma-mv/UVM_RAL.git f:/verilog_sva_gh_scraper/data/full_repos/763833271
git clone --depth 1 --no-tags https://github.com/zpxy/spi_exmple.git f:/verilog_sva_gh_scraper/data/full_repos/763826057
git clone --depth 1 --no-tags https://github.com/isaacdbowser/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763845363
git clone --depth 1 --no-tags https://github.com/jmbert/vliw.git f:/verilog_sva_gh_scraper/data/full_repos/764254648
git clone --depth 1 --no-tags https://github.com/Stork1323/Convolution.git f:/verilog_sva_gh_scraper/data/full_repos/763982002
git clone --depth 1 --no-tags https://github.com/Susheelaaa/Inter_process_communication.git f:/verilog_sva_gh_scraper/data/full_repos/767639469
git clone --depth 1 --no-tags https://github.com/anikate-kaw/jelly_bean_basic.git f:/verilog_sva_gh_scraper/data/full_repos/767749713
git clone --depth 1 --no-tags https://github.com/MKamranManzoor/PROJECT4.1.git f:/verilog_sva_gh_scraper/data/full_repos/767338965
git clone --depth 1 --no-tags https://github.com/MKamranManzoor/PROJECT5.1.git f:/verilog_sva_gh_scraper/data/full_repos/767339756
git clone --depth 1 --no-tags https://github.com/AHassan001/DIGITAL-VERIFICATION-USING-SYSTEMVERILOG-AND-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/754581921
git clone --depth 1 --no-tags https://github.com/ccolten3/496stuff.git f:/verilog_sva_gh_scraper/data/full_repos/763338022
git clone --depth 1 --no-tags https://github.com/AndreyKoposov/MPSIS_RISC_V_KOPO.git f:/verilog_sva_gh_scraper/data/full_repos/756912619
git clone --depth 1 --no-tags https://github.com/minhbui27/ECE_152B.git f:/verilog_sva_gh_scraper/data/full_repos/752038162
git clone --depth 1 --no-tags https://github.com/JoelxCode/Lab2_DLD_Joel_Albert.git f:/verilog_sva_gh_scraper/data/full_repos/762422791
git clone --depth 1 --no-tags https://github.com/Itzdanie/Lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/764873244
git clone --depth 1 --no-tags https://github.com/pkrwisig/assignment.git f:/verilog_sva_gh_scraper/data/full_repos/764487002
git clone --depth 1 --no-tags https://github.com/ksgovardhan/training.git f:/verilog_sva_gh_scraper/data/full_repos/752714051
git clone --depth 1 --no-tags https://github.com/krishnaachyuth/Interface-Memory-to-8088.git f:/verilog_sva_gh_scraper/data/full_repos/767188383
git clone --depth 1 --no-tags https://github.com/KKDManohar/System-Verilog-Project-Team8.git f:/verilog_sva_gh_scraper/data/full_repos/767434319
git clone --depth 1 --no-tags https://github.com/kensung-lab/survindel2_paper_experiments.git f:/verilog_sva_gh_scraper/data/full_repos/764624696
git clone --depth 1 --no-tags https://github.com/LiamSnow/ECE3829-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/757226484
git clone --depth 1 --no-tags https://github.com/robotman2412/sv-float.git f:/verilog_sva_gh_scraper/data/full_repos/749362210
git clone --depth 1 --no-tags https://github.com/ethansepa/ArmPipelinedCPU.git f:/verilog_sva_gh_scraper/data/full_repos/749991905
git clone --depth 1 --no-tags https://github.com/IulianGabrielGavrila/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/759684613
git clone --depth 1 --no-tags https://github.com/BrumaDaniel/TSC_brumaDaniel.git f:/verilog_sva_gh_scraper/data/full_repos/759687843
git clone --depth 1 --no-tags https://github.com/yttnn/our_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/759320806
git clone --depth 1 --no-tags https://github.com/adithyapuvvada/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/758166955
git clone --depth 1 --no-tags https://github.com/IMFeeferz/HDL_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/765375523
git clone --depth 1 --no-tags https://github.com/Chiper27/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761051638
git clone --depth 1 --no-tags https://github.com/jblol17/pipelined-riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/765451343
git clone --depth 1 --no-tags https://github.com/Yuboeee/DSP_series.git f:/verilog_sva_gh_scraper/data/full_repos/752107161
git clone --depth 1 --no-tags https://github.com/Danna112002/Sync_arith_unit.git f:/verilog_sva_gh_scraper/data/full_repos/751006948
git clone --depth 1 --no-tags https://github.com/vladimirkuzia/RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/750974125
git clone --depth 1 --no-tags https://github.com/grishechkin/verilog-cache-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/752724706
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/UART_transmitter_and_receiver.git f:/verilog_sva_gh_scraper/data/full_repos/751868074
git clone --depth 1 --no-tags https://github.com/ab2514/uart.git f:/verilog_sva_gh_scraper/data/full_repos/754960622
git clone --depth 1 --no-tags https://github.com/hafizmuhammadahmad01/dsdlab_2.git f:/verilog_sva_gh_scraper/data/full_repos/756487564
git clone --depth 1 --no-tags https://github.com/Artemmida/TM1638.git f:/verilog_sva_gh_scraper/data/full_repos/755616407
git clone --depth 1 --no-tags https://github.com/Asadd1503/DSD2022-EE-169.git f:/verilog_sva_gh_scraper/data/full_repos/756420527
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/RV32I_5-Stage_Pipelined_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/755021245
git clone --depth 1 --no-tags https://github.com/sumanthbs17/s_r_latch.git f:/verilog_sva_gh_scraper/data/full_repos/757269402
git clone --depth 1 --no-tags https://github.com/footbooller/aps_new.git f:/verilog_sva_gh_scraper/data/full_repos/757549826
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Verification-environment-for-Half-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/758631849
git clone --depth 1 --no-tags https://github.com/ethan4984/caput.git f:/verilog_sva_gh_scraper/data/full_repos/757907447
git clone --depth 1 --no-tags https://github.com/max2win/apb_uvc_example.git f:/verilog_sva_gh_scraper/data/full_repos/763222940
git clone --depth 1 --no-tags https://github.com/FlamingSaint/Ethernet_Nic.git f:/verilog_sva_gh_scraper/data/full_repos/763964922
git clone --depth 1 --no-tags https://github.com/TayybaShafiq/Lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/763957543
git clone --depth 1 --no-tags https://github.com/Ajay1995iitr/FIFO-design-and-verification-using-Verilog-SV.git f:/verilog_sva_gh_scraper/data/full_repos/764014841
git clone --depth 1 --no-tags https://github.com/deardansouza/PipelineRiscV-InfraHardware.git f:/verilog_sva_gh_scraper/data/full_repos/763804650
git clone --depth 1 --no-tags https://github.com/haseeb-hassan/lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/767330874
git clone --depth 1 --no-tags https://github.com/pulp-platform/cluster_icache.git f:/verilog_sva_gh_scraper/data/full_repos/758506587
git clone --depth 1 --no-tags https://github.com/kencycheng/Systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/751752247
git clone --depth 1 --no-tags https://github.com/jwang2863123/DAV.git f:/verilog_sva_gh_scraper/data/full_repos/762898149
git clone --depth 1 --no-tags https://github.com/ritwikgoel/Prj3.git f:/verilog_sva_gh_scraper/data/full_repos/764951293
git clone --depth 1 --no-tags https://github.com/TomasNsantos/IH-Project.git f:/verilog_sva_gh_scraper/data/full_repos/766142795
git clone --depth 1 --no-tags https://github.com/bakadachi/myiplibrary.git f:/verilog_sva_gh_scraper/data/full_repos/767161830
git clone --depth 1 --no-tags https://github.com/alexngys/Sysverlog.git f:/verilog_sva_gh_scraper/data/full_repos/762212269
git clone --depth 1 --no-tags https://github.com/Deepak-1159/SV_PROJECT_TEAM-14.git f:/verilog_sva_gh_scraper/data/full_repos/762436925
git clone --depth 1 --no-tags https://github.com/harshvardhan189/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/750352314
git clone --depth 1 --no-tags https://github.com/jeras/synthesis-optimizations.git f:/verilog_sva_gh_scraper/data/full_repos/757159345
git clone --depth 1 --no-tags https://github.com/andreeapascociu/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761051331
git clone --depth 1 --no-tags https://github.com/andrei-eduard-s/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761051832
git clone --depth 1 --no-tags https://github.com/AnaMPopa23/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761053081
git clone --depth 1 --no-tags https://github.com/Emkot87/Fifo_and_Counter_DesignVerification.git f:/verilog_sva_gh_scraper/data/full_repos/748753577
git clone --depth 1 --no-tags https://github.com/Powerage1978/pulsesync_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/749496842
git clone --depth 1 --no-tags https://github.com/harshvardhan189/MOD-12-Counter-Verify-Using-SV.git f:/verilog_sva_gh_scraper/data/full_repos/750358268
git clone --depth 1 --no-tags https://github.com/tthanhnick/Thanh_Work_Electronics_RMIT.git f:/verilog_sva_gh_scraper/data/full_repos/751414561
git clone --depth 1 --no-tags https://github.com/lblQubic/gateware.git f:/verilog_sva_gh_scraper/data/full_repos/753434865
git clone --depth 1 --no-tags https://github.com/DanielaPavlenco/UART-Communication-Protocol-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/753815363
git clone --depth 1 --no-tags https://github.com/satyaprakashakula/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/755791014
