// Seed: 2471294909
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    inout supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    input supply0 id_7
);
  assign id_6 = id_7;
endmodule
module module_1 (
    input  supply0 id_0,
    output uwire   id_1
);
  id_3 :
  assert property (@(negedge 1 >> "" ? 1'b0 : id_3) id_0) #1;
  assign id_3 = 1;
  module_0(
      id_3, id_1, id_0, id_0, id_3, id_0, id_3, id_3
  );
  initial $display(1'b0);
endmodule
